
i2s3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001af64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00079d2c  0801b0f4  0801b0f4  0002b0f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08094e20  08094e20  000b0118  2**0
                  CONTENTS
  4 .ARM          00000008  08094e20  08094e20  000a4e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08094e28  08094e28  000b0118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08094e28  08094e28  000a4e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08094e2c  08094e2c  000a4e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  08094e30  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000b0118  2**0
                  CONTENTS
 10 .bss          0001c278  20000118  20000118  000b0118  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  2001c390  2001c390  000b0118  2**0
                  ALLOC
 12 .sram         000fa000  68000000  08094f48  000c0000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000b0118  2**0
                  CONTENTS, READONLY
 14 .debug_info   00051783  00000000  00000000  000b0148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009c9f  00000000  00000000  001018cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002248  00000000  00000000  0010b570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002070  00000000  00000000  0010d7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000345a8  00000000  00000000  0010f828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003db11  00000000  00000000  00143dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e99ff  00000000  00000000  001818e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0026b2e0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000094b4  00000000  00000000  0026b334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000118 	.word	0x20000118
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801b0dc 	.word	0x0801b0dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	0801b0dc 	.word	0x0801b0dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <WM8978_Read_Reg>:
	0X0100,0X0002,0X0001,0X0001,0X0039,0X0039,0X0039,0X0039,
	0X0001,0X0001
};

uint16_t WM8978_Read_Reg(uint8_t reg)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	return WM8978_REGVAL_TBL[reg];
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <WM8978_Read_Reg+0x20>)
 8000576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000000 	.word	0x20000000

0800058c <WM8978_Register_Wirter2>:
HAL_StatusTypeDef WM8978_Register_Wirter2(uint8_t reg_addr, uint16_t data)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b088      	sub	sp, #32
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	460a      	mov	r2, r1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	4613      	mov	r3, r2
 800059a:	80bb      	strh	r3, [r7, #4]
	uint8_t pData[10] =	{ 0 };
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	b25a      	sxtb	r2, r3
 80005b0:	88bb      	ldrh	r3, [r7, #4]
 80005b2:	0a1b      	lsrs	r3, r3, #8
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	b25b      	sxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	b25b      	sxtb	r3, r3
 80005be:	4313      	orrs	r3, r2
 80005c0:	b25b      	sxtb	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 80005c6:	88bb      	ldrh	r3, [r7, #4]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	737b      	strb	r3, [r7, #13]
	WM8978_REGVAL_TBL[reg_addr]=data;	//保存寄存器值到本地
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4909      	ldr	r1, [pc, #36]	; (80005f4 <WM8978_Register_Wirter2+0x68>)
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return HAL_I2C_Master_Transmit(&hi2c1, WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 80005d6:	f107 020c 	add.w	r2, r7, #12
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2302      	movs	r3, #2
 80005e2:	2134      	movs	r1, #52	; 0x34
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <WM8978_Register_Wirter2+0x6c>)
 80005e6:	f007 f9ef 	bl	80079c8 <HAL_I2C_Master_Transmit>
 80005ea:	4603      	mov	r3, r0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3718      	adds	r7, #24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20001bd4 	.word	0x20001bd4

080005fc <WM8978_Register_Wirter>:
//	return HAL_I2C_Master_Transmit(&USEI2C, WM8978_WIRTE_ADDRESS, pData, 2,
//			1000);
//}

HAL_StatusTypeDef WM8978_Register_Wirter(I2C_HandleTypeDef *hi2c,uint8_t reg_addr, uint16_t data)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
 8000608:	4613      	mov	r3, r2
 800060a:	803b      	strh	r3, [r7, #0]
	uint8_t pData[10] =	{ 0 };
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	809a      	strh	r2, [r3, #4]

	pData[0] = (reg_addr << 1) | ((data >> 8) & 0x01);
 800061a:	78fb      	ldrb	r3, [r7, #3]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	b25a      	sxtb	r2, r3
 8000620:	883b      	ldrh	r3, [r7, #0]
 8000622:	0a1b      	lsrs	r3, r3, #8
 8000624:	b29b      	uxth	r3, r3
 8000626:	b25b      	sxtb	r3, r3
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	b25b      	sxtb	r3, r3
 800062e:	4313      	orrs	r3, r2
 8000630:	b25b      	sxtb	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	733b      	strb	r3, [r7, #12]
	pData[1] = data & 0xFF;
 8000636:	883b      	ldrh	r3, [r7, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	737b      	strb	r3, [r7, #13]
	//WM8978_REGVAL_TBL[reg_addr]=data;	//卤拢麓忙录脛麓忙脝梅脰碌碌陆卤戮碌脴

	return HAL_I2C_Master_Transmit(hi2c,WM8978_WIRTE_ADDRESS, pData, 2, 1000);
 800063c:	f107 020c 	add.w	r2, r7, #12
 8000640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2302      	movs	r3, #2
 8000648:	2134      	movs	r1, #52	; 0x34
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f007 f9bc 	bl	80079c8 <HAL_I2C_Master_Transmit>
 8000650:	4603      	mov	r3, r0
}
 8000652:	4618      	mov	r0, r3
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <WM8978_Output_Cfg>:
void WM8978_Output_Cfg(uint8_t dacen,uint8_t bpsen)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	460a      	mov	r2, r1
 8000664:	71fb      	strb	r3, [r7, #7]
 8000666:	4613      	mov	r3, r2
 8000668:	71bb      	strb	r3, [r7, #6]
	uint16_t regval=0;
 800066a:	2300      	movs	r3, #0
 800066c:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=1<<0;	//DAC脢盲鲁枚脢鹿脛脺
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d003      	beq.n	800067c <WM8978_Output_Cfg+0x22>
 8000674:	89fb      	ldrh	r3, [r7, #14]
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	81fb      	strh	r3, [r7, #14]
	if(bpsen)
 800067c:	79bb      	ldrb	r3, [r7, #6]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <WM8978_Output_Cfg+0x38>
	{
		regval|=1<<1;		//BYPASS脢鹿脛脺
 8000682:	89fb      	ldrh	r3, [r7, #14]
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	81fb      	strh	r3, [r7, #14]
		regval|=5<<2;		//0dB脭枚脪忙
 800068a:	89fb      	ldrh	r3, [r7, #14]
 800068c:	f043 0314 	orr.w	r3, r3, #20
 8000690:	81fb      	strh	r3, [r7, #14]
	}
	WM8978_Register_Wirter2(50,regval);//R50脡猫脰脙
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	4619      	mov	r1, r3
 8000696:	2032      	movs	r0, #50	; 0x32
 8000698:	f7ff ff78 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(51,regval);//R51脡猫脰脙
 800069c:	89fb      	ldrh	r3, [r7, #14]
 800069e:	4619      	mov	r1, r3
 80006a0:	2033      	movs	r0, #51	; 0x33
 80006a2:	f7ff ff73 	bl	800058c <WM8978_Register_Wirter2>
}
 80006a6:	bf00      	nop
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <WM8978_AUX_Gain>:

void WM8978_AUX_Gain(uint8_t gain)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);//读取R47
 80006c0:	202f      	movs	r0, #47	; 0x2f
 80006c2:	f7ff ff51 	bl	8000568 <WM8978_Read_Reg>
 80006c6:	4603      	mov	r3, r0
 80006c8:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	f023 0307 	bic.w	r3, r3, #7
 80006d0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<0);//设置R47
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	89fb      	ldrh	r3, [r7, #14]
 80006d8:	4313      	orrs	r3, r2
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4619      	mov	r1, r3
 80006de:	202f      	movs	r0, #47	; 0x2f
 80006e0:	f7ff ff54 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//读取R48
 80006e4:	2030      	movs	r0, #48	; 0x30
 80006e6:	f7ff ff3f 	bl	8000568 <WM8978_Read_Reg>
 80006ea:	4603      	mov	r3, r0
 80006ec:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<0);			//清除原来的设置
 80006ee:	89fb      	ldrh	r3, [r7, #14]
 80006f0:	f023 0307 	bic.w	r3, r3, #7
 80006f4:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<0);//设置R48
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29b      	uxth	r3, r3
 8000700:	4619      	mov	r1, r3
 8000702:	2030      	movs	r0, #48	; 0x30
 8000704:	f7ff ff42 	bl	800058c <WM8978_Register_Wirter2>
}
 8000708:	bf00      	nop
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <WAV_FileInit>:



void WAV_FileInit(void) {
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
	DataLength = sizeof(data) - 0x2c;
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <WAV_FileInit+0x1c>)
 8000716:	4a06      	ldr	r2, [pc, #24]	; (8000730 <WAV_FileInit+0x20>)
 8000718:	601a      	str	r2, [r3, #0]
	DataAddress = (uint8_t*) (data + 0x2c);
 800071a:	4a06      	ldr	r2, [pc, #24]	; (8000734 <WAV_FileInit+0x24>)
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <WAV_FileInit+0x28>)
 800071e:	601a      	str	r2, [r3, #0]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	200008cc 	.word	0x200008cc
 8000730:	00076926 	.word	0x00076926
 8000734:	0801e224 	.word	0x0801e224
 8000738:	200008d0 	.word	0x200008d0

0800073c <WAV_FileRead2>:
//}




uint32_t WAV_FileRead2(uint8_t *buf, uint32_t size) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	6039      	str	r1, [r7, #0]
//	wav_index=server_index-=1;
//	if(server_index==0)wav_index=999;
//
//	memcpy(buf, recvsram+(wav_index*size), size);
	//printf("%d %d\n",server_index,wav_index);
	memcpy(buf, recvsram+(wav_index*size), size);
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <WAV_FileRead2+0x54>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	fb03 f302 	mul.w	r3, r3, r2
 8000752:	4a10      	ldr	r2, [pc, #64]	; (8000794 <WAV_FileRead2+0x58>)
 8000754:	4413      	add	r3, r2
 8000756:	683a      	ldr	r2, [r7, #0]
 8000758:	4619      	mov	r1, r3
 800075a:	6878      	ldr	r0, [r7, #4]
 800075c:	f019 fbc2 	bl	8019ee4 <memcpy>
			wav_index+=1;
 8000760:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <WAV_FileRead2+0x54>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	3301      	adds	r3, #1
 8000766:	4a0a      	ldr	r2, [pc, #40]	; (8000790 <WAV_FileRead2+0x54>)
 8000768:	6013      	str	r3, [r2, #0]
			play_index+=1;
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <WAV_FileRead2+0x5c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	3301      	adds	r3, #1
 8000770:	4a09      	ldr	r2, [pc, #36]	; (8000798 <WAV_FileRead2+0x5c>)
 8000772:	6013      	str	r3, [r2, #0]
			if(wav_index>=1000)wav_index=0;
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <WAV_FileRead2+0x54>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800077c:	db02      	blt.n	8000784 <WAV_FileRead2+0x48>
 800077e:	4b04      	ldr	r3, [pc, #16]	; (8000790 <WAV_FileRead2+0x54>)
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
			return 1;
 8000784:	2301      	movs	r3, #1
}
 8000786:	4618      	mov	r0, r3
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200008d4 	.word	0x200008d4
 8000794:	68000000 	.word	0x68000000
 8000798:	20000908 	.word	0x20000908

0800079c <HAL_I2S_Transmit_DMAEx>:




HAL_StatusTypeDef HAL_I2S_Transmit_DMAEx(I2S_HandleTypeDef *hi2s,
		uint16_t *FirstBuffer, uint16_t *SecondBuffer, uint16_t Size) {
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b089      	sub	sp, #36	; 0x24
 80007a0:	af02      	add	r7, sp, #8
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	807b      	strh	r3, [r7, #2]
	uint32_t tmpreg_cfgr;
	if ((FirstBuffer == NULL) || (SecondBuffer == NULL) || (Size == 0U)) {
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d005      	beq.n	80007bc <HAL_I2S_Transmit_DMAEx+0x20>
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d002      	beq.n	80007bc <HAL_I2S_Transmit_DMAEx+0x20>
 80007b6:	887b      	ldrh	r3, [r7, #2]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d101      	bne.n	80007c0 <HAL_I2S_Transmit_DMAEx+0x24>
		return HAL_ERROR;
 80007bc:	2301      	movs	r3, #1
 80007be:	e09c      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Process Locked */
	__HAL_LOCK(hi2s);
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d101      	bne.n	80007d0 <HAL_I2S_Transmit_DMAEx+0x34>
 80007cc:	2302      	movs	r3, #2
 80007ce:	e094      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2201      	movs	r2, #1
 80007d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (hi2s->State != HAL_I2S_STATE_READY) {
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d005      	beq.n	80007f0 <HAL_I2S_Transmit_DMAEx+0x54>
		__HAL_UNLOCK(hi2s);
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_BUSY;
 80007ec:	2302      	movs	r3, #2
 80007ee:	e084      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Set state and reset error code */
	hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2203      	movs	r2, #3
 80007f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	2200      	movs	r2, #0
 80007fc:	645a      	str	r2, [r3, #68]	; 0x44
	hi2s->pTxBuffPtr = FirstBuffer;
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	625a      	str	r2, [r3, #36]	; 0x24

	tmpreg_cfgr = hi2s->Instance->I2SCFGR
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	617b      	str	r3, [r7, #20]
			& (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);

	if ((tmpreg_cfgr == I2S_DATAFORMAT_24B)
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d002      	beq.n	800081c <HAL_I2S_Transmit_DMAEx+0x80>
			|| (tmpreg_cfgr == I2S_DATAFORMAT_32B)) {
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	2b05      	cmp	r3, #5
 800081a:	d10a      	bne.n	8000832 <HAL_I2S_Transmit_DMAEx+0x96>
		hi2s->TxXferSize = (Size << 1U);
 800081c:	887b      	ldrh	r3, [r7, #2]
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	b29a      	uxth	r2, r3
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = (Size << 1U);
 8000826:	887b      	ldrh	r3, [r7, #2]
 8000828:	005b      	lsls	r3, r3, #1
 800082a:	b29a      	uxth	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000830:	e005      	b.n	800083e <HAL_I2S_Transmit_DMAEx+0xa2>
	} else {
		hi2s->TxXferSize = Size;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	887a      	ldrh	r2, [r7, #2]
 8000836:	851a      	strh	r2, [r3, #40]	; 0x28
		hi2s->TxXferCount = Size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	887a      	ldrh	r2, [r7, #2]
 800083c:	855a      	strh	r2, [r3, #42]	; 0x2a
	}

	/* Set the I2S Tx DMA Half transfer complete callback */
	hi2s->hdmatx->XferHalfCpltCallback = NULL;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000842:	2200      	movs	r2, #0
 8000844:	641a      	str	r2, [r3, #64]	; 0x40
	hi2s->hdmatx->XferM1HalfCpltCallback = NULL;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800084a:	2200      	movs	r2, #0
 800084c:	649a      	str	r2, [r3, #72]	; 0x48

	/* Set the I2S Tx DMA transfer complete callback */
	hi2s->hdmatx->XferCpltCallback = DMAEx_XferCpltCallback;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000852:	4a2c      	ldr	r2, [pc, #176]	; (8000904 <HAL_I2S_Transmit_DMAEx+0x168>)
 8000854:	63da      	str	r2, [r3, #60]	; 0x3c
	hi2s->hdmatx->XferM1CpltCallback = DMAEx_XferM1CpltCallback;
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800085a:	4a2b      	ldr	r2, [pc, #172]	; (8000908 <HAL_I2S_Transmit_DMAEx+0x16c>)
 800085c:	645a      	str	r2, [r3, #68]	; 0x44

	/* Set the DMA error callback */
	hi2s->hdmatx->XferErrorCallback = DMAEx_XferErrorCallback;
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000862:	4a2a      	ldr	r2, [pc, #168]	; (800090c <HAL_I2S_Transmit_DMAEx+0x170>)
 8000864:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Set the DMA abort callback */
	hi2s->hdmatx->XferAbortCallback = NULL;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800086a:	2200      	movs	r2, #0
 800086c:	651a      	str	r2, [r3, #80]	; 0x50

	/* Enable the Tx DMA Stream/Channel */
	if (HAL_OK
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000872:	68b9      	ldr	r1, [r7, #8]
					(uint32_t) FirstBuffer, (uint32_t) &hi2s->Instance->DR,
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	330c      	adds	r3, #12
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 800087a:	461c      	mov	r4, r3
 800087c:	687a      	ldr	r2, [r7, #4]
					(uint32_t) SecondBuffer, hi2s->TxXferSize)) {
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000882:	b29b      	uxth	r3, r3
			!= HAL_DMAEx_MultiBufferStart_IT(hi2s->hdmatx,
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	4613      	mov	r3, r2
 8000888:	4622      	mov	r2, r4
 800088a:	f002 fd33 	bl	80032f4 <HAL_DMAEx_MultiBufferStart_IT>
 800088e:	4603      	mov	r3, r0
	if (HAL_OK
 8000890:	2b00      	cmp	r3, #0
 8000892:	d00f      	beq.n	80008b4 <HAL_I2S_Transmit_DMAEx+0x118>
		/* Update SPI error code */
		SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000898:	f043 0208 	orr.w	r2, r3, #8
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	645a      	str	r2, [r3, #68]	; 0x44
		hi2s->State = HAL_I2S_STATE_READY;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2201      	movs	r2, #1
 80008a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		__HAL_UNLOCK(hi2s);
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	2200      	movs	r2, #0
 80008ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e022      	b.n	80008fa <HAL_I2S_Transmit_DMAEx+0x15e>
	}

	/* Check if the I2S is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) {
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	69db      	ldr	r3, [r3, #28]
 80008ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d107      	bne.n	80008d2 <HAL_I2S_Transmit_DMAEx+0x136>
		/* Enable I2S peripheral */
		__HAL_I2S_ENABLE(hi2s);
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	69da      	ldr	r2, [r3, #28]
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80008d0:	61da      	str	r2, [r3, #28]
	}

	/* Check if the I2S Tx request is already enabled */
	if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN)) {
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	f003 0302 	and.w	r3, r3, #2
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d107      	bne.n	80008f0 <HAL_I2S_Transmit_DMAEx+0x154>
		/* Enable Tx DMA Request */
		SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	685a      	ldr	r2, [r3, #4]
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f042 0202 	orr.w	r2, r2, #2
 80008ee:	605a      	str	r2, [r3, #4]
	}

	__HAL_UNLOCK(hi2s);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	2200      	movs	r2, #0
 80008f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	return HAL_OK;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	371c      	adds	r7, #28
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd90      	pop	{r4, r7, pc}
 8000902:	bf00      	nop
 8000904:	08000911 	.word	0x08000911
 8000908:	08000939 	.word	0x08000939
 800090c:	08000961 	.word	0x08000961

08000910 <DMAEx_XferCpltCallback>:





static void DMAEx_XferCpltCallback(struct __DMA_HandleTypeDef *hdma) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	//if (DMA1_Stream3->CR & (1 << 19)) {
	//if(DMA1_Stream4->CR&(1<<19)){
	if (WAV_FileRead2((uint8_t*) I2S_Buf0, sizeof(I2S_Buf0)) == 0) {
 8000918:	f240 31ca 	movw	r1, #970	; 0x3ca
 800091c:	4805      	ldr	r0, [pc, #20]	; (8000934 <DMAEx_XferCpltCallback+0x24>)
 800091e:	f7ff ff0d 	bl	800073c <WAV_FileRead2>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d101      	bne.n	800092c <DMAEx_XferCpltCallback+0x1c>
		Audio_Player_Stop();
 8000928:	f000 f9bc 	bl	8000ca4 <Audio_Player_Stop>
	}

	//}

}
 800092c:	bf00      	nop
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	20000134 	.word	0x20000134

08000938 <DMAEx_XferM1CpltCallback>:

static void DMAEx_XferM1CpltCallback(struct __DMA_HandleTypeDef *hdma) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]

	if (WAV_FileRead2((uint8_t*) I2S_Buf1, sizeof(I2S_Buf1)) == 0) {
 8000940:	f240 31ca 	movw	r1, #970	; 0x3ca
 8000944:	4805      	ldr	r0, [pc, #20]	; (800095c <DMAEx_XferM1CpltCallback+0x24>)
 8000946:	f7ff fef9 	bl	800073c <WAV_FileRead2>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d101      	bne.n	8000954 <DMAEx_XferM1CpltCallback+0x1c>
		Audio_Player_Stop();
 8000950:	f000 f9a8 	bl	8000ca4 <Audio_Player_Stop>
	}

}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20000500 	.word	0x20000500

08000960 <DMAEx_XferErrorCallback>:

static void DMAEx_XferErrorCallback(struct __DMA_HandleTypeDef *hdma) {
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <Audio_Player_Init>:

void Audio_Player_Init(I2C_HandleTypeDef*hi2c) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
//		WM8978_Register_Wirter(hi2c,10,1<<3);	//R10,SOFTMUTE鹿脴卤脮,128x虏脡脩霉,脳卯录脩SNR
//		WM8978_Register_Wirter(hi2c,14,1<<3);	//R14,AD


//weak voice than above
		WM8978_Register_Wirter(hi2c,0, 0);
 800097c:	2200      	movs	r2, #0
 800097e:	2100      	movs	r1, #0
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff fe3b 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,1, 0x0F);
 8000986:	220f      	movs	r2, #15
 8000988:	2101      	movs	r1, #1
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff fe36 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,3, 0x7F);
 8000990:	227f      	movs	r2, #127	; 0x7f
 8000992:	2103      	movs	r1, #3
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff fe31 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,4, 0x10);
 800099a:	2210      	movs	r2, #16
 800099c:	2104      	movs	r1, #4
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff fe2c 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,6, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2106      	movs	r1, #6
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff fe27 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,10, 0x08);
 80009ae:	2208      	movs	r2, #8
 80009b0:	210a      	movs	r1, #10
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff fe22 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,43, 0x10);
 80009b8:	2210      	movs	r2, #16
 80009ba:	212b      	movs	r1, #43	; 0x2b
 80009bc:	6878      	ldr	r0, [r7, #4]
 80009be:	f7ff fe1d 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,54, 50);
 80009c2:	2232      	movs	r2, #50	; 0x32
 80009c4:	2136      	movs	r1, #54	; 0x36
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff fe18 	bl	80005fc <WM8978_Register_Wirter>
			WM8978_Register_Wirter(hi2c,55, 50 | (1 << 8));
 80009cc:	f44f 7299 	mov.w	r2, #306	; 0x132
 80009d0:	2137      	movs	r1, #55	; 0x37
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff fe12 	bl	80005fc <WM8978_Register_Wirter>





}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <Audio_Player_Start>:





void Audio_Player_Start() {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	//WAV_FileRead3((uint8_t*) I2S_Buf2, sizeof(I2S_Buf0));
	//WAV_FileRead3((uint8_t*) I2S_Buf3, sizeof(I2S_Buf1));
	HAL_I2S_Transmit_DMAEx(&USEI2S, I2S_Buf0, I2S_Buf1, BUFFER_SIZE);
 80009e4:	f240 13e5 	movw	r3, #485	; 0x1e5
 80009e8:	4a03      	ldr	r2, [pc, #12]	; (80009f8 <Audio_Player_Start+0x18>)
 80009ea:	4904      	ldr	r1, [pc, #16]	; (80009fc <Audio_Player_Start+0x1c>)
 80009ec:	4804      	ldr	r0, [pc, #16]	; (8000a00 <Audio_Player_Start+0x20>)
 80009ee:	f7ff fed5 	bl	800079c <HAL_I2S_Transmit_DMAEx>


	//HAL_I2S_Transmit_DMAEx2(&hi2s2, I2S_Buf2, I2S_Buf3, BUFFER_SIZE);
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000500 	.word	0x20000500
 80009fc:	20000134 	.word	0x20000134
 8000a00:	20002e50 	.word	0x20002e50

08000a04 <WM8978_HPvol_Set>:


void WM8978_HPvol_Set(uint8_t voll,uint8_t volr)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	460a      	mov	r2, r1
 8000a0e:	71fb      	strb	r3, [r7, #7]
 8000a10:	4613      	mov	r3, r2
 8000a12:	71bb      	strb	r3, [r7, #6]
	voll&=0X3F;
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a1a:	71fb      	strb	r3, [r7, #7]
	volr&=0X3F;//脧脼露篓路露脦搂
 8000a1c:	79bb      	ldrb	r3, [r7, #6]
 8000a1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a22:	71bb      	strb	r3, [r7, #6]
	if(voll==0)voll|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d103      	bne.n	8000a32 <WM8978_HPvol_Set+0x2e>
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a30:	71fb      	strb	r3, [r7, #7]
	if(volr==0)volr|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a32:	79bb      	ldrb	r3, [r7, #6]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d103      	bne.n	8000a40 <WM8978_HPvol_Set+0x3c>
 8000a38:	79bb      	ldrb	r3, [r7, #6]
 8000a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a3e:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(52,voll);			//R52,露煤禄煤脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	4619      	mov	r1, r3
 8000a46:	2034      	movs	r0, #52	; 0x34
 8000a48:	f7ff fda0 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(53,volr|(1<<8));	//R53,露煤禄煤脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(HPVU=1)
 8000a4c:	79bb      	ldrb	r3, [r7, #6]
 8000a4e:	b21b      	sxth	r3, r3
 8000a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a54:	b21b      	sxth	r3, r3
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	4619      	mov	r1, r3
 8000a5a:	2035      	movs	r0, #53	; 0x35
 8000a5c:	f7ff fd96 	bl	800058c <WM8978_Register_Wirter2>
}
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <WM8978_SPKvol_Set>:



void WM8978_SPKvol_Set(uint8_t volx)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
	volx&=0X3F;//脧脼露篓路露脦搂
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a78:	71fb      	strb	r3, [r7, #7]
	if(volx==0)volx|=1<<6;//脪么脕驴脦陋0脢卤,脰卤陆脫mute
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d103      	bne.n	8000a88 <WM8978_SPKvol_Set+0x20>
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a86:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(54,volx);			//R54,脌庐掳脠脳贸脡霉碌脌脪么脕驴脡猫脰脙
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	2036      	movs	r0, #54	; 0x36
 8000a90:	f7ff fd7c 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(55,volx|(1<<8));	//R55,脌庐掳脠脫脪脡霉碌脌脪么脕驴脡猫脰脙,脥卢虏陆赂眉脨脗(SPKVU=1)
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	b21b      	sxth	r3, r3
 8000a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a9c:	b21b      	sxth	r3, r3
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	2037      	movs	r0, #55	; 0x37
 8000aa4:	f7ff fd72 	bl	800058c <WM8978_Register_Wirter2>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <WM8978_ADDA_Cfg>:

void WM8978_ADDA_Cfg(uint8_t dacen,uint8_t adcen)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	460a      	mov	r2, r1
 8000aba:	71fb      	strb	r3, [r7, #7]
 8000abc:	4613      	mov	r3, r2
 8000abe:	71bb      	strb	r3, [r7, #6]
	uint16_t regval;
	regval=WM8978_Read_Reg(3);	//读取R3
 8000ac0:	2003      	movs	r0, #3
 8000ac2:	f7ff fd51 	bl	8000568 <WM8978_Read_Reg>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	81fb      	strh	r3, [r7, #14]
	if(dacen)regval|=3<<0;		//R3最低2个位设置为1,开启DACR&DACL
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d004      	beq.n	8000ada <WM8978_ADDA_Cfg+0x2a>
 8000ad0:	89fb      	ldrh	r3, [r7, #14]
 8000ad2:	f043 0303 	orr.w	r3, r3, #3
 8000ad6:	81fb      	strh	r3, [r7, #14]
 8000ad8:	e003      	b.n	8000ae2 <WM8978_ADDA_Cfg+0x32>
	else regval&=~(3<<0);		//R3最低2个位清零,关闭DACR&DACL.
 8000ada:	89fb      	ldrh	r3, [r7, #14]
 8000adc:	f023 0303 	bic.w	r3, r3, #3
 8000ae0:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(3,regval);	//设置R3
 8000ae2:	89fb      	ldrh	r3, [r7, #14]
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	2003      	movs	r0, #3
 8000ae8:	f7ff fd50 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(2);	//读取R2
 8000aec:	2002      	movs	r0, #2
 8000aee:	f7ff fd3b 	bl	8000568 <WM8978_Read_Reg>
 8000af2:	4603      	mov	r3, r0
 8000af4:	81fb      	strh	r3, [r7, #14]
	if(adcen)regval|=3<<0;		//R2最低2个位设置为1,开启ADCR&ADCL
 8000af6:	79bb      	ldrb	r3, [r7, #6]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d004      	beq.n	8000b06 <WM8978_ADDA_Cfg+0x56>
 8000afc:	89fb      	ldrh	r3, [r7, #14]
 8000afe:	f043 0303 	orr.w	r3, r3, #3
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	e003      	b.n	8000b0e <WM8978_ADDA_Cfg+0x5e>
	else regval&=~(3<<0);		//R2最低2个位清零,关闭ADCR&ADCL.
 8000b06:	89fb      	ldrh	r3, [r7, #14]
 8000b08:	f023 0303 	bic.w	r3, r3, #3
 8000b0c:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000b0e:	89fb      	ldrh	r3, [r7, #14]
 8000b10:	4619      	mov	r1, r3
 8000b12:	2002      	movs	r0, #2
 8000b14:	f7ff fd3a 	bl	800058c <WM8978_Register_Wirter2>
}
 8000b18:	bf00      	nop
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <WM8978_LINEIN_Gain>:

void WM8978_LINEIN_Gain(uint8_t gain)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	71fb      	strb	r3, [r7, #7]
	uint16_t regval;
	gain&=0X07;
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 0307 	and.w	r3, r3, #7
 8000b30:	71fb      	strb	r3, [r7, #7]
	regval=WM8978_Read_Reg(47);	//露脕脠隆R47
 8000b32:	202f      	movs	r0, #47	; 0x2f
 8000b34:	f7ff fd18 	bl	8000568 <WM8978_Read_Reg>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000b3c:	89fb      	ldrh	r3, [r7, #14]
 8000b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b42:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(47,regval|gain<<4);//脡猫脰脙R47
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	011b      	lsls	r3, r3, #4
 8000b48:	b21a      	sxth	r2, r3
 8000b4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	b21b      	sxth	r3, r3
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	4619      	mov	r1, r3
 8000b56:	202f      	movs	r0, #47	; 0x2f
 8000b58:	f7ff fd18 	bl	800058c <WM8978_Register_Wirter2>
	regval=WM8978_Read_Reg(48);	//露脕脠隆R48
 8000b5c:	2030      	movs	r0, #48	; 0x30
 8000b5e:	f7ff fd03 	bl	8000568 <WM8978_Read_Reg>
 8000b62:	4603      	mov	r3, r0
 8000b64:	81fb      	strh	r3, [r7, #14]
	regval&=~(7<<4);			//脟氓鲁媒脭颅脌麓碌脛脡猫脰脙
 8000b66:	89fb      	ldrh	r3, [r7, #14]
 8000b68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b6c:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(48,regval|gain<<4);//脡猫脰脙R48
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	011b      	lsls	r3, r3, #4
 8000b72:	b21a      	sxth	r2, r3
 8000b74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	b21b      	sxth	r3, r3
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	4619      	mov	r1, r3
 8000b80:	2030      	movs	r0, #48	; 0x30
 8000b82:	f7ff fd03 	bl	800058c <WM8978_Register_Wirter2>
}
 8000b86:	bf00      	nop
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <WM8978_Input_Cfg>:

void WM8978_Input_Cfg(uint8_t micen,uint8_t lineinen,uint8_t auxen)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b084      	sub	sp, #16
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	4603      	mov	r3, r0
 8000b96:	71fb      	strb	r3, [r7, #7]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	71bb      	strb	r3, [r7, #6]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	717b      	strb	r3, [r7, #5]
	uint16_t regval;
	regval=WM8978_Read_Reg(2);	//读取R2
 8000ba0:	2002      	movs	r0, #2
 8000ba2:	f7ff fce1 	bl	8000568 <WM8978_Read_Reg>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<2;		//开启INPPGAENR,INPPGAENL(MIC的PGA放大)
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d004      	beq.n	8000bba <WM8978_Input_Cfg+0x2c>
 8000bb0:	89fb      	ldrh	r3, [r7, #14]
 8000bb2:	f043 030c 	orr.w	r3, r3, #12
 8000bb6:	81fb      	strh	r3, [r7, #14]
 8000bb8:	e003      	b.n	8000bc2 <WM8978_Input_Cfg+0x34>
	else regval&=~(3<<2);		//关闭INPPGAENR,INPPGAENL.
 8000bba:	89fb      	ldrh	r3, [r7, #14]
 8000bbc:	f023 030c 	bic.w	r3, r3, #12
 8000bc0:	81fb      	strh	r3, [r7, #14]
 	WM8978_Register_Wirter2(2,regval);	//设置R2
 8000bc2:	89fb      	ldrh	r3, [r7, #14]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	2002      	movs	r0, #2
 8000bc8:	f7ff fce0 	bl	800058c <WM8978_Register_Wirter2>

	regval=WM8978_Read_Reg(44);	//读取R44
 8000bcc:	202c      	movs	r0, #44	; 0x2c
 8000bce:	f7ff fccb 	bl	8000568 <WM8978_Read_Reg>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	81fb      	strh	r3, [r7, #14]
	if(micen)regval|=3<<4|3<<0;	//开启LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d004      	beq.n	8000be6 <WM8978_Input_Cfg+0x58>
 8000bdc:	89fb      	ldrh	r3, [r7, #14]
 8000bde:	f043 0333 	orr.w	r3, r3, #51	; 0x33
 8000be2:	81fb      	strh	r3, [r7, #14]
 8000be4:	e003      	b.n	8000bee <WM8978_Input_Cfg+0x60>
	else regval&=~(3<<4|3<<0);	//关闭LIN2INPPGA,LIP2INPGA,RIN2INPPGA,RIP2INPGA.
 8000be6:	89fb      	ldrh	r3, [r7, #14]
 8000be8:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8000bec:	81fb      	strh	r3, [r7, #14]
	WM8978_Register_Wirter2(44,regval);//设置R44
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	202c      	movs	r0, #44	; 0x2c
 8000bf4:	f7ff fcca 	bl	800058c <WM8978_Register_Wirter2>

	if(lineinen)WM8978_LINEIN_Gain(5);//LINE IN 0dB增益
 8000bf8:	79bb      	ldrb	r3, [r7, #6]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d003      	beq.n	8000c06 <WM8978_Input_Cfg+0x78>
 8000bfe:	2005      	movs	r0, #5
 8000c00:	f7ff ff8e 	bl	8000b20 <WM8978_LINEIN_Gain>
 8000c04:	e002      	b.n	8000c0c <WM8978_Input_Cfg+0x7e>
	else WM8978_LINEIN_Gain(0);		//关闭LINE IN
 8000c06:	2000      	movs	r0, #0
 8000c08:	f7ff ff8a 	bl	8000b20 <WM8978_LINEIN_Gain>
	if(auxen)WM8978_AUX_Gain(7);//AUX 6dB增益
 8000c0c:	797b      	ldrb	r3, [r7, #5]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d003      	beq.n	8000c1a <WM8978_Input_Cfg+0x8c>
 8000c12:	2007      	movs	r0, #7
 8000c14:	f7ff fd4b 	bl	80006ae <WM8978_AUX_Gain>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
}
 8000c18:	e002      	b.n	8000c20 <WM8978_Input_Cfg+0x92>
	else WM8978_AUX_Gain(0);	//关闭AUX输入
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f7ff fd47 	bl	80006ae <WM8978_AUX_Gain>
}
 8000c20:	bf00      	nop
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <WM8978_MIC_Gain>:

void WM8978_MIC_Gain(uint8_t gain)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	71fb      	strb	r3, [r7, #7]
	gain&=0X3F;
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000c38:	71fb      	strb	r3, [r7, #7]
	WM8978_Register_Wirter2(45,gain);		//R45,脳贸脥篓碌脌PGA脡猫脰脙
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	4619      	mov	r1, r3
 8000c40:	202d      	movs	r0, #45	; 0x2d
 8000c42:	f7ff fca3 	bl	800058c <WM8978_Register_Wirter2>
	WM8978_Register_Wirter2(46,gain|1<<8);	//R46,脫脪脥篓碌脌PGA脡猫脰脙
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	b21b      	sxth	r3, r3
 8000c4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c4e:	b21b      	sxth	r3, r3
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	4619      	mov	r1, r3
 8000c54:	202e      	movs	r0, #46	; 0x2e
 8000c56:	f7ff fc99 	bl	800058c <WM8978_Register_Wirter2>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <WM8978_I2S_Cfg>:
void WM8978_I2S_Cfg(uint8_t fmt,uint8_t len)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b082      	sub	sp, #8
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	4603      	mov	r3, r0
 8000c6a:	460a      	mov	r2, r1
 8000c6c:	71fb      	strb	r3, [r7, #7]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	71bb      	strb	r3, [r7, #6]
	fmt&=0X03;
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	71fb      	strb	r3, [r7, #7]
	len&=0X03;//限定范围
 8000c7a:	79bb      	ldrb	r3, [r7, #6]
 8000c7c:	f003 0303 	and.w	r3, r3, #3
 8000c80:	71bb      	strb	r3, [r7, #6]
	WM8978_Register_Wirter2(4,(fmt<<3)|(len<<5));	//R4,WM8978工作模式设置
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	00db      	lsls	r3, r3, #3
 8000c86:	b21a      	sxth	r2, r3
 8000c88:	79bb      	ldrb	r3, [r7, #6]
 8000c8a:	015b      	lsls	r3, r3, #5
 8000c8c:	b21b      	sxth	r3, r3
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	b21b      	sxth	r3, r3
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	4619      	mov	r1, r3
 8000c96:	2004      	movs	r0, #4
 8000c98:	f7ff fc78 	bl	800058c <WM8978_Register_Wirter2>
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <Audio_Player_Stop>:

void Audio_Player_Resume(void) {
	HAL_I2S_DMAResume(&USEI2S);
}

void Audio_Player_Stop(void) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
	WAV_FileInit();
 8000ca8:	f7ff fd32 	bl	8000710 <WAV_FileInit>
	HAL_I2S_DMAStop(&USEI2S);
 8000cac:	4802      	ldr	r0, [pc, #8]	; (8000cb8 <Audio_Player_Stop+0x14>)
 8000cae:	f007 fad3 	bl	8008258 <HAL_I2S_DMAStop>
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20002e50 	.word	0x20002e50

08000cbc <delay_us>:

//ʱnus
//nusΪҪʱus.
//nus:0~190887435(ֵ2^32/fac_us@fac_us=22.5)
void delay_us(uint32_t nus)
{		
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	; 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	uint32_t ticks;
	uint32_t told,tnow,tcnt=0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
	uint32_t reload=SysTick->LOAD;				//LOADֵ
 8000cc8:	4b19      	ldr	r3, [pc, #100]	; (8000d30 <delay_us+0x74>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//ҪĽ
 8000cce:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <delay_us+0x78>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	fb02 f303 	mul.w	r3, r2, r3
 8000cd8:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//սʱļֵ
 8000cda:	4b15      	ldr	r3, [pc, #84]	; (8000d30 <delay_us+0x74>)
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8000ce0:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <delay_us+0x74>)
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8000ce6:	68fa      	ldr	r2, [r7, #12]
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d0f8      	beq.n	8000ce0 <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//עһSYSTICKһݼļͿ.
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d206      	bcs.n	8000d04 <delay_us+0x48>
 8000cf6:	69fa      	ldr	r2, [r7, #28]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	69ba      	ldr	r2, [r7, #24]
 8000cfe:	4413      	add	r3, r2
 8000d00:	61bb      	str	r3, [r7, #24]
 8000d02:	e007      	b.n	8000d14 <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	1ad2      	subs	r2, r2, r3
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	69ba      	ldr	r2, [r7, #24]
 8000d10:	4413      	add	r3, r2
 8000d12:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000d18:	69ba      	ldr	r2, [r7, #24]
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d200      	bcs.n	8000d22 <delay_us+0x66>
		tnow=SysTick->VAL;	
 8000d20:	e7de      	b.n	8000ce0 <delay_us+0x24>
			if(tcnt>=ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8000d22:	bf00      	nop
		}  
	};
}
 8000d24:	bf00      	nop
 8000d26:	3724      	adds	r7, #36	; 0x24
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000e010 	.word	0xe000e010
 8000d34:	200008d8 	.word	0x200008d8

08000d38 <I2S2_Init>:
//				       I2S_STANDARD_LSB/I2S_STANDARD_PCM_SHORT/I2S_STANDARD_PCM_LONG
//I2S_Mode:I2S����ģʽ,�������ã�I2S_MODE_SLAVE_TX/I2S_MODE_SLAVE_RX/I2S_MODE_MASTER_TX/I2S_MODE_MASTER_RX
//I2S_Clock_Polarity:ʱ�ӵ�ƽ����������Ϊ:I2S_CPOL_LOW/I2S_CPOL_HIGH
//I2S_DataFormat:���ݳ���,�������ã�I2S_DATAFORMAT_16B/I2S_DATAFORMAT_16B_EXTENDED/I2S_DATAFORMAT_24B/I2S_DATAFORMAT_32B
void I2S2_Init(uint32_t I2S_Standard,uint32_t I2S_Mode,uint32_t I2S_Clock_Polarity,uint32_t I2S_DataFormat)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
 8000d44:	603b      	str	r3, [r7, #0]
	I2S2_Handler.Instance=SPI2;
 8000d46:	4b26      	ldr	r3, [pc, #152]	; (8000de0 <I2S2_Init+0xa8>)
 8000d48:	4a26      	ldr	r2, [pc, #152]	; (8000de4 <I2S2_Init+0xac>)
 8000d4a:	601a      	str	r2, [r3, #0]
	I2S2_Handler.Init.Mode=I2S_Mode;					//IISģʽ
 8000d4c:	4a24      	ldr	r2, [pc, #144]	; (8000de0 <I2S2_Init+0xa8>)
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	6053      	str	r3, [r2, #4]
	I2S2_Handler.Init.Standard=I2S_Standard;			//IIS��׼
 8000d52:	4a23      	ldr	r2, [pc, #140]	; (8000de0 <I2S2_Init+0xa8>)
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	6093      	str	r3, [r2, #8]
	I2S2_Handler.Init.DataFormat=I2S_DataFormat;		//IIS���ݳ���
 8000d58:	4a21      	ldr	r2, [pc, #132]	; (8000de0 <I2S2_Init+0xa8>)
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	60d3      	str	r3, [r2, #12]
	I2S2_Handler.Init.MCLKOutput=I2S_MCLKOUTPUT_ENABLE;	//��ʱ�����ʹ��
 8000d5e:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <I2S2_Init+0xa8>)
 8000d60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d64:	611a      	str	r2, [r3, #16]
	I2S2_Handler.Init.AudioFreq=I2S_AUDIOFREQ_DEFAULT;	//IISƵ������
 8000d66:	4b1e      	ldr	r3, [pc, #120]	; (8000de0 <I2S2_Init+0xa8>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	615a      	str	r2, [r3, #20]
	I2S2_Handler.Init.CPOL=I2S_Clock_Polarity;			//����״̬ʱ�ӵ�ƽ
 8000d6c:	4a1c      	ldr	r2, [pc, #112]	; (8000de0 <I2S2_Init+0xa8>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6193      	str	r3, [r2, #24]
	I2S2_Handler.Init.ClockSource=I2S_CLOCK_PLL;		//IISʱ��ԴΪPLL
 8000d72:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <I2S2_Init+0xa8>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	61da      	str	r2, [r3, #28]
	I2S2_Handler.Init.FullDuplexMode=I2S_FULLDUPLEXMODE_ENABLE;	//IISȫ˫��
 8000d78:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <I2S2_Init+0xa8>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	621a      	str	r2, [r3, #32]
	HAL_I2S_Init(&I2S2_Handler);
 8000d7e:	4818      	ldr	r0, [pc, #96]	; (8000de0 <I2S2_Init+0xa8>)
 8000d80:	f007 f92a 	bl	8007fd8 <HAL_I2S_Init>
	
	SPI2->CR2|=1<<1;									//SPI2 TX DMA����ʹ��.
 8000d84:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <I2S2_Init+0xac>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	4a16      	ldr	r2, [pc, #88]	; (8000de4 <I2S2_Init+0xac>)
 8000d8a:	f043 0302 	orr.w	r3, r3, #2
 8000d8e:	6053      	str	r3, [r2, #4]
	I2S2ext->CR2|=1<<0;									//I2S2ext RX DMA����ʹ��.
 8000d90:	4b15      	ldr	r3, [pc, #84]	; (8000de8 <I2S2_Init+0xb0>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	4a14      	ldr	r2, [pc, #80]	; (8000de8 <I2S2_Init+0xb0>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	6053      	str	r3, [r2, #4]
	__HAL_I2S_ENABLE(&I2S2_Handler);					//ʹ��I2S2
 8000d9c:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <I2S2_Init+0xa8>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	69da      	ldr	r2, [r3, #28]
 8000da2:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <I2S2_Init+0xa8>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000daa:	61da      	str	r2, [r3, #28]
	__HAL_I2SEXT_ENABLE(&I2S2_Handler);					//ʹ��I2S2ext
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <I2S2_Init+0xa8>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0c      	ldr	r2, [pc, #48]	; (8000de4 <I2S2_Init+0xac>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d101      	bne.n	8000dba <I2S2_Init+0x82>
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <I2S2_Init+0xb0>)
 8000db8:	e001      	b.n	8000dbe <I2S2_Init+0x86>
 8000dba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000dbe:	69da      	ldr	r2, [r3, #28]
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <I2S2_Init+0xa8>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4907      	ldr	r1, [pc, #28]	; (8000de4 <I2S2_Init+0xac>)
 8000dc6:	428b      	cmp	r3, r1
 8000dc8:	d101      	bne.n	8000dce <I2S2_Init+0x96>
 8000dca:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <I2S2_Init+0xb0>)
 8000dcc:	e001      	b.n	8000dd2 <I2S2_Init+0x9a>
 8000dce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8000dd2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dd6:	61da      	str	r2, [r3, #28]
}
 8000dd8:	bf00      	nop
 8000dda:	3710      	adds	r7, #16
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000a90 	.word	0x20000a90
 8000de4:	40003800 	.word	0x40003800
 8000de8:	40003400 	.word	0x40003400

08000dec <I2S2_SampleRate_Set>:

//����SAIA�Ĳ�����(@MCKEN)
//samplerate:������,��λ:Hz
//����ֵ:0,���óɹ�;1,�޷�����.
uint8_t I2S2_SampleRate_Set(uint32_t samplerate)
{   
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
    uint8_t i=0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	77fb      	strb	r3, [r7, #31]
	uint32_t tempreg=0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitTypeDef RCCI2S2_ClkInitSture;  
	
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	77fb      	strb	r3, [r7, #31]
 8000e00:	e011      	b.n	8000e26 <I2S2_SampleRate_Set+0x3a>
	{
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a33      	ldr	r2, [pc, #204]	; (8000ed4 <I2S2_SampleRate_Set+0xe8>)
 8000e06:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0a:	08d9      	lsrs	r1, r3, #3
 8000e0c:	7ffa      	ldrb	r2, [r7, #31]
 8000e0e:	4832      	ldr	r0, [pc, #200]	; (8000ed8 <I2S2_SampleRate_Set+0xec>)
 8000e10:	4613      	mov	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	4413      	add	r3, r2
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	4403      	add	r3, r0
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d006      	beq.n	8000e2e <I2S2_SampleRate_Set+0x42>
	for(i=0;i<(sizeof(I2S_PSC_TBL)/10);i++)//�����Ĳ������Ƿ����֧��
 8000e20:	7ffb      	ldrb	r3, [r7, #31]
 8000e22:	3301      	adds	r3, #1
 8000e24:	77fb      	strb	r3, [r7, #31]
 8000e26:	7ffb      	ldrb	r3, [r7, #31]
 8000e28:	2b0a      	cmp	r3, #10
 8000e2a:	d9ea      	bls.n	8000e02 <I2S2_SampleRate_Set+0x16>
 8000e2c:	e000      	b.n	8000e30 <I2S2_SampleRate_Set+0x44>
		if((samplerate/10)==I2S_PSC_TBL[i][0])break;
 8000e2e:	bf00      	nop
	}
    if(i==(sizeof(I2S_PSC_TBL)/10))return 1;//�ѱ���Ҳ�Ҳ���
 8000e30:	7ffb      	ldrb	r3, [r7, #31]
 8000e32:	2b0b      	cmp	r3, #11
 8000e34:	d101      	bne.n	8000e3a <I2S2_SampleRate_Set+0x4e>
 8000e36:	2301      	movs	r3, #1
 8000e38:	e047      	b.n	8000eca <I2S2_SampleRate_Set+0xde>
	
    RCCI2S2_ClkInitSture.PeriphClockSelection=RCC_PERIPHCLK_I2S;	//����ʱ��Դѡ��
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	60bb      	str	r3, [r7, #8]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SN=(uint32_t)I2S_PSC_TBL[i][1];    	//����PLLI2SN
 8000e3e:	7ffa      	ldrb	r2, [r7, #31]
 8000e40:	4925      	ldr	r1, [pc, #148]	; (8000ed8 <I2S2_SampleRate_Set+0xec>)
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	440b      	add	r3, r1
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	60fb      	str	r3, [r7, #12]
    RCCI2S2_ClkInitSture.PLLI2S.PLLI2SR=(uint32_t)I2S_PSC_TBL[i][2];    	//����PLLI2SR
 8000e52:	7ffa      	ldrb	r2, [r7, #31]
 8000e54:	4920      	ldr	r1, [pc, #128]	; (8000ed8 <I2S2_SampleRate_Set+0xec>)
 8000e56:	4613      	mov	r3, r2
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	4413      	add	r3, r2
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	440b      	add	r3, r1
 8000e60:	3304      	adds	r3, #4
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	613b      	str	r3, [r7, #16]
    HAL_RCCEx_PeriphCLKConfig(&RCCI2S2_ClkInitSture);             	//����ʱ��
 8000e66:	f107 0308 	add.w	r3, r7, #8
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f008 fbda 	bl	8009624 <HAL_RCCEx_PeriphCLKConfig>
	
	RCC->CR|=1<<26;					//����I2Sʱ��
 8000e70:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <I2S2_SampleRate_Set+0xf0>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a19      	ldr	r2, [pc, #100]	; (8000edc <I2S2_SampleRate_Set+0xf0>)
 8000e76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e7a:	6013      	str	r3, [r2, #0]
	while((RCC->CR&1<<27)==0);		//�ȴ�I2Sʱ�ӿ����ɹ�.
 8000e7c:	bf00      	nop
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <I2S2_SampleRate_Set+0xf0>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d0f9      	beq.n	8000e7e <I2S2_SampleRate_Set+0x92>
	tempreg=I2S_PSC_TBL[i][3]<<0;	//����I2SDIV
 8000e8a:	7ffa      	ldrb	r2, [r7, #31]
 8000e8c:	4912      	ldr	r1, [pc, #72]	; (8000ed8 <I2S2_SampleRate_Set+0xec>)
 8000e8e:	4613      	mov	r3, r2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	4413      	add	r3, r2
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	440b      	add	r3, r1
 8000e98:	3306      	adds	r3, #6
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	61bb      	str	r3, [r7, #24]
	tempreg|=I2S_PSC_TBL[i][4]<<8;	//����ODDλ
 8000e9e:	7ffa      	ldrb	r2, [r7, #31]
 8000ea0:	490d      	ldr	r1, [pc, #52]	; (8000ed8 <I2S2_SampleRate_Set+0xec>)
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	4413      	add	r3, r2
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	440b      	add	r3, r1
 8000eac:	3308      	adds	r3, #8
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	021b      	lsls	r3, r3, #8
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
	tempreg|=1<<9;					//ʹ��MCKOEλ,���MCK
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec0:	61bb      	str	r3, [r7, #24]
	SPI2->I2SPR=tempreg;			//����I2SPR�Ĵ���
 8000ec2:	4a07      	ldr	r2, [pc, #28]	; (8000ee0 <I2S2_SampleRate_Set+0xf4>)
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	6213      	str	r3, [r2, #32]
	return 0;
 8000ec8:	2300      	movs	r3, #0
}  
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3720      	adds	r7, #32
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	cccccccd 	.word	0xcccccccd
 8000ed8:	08094b4c 	.word	0x08094b4c
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40003800 	.word	0x40003800

08000ee4 <I2S2_TX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2_TX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b088      	sub	sp, #32
 8000ee8:	af02      	add	r7, sp, #8
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	80fb      	strh	r3, [r7, #6]
    __HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	617b      	str	r3, [r7, #20]
 8000ef6:	4b45      	ldr	r3, [pc, #276]	; (800100c <I2S2_TX_DMA_Init+0x128>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4a44      	ldr	r2, [pc, #272]	; (800100c <I2S2_TX_DMA_Init+0x128>)
 8000efc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4b42      	ldr	r3, [pc, #264]	; (800100c <I2S2_TX_DMA_Init+0x128>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f0a:	617b      	str	r3, [r7, #20]
 8000f0c:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmatx,I2S2_TXDMA_Handler);         		//��DMA��I2S��ϵ����
 8000f0e:	4b40      	ldr	r3, [pc, #256]	; (8001010 <I2S2_TX_DMA_Init+0x12c>)
 8000f10:	4a40      	ldr	r2, [pc, #256]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f12:	639a      	str	r2, [r3, #56]	; 0x38
 8000f14:	4b3f      	ldr	r3, [pc, #252]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f16:	4a3e      	ldr	r2, [pc, #248]	; (8001010 <I2S2_TX_DMA_Init+0x12c>)
 8000f18:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_TXDMA_Handler.Instance=DMA1_Stream4;                       		//DMA1������4
 8000f1a:	4b3e      	ldr	r3, [pc, #248]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f1c:	4a3e      	ldr	r2, [pc, #248]	; (8001018 <I2S2_TX_DMA_Init+0x134>)
 8000f1e:	601a      	str	r2, [r3, #0]
    I2S2_TXDMA_Handler.Init.Channel=DMA_CHANNEL_0;                  		//ͨ��0
 8000f20:	4b3c      	ldr	r3, [pc, #240]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	605a      	str	r2, [r3, #4]
    I2S2_TXDMA_Handler.Init.Direction=DMA_MEMORY_TO_PERIPH;         		//�洢��������ģʽ
 8000f26:	4b3b      	ldr	r3, [pc, #236]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f28:	2240      	movs	r2, #64	; 0x40
 8000f2a:	609a      	str	r2, [r3, #8]
    I2S2_TXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 8000f2c:	4b39      	ldr	r3, [pc, #228]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
    I2S2_TXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 8000f32:	4b38      	ldr	r3, [pc, #224]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f38:	611a      	str	r2, [r3, #16]
    I2S2_TXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 8000f3a:	4b36      	ldr	r3, [pc, #216]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f40:	615a      	str	r2, [r3, #20]
    I2S2_TXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 8000f42:	4b34      	ldr	r3, [pc, #208]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f48:	619a      	str	r2, [r3, #24]
    I2S2_TXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 8000f4a:	4b32      	ldr	r3, [pc, #200]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f50:	61da      	str	r2, [r3, #28]
    I2S2_TXDMA_Handler.Init.Priority=DMA_PRIORITY_HIGH;             		//�����ȼ�
 8000f52:	4b30      	ldr	r3, [pc, #192]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f54:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f58:	621a      	str	r2, [r3, #32]
    I2S2_TXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 8000f5a:	4b2e      	ldr	r3, [pc, #184]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_TXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 8000f60:	4b2c      	ldr	r3, [pc, #176]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_TXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 8000f66:	4b2b      	ldr	r3, [pc, #172]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_TXDMA_Handler);                            		//�������ǰ������
 8000f6c:	4829      	ldr	r0, [pc, #164]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f6e:	f001 fe6b 	bl	8002c48 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_TXDMA_Handler);	                            		//��ʼ��DMA
 8000f72:	4828      	ldr	r0, [pc, #160]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f74:	f001 fdba 	bl	8002aec <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_TXDMA_Handler,(uint32_t)buf0,(uint32_t)&SPI2->DR,(uint32_t)buf1,num);//����˫����
 8000f78:	68f9      	ldr	r1, [r7, #12]
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	4613      	mov	r3, r2
 8000f82:	4a26      	ldr	r2, [pc, #152]	; (800101c <I2S2_TX_DMA_Init+0x138>)
 8000f84:	4823      	ldr	r0, [pc, #140]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f86:	f002 f969 	bl	800325c <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);                         		//�ȹر�DMA
 8000f8a:	4b22      	ldr	r3, [pc, #136]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b20      	ldr	r3, [pc, #128]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f022 0201 	bic.w	r2, r2, #1
 8000f98:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 8000f9a:	200a      	movs	r0, #10
 8000f9c:	f7ff fe8e 	bl	8000cbc <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_TXDMA_Handler,DMA_IT_TC);             		//������������ж�
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f042 0210 	orr.w	r2, r2, #16
 8000fae:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     		//���DMA��������жϱ�־λ
 8000fb0:	4b18      	ldr	r3, [pc, #96]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b1a      	ldr	r3, [pc, #104]	; (8001020 <I2S2_TX_DMA_Init+0x13c>)
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d903      	bls.n	8000fc4 <I2S2_TX_DMA_Init+0xe0>
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <I2S2_TX_DMA_Init+0x140>)
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	e016      	b.n	8000ff2 <I2S2_TX_DMA_Init+0x10e>
 8000fc4:	4b13      	ldr	r3, [pc, #76]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b17      	ldr	r3, [pc, #92]	; (8001028 <I2S2_TX_DMA_Init+0x144>)
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d903      	bls.n	8000fd8 <I2S2_TX_DMA_Init+0xf4>
 8000fd0:	4a14      	ldr	r2, [pc, #80]	; (8001024 <I2S2_TX_DMA_Init+0x140>)
 8000fd2:	2320      	movs	r3, #32
 8000fd4:	6093      	str	r3, [r2, #8]
 8000fd6:	e00c      	b.n	8000ff2 <I2S2_TX_DMA_Init+0x10e>
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <I2S2_TX_DMA_Init+0x130>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b13      	ldr	r3, [pc, #76]	; (800102c <I2S2_TX_DMA_Init+0x148>)
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d903      	bls.n	8000fec <I2S2_TX_DMA_Init+0x108>
 8000fe4:	4a12      	ldr	r2, [pc, #72]	; (8001030 <I2S2_TX_DMA_Init+0x14c>)
 8000fe6:	2320      	movs	r3, #32
 8000fe8:	60d3      	str	r3, [r2, #12]
 8000fea:	e002      	b.n	8000ff2 <I2S2_TX_DMA_Init+0x10e>
 8000fec:	4a10      	ldr	r2, [pc, #64]	; (8001030 <I2S2_TX_DMA_Init+0x14c>)
 8000fee:	2320      	movs	r3, #32
 8000ff0:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn,5,0);                    		//DMA�ж����ȼ�
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2105      	movs	r1, #5
 8000ff6:	200f      	movs	r0, #15
 8000ff8:	f001 fd41 	bl	8002a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ffc:	200f      	movs	r0, #15
 8000ffe:	f001 fd5a 	bl	8002ab6 <HAL_NVIC_EnableIRQ>
}
 8001002:	bf00      	nop
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800
 8001010:	20000a90 	.word	0x20000a90
 8001014:	20000ad8 	.word	0x20000ad8
 8001018:	40026070 	.word	0x40026070
 800101c:	4000380c 	.word	0x4000380c
 8001020:	40026458 	.word	0x40026458
 8001024:	40026400 	.word	0x40026400
 8001028:	400260b8 	.word	0x400260b8
 800102c:	40026058 	.word	0x40026058
 8001030:	40026000 	.word	0x40026000

08001034 <I2S2ext_RX_DMA_Init>:
//����Ϊ˫����ģʽ,������DMA��������ж�
//buf0:M0AR��ַ.
//buf1:M1AR��ַ.
//num:ÿ�δ���������
void I2S2ext_RX_DMA_Init(uint8_t* buf0,uint8_t *buf1,uint16_t num)
{  
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af02      	add	r7, sp, #8
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_DMA1_CLK_ENABLE();                                    		//ʹ��DMA1ʱ��
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
 8001046:	4b47      	ldr	r3, [pc, #284]	; (8001164 <I2S2ext_RX_DMA_Init+0x130>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a46      	ldr	r2, [pc, #280]	; (8001164 <I2S2ext_RX_DMA_Init+0x130>)
 800104c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b44      	ldr	r3, [pc, #272]	; (8001164 <I2S2ext_RX_DMA_Init+0x130>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105a:	617b      	str	r3, [r7, #20]
 800105c:	697b      	ldr	r3, [r7, #20]
    __HAL_LINKDMA(&I2S2_Handler,hdmarx,I2S2_RXDMA_Handler);         		//��DMA��I2S��ϵ����
 800105e:	4b42      	ldr	r3, [pc, #264]	; (8001168 <I2S2ext_RX_DMA_Init+0x134>)
 8001060:	4a42      	ldr	r2, [pc, #264]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001062:	63da      	str	r2, [r3, #60]	; 0x3c
 8001064:	4b41      	ldr	r3, [pc, #260]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001066:	4a40      	ldr	r2, [pc, #256]	; (8001168 <I2S2ext_RX_DMA_Init+0x134>)
 8001068:	639a      	str	r2, [r3, #56]	; 0x38
	
    I2S2_RXDMA_Handler.Instance=DMA1_Stream3;                       		//DMA1������3
 800106a:	4b40      	ldr	r3, [pc, #256]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 800106c:	4a40      	ldr	r2, [pc, #256]	; (8001170 <I2S2ext_RX_DMA_Init+0x13c>)
 800106e:	601a      	str	r2, [r3, #0]
    I2S2_RXDMA_Handler.Init.Channel=DMA_CHANNEL_3;                  		//ͨ��3
 8001070:	4b3e      	ldr	r3, [pc, #248]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001072:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001076:	605a      	str	r2, [r3, #4]
    I2S2_RXDMA_Handler.Init.Direction=DMA_PERIPH_TO_MEMORY;         		//���赽�洢��ģʽ
 8001078:	4b3c      	ldr	r3, [pc, #240]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
    I2S2_RXDMA_Handler.Init.PeriphInc=DMA_PINC_DISABLE;             		//���������ģʽ
 800107e:	4b3b      	ldr	r3, [pc, #236]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
    I2S2_RXDMA_Handler.Init.MemInc=DMA_MINC_ENABLE;                 		//�洢������ģʽ
 8001084:	4b39      	ldr	r3, [pc, #228]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001086:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800108a:	611a      	str	r2, [r3, #16]
    I2S2_RXDMA_Handler.Init.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD;   	//�������ݳ���:16λ
 800108c:	4b37      	ldr	r3, [pc, #220]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 800108e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001092:	615a      	str	r2, [r3, #20]
    I2S2_RXDMA_Handler.Init.MemDataAlignment=DMA_MDATAALIGN_HALFWORD;    	//�洢�����ݳ���:16λ
 8001094:	4b35      	ldr	r3, [pc, #212]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001096:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800109a:	619a      	str	r2, [r3, #24]
    I2S2_RXDMA_Handler.Init.Mode=DMA_CIRCULAR;                      		//ʹ��ѭ��ģʽ
 800109c:	4b33      	ldr	r3, [pc, #204]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 800109e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010a2:	61da      	str	r2, [r3, #28]
    I2S2_RXDMA_Handler.Init.Priority=DMA_PRIORITY_MEDIUM;             		//�е����ȼ�
 80010a4:	4b31      	ldr	r3, [pc, #196]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010aa:	621a      	str	r2, [r3, #32]
    I2S2_RXDMA_Handler.Init.FIFOMode=DMA_FIFOMODE_DISABLE;          		//��ʹ��FIFO
 80010ac:	4b2f      	ldr	r3, [pc, #188]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	625a      	str	r2, [r3, #36]	; 0x24
    I2S2_RXDMA_Handler.Init.MemBurst=DMA_MBURST_SINGLE;             		//�洢������ͻ������
 80010b2:	4b2e      	ldr	r3, [pc, #184]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	62da      	str	r2, [r3, #44]	; 0x2c
    I2S2_RXDMA_Handler.Init.PeriphBurst=DMA_PBURST_SINGLE;          		//����ͻ�����δ���
 80010b8:	4b2c      	ldr	r3, [pc, #176]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	631a      	str	r2, [r3, #48]	; 0x30
    HAL_DMA_DeInit(&I2S2_RXDMA_Handler);                            		//�������ǰ������
 80010be:	482b      	ldr	r0, [pc, #172]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010c0:	f001 fdc2 	bl	8002c48 <HAL_DMA_DeInit>
    HAL_DMA_Init(&I2S2_RXDMA_Handler);	                            		//��ʼ��DMA
 80010c4:	4829      	ldr	r0, [pc, #164]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010c6:	f001 fd11 	bl	8002aec <HAL_DMA_Init>

    HAL_DMAEx_MultiBufferStart(&I2S2_RXDMA_Handler,(uint32_t)&I2S2ext->DR,(uint32_t)buf0,(uint32_t)buf1,num);//����˫����
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	68b9      	ldr	r1, [r7, #8]
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	460b      	mov	r3, r1
 80010d4:	4927      	ldr	r1, [pc, #156]	; (8001174 <I2S2ext_RX_DMA_Init+0x140>)
 80010d6:	4825      	ldr	r0, [pc, #148]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010d8:	f002 f8c0 	bl	800325c <HAL_DMAEx_MultiBufferStart>
    __HAL_DMA_DISABLE(&I2S2_RXDMA_Handler);                         		//�ȹر�DMA
 80010dc:	4b23      	ldr	r3, [pc, #140]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4b22      	ldr	r3, [pc, #136]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0201 	bic.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]
    delay_us(10);                                                   		//10us��ʱ����ֹ-O2�Ż�������
 80010ec:	200a      	movs	r0, #10
 80010ee:	f7ff fde5 	bl	8000cbc <delay_us>
    __HAL_DMA_ENABLE_IT(&I2S2_RXDMA_Handler,DMA_IT_TC);             		//������������ж�
 80010f2:	4b1e      	ldr	r3, [pc, #120]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b1c      	ldr	r3, [pc, #112]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f042 0210 	orr.w	r2, r2, #16
 8001100:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     		//���DMA��������жϱ�־λ
 8001102:	4b1a      	ldr	r3, [pc, #104]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	4b1b      	ldr	r3, [pc, #108]	; (8001178 <I2S2ext_RX_DMA_Init+0x144>)
 800110a:	429a      	cmp	r2, r3
 800110c:	d904      	bls.n	8001118 <I2S2ext_RX_DMA_Init+0xe4>
 800110e:	4b1b      	ldr	r3, [pc, #108]	; (800117c <I2S2ext_RX_DMA_Init+0x148>)
 8001110:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	e019      	b.n	800114c <I2S2ext_RX_DMA_Init+0x118>
 8001118:	4b14      	ldr	r3, [pc, #80]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	461a      	mov	r2, r3
 800111e:	4b18      	ldr	r3, [pc, #96]	; (8001180 <I2S2ext_RX_DMA_Init+0x14c>)
 8001120:	429a      	cmp	r2, r3
 8001122:	d904      	bls.n	800112e <I2S2ext_RX_DMA_Init+0xfa>
 8001124:	4a15      	ldr	r2, [pc, #84]	; (800117c <I2S2ext_RX_DMA_Init+0x148>)
 8001126:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800112a:	6093      	str	r3, [r2, #8]
 800112c:	e00e      	b.n	800114c <I2S2ext_RX_DMA_Init+0x118>
 800112e:	4b0f      	ldr	r3, [pc, #60]	; (800116c <I2S2ext_RX_DMA_Init+0x138>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <I2S2ext_RX_DMA_Init+0x13c>)
 8001136:	429a      	cmp	r2, r3
 8001138:	d904      	bls.n	8001144 <I2S2ext_RX_DMA_Init+0x110>
 800113a:	4a12      	ldr	r2, [pc, #72]	; (8001184 <I2S2ext_RX_DMA_Init+0x150>)
 800113c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001140:	60d3      	str	r3, [r2, #12]
 8001142:	e003      	b.n	800114c <I2S2ext_RX_DMA_Init+0x118>
 8001144:	4a0f      	ldr	r2, [pc, #60]	; (8001184 <I2S2ext_RX_DMA_Init+0x150>)
 8001146:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800114a:	6093      	str	r3, [r2, #8]
	
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn,5,1);  //��ռ1�������ȼ�1����2
 800114c:	2201      	movs	r2, #1
 800114e:	2105      	movs	r1, #5
 8001150:	200e      	movs	r0, #14
 8001152:	f001 fc94 	bl	8002a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);	
 8001156:	200e      	movs	r0, #14
 8001158:	f001 fcad 	bl	8002ab6 <HAL_NVIC_EnableIRQ>
} 
 800115c:	bf00      	nop
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	20000a90 	.word	0x20000a90
 800116c:	20000b3c 	.word	0x20000b3c
 8001170:	40026058 	.word	0x40026058
 8001174:	4000340c 	.word	0x4000340c
 8001178:	40026458 	.word	0x40026458
 800117c:	40026400 	.word	0x40026400
 8001180:	400260b8 	.word	0x400260b8
 8001184:	40026000 	.word	0x40026000

08001188 <DMA1_Stream4_IRQHandler>:
void (*i2s_tx_callback)(void);	//TX�ص�����
void (*i2s_rx_callback)(void);	//RX�ص�����

//DMA1_Stream4�жϷ�����
void DMA1_Stream4_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4)!=RESET) //DMA�������
 800118c:	4b32      	ldr	r3, [pc, #200]	; (8001258 <DMA1_Stream4_IRQHandler+0xd0>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	461a      	mov	r2, r3
 8001192:	4b32      	ldr	r3, [pc, #200]	; (800125c <DMA1_Stream4_IRQHandler+0xd4>)
 8001194:	429a      	cmp	r2, r3
 8001196:	d909      	bls.n	80011ac <DMA1_Stream4_IRQHandler+0x24>
 8001198:	4b31      	ldr	r3, [pc, #196]	; (8001260 <DMA1_Stream4_IRQHandler+0xd8>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0320 	and.w	r3, r3, #32
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	bf14      	ite	ne
 80011a4:	2301      	movne	r3, #1
 80011a6:	2300      	moveq	r3, #0
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	e028      	b.n	80011fe <DMA1_Stream4_IRQHandler+0x76>
 80011ac:	4b2a      	ldr	r3, [pc, #168]	; (8001258 <DMA1_Stream4_IRQHandler+0xd0>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b2c      	ldr	r3, [pc, #176]	; (8001264 <DMA1_Stream4_IRQHandler+0xdc>)
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d909      	bls.n	80011cc <DMA1_Stream4_IRQHandler+0x44>
 80011b8:	4b29      	ldr	r3, [pc, #164]	; (8001260 <DMA1_Stream4_IRQHandler+0xd8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 0320 	and.w	r3, r3, #32
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	bf14      	ite	ne
 80011c4:	2301      	movne	r3, #1
 80011c6:	2300      	moveq	r3, #0
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	e018      	b.n	80011fe <DMA1_Stream4_IRQHandler+0x76>
 80011cc:	4b22      	ldr	r3, [pc, #136]	; (8001258 <DMA1_Stream4_IRQHandler+0xd0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	461a      	mov	r2, r3
 80011d2:	4b25      	ldr	r3, [pc, #148]	; (8001268 <DMA1_Stream4_IRQHandler+0xe0>)
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d909      	bls.n	80011ec <DMA1_Stream4_IRQHandler+0x64>
 80011d8:	4b24      	ldr	r3, [pc, #144]	; (800126c <DMA1_Stream4_IRQHandler+0xe4>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f003 0320 	and.w	r3, r3, #32
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	bf14      	ite	ne
 80011e4:	2301      	movne	r3, #1
 80011e6:	2300      	moveq	r3, #0
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	e008      	b.n	80011fe <DMA1_Stream4_IRQHandler+0x76>
 80011ec:	4b1f      	ldr	r3, [pc, #124]	; (800126c <DMA1_Stream4_IRQHandler+0xe4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0320 	and.w	r3, r3, #32
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	bf14      	ite	ne
 80011f8:	2301      	movne	r3, #1
 80011fa:	2300      	moveq	r3, #0
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d027      	beq.n	8001252 <DMA1_Stream4_IRQHandler+0xca>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_TXDMA_Handler,DMA_FLAG_TCIF0_4);     //���DMA��������жϱ�־λ
 8001202:	4b15      	ldr	r3, [pc, #84]	; (8001258 <DMA1_Stream4_IRQHandler+0xd0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <DMA1_Stream4_IRQHandler+0xd4>)
 800120a:	429a      	cmp	r2, r3
 800120c:	d903      	bls.n	8001216 <DMA1_Stream4_IRQHandler+0x8e>
 800120e:	4b14      	ldr	r3, [pc, #80]	; (8001260 <DMA1_Stream4_IRQHandler+0xd8>)
 8001210:	2220      	movs	r2, #32
 8001212:	60da      	str	r2, [r3, #12]
 8001214:	e016      	b.n	8001244 <DMA1_Stream4_IRQHandler+0xbc>
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <DMA1_Stream4_IRQHandler+0xd0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	4b11      	ldr	r3, [pc, #68]	; (8001264 <DMA1_Stream4_IRQHandler+0xdc>)
 800121e:	429a      	cmp	r2, r3
 8001220:	d903      	bls.n	800122a <DMA1_Stream4_IRQHandler+0xa2>
 8001222:	4a0f      	ldr	r2, [pc, #60]	; (8001260 <DMA1_Stream4_IRQHandler+0xd8>)
 8001224:	2320      	movs	r3, #32
 8001226:	6093      	str	r3, [r2, #8]
 8001228:	e00c      	b.n	8001244 <DMA1_Stream4_IRQHandler+0xbc>
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <DMA1_Stream4_IRQHandler+0xd0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	4b0d      	ldr	r3, [pc, #52]	; (8001268 <DMA1_Stream4_IRQHandler+0xe0>)
 8001232:	429a      	cmp	r2, r3
 8001234:	d903      	bls.n	800123e <DMA1_Stream4_IRQHandler+0xb6>
 8001236:	4a0d      	ldr	r2, [pc, #52]	; (800126c <DMA1_Stream4_IRQHandler+0xe4>)
 8001238:	2320      	movs	r3, #32
 800123a:	60d3      	str	r3, [r2, #12]
 800123c:	e002      	b.n	8001244 <DMA1_Stream4_IRQHandler+0xbc>
 800123e:	4a0b      	ldr	r2, [pc, #44]	; (800126c <DMA1_Stream4_IRQHandler+0xe4>)
 8001240:	2320      	movs	r3, #32
 8001242:	6093      	str	r3, [r2, #8]
		if(i2s_tx_callback!=NULL) i2s_tx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 8001244:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <DMA1_Stream4_IRQHandler+0xe8>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d002      	beq.n	8001252 <DMA1_Stream4_IRQHandler+0xca>
 800124c:	4b08      	ldr	r3, [pc, #32]	; (8001270 <DMA1_Stream4_IRQHandler+0xe8>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4798      	blx	r3
    }
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000ad8 	.word	0x20000ad8
 800125c:	40026458 	.word	0x40026458
 8001260:	40026400 	.word	0x40026400
 8001264:	400260b8 	.word	0x400260b8
 8001268:	40026058 	.word	0x40026058
 800126c:	40026000 	.word	0x40026000
 8001270:	20000b9c 	.word	0x20000b9c

08001274 <DMA1_Stream3_IRQHandler>:

//DMA1_Stream3�жϷ�����
void DMA1_Stream3_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
    if(__HAL_DMA_GET_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7)!=RESET) //DMA�������
 8001278:	4b34      	ldr	r3, [pc, #208]	; (800134c <DMA1_Stream3_IRQHandler+0xd8>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b34      	ldr	r3, [pc, #208]	; (8001350 <DMA1_Stream3_IRQHandler+0xdc>)
 8001280:	429a      	cmp	r2, r3
 8001282:	d909      	bls.n	8001298 <DMA1_Stream3_IRQHandler+0x24>
 8001284:	4b33      	ldr	r3, [pc, #204]	; (8001354 <DMA1_Stream3_IRQHandler+0xe0>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800128c:	2b00      	cmp	r3, #0
 800128e:	bf14      	ite	ne
 8001290:	2301      	movne	r3, #1
 8001292:	2300      	moveq	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	e028      	b.n	80012ea <DMA1_Stream3_IRQHandler+0x76>
 8001298:	4b2c      	ldr	r3, [pc, #176]	; (800134c <DMA1_Stream3_IRQHandler+0xd8>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	4b2e      	ldr	r3, [pc, #184]	; (8001358 <DMA1_Stream3_IRQHandler+0xe4>)
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d909      	bls.n	80012b8 <DMA1_Stream3_IRQHandler+0x44>
 80012a4:	4b2b      	ldr	r3, [pc, #172]	; (8001354 <DMA1_Stream3_IRQHandler+0xe0>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	bf14      	ite	ne
 80012b0:	2301      	movne	r3, #1
 80012b2:	2300      	moveq	r3, #0
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	e018      	b.n	80012ea <DMA1_Stream3_IRQHandler+0x76>
 80012b8:	4b24      	ldr	r3, [pc, #144]	; (800134c <DMA1_Stream3_IRQHandler+0xd8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	4b27      	ldr	r3, [pc, #156]	; (800135c <DMA1_Stream3_IRQHandler+0xe8>)
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d909      	bls.n	80012d8 <DMA1_Stream3_IRQHandler+0x64>
 80012c4:	4b26      	ldr	r3, [pc, #152]	; (8001360 <DMA1_Stream3_IRQHandler+0xec>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	bf14      	ite	ne
 80012d0:	2301      	movne	r3, #1
 80012d2:	2300      	moveq	r3, #0
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	e008      	b.n	80012ea <DMA1_Stream3_IRQHandler+0x76>
 80012d8:	4b21      	ldr	r3, [pc, #132]	; (8001360 <DMA1_Stream3_IRQHandler+0xec>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	bf14      	ite	ne
 80012e4:	2301      	movne	r3, #1
 80012e6:	2300      	moveq	r3, #0
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d02b      	beq.n	8001346 <DMA1_Stream3_IRQHandler+0xd2>
    {
        __HAL_DMA_CLEAR_FLAG(&I2S2_RXDMA_Handler,DMA_FLAG_TCIF3_7);     //���DMA��������жϱ�־λ
 80012ee:	4b17      	ldr	r3, [pc, #92]	; (800134c <DMA1_Stream3_IRQHandler+0xd8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b16      	ldr	r3, [pc, #88]	; (8001350 <DMA1_Stream3_IRQHandler+0xdc>)
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d904      	bls.n	8001304 <DMA1_Stream3_IRQHandler+0x90>
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <DMA1_Stream3_IRQHandler+0xe0>)
 80012fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	e019      	b.n	8001338 <DMA1_Stream3_IRQHandler+0xc4>
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <DMA1_Stream3_IRQHandler+0xd8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	461a      	mov	r2, r3
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <DMA1_Stream3_IRQHandler+0xe4>)
 800130c:	429a      	cmp	r2, r3
 800130e:	d904      	bls.n	800131a <DMA1_Stream3_IRQHandler+0xa6>
 8001310:	4a10      	ldr	r2, [pc, #64]	; (8001354 <DMA1_Stream3_IRQHandler+0xe0>)
 8001312:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001316:	6093      	str	r3, [r2, #8]
 8001318:	e00e      	b.n	8001338 <DMA1_Stream3_IRQHandler+0xc4>
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <DMA1_Stream3_IRQHandler+0xd8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	461a      	mov	r2, r3
 8001320:	4b0e      	ldr	r3, [pc, #56]	; (800135c <DMA1_Stream3_IRQHandler+0xe8>)
 8001322:	429a      	cmp	r2, r3
 8001324:	d904      	bls.n	8001330 <DMA1_Stream3_IRQHandler+0xbc>
 8001326:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <DMA1_Stream3_IRQHandler+0xec>)
 8001328:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800132c:	60d3      	str	r3, [r2, #12]
 800132e:	e003      	b.n	8001338 <DMA1_Stream3_IRQHandler+0xc4>
 8001330:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <DMA1_Stream3_IRQHandler+0xec>)
 8001332:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001336:	6093      	str	r3, [r2, #8]
		if(i2s_rx_callback!=NULL) i2s_rx_callback();	//ִ�лص�����,��ȡ���ݵȲ����������洦��
 8001338:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <DMA1_Stream3_IRQHandler+0xf0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d002      	beq.n	8001346 <DMA1_Stream3_IRQHandler+0xd2>
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <DMA1_Stream3_IRQHandler+0xf0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4798      	blx	r3
    } 											 
} 
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000b3c 	.word	0x20000b3c
 8001350:	40026458 	.word	0x40026458
 8001354:	40026400 	.word	0x40026400
 8001358:	400260b8 	.word	0x400260b8
 800135c:	40026058 	.word	0x40026058
 8001360:	40026000 	.word	0x40026000
 8001364:	20000b38 	.word	0x20000b38

08001368 <I2S_Play_Start>:

//I2S��ʼ����
void I2S_Play_Start(void)
{   	
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_TXDMA_Handler);//����DMA TX����
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <I2S_Play_Start+0x20>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	4b05      	ldr	r3, [pc, #20]	; (8001388 <I2S_Play_Start+0x20>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f042 0201 	orr.w	r2, r2, #1
 800137a:	601a      	str	r2, [r3, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	20000ad8 	.word	0x20000ad8

0800138c <I2S_Rec_Start>:
	__HAL_DMA_DISABLE(&I2S2_TXDMA_Handler);//��������;
} 

//I2S��ʼ¼��
void I2S_Rec_Start(void)
{ 
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
	__HAL_DMA_ENABLE(&I2S2_RXDMA_Handler); //����DMA RX����
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <I2S_Rec_Start+0x20>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4b05      	ldr	r3, [pc, #20]	; (80013ac <I2S_Rec_Start+0x20>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f042 0201 	orr.w	r2, r2, #1
 800139e:	601a      	str	r2, [r3, #0]
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000b3c 	.word	0x20000b3c

080013b0 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80013b8:	1d39      	adds	r1, r7, #4
 80013ba:	f04f 33ff 	mov.w	r3, #4294967295
 80013be:	2201      	movs	r2, #1
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <__io_putchar+0x20>)
 80013c2:	f008 fb00 	bl	80099c6 <HAL_UART_Transmit>
  return ch;
 80013c6:	687b      	ldr	r3, [r7, #4]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20001d30 	.word	0x20001d30

080013d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d8:	f001 f9e0 	bl	800279c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013dc:	f000 f850 	bl	8001480 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80013e0:	f000 f8b8 	bl	8001554 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e4:	f000 f9dc 	bl	80017a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013e8:	f000 f9b2 	bl	8001750 <MX_DMA_Init>
  MX_I2S3_Init();
 80013ec:	f000 f958 	bl	80016a0 <MX_I2S3_Init>
  MX_I2C1_Init();
 80013f0:	f000 f8cc 	bl	800158c <MX_I2C1_Init>
  MX_I2C2_Init();
 80013f4:	f000 f8f8 	bl	80015e8 <MX_I2C2_Init>
  MX_I2S2_Init();
 80013f8:	f000 f924 	bl	8001644 <MX_I2S2_Init>
  MX_FATFS_Init();
 80013fc:	f009 fe34 	bl	800b068 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8001400:	f018 fa1c 	bl	801983c <MX_USB_HOST_Init>
  MX_UART5_Init();
 8001404:	f000 f97a 	bl	80016fc <MX_UART5_Init>
  MX_LWIP_Init();
 8001408:	f009 ff76 	bl	800b2f8 <MX_LWIP_Init>
  MX_FSMC_Init();
 800140c:	f000 fa44 	bl	8001898 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  Audio_Player_Init(&hi2c1);
 8001410:	4818      	ldr	r0, [pc, #96]	; (8001474 <main+0xa0>)
 8001412:	f7ff faaf 	bl	8000974 <Audio_Player_Init>





  	HAL_Delay(1000);
 8001416:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800141a:	f001 fa31 	bl	8002880 <HAL_Delay>

	WM8978_HPvol_Set(40, 40);	//耳机音量设置
 800141e:	2128      	movs	r1, #40	; 0x28
 8001420:	2028      	movs	r0, #40	; 0x28
 8001422:	f7ff faef 	bl	8000a04 <WM8978_HPvol_Set>
	WM8978_SPKvol_Set(50);	//喇叭音量设置
 8001426:	2032      	movs	r0, #50	; 0x32
 8001428:	f7ff fb1e 	bl	8000a68 <WM8978_SPKvol_Set>
  	WM8978_ADDA_Cfg(0, 1);		//�????????????????????????????????????启ADC
 800142c:	2101      	movs	r1, #1
 800142e:	2000      	movs	r0, #0
 8001430:	f7ff fb3e 	bl	8000ab0 <WM8978_ADDA_Cfg>
  	WM8978_Input_Cfg(1, 1, 0);	//�????????????????????????????????????启输入�?�道(MIC&LINE IN)
 8001434:	2200      	movs	r2, #0
 8001436:	2101      	movs	r1, #1
 8001438:	2001      	movs	r0, #1
 800143a:	f7ff fba8 	bl	8000b8e <WM8978_Input_Cfg>
  	WM8978_Output_Cfg(0, 1);		//�????????????????????????????????????启BYPASS输出
 800143e:	2101      	movs	r1, #1
 8001440:	2000      	movs	r0, #0
 8001442:	f7ff f90a 	bl	800065a <WM8978_Output_Cfg>
  	WM8978_MIC_Gain(46);		//MIC增益设置
 8001446:	202e      	movs	r0, #46	; 0x2e
 8001448:	f7ff fbee 	bl	8000c28 <WM8978_MIC_Gain>
  	WM8978_I2S_Cfg(2, 0);//
 800144c:	2100      	movs	r1, #0
 800144e:	2002      	movs	r0, #2
 8001450:	f7ff fc07 	bl	8000c62 <WM8978_I2S_Cfg>
  Audio_Player_Init(&hi2c2);
 8001454:	4808      	ldr	r0, [pc, #32]	; (8001478 <main+0xa4>)
 8001456:	f7ff fa8d 	bl	8000974 <Audio_Player_Init>
  //ETX_MSC_ProcessUsbDevice();

  while( Appli_state !=APPLICATION_READY){
 800145a:	e001      	b.n	8001460 <main+0x8c>
	    MX_USB_HOST_Process();
 800145c:	f018 fa14 	bl	8019888 <MX_USB_HOST_Process>
  while( Appli_state !=APPLICATION_READY){
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <main+0xa8>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b02      	cmp	r3, #2
 8001466:	d1f9      	bne.n	800145c <main+0x88>
//  f_lseek(&file,44);
//  printf("open %d\n",res);
//  res = f_open( &file2, file_name2, FA_READ );
//  f_lseek(&file2,44);
//  printf("open %d\n",res);
  tcp_client_init();
 8001468:	f000 ff44 	bl	80022f4 <tcp_client_init>
  {
    /* USER CODE END WHILE */
  //  MX_USB_HOST_Process();

    /* USER CODE BEGIN 3 */
	  MX_LWIP_Process();
 800146c:	f00a f876 	bl	800b55c <MX_LWIP_Process>
 8001470:	e7fc      	b.n	800146c <main+0x98>
 8001472:	bf00      	nop
 8001474:	20001bd4 	.word	0x20001bd4
 8001478:	20001c78 	.word	0x20001c78
 800147c:	20000a86 	.word	0x20000a86

08001480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b094      	sub	sp, #80	; 0x50
 8001484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001486:	f107 0320 	add.w	r3, r7, #32
 800148a:	2230      	movs	r2, #48	; 0x30
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f018 fd36 	bl	8019f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a4:	2300      	movs	r3, #0
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	4b28      	ldr	r3, [pc, #160]	; (800154c <SystemClock_Config+0xcc>)
 80014aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ac:	4a27      	ldr	r2, [pc, #156]	; (800154c <SystemClock_Config+0xcc>)
 80014ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b2:	6413      	str	r3, [r2, #64]	; 0x40
 80014b4:	4b25      	ldr	r3, [pc, #148]	; (800154c <SystemClock_Config+0xcc>)
 80014b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <SystemClock_Config+0xd0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a21      	ldr	r2, [pc, #132]	; (8001550 <SystemClock_Config+0xd0>)
 80014ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <SystemClock_Config+0xd0>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014dc:	2301      	movs	r3, #1
 80014de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e6:	2302      	movs	r3, #2
 80014e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014f0:	2308      	movs	r3, #8
 80014f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014fe:	2307      	movs	r3, #7
 8001500:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001502:	f107 0320 	add.w	r3, r7, #32
 8001506:	4618      	mov	r0, r3
 8001508:	f007 fc18 	bl	8008d3c <HAL_RCC_OscConfig>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001512:	f000 fa21 	bl	8001958 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001516:	230f      	movs	r3, #15
 8001518:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800151a:	2302      	movs	r3, #2
 800151c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001522:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001526:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001528:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800152c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800152e:	f107 030c 	add.w	r3, r7, #12
 8001532:	2105      	movs	r1, #5
 8001534:	4618      	mov	r0, r3
 8001536:	f007 fe79 	bl	800922c <HAL_RCC_ClockConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001540:	f000 fa0a 	bl	8001958 <Error_Handler>
  }
}
 8001544:	bf00      	nop
 8001546:	3750      	adds	r7, #80	; 0x50
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40023800 	.word	0x40023800
 8001550:	40007000 	.word	0x40007000

08001554 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800155a:	463b      	mov	r3, r7
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001566:	2301      	movs	r3, #1
 8001568:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800156a:	23c0      	movs	r3, #192	; 0xc0
 800156c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800156e:	2302      	movs	r3, #2
 8001570:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	4618      	mov	r0, r3
 8001576:	f008 f855 	bl	8009624 <HAL_RCCEx_PeriphCLKConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8001580:	f000 f9ea 	bl	8001958 <Error_Handler>
  }
}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_I2C1_Init+0x50>)
 8001592:	4a13      	ldr	r2, [pc, #76]	; (80015e0 <MX_I2C1_Init+0x54>)
 8001594:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_I2C1_Init+0x50>)
 8001598:	4a12      	ldr	r2, [pc, #72]	; (80015e4 <MX_I2C1_Init+0x58>)
 800159a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_I2C1_Init+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <MX_I2C1_Init+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <MX_I2C1_Init+0x50>)
 80015aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <MX_I2C1_Init+0x50>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_I2C1_Init+0x50>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <MX_I2C1_Init+0x50>)
 80015be:	2200      	movs	r2, #0
 80015c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <MX_I2C1_Init+0x50>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_I2C1_Init+0x50>)
 80015ca:	f006 f8b9 	bl	8007740 <HAL_I2C_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015d4:	f000 f9c0 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20001bd4 	.word	0x20001bd4
 80015e0:	40005400 	.word	0x40005400
 80015e4:	000186a0 	.word	0x000186a0

080015e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <MX_I2C2_Init+0x50>)
 80015ee:	4a13      	ldr	r2, [pc, #76]	; (800163c <MX_I2C2_Init+0x54>)
 80015f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <MX_I2C2_Init+0x50>)
 80015f4:	4a12      	ldr	r2, [pc, #72]	; (8001640 <MX_I2C2_Init+0x58>)
 80015f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <MX_I2C2_Init+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <MX_I2C2_Init+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001604:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <MX_I2C2_Init+0x50>)
 8001606:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800160a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800160c:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <MX_I2C2_Init+0x50>)
 800160e:	2200      	movs	r2, #0
 8001610:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <MX_I2C2_Init+0x50>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001618:	4b07      	ldr	r3, [pc, #28]	; (8001638 <MX_I2C2_Init+0x50>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161e:	4b06      	ldr	r3, [pc, #24]	; (8001638 <MX_I2C2_Init+0x50>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001624:	4804      	ldr	r0, [pc, #16]	; (8001638 <MX_I2C2_Init+0x50>)
 8001626:	f006 f88b 	bl	8007740 <HAL_I2C_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001630:	f000 f992 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20001c78 	.word	0x20001c78
 800163c:	40005800 	.word	0x40005800
 8001640:	000186a0 	.word	0x000186a0

08001644 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <MX_I2S2_Init+0x54>)
 800164a:	4a14      	ldr	r2, [pc, #80]	; (800169c <MX_I2S2_Init+0x58>)
 800164c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <MX_I2S2_Init+0x54>)
 8001650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001654:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <MX_I2S2_Init+0x54>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800165c:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <MX_I2S2_Init+0x54>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001662:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <MX_I2S2_Init+0x54>)
 8001664:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001668:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <MX_I2S2_Init+0x54>)
 800166c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001670:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001672:	4b09      	ldr	r3, [pc, #36]	; (8001698 <MX_I2S2_Init+0x54>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001678:	4b07      	ldr	r3, [pc, #28]	; (8001698 <MX_I2S2_Init+0x54>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <MX_I2S2_Init+0x54>)
 8001680:	2201      	movs	r2, #1
 8001682:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001684:	4804      	ldr	r0, [pc, #16]	; (8001698 <MX_I2S2_Init+0x54>)
 8001686:	f006 fca7 	bl	8007fd8 <HAL_I2S_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8001690:	f000 f962 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20002e08 	.word	0x20002e08
 800169c:	40003800 	.word	0x40003800

080016a0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80016a4:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016a6:	4a14      	ldr	r2, [pc, #80]	; (80016f8 <MX_I2S3_Init+0x58>)
 80016a8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80016aa:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016b0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80016b2:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80016b8:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80016be:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016c4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80016c6:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016c8:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80016cc:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016dc:	2201      	movs	r2, #1
 80016de:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80016e0:	4804      	ldr	r0, [pc, #16]	; (80016f4 <MX_I2S3_Init+0x54>)
 80016e2:	f006 fc79 	bl	8007fd8 <HAL_I2S_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80016ec:	f000 f934 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20002e50 	.word	0x20002e50
 80016f8:	40003c00 	.word	0x40003c00

080016fc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_UART5_Init+0x4c>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <MX_UART5_Init+0x50>)
 8001704:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <MX_UART5_Init+0x4c>)
 8001708:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800170c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_UART5_Init+0x4c>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_UART5_Init+0x4c>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <MX_UART5_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_UART5_Init+0x4c>)
 8001722:	220c      	movs	r2, #12
 8001724:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <MX_UART5_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_UART5_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_UART5_Init+0x4c>)
 8001734:	f008 f8fa 	bl	800992c <HAL_UART_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800173e:	f000 f90b 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20001d30 	.word	0x20001d30
 800174c:	40005000 	.word	0x40005000

08001750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <MX_DMA_Init+0x4c>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a0f      	ldr	r2, [pc, #60]	; (800179c <MX_DMA_Init+0x4c>)
 8001760:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b0d      	ldr	r3, [pc, #52]	; (800179c <MX_DMA_Init+0x4c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2102      	movs	r1, #2
 8001776:	200f      	movs	r0, #15
 8001778:	f001 f981 	bl	8002a7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800177c:	200f      	movs	r0, #15
 800177e:	f001 f99a 	bl	8002ab6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2102      	movs	r1, #2
 8001786:	2010      	movs	r0, #16
 8001788:	f001 f979 	bl	8002a7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800178c:	2010      	movs	r0, #16
 800178e:	f001 f992 	bl	8002ab6 <HAL_NVIC_EnableIRQ>

}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800

080017a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	; 0x24
 80017a4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
 80017aa:	4b3a      	ldr	r3, [pc, #232]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a39      	ldr	r2, [pc, #228]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017b0:	f043 0320 	orr.w	r3, r3, #32
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b37      	ldr	r3, [pc, #220]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0320 	and.w	r3, r3, #32
 80017be:	61fb      	str	r3, [r7, #28]
 80017c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	61bb      	str	r3, [r7, #24]
 80017c6:	4b33      	ldr	r3, [pc, #204]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a32      	ldr	r2, [pc, #200]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b30      	ldr	r3, [pc, #192]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017da:	61bb      	str	r3, [r7, #24]
 80017dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	4b2c      	ldr	r3, [pc, #176]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a2b      	ldr	r2, [pc, #172]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017e8:	f043 0304 	orr.w	r3, r3, #4
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b29      	ldr	r3, [pc, #164]	; (8001894 <MX_GPIO_Init+0xf4>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0304 	and.w	r3, r3, #4
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b25      	ldr	r3, [pc, #148]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a24      	ldr	r2, [pc, #144]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b22      	ldr	r3, [pc, #136]	; (8001894 <MX_GPIO_Init+0xf4>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <MX_GPIO_Init+0xf4>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a1d      	ldr	r2, [pc, #116]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4b17      	ldr	r3, [pc, #92]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a16      	ldr	r2, [pc, #88]	; (8001894 <MX_GPIO_Init+0xf4>)
 800183c:	f043 0310 	orr.w	r3, r3, #16
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b14      	ldr	r3, [pc, #80]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f003 0310 	and.w	r3, r3, #16
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	607b      	str	r3, [r7, #4]
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a0f      	ldr	r2, [pc, #60]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	603b      	str	r3, [r7, #0]
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a08      	ldr	r2, [pc, #32]	; (8001894 <MX_GPIO_Init+0xf4>)
 8001874:	f043 0308 	orr.w	r3, r3, #8
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <MX_GPIO_Init+0xf4>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]

}
 8001886:	bf00      	nop
 8001888:	3724      	adds	r7, #36	; 0x24
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40023800 	.word	0x40023800

08001898 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
 80018ac:	615a      	str	r2, [r3, #20]
 80018ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 80018b0:	4b27      	ldr	r3, [pc, #156]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018b2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80018b6:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80018b8:	4b25      	ldr	r3, [pc, #148]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018ba:	4a26      	ldr	r2, [pc, #152]	; (8001954 <MX_FSMC_Init+0xbc>)
 80018bc:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 80018be:	4b24      	ldr	r3, [pc, #144]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018c0:	2204      	movs	r2, #4
 80018c2:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80018c4:	4b22      	ldr	r3, [pc, #136]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80018ca:	4b21      	ldr	r3, [pc, #132]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018d2:	2210      	movs	r2, #16
 80018d4:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80018d6:	4b1e      	ldr	r3, [pc, #120]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80018dc:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80018e2:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80018e8:	4b19      	ldr	r3, [pc, #100]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018f4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80018fc:	4b14      	ldr	r3, [pc, #80]	; (8001950 <MX_FSMC_Init+0xb8>)
 80018fe:	2200      	movs	r2, #0
 8001900:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001902:	4b13      	ldr	r3, [pc, #76]	; (8001950 <MX_FSMC_Init+0xb8>)
 8001904:	2200      	movs	r2, #0
 8001906:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <MX_FSMC_Init+0xb8>)
 800190a:	2200      	movs	r2, #0
 800190c:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <MX_FSMC_Init+0xb8>)
 8001910:	2200      	movs	r2, #0
 8001912:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001914:	2301      	movs	r3, #1
 8001916:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001918:	230f      	movs	r3, #15
 800191a:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 7;
 800191c:	2307      	movs	r3, #7
 800191e:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001924:	2310      	movs	r3, #16
 8001926:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001928:	2311      	movs	r3, #17
 800192a:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	2200      	movs	r2, #0
 8001934:	4619      	mov	r1, r3
 8001936:	4806      	ldr	r0, [pc, #24]	; (8001950 <MX_FSMC_Init+0xb8>)
 8001938:	f007 ffb4 	bl	80098a4 <HAL_SRAM_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8001942:	f000 f809 	bl	8001958 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001946:	bf00      	nop
 8001948:	3720      	adds	r7, #32
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20001c28 	.word	0x20001c28
 8001954:	a0000104 	.word	0xa0000104

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001960:	e7fe      	b.n	8001960 <Error_Handler+0x8>
	...

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <HAL_MspInit+0x4c>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <HAL_MspInit+0x4c>)
 8001974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001978:	6453      	str	r3, [r2, #68]	; 0x44
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_MspInit+0x4c>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_MspInit+0x4c>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	; 0x40
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08c      	sub	sp, #48	; 0x30
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 031c 	add.w	r3, r7, #28
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a32      	ldr	r2, [pc, #200]	; (8001a9c <HAL_I2C_MspInit+0xe8>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d12c      	bne.n	8001a30 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	61bb      	str	r3, [r7, #24]
 80019da:	4b31      	ldr	r3, [pc, #196]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a30      	ldr	r2, [pc, #192]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b2e      	ldr	r3, [pc, #184]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	61bb      	str	r3, [r7, #24]
 80019f0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019f2:	23c0      	movs	r3, #192	; 0xc0
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f6:	2312      	movs	r3, #18
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019fa:	2301      	movs	r3, #1
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fe:	2303      	movs	r3, #3
 8001a00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a02:	2304      	movs	r3, #4
 8001a04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 031c 	add.w	r3, r7, #28
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4825      	ldr	r0, [pc, #148]	; (8001aa4 <HAL_I2C_MspInit+0xf0>)
 8001a0e:	f003 ff8b 	bl	8005928 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	4b22      	ldr	r3, [pc, #136]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	4a21      	ldr	r2, [pc, #132]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a20:	6413      	str	r3, [r2, #64]	; 0x40
 8001a22:	4b1f      	ldr	r3, [pc, #124]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a2e:	e031      	b.n	8001a94 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a1c      	ldr	r2, [pc, #112]	; (8001aa8 <HAL_I2C_MspInit+0xf4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d12c      	bne.n	8001a94 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a17      	ldr	r2, [pc, #92]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a44:	f043 0302 	orr.w	r3, r3, #2
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a56:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a5c:	2312      	movs	r3, #18
 8001a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a68:	2304      	movs	r3, #4
 8001a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	480c      	ldr	r0, [pc, #48]	; (8001aa4 <HAL_I2C_MspInit+0xf0>)
 8001a74:	f003 ff58 	bl	8005928 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a80:	4a07      	ldr	r2, [pc, #28]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a82:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a86:	6413      	str	r3, [r2, #64]	; 0x40
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <HAL_I2C_MspInit+0xec>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]
}
 8001a94:	bf00      	nop
 8001a96:	3730      	adds	r7, #48	; 0x30
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40005400 	.word	0x40005400
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020400 	.word	0x40020400
 8001aa8:	40005800 	.word	0x40005800

08001aac <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08e      	sub	sp, #56	; 0x38
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a4b      	ldr	r2, [pc, #300]	; (8001bf8 <HAL_I2S_MspInit+0x14c>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	f040 80a0 	bne.w	8001c10 <HAL_I2S_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	623b      	str	r3, [r7, #32]
 8001ad4:	4b49      	ldr	r3, [pc, #292]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad8:	4a48      	ldr	r2, [pc, #288]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001ada:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ade:	6413      	str	r3, [r2, #64]	; 0x40
 8001ae0:	4b46      	ldr	r3, [pc, #280]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae8:	623b      	str	r3, [r7, #32]
 8001aea:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aec:	2300      	movs	r3, #0
 8001aee:	61fb      	str	r3, [r7, #28]
 8001af0:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af4:	4a41      	ldr	r2, [pc, #260]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	6313      	str	r3, [r2, #48]	; 0x30
 8001afc:	4b3f      	ldr	r3, [pc, #252]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	61fb      	str	r3, [r7, #28]
 8001b06:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61bb      	str	r3, [r7, #24]
 8001b0c:	4b3b      	ldr	r3, [pc, #236]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b10:	4a3a      	ldr	r2, [pc, #232]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001b12:	f043 0302 	orr.w	r3, r3, #2
 8001b16:	6313      	str	r3, [r2, #48]	; 0x30
 8001b18:	4b38      	ldr	r3, [pc, #224]	; (8001bfc <HAL_I2S_MspInit+0x150>)
 8001b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	61bb      	str	r3, [r7, #24]
 8001b22:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b24:	2304      	movs	r3, #4
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2300      	movs	r3, #0
 8001b32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8001b34:	2306      	movs	r3, #6
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4830      	ldr	r0, [pc, #192]	; (8001c00 <HAL_I2S_MspInit+0x154>)
 8001b40:	f003 fef2 	bl	8005928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001b44:	2348      	movs	r3, #72	; 0x48
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b50:	2300      	movs	r3, #0
 8001b52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b54:	2305      	movs	r3, #5
 8001b56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4828      	ldr	r0, [pc, #160]	; (8001c00 <HAL_I2S_MspInit+0x154>)
 8001b60:	f003 fee2 	bl	8005928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b64:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b76:	2305      	movs	r3, #5
 8001b78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4820      	ldr	r0, [pc, #128]	; (8001c04 <HAL_I2S_MspInit+0x158>)
 8001b82:	f003 fed1 	bl	8005928 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001b86:	4b20      	ldr	r3, [pc, #128]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001b88:	4a20      	ldr	r2, [pc, #128]	; (8001c0c <HAL_I2S_MspInit+0x160>)
 8001b8a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b92:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001b94:	2240      	movs	r2, #64	; 0x40
 8001b96:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ba4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bac:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bae:	4b16      	ldr	r3, [pc, #88]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bb0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bb4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001bc2:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bc4:	2204      	movs	r2, #4
 8001bc6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bca:	2203      	movs	r2, #3
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001bce:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001bda:	480b      	ldr	r0, [pc, #44]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bdc:	f000 ff86 	bl	8002aec <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001be6:	f7ff feb7 	bl	8001958 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a06      	ldr	r2, [pc, #24]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bee:	639a      	str	r2, [r3, #56]	; 0x38
 8001bf0:	4a05      	ldr	r2, [pc, #20]	; (8001c08 <HAL_I2S_MspInit+0x15c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001bf6:	e0c2      	b.n	8001d7e <HAL_I2S_MspInit+0x2d2>
 8001bf8:	40003800 	.word	0x40003800
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40020800 	.word	0x40020800
 8001c04:	40020400 	.word	0x40020400
 8001c08:	20002da8 	.word	0x20002da8
 8001c0c:	40026070 	.word	0x40026070
  else if(hi2s->Instance==SPI3)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a5c      	ldr	r2, [pc, #368]	; (8001d88 <HAL_I2S_MspInit+0x2dc>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	f040 80b1 	bne.w	8001d7e <HAL_I2S_MspInit+0x2d2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	4b5a      	ldr	r3, [pc, #360]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	4a59      	ldr	r2, [pc, #356]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2c:	4b57      	ldr	r3, [pc, #348]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c38:	2300      	movs	r3, #0
 8001c3a:	613b      	str	r3, [r7, #16]
 8001c3c:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c40:	4a52      	ldr	r2, [pc, #328]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6313      	str	r3, [r2, #48]	; 0x30
 8001c48:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	613b      	str	r3, [r7, #16]
 8001c52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	4b4c      	ldr	r3, [pc, #304]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5c:	4a4b      	ldr	r2, [pc, #300]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c5e:	f043 0304 	orr.w	r3, r3, #4
 8001c62:	6313      	str	r3, [r2, #48]	; 0x30
 8001c64:	4b49      	ldr	r3, [pc, #292]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	4b45      	ldr	r3, [pc, #276]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c78:	4a44      	ldr	r2, [pc, #272]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c7a:	f043 0302 	orr.w	r3, r3, #2
 8001c7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c80:	4b42      	ldr	r3, [pc, #264]	; (8001d8c <HAL_I2S_MspInit+0x2e0>)
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c8c:	2310      	movs	r3, #16
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c9c:	2306      	movs	r3, #6
 8001c9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	483a      	ldr	r0, [pc, #232]	; (8001d90 <HAL_I2S_MspInit+0x2e4>)
 8001ca8:	f003 fe3e 	bl	8005928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cbc:	2306      	movs	r3, #6
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4833      	ldr	r0, [pc, #204]	; (8001d94 <HAL_I2S_MspInit+0x2e8>)
 8001cc8:	f003 fe2e 	bl	8005928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ccc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_I2S3ext;
 8001cde:	2305      	movs	r3, #5
 8001ce0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	482a      	ldr	r0, [pc, #168]	; (8001d94 <HAL_I2S_MspInit+0x2e8>)
 8001cea:	f003 fe1d 	bl	8005928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001cee:	2328      	movs	r3, #40	; 0x28
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cfe:	2306      	movs	r3, #6
 8001d00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d06:	4619      	mov	r1, r3
 8001d08:	4823      	ldr	r0, [pc, #140]	; (8001d98 <HAL_I2S_MspInit+0x2ec>)
 8001d0a:	f003 fe0d 	bl	8005928 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001d0e:	4b23      	ldr	r3, [pc, #140]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d10:	4a23      	ldr	r2, [pc, #140]	; (8001da0 <HAL_I2S_MspInit+0x2f4>)
 8001d12:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001d14:	4b21      	ldr	r3, [pc, #132]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d1a:	4b20      	ldr	r3, [pc, #128]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d1c:	2240      	movs	r2, #64	; 0x40
 8001d1e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d20:	4b1e      	ldr	r3, [pc, #120]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d26:	4b1d      	ldr	r3, [pc, #116]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d2c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d2e:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d34:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d36:	4b19      	ldr	r3, [pc, #100]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d3c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001d3e:	4b17      	ldr	r3, [pc, #92]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d44:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001d4a:	4b14      	ldr	r3, [pc, #80]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001d50:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d52:	2203      	movs	r2, #3
 8001d54:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001d5c:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001d62:	480e      	ldr	r0, [pc, #56]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d64:	f000 fec2 	bl	8002aec <HAL_DMA_Init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <HAL_I2S_MspInit+0x2c6>
      Error_Handler();
 8001d6e:	f7ff fdf3 	bl	8001958 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a09      	ldr	r2, [pc, #36]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d76:	639a      	str	r2, [r3, #56]	; 0x38
 8001d78:	4a08      	ldr	r2, [pc, #32]	; (8001d9c <HAL_I2S_MspInit+0x2f0>)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001d7e:	bf00      	nop
 8001d80:	3738      	adds	r7, #56	; 0x38
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40003c00 	.word	0x40003c00
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40020000 	.word	0x40020000
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	20001cd0 	.word	0x20001cd0
 8001da0:	40026088 	.word	0x40026088

08001da4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a28      	ldr	r2, [pc, #160]	; (8001e64 <HAL_UART_MspInit+0xc0>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d14a      	bne.n	8001e5c <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b27      	ldr	r3, [pc, #156]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	4a26      	ldr	r2, [pc, #152]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001dd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001dd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd6:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b20      	ldr	r3, [pc, #128]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a1f      	ldr	r2, [pc, #124]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001dec:	f043 0304 	orr.w	r3, r3, #4
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	4a18      	ldr	r2, [pc, #96]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001e08:	f043 0308 	orr.w	r3, r3, #8
 8001e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0e:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <HAL_UART_MspInit+0xc4>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	f003 0308 	and.w	r3, r3, #8
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	2302      	movs	r3, #2
 8001e22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e2c:	2308      	movs	r3, #8
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	4619      	mov	r1, r3
 8001e36:	480d      	ldr	r0, [pc, #52]	; (8001e6c <HAL_UART_MspInit+0xc8>)
 8001e38:	f003 fd76 	bl	8005928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e50:	f107 0314 	add.w	r3, r7, #20
 8001e54:	4619      	mov	r1, r3
 8001e56:	4806      	ldr	r0, [pc, #24]	; (8001e70 <HAL_UART_MspInit+0xcc>)
 8001e58:	f003 fd66 	bl	8005928 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8001e5c:	bf00      	nop
 8001e5e:	3728      	adds	r7, #40	; 0x28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40005000 	.word	0x40005000
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	40020800 	.word	0x40020800
 8001e70:	40020c00 	.word	0x40020c00

08001e74 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001e88:	4b2c      	ldr	r3, [pc, #176]	; (8001f3c <HAL_FSMC_MspInit+0xc8>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d151      	bne.n	8001f34 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001e90:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <HAL_FSMC_MspInit+0xc8>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	603b      	str	r3, [r7, #0]
 8001e9a:	4b29      	ldr	r3, [pc, #164]	; (8001f40 <HAL_FSMC_MspInit+0xcc>)
 8001e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e9e:	4a28      	ldr	r2, [pc, #160]	; (8001f40 <HAL_FSMC_MspInit+0xcc>)
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	6393      	str	r3, [r2, #56]	; 0x38
 8001ea6:	4b26      	ldr	r3, [pc, #152]	; (8001f40 <HAL_FSMC_MspInit+0xcc>)
 8001ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	603b      	str	r3, [r7, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001eb2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001eb6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ec4:	230c      	movs	r3, #12
 8001ec6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	4619      	mov	r1, r3
 8001ecc:	481d      	ldr	r0, [pc, #116]	; (8001f44 <HAL_FSMC_MspInit+0xd0>)
 8001ece:	f003 fd2b 	bl	8005928 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ed2:	f240 433f 	movw	r3, #1087	; 0x43f
 8001ed6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ee4:	230c      	movs	r3, #12
 8001ee6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	4619      	mov	r1, r3
 8001eec:	4816      	ldr	r0, [pc, #88]	; (8001f48 <HAL_FSMC_MspInit+0xd4>)
 8001eee:	f003 fd1b 	bl	8005928 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ef2:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001ef6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f00:	2303      	movs	r3, #3
 8001f02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f04:	230c      	movs	r3, #12
 8001f06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	480f      	ldr	r0, [pc, #60]	; (8001f4c <HAL_FSMC_MspInit+0xd8>)
 8001f0e:	f003 fd0b 	bl	8005928 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001f12:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001f16:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f20:	2303      	movs	r3, #3
 8001f22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001f24:	230c      	movs	r3, #12
 8001f26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4808      	ldr	r0, [pc, #32]	; (8001f50 <HAL_FSMC_MspInit+0xdc>)
 8001f2e:	f003 fcfb 	bl	8005928 <HAL_GPIO_Init>
 8001f32:	e000      	b.n	8001f36 <HAL_FSMC_MspInit+0xc2>
    return;
 8001f34:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	200008dc 	.word	0x200008dc
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40021400 	.word	0x40021400
 8001f48:	40021800 	.word	0x40021800
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40020c00 	.word	0x40020c00

08001f54 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001f5c:	f7ff ff8a 	bl	8001e74 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <NMI_Handler+0x4>

08001f6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f72:	e7fe      	b.n	8001f72 <HardFault_Handler+0x4>

08001f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <MemManage_Handler+0x4>

08001f7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <BusFault_Handler+0x4>

08001f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <UsageFault_Handler+0x4>

08001f86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb4:	f000 fc44 	bl	8002840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <DMA1_Stream5_IRQHandler+0x10>)
 8001fc2:	f000 ff0f 	bl	8002de4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20001cd0 	.word	0x20001cd0

08001fd0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001fd4:	4802      	ldr	r0, [pc, #8]	; (8001fe0 <ETH_IRQHandler+0x10>)
 8001fd6:	f002 fedb 	bl	8004d90 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	2000d464 	.word	0x2000d464

08001fe4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001fe8:	4802      	ldr	r0, [pc, #8]	; (8001ff4 <OTG_FS_IRQHandler+0x10>)
 8001fea:	f004 f8a3 	bl	8006134 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	2001c07c 	.word	0x2001c07c

08001ff8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
	return 1;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <_kill>:

int _kill(int pid, int sig)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002012:	4b05      	ldr	r3, [pc, #20]	; (8002028 <_kill+0x20>)
 8002014:	2216      	movs	r2, #22
 8002016:	601a      	str	r2, [r3, #0]
	return -1;
 8002018:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	2001c380 	.word	0x2001c380

0800202c <_exit>:

void _exit (int status)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002034:	f04f 31ff 	mov.w	r1, #4294967295
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff ffe5 	bl	8002008 <_kill>
	while (1) {}		/* Make sure we hang here */
 800203e:	e7fe      	b.n	800203e <_exit+0x12>

08002040 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]
 8002050:	e00a      	b.n	8002068 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002052:	f3af 8000 	nop.w
 8002056:	4601      	mov	r1, r0
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	60ba      	str	r2, [r7, #8]
 800205e:	b2ca      	uxtb	r2, r1
 8002060:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	3301      	adds	r3, #1
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	429a      	cmp	r2, r3
 800206e:	dbf0      	blt.n	8002052 <_read+0x12>
	}

return len;
 8002070:	687b      	ldr	r3, [r7, #4]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af00      	add	r7, sp, #0
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	e009      	b.n	80020a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	60ba      	str	r2, [r7, #8]
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff f98b 	bl	80013b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	3301      	adds	r3, #1
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	697a      	ldr	r2, [r7, #20]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	dbf1      	blt.n	800208c <_write+0x12>
	}
	return len;
 80020a8:	687b      	ldr	r3, [r7, #4]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <_close>:

int _close(int file)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
	return -1;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020be:	4618      	mov	r0, r3
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020da:	605a      	str	r2, [r3, #4]
	return 0;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <_isatty>:

int _isatty(int file)
{
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
	return 1;
 80020f2:	2301      	movs	r3, #1
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
	return 0;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
	...

0800211c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002124:	4a14      	ldr	r2, [pc, #80]	; (8002178 <_sbrk+0x5c>)
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <_sbrk+0x60>)
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002130:	4b13      	ldr	r3, [pc, #76]	; (8002180 <_sbrk+0x64>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d102      	bne.n	800213e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002138:	4b11      	ldr	r3, [pc, #68]	; (8002180 <_sbrk+0x64>)
 800213a:	4a12      	ldr	r2, [pc, #72]	; (8002184 <_sbrk+0x68>)
 800213c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <_sbrk+0x64>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	429a      	cmp	r2, r3
 800214a:	d205      	bcs.n	8002158 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800214c:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <_sbrk+0x6c>)
 800214e:	220c      	movs	r2, #12
 8002150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
 8002156:	e009      	b.n	800216c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002158:	4b09      	ldr	r3, [pc, #36]	; (8002180 <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800215e:	4b08      	ldr	r3, [pc, #32]	; (8002180 <_sbrk+0x64>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4413      	add	r3, r2
 8002166:	4a06      	ldr	r2, [pc, #24]	; (8002180 <_sbrk+0x64>)
 8002168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800216a:	68fb      	ldr	r3, [r7, #12]
}
 800216c:	4618      	mov	r0, r3
 800216e:	371c      	adds	r7, #28
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	20020000 	.word	0x20020000
 800217c:	00000800 	.word	0x00000800
 8002180:	200008e0 	.word	0x200008e0
 8002184:	2001c390 	.word	0x2001c390
 8002188:	2001c380 	.word	0x2001c380

0800218c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <SystemInit+0x20>)
 8002192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002196:	4a05      	ldr	r2, [pc, #20]	; (80021ac <SystemInit+0x20>)
 8002198:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800219c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <rec_i2s_dma_rx_callback>:
FIL file;
FIL wavfile;
int compensation=0;
int play_index=0;
char UsbDiskPath2[4] = { 0 };
void rec_i2s_dma_rx_callback(void) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0

	printf("cccc\n");
 80021b4:	481f      	ldr	r0, [pc, #124]	; (8002234 <rec_i2s_dma_rx_callback+0x84>)
 80021b6:	f017 fff1 	bl	801a19c <puts>
	b1 += 4;
 80021ba:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <rec_i2s_dma_rx_callback+0x88>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	3304      	adds	r3, #4
 80021c0:	4a1d      	ldr	r2, [pc, #116]	; (8002238 <rec_i2s_dma_rx_callback+0x88>)
 80021c2:	6013      	str	r3, [r2, #0]
	if (DMA1_Stream3->CR & (1 << 19)) {
 80021c4:	4b1d      	ldr	r3, [pc, #116]	; (800223c <rec_i2s_dma_rx_callback+0x8c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d011      	beq.n	80021f4 <rec_i2s_dma_rx_callback+0x44>
		memcpy(wavsram + BUFFSIZE * record_index * 4, i2srecbuf1,
 80021d0:	4b1b      	ldr	r3, [pc, #108]	; (8002240 <rec_i2s_dma_rx_callback+0x90>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f640 7228 	movw	r2, #3880	; 0xf28
 80021d8:	fb02 f303 	mul.w	r3, r2, r3
 80021dc:	461a      	mov	r2, r3
 80021de:	4b19      	ldr	r3, [pc, #100]	; (8002244 <rec_i2s_dma_rx_callback+0x94>)
 80021e0:	4413      	add	r3, r2
 80021e2:	4a19      	ldr	r2, [pc, #100]	; (8002248 <rec_i2s_dma_rx_callback+0x98>)
 80021e4:	4618      	mov	r0, r3
 80021e6:	4611      	mov	r1, r2
 80021e8:	f640 7328 	movw	r3, #3880	; 0xf28
 80021ec:	461a      	mov	r2, r3
 80021ee:	f017 fe79 	bl	8019ee4 <memcpy>
 80021f2:	e010      	b.n	8002216 <rec_i2s_dma_rx_callback+0x66>
				sizeof(i2srecbuf1));
	} else {
		memcpy(wavsram + BUFFSIZE * record_index * 4, i2srecbuf2,
 80021f4:	4b12      	ldr	r3, [pc, #72]	; (8002240 <rec_i2s_dma_rx_callback+0x90>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f640 7228 	movw	r2, #3880	; 0xf28
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	461a      	mov	r2, r3
 8002202:	4b10      	ldr	r3, [pc, #64]	; (8002244 <rec_i2s_dma_rx_callback+0x94>)
 8002204:	4413      	add	r3, r2
 8002206:	4a11      	ldr	r2, [pc, #68]	; (800224c <rec_i2s_dma_rx_callback+0x9c>)
 8002208:	4618      	mov	r0, r3
 800220a:	4611      	mov	r1, r2
 800220c:	f640 7328 	movw	r3, #3880	; 0xf28
 8002210:	461a      	mov	r2, r3
 8002212:	f017 fe67 	bl	8019ee4 <memcpy>
				sizeof(i2srecbuf2));
	}
	record_index += 1;
 8002216:	4b0a      	ldr	r3, [pc, #40]	; (8002240 <rec_i2s_dma_rx_callback+0x90>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	3301      	adds	r3, #1
 800221c:	4a08      	ldr	r2, [pc, #32]	; (8002240 <rec_i2s_dma_rx_callback+0x90>)
 800221e:	6013      	str	r3, [r2, #0]
	if (record_index >= 3)
 8002220:	4b07      	ldr	r3, [pc, #28]	; (8002240 <rec_i2s_dma_rx_callback+0x90>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b02      	cmp	r3, #2
 8002226:	dd02      	ble.n	800222e <rec_i2s_dma_rx_callback+0x7e>
		record_index = 0;
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <rec_i2s_dma_rx_callback+0x90>)
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]

}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	0801b0f4 	.word	0x0801b0f4
 8002238:	200008e8 	.word	0x200008e8
 800223c:	40026058 	.word	0x40026058
 8002240:	200008fc 	.word	0x200008fc
 8002244:	20002e98 	.word	0x20002e98
 8002248:	20007b6c 	.word	0x20007b6c
 800224c:	20006c44 	.word	0x20006c44

08002250 <tcp_err2>:

static void tcp_err2(void *arg, err_t err) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	70fb      	strb	r3, [r7, #3]

	printf("connect error,!closed by core ");
 800225c:	4803      	ldr	r0, [pc, #12]	; (800226c <tcp_err2+0x1c>)
 800225e:	f017 ff01 	bl	801a064 <iprintf>

}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	0801b0fc 	.word	0x0801b0fc

08002270 <send_poolsize>:
//		}
//	}
//
//}

void send_poolsize(int index) {
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]


	//uint8_t *payload_data = (uint8_t *)p->payload;
			//uint8_t second_element = payload_data[2]

	printf("-----\n");
 8002278:	481a      	ldr	r0, [pc, #104]	; (80022e4 <send_poolsize+0x74>)
 800227a:	f017 ff8f 	bl	801a19c <puts>
//	}else{
//		compensation=6-(recv_index-play_index);
//		if(compensation>6)compensation=6;
//		printf("compensatin %d\n",compensation);
//	}
	esTx->p = pbuf_alloc(PBUF_RAW, BUFFSIZE, PBUF_POOL);
 800227e:	4b1a      	ldr	r3, [pc, #104]	; (80022e8 <send_poolsize+0x78>)
 8002280:	681c      	ldr	r4, [r3, #0]
 8002282:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8002286:	f240 31ca 	movw	r1, #970	; 0x3ca
 800228a:	2000      	movs	r0, #0
 800228c:	f00d ff46 	bl	801011c <pbuf_alloc>
 8002290:	4603      	mov	r3, r0
 8002292:	60a3      	str	r3, [r4, #8]
	if (esTx->p != NULL) {
 8002294:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <send_poolsize+0x78>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d01d      	beq.n	80022da <send_poolsize+0x6a>
		//	pbuf_take(esTx->p, wavsram, BUFFSIZE);
		pbuf_take(esTx->p, wavsram + BUFFSIZE * index, BUFFSIZE);
 800229e:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <send_poolsize+0x78>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6898      	ldr	r0, [r3, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f240 32ca 	movw	r2, #970	; 0x3ca
 80022aa:	fb02 f303 	mul.w	r3, r2, r3
 80022ae:	461a      	mov	r2, r3
 80022b0:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <send_poolsize+0x7c>)
 80022b2:	4413      	add	r3, r2
 80022b4:	f240 32ca 	movw	r2, #970	; 0x3ca
 80022b8:	4619      	mov	r1, r3
 80022ba:	f00e fc6f 	bl	8010b9c <pbuf_take>

//		uint8_t *payload_data = (uint8_t *)esTx->p->payload;
//			payload_data[1]=compensation;


		tcp_client_send(pcbTx, esTx);
 80022be:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <send_poolsize+0x80>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a09      	ldr	r2, [pc, #36]	; (80022e8 <send_poolsize+0x78>)
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 f9e8 	bl	800269e <tcp_client_send>
		pbuf_free(esTx->p);
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <send_poolsize+0x78>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f00e fa05 	bl	80106e4 <pbuf_free>
//	} else {
//		tcp_client_send2(pcbTx, i2srecbuf2);
//
//	}

}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd90      	pop	{r4, r7, pc}
 80022e2:	bf00      	nop
 80022e4:	0801b11c 	.word	0x0801b11c
 80022e8:	200008ec 	.word	0x200008ec
 80022ec:	20002e98 	.word	0x20002e98
 80022f0:	200008f0 	.word	0x200008f0

080022f4 <tcp_client_init>:
 1. Create TCP block.
 2. connect to the server
 3. start communicating
 */

void tcp_client_init(void) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 80022fa:	f010 f847 	bl	801238c <tcp_new>
 80022fe:	6078      	str	r0, [r7, #4]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1, 7);
 8002300:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <tcp_client_init+0x84>)
 8002302:	603b      	str	r3, [r7, #0]
	//while(ok!= ERR_OK)

	tcp_connect(tpcb, &destIPADDR, 12345, tcp_client_connected);
 8002304:	4639      	mov	r1, r7
 8002306:	4b1d      	ldr	r3, [pc, #116]	; (800237c <tcp_client_init+0x88>)
 8002308:	f243 0239 	movw	r2, #12345	; 0x3039
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f00f f901 	bl	8011514 <tcp_connect>
	HAL_Delay(5000);
 8002312:	f241 3088 	movw	r0, #5000	; 0x1388
 8002316:	f000 fab3 	bl	8002880 <HAL_Delay>
	printf("tpc address = %p\r\n,", tpcb);
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4818      	ldr	r0, [pc, #96]	; (8002380 <tcp_client_init+0x8c>)
 800231e:	f017 fea1 	bl	801a064 <iprintf>

	I2S2_Init(I2S_STANDARD_PHILIPS, I2S_MODE_MASTER_TX, I2S_CPOL_LOW,
 8002322:	2300      	movs	r3, #0
 8002324:	2200      	movs	r2, #0
 8002326:	f44f 7100 	mov.w	r1, #512	; 0x200
 800232a:	2000      	movs	r0, #0
 800232c:	f7fe fd04 	bl	8000d38 <I2S2_Init>
	I2S_DATAFORMAT_16B);	//飞利浦标�???????,主机发�??,时钟低电平有�???????,16位帧长度
	I2S2_SampleRate_Set(16000);	//设置采样�???????
 8002330:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8002334:	f7fe fd5a 	bl	8000dec <I2S2_SampleRate_Set>
	I2S2_TX_DMA_Init((uint8_t*) &i2splaybuf[0], (uint8_t*) &i2splaybuf[1], 1); //配置TX DMA
 8002338:	2201      	movs	r2, #1
 800233a:	4912      	ldr	r1, [pc, #72]	; (8002384 <tcp_client_init+0x90>)
 800233c:	4812      	ldr	r0, [pc, #72]	; (8002388 <tcp_client_init+0x94>)
 800233e:	f7fe fdd1 	bl	8000ee4 <I2S2_TX_DMA_Init>
	DMA1_Stream4->CR &= ~(1 << 4);	//关闭传输完成中断(这里不用中断送数�???????)
 8002342:	4b12      	ldr	r3, [pc, #72]	; (800238c <tcp_client_init+0x98>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a11      	ldr	r2, [pc, #68]	; (800238c <tcp_client_init+0x98>)
 8002348:	f023 0310 	bic.w	r3, r3, #16
 800234c:	6013      	str	r3, [r2, #0]
	I2S2ext_RX_DMA_Init(i2srecbuf1, i2srecbuf2, BUFFSIZE * 2); 		//配置RX DMA
 800234e:	f240 7294 	movw	r2, #1940	; 0x794
 8002352:	490f      	ldr	r1, [pc, #60]	; (8002390 <tcp_client_init+0x9c>)
 8002354:	480f      	ldr	r0, [pc, #60]	; (8002394 <tcp_client_init+0xa0>)
 8002356:	f7fe fe6d 	bl	8001034 <I2S2ext_RX_DMA_Init>
	i2s_rx_callback = rec_i2s_dma_rx_callback;
 800235a:	4b0f      	ldr	r3, [pc, #60]	; (8002398 <tcp_client_init+0xa4>)
 800235c:	4a0f      	ldr	r2, [pc, #60]	; (800239c <tcp_client_init+0xa8>)
 800235e:	601a      	str	r2, [r3, #0]
	I2S_Play_Start();
 8002360:	f7ff f802 	bl	8001368 <I2S_Play_Start>
	I2S_Rec_Start();
 8002364:	f7ff f812 	bl	800138c <I2S_Rec_Start>
//	res2 = f_write(&file, wavhead, sizeof(__WaveHeader ), (void*) &write);
//	printf("write wav %d\n", res2);
//	res2=f_open(&wavfile, wavname, FA_READ);
//	printf("open %d\n",res2);

	tcp_err(tpcb, tcp_err2);
 8002368:	490d      	ldr	r1, [pc, #52]	; (80023a0 <tcp_client_init+0xac>)
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f010 f86c 	bl	8012448 <tcp_err>

}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	0701a8c0 	.word	0x0701a8c0
 800237c:	080023a5 	.word	0x080023a5
 8002380:	0801b124 	.word	0x0801b124
 8002384:	20000902 	.word	0x20000902
 8002388:	20000900 	.word	0x20000900
 800238c:	40026070 	.word	0x40026070
 8002390:	20006c44 	.word	0x20006c44
 8002394:	20007b6c 	.word	0x20007b6c
 8002398:	20000b38 	.word	0x20000b38
 800239c:	080021b1 	.word	0x080021b1
 80023a0:	08002251 	.word	0x08002251

080023a4 <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	4613      	mov	r3, r2
 80023b0:	71fb      	strb	r3, [r7, #7]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	if (err == ERR_OK) {
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d103      	bne.n	80023c2 <tcp_client_connected+0x1e>
		printf("TCP connection established successfully!\n");
 80023ba:	4820      	ldr	r0, [pc, #128]	; (800243c <tcp_client_connected+0x98>)
 80023bc:	f017 feee 	bl	801a19c <puts>
 80023c0:	e005      	b.n	80023ce <tcp_client_connected+0x2a>
	} else {
		printf("TCP connection failed with error code: %d\n", err);
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	4619      	mov	r1, r3
 80023c8:	481d      	ldr	r0, [pc, #116]	; (8002440 <tcp_client_connected+0x9c>)
 80023ca:	f017 fe4b 	bl	801a064 <iprintf>
	}

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 80023ce:	200c      	movs	r0, #12
 80023d0:	f00d f9b8 	bl	800f744 <mem_malloc>
 80023d4:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d023      	beq.n	8002424 <tcp_client_connected+0x80>
		es->state = ES_CONNECTED;
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	2201      	movs	r2, #1
 80023e0:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	2200      	movs	r2, #0
 80023ec:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	2200      	movs	r2, #0
 80023f2:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 80023f4:	6939      	ldr	r1, [r7, #16]
 80023f6:	68b8      	ldr	r0, [r7, #8]
 80023f8:	f00f ffd0 	bl	801239c <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 80023fc:	4911      	ldr	r1, [pc, #68]	; (8002444 <tcp_client_connected+0xa0>)
 80023fe:	68b8      	ldr	r0, [r7, #8]
 8002400:	f00f ffde 	bl	80123c0 <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 8002404:	2200      	movs	r2, #0
 8002406:	4910      	ldr	r1, [pc, #64]	; (8002448 <tcp_client_connected+0xa4>)
 8002408:	68b8      	ldr	r0, [r7, #8]
 800240a:	f010 f83f 	bl	801248c <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		tcp_sent(newpcb, tcp_client_sent);
 800240e:	490f      	ldr	r1, [pc, #60]	; (800244c <tcp_client_connected+0xa8>)
 8002410:	68b8      	ldr	r0, [r7, #8]
 8002412:	f00f fff7 	bl	8012404 <tcp_sent>
		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 8002416:	6939      	ldr	r1, [r7, #16]
 8002418:	68b8      	ldr	r0, [r7, #8]
 800241a:	f000 f97f 	bl	800271c <tcp_client_handle>


		ret_err = ERR_OK;
 800241e:	2300      	movs	r3, #0
 8002420:	75fb      	strb	r3, [r7, #23]
 8002422:	e005      	b.n	8002430 <tcp_client_connected+0x8c>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 8002424:	6939      	ldr	r1, [r7, #16]
 8002426:	68b8      	ldr	r0, [r7, #8]
 8002428:	f000 f950 	bl	80026cc <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 800242c:	23ff      	movs	r3, #255	; 0xff
 800242e:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002430:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	0801b138 	.word	0x0801b138
 8002440:	0801b164 	.word	0x0801b164
 8002444:	08002451 	.word	0x08002451
 8002448:	0800260d 	.word	0x0800260d
 800244c:	08002665 	.word	0x08002665

08002450 <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
 800245c:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d106      	bne.n	8002472 <tcp_client_recv+0x22>
 8002464:	4b5e      	ldr	r3, [pc, #376]	; (80025e0 <tcp_client_recv+0x190>)
 8002466:	f240 12b7 	movw	r2, #439	; 0x1b7
 800246a:	495e      	ldr	r1, [pc, #376]	; (80025e4 <tcp_client_recv+0x194>)
 800246c:	485e      	ldr	r0, [pc, #376]	; (80025e8 <tcp_client_recv+0x198>)
 800246e:	f017 fdf9 	bl	801a064 <iprintf>

	es = (struct tcp_client_struct*) arg;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	613b      	str	r3, [r7, #16]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10d      	bne.n	8002498 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2203      	movs	r2, #3
 8002480:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d103      	bne.n	8002492 <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 800248a:	6939      	ldr	r1, [r7, #16]
 800248c:	68b8      	ldr	r0, [r7, #8]
 800248e:	f000 f91d 	bl	80026cc <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	75fb      	strb	r3, [r7, #23]
 8002496:	e09d      	b.n	80025d4 <tcp_client_recv+0x184>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 8002498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00b      	beq.n	80024b8 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d005      	beq.n	80024b2 <tcp_client_recv+0x62>
			es->p = NULL;
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f00e f919 	bl	80106e4 <pbuf_free>
		}
		ret_err = err;
 80024b2:	78fb      	ldrb	r3, [r7, #3]
 80024b4:	75fb      	strb	r3, [r7, #23]
 80024b6:	e08d      	b.n	80025d4 <tcp_client_recv+0x184>
	} else if (es->state == ES_CONNECTED) {
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d168      	bne.n	8002592 <tcp_client_recv+0x142>
		/* store reference to incoming pbuf (chain) */
		//es->p = p;
		//	printf(" resend no %d\r\n",resend_no);
		// tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
		tcp_recved(tpcb, p->tot_len);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	891b      	ldrh	r3, [r3, #8]
 80024c4:	4619      	mov	r1, r3
 80024c6:	68b8      	ldr	r0, [r7, #8]
 80024c8:	f00e ff8c 	bl	80113e4 <tcp_recved>
		  if( recv_index==6){
 80024cc:	4b47      	ldr	r3, [pc, #284]	; (80025ec <tcp_client_recv+0x19c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b06      	cmp	r3, #6
 80024d2:	d104      	bne.n	80024de <tcp_client_recv+0x8e>
				    	Audio_Player_Start();
 80024d4:	f7fe fa84 	bl	80009e0 <Audio_Player_Start>
				    	first_pack=0;
 80024d8:	4b45      	ldr	r3, [pc, #276]	; (80025f0 <tcp_client_recv+0x1a0>)
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
		}

		if(server_index>=1000){
 80024de:	4b45      	ldr	r3, [pc, #276]	; (80025f4 <tcp_client_recv+0x1a4>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024e6:	db02      	blt.n	80024ee <tcp_client_recv+0x9e>
			server_index=0;
 80024e8:	4b42      	ldr	r3, [pc, #264]	; (80025f4 <tcp_client_recv+0x1a4>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
		}
		memcpy(recvsram+server_index*970,p->payload,p->tot_len);
 80024ee:	4b41      	ldr	r3, [pc, #260]	; (80025f4 <tcp_client_recv+0x1a4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f240 32ca 	movw	r2, #970	; 0x3ca
 80024f6:	fb02 f303 	mul.w	r3, r2, r3
 80024fa:	461a      	mov	r2, r3
 80024fc:	4b3e      	ldr	r3, [pc, #248]	; (80025f8 <tcp_client_recv+0x1a8>)
 80024fe:	18d0      	adds	r0, r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6859      	ldr	r1, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	891b      	ldrh	r3, [r3, #8]
 8002508:	461a      	mov	r2, r3
 800250a:	f017 fceb 	bl	8019ee4 <memcpy>
		//uint8_t *payload_data = (uint8_t *)p->payload;
		//uint8_t second_element = payload_data[2];
		//printf("%d %d\n",recv_index,second_element);
		recv_index+=1;
 800250e:	4b37      	ldr	r3, [pc, #220]	; (80025ec <tcp_client_recv+0x19c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	3301      	adds	r3, #1
 8002514:	4a35      	ldr	r2, [pc, #212]	; (80025ec <tcp_client_recv+0x19c>)
 8002516:	6013      	str	r3, [r2, #0]
		server_index+=1;
 8002518:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <tcp_client_recv+0x1a4>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	3301      	adds	r3, #1
 800251e:	4a35      	ldr	r2, [pc, #212]	; (80025f4 <tcp_client_recv+0x1a4>)
 8002520:	6013      	str	r3, [r2, #0]
		if(compensation==0){
 8002522:	4b36      	ldr	r3, [pc, #216]	; (80025fc <tcp_client_recv+0x1ac>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d128      	bne.n	800257c <tcp_client_recv+0x12c>
			send_poolsize(current_index);
 800252a:	4b35      	ldr	r3, [pc, #212]	; (8002600 <tcp_client_recv+0x1b0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fe9e 	bl	8002270 <send_poolsize>
			current_index += 1;
 8002534:	4b32      	ldr	r3, [pc, #200]	; (8002600 <tcp_client_recv+0x1b0>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	3301      	adds	r3, #1
 800253a:	4a31      	ldr	r2, [pc, #196]	; (8002600 <tcp_client_recv+0x1b0>)
 800253c:	6013      	str	r3, [r2, #0]
				if (current_index == current_end) {
 800253e:	4b30      	ldr	r3, [pc, #192]	; (8002600 <tcp_client_recv+0x1b0>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	4b30      	ldr	r3, [pc, #192]	; (8002604 <tcp_client_recv+0x1b4>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	429a      	cmp	r2, r3
 8002548:	d11d      	bne.n	8002586 <tcp_client_recv+0x136>
					if (record_index == 0) {
 800254a:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <tcp_client_recv+0x1b8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d108      	bne.n	8002564 <tcp_client_recv+0x114>
						current_index = 8;
 8002552:	4b2b      	ldr	r3, [pc, #172]	; (8002600 <tcp_client_recv+0x1b0>)
 8002554:	2208      	movs	r2, #8
 8002556:	601a      	str	r2, [r3, #0]
						current_end = current_index + 4;
 8002558:	4b29      	ldr	r3, [pc, #164]	; (8002600 <tcp_client_recv+0x1b0>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	3304      	adds	r3, #4
 800255e:	4a29      	ldr	r2, [pc, #164]	; (8002604 <tcp_client_recv+0x1b4>)
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e010      	b.n	8002586 <tcp_client_recv+0x136>
					} else {
						current_index = (record_index - 1) * 4;
 8002564:	4b28      	ldr	r3, [pc, #160]	; (8002608 <tcp_client_recv+0x1b8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	3b01      	subs	r3, #1
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4a24      	ldr	r2, [pc, #144]	; (8002600 <tcp_client_recv+0x1b0>)
 800256e:	6013      	str	r3, [r2, #0]
						current_end = current_index + 4;
 8002570:	4b23      	ldr	r3, [pc, #140]	; (8002600 <tcp_client_recv+0x1b0>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	3304      	adds	r3, #4
 8002576:	4a23      	ldr	r2, [pc, #140]	; (8002604 <tcp_client_recv+0x1b4>)
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e004      	b.n	8002586 <tcp_client_recv+0x136>

		}

		else{

			compensation--;
 800257c:	4b1f      	ldr	r3, [pc, #124]	; (80025fc <tcp_client_recv+0x1ac>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3b01      	subs	r3, #1
 8002582:	4a1e      	ldr	r2, [pc, #120]	; (80025fc <tcp_client_recv+0x1ac>)
 8002584:	6013      	str	r3, [r2, #0]
//		}

		/* Acknowledge the received data */

		/* handle the received data */
		pbuf_free(p);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f00e f8ac 	bl	80106e4 <pbuf_free>

		ret_err = ERR_OK;
 800258c:	2300      	movs	r3, #0
 800258e:	75fb      	strb	r3, [r7, #23]
 8002590:	e020      	b.n	80025d4 <tcp_client_recv+0x184>
	} else if (es->state == ES_CLOSING) {
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b03      	cmp	r3, #3
 8002598:	d10e      	bne.n	80025b8 <tcp_client_recv+0x168>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	891b      	ldrh	r3, [r3, #8]
 800259e:	4619      	mov	r1, r3
 80025a0:	68b8      	ldr	r0, [r7, #8]
 80025a2:	f00e ff1f 	bl	80113e4 <tcp_recved>
		es->p = NULL;
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f00e f899 	bl	80106e4 <pbuf_free>
		ret_err = ERR_OK;
 80025b2:	2300      	movs	r3, #0
 80025b4:	75fb      	strb	r3, [r7, #23]
 80025b6:	e00d      	b.n	80025d4 <tcp_client_recv+0x184>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	891b      	ldrh	r3, [r3, #8]
 80025bc:	4619      	mov	r1, r3
 80025be:	68b8      	ldr	r0, [r7, #8]
 80025c0:	f00e ff10 	bl	80113e4 <tcp_recved>
		es->p = NULL;
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2200      	movs	r2, #0
 80025c8:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f00e f88a 	bl	80106e4 <pbuf_free>
		ret_err = ERR_OK;
 80025d0:	2300      	movs	r3, #0
 80025d2:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 80025d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	0801b190 	.word	0x0801b190
 80025e4:	0801b1ac 	.word	0x0801b1ac
 80025e8:	0801b1b8 	.word	0x0801b1b8
 80025ec:	200008e4 	.word	0x200008e4
 80025f0:	2000007c 	.word	0x2000007c
 80025f4:	200008f4 	.word	0x200008f4
 80025f8:	68000000 	.word	0x68000000
 80025fc:	20000904 	.word	0x20000904
 8002600:	200008f8 	.word	0x200008f8
 8002604:	20000078 	.word	0x20000078
 8002608:	200008fc 	.word	0x200008fc

0800260c <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d013      	beq.n	8002648 <tcp_client_poll+0x3c>
		if (es->p != NULL) {
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d004      	beq.n	8002632 <tcp_client_poll+0x26>
			// tcp_sent has already been initialized in the beginning.
			tcp_sent(tpcb, tcp_client_sent);
 8002628:	490d      	ldr	r1, [pc, #52]	; (8002660 <tcp_client_poll+0x54>)
 800262a:	6838      	ldr	r0, [r7, #0]
 800262c:	f00f feea 	bl	8012404 <tcp_sent>
 8002630:	e007      	b.n	8002642 <tcp_client_poll+0x36>
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b03      	cmp	r3, #3
 8002638:	d103      	bne.n	8002642 <tcp_client_poll+0x36>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 800263a:	68b9      	ldr	r1, [r7, #8]
 800263c:	6838      	ldr	r0, [r7, #0]
 800263e:	f000 f845 	bl	80026cc <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 8002642:	2300      	movs	r3, #0
 8002644:	73fb      	strb	r3, [r7, #15]
 8002646:	e004      	b.n	8002652 <tcp_client_poll+0x46>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 8002648:	6838      	ldr	r0, [r7, #0]
 800264a:	f00e fe65 	bl	8011318 <tcp_abort>
		ret_err = ERR_ABRT;
 800264e:	23f3      	movs	r3, #243	; 0xf3
 8002650:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 8002652:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	08002665 	.word	0x08002665

08002664 <tcp_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
 */
static err_t tcp_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	4613      	mov	r3, r2
 8002670:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);
	//	HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_9);

	es = (struct tcp_client_struct*) arg;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2200      	movs	r2, #0
 800267a:	705a      	strb	r2, [r3, #1]

	if (es->p != NULL) {
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d107      	bne.n	8002694 <tcp_client_sent+0x30>
		// tcp_sent has already been initialized in the beginning.
		/* still got pbufs to send */
//    tcp_client_send(tpcb, es);
	} else {
		/* if no more data to send and client closed connection*/
		if (es->state == ES_CLOSING)
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b03      	cmp	r3, #3
 800268a:	d103      	bne.n	8002694 <tcp_client_sent+0x30>
			tcp_client_connection_close(tpcb, es);
 800268c:	6979      	ldr	r1, [r7, #20]
 800268e:	68b8      	ldr	r0, [r7, #8]
 8002690:	f000 f81c 	bl	80026cc <tcp_client_connection_close>
	}
	return ERR_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <tcp_client_send>:

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb, struct tcp_client_struct *es) {
 800269e:	b580      	push	{r7, lr}
 80026a0:	b084      	sub	sp, #16
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	6039      	str	r1, [r7, #0]
	struct pbuf *ptr;

	/* get pointer on pbuf from es structure */
	ptr = es->p;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	60fb      	str	r3, [r7, #12]

	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6859      	ldr	r1, [r3, #4]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	895a      	ldrh	r2, [r3, #10]
 80026b6:	2301      	movs	r3, #1
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f012 fd99 	bl	80151f0 <tcp_write>

	tcp_output(tpcb);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f013 fb82 	bl	8015dc8 <tcp_output>
	//tcp_recved(tpcb, ptr->tot_len);

}
 80026c4:	bf00      	nop
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <tcp_client_connection_close>:
	//tcp_recved(tpcb, ptr->tot_len);

}

static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 80026d6:	2100      	movs	r1, #0
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f00f fe5f 	bl	801239c <tcp_arg>
	tcp_sent(tpcb, NULL);
 80026de:	2100      	movs	r1, #0
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f00f fe8f 	bl	8012404 <tcp_sent>
	tcp_recv(tpcb, NULL);
 80026e6:	2100      	movs	r1, #0
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f00f fe69 	bl	80123c0 <tcp_recv>
	tcp_err(tpcb, NULL);
 80026ee:	2100      	movs	r1, #0
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f00f fea9 	bl	8012448 <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2100      	movs	r1, #0
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f00f fec6 	bl	801248c <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d002      	beq.n	800270c <tcp_client_connection_close+0x40>
		mem_free(es);
 8002706:	6838      	ldr	r0, [r7, #0]
 8002708:	f00c feb0 	bl	800f46c <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f00e fd19 	bl	8011144 <tcp_close>
}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 8002726:	4a06      	ldr	r2, [pc, #24]	; (8002740 <tcp_client_handle+0x24>)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 800272c:	4a05      	ldr	r2, [pc, #20]	; (8002744 <tcp_client_handle+0x28>)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6013      	str	r3, [r2, #0]

}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	200008ec 	.word	0x200008ec
 8002744:	200008f0 	.word	0x200008f0

08002748 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002748:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002780 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800274c:	480d      	ldr	r0, [pc, #52]	; (8002784 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800274e:	490e      	ldr	r1, [pc, #56]	; (8002788 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002750:	4a0e      	ldr	r2, [pc, #56]	; (800278c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002752:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002754:	e002      	b.n	800275c <LoopCopyDataInit>

08002756 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002756:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002758:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800275a:	3304      	adds	r3, #4

0800275c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800275c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800275e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002760:	d3f9      	bcc.n	8002756 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002762:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002764:	4c0b      	ldr	r4, [pc, #44]	; (8002794 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002766:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002768:	e001      	b.n	800276e <LoopFillZerobss>

0800276a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800276a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800276c:	3204      	adds	r2, #4

0800276e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800276e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002770:	d3fb      	bcc.n	800276a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002772:	f7ff fd0b 	bl	800218c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002776:	f017 fb73 	bl	8019e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800277a:	f7fe fe2b 	bl	80013d4 <main>
  bx  lr    
 800277e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002780:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002784:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002788:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 800278c:	08094e30 	.word	0x08094e30
  ldr r2, =_sbss
 8002790:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8002794:	2001c390 	.word	0x2001c390

08002798 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002798:	e7fe      	b.n	8002798 <ADC_IRQHandler>
	...

0800279c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027a0:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <HAL_Init+0x40>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <HAL_Init+0x40>)
 80027a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <HAL_Init+0x40>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <HAL_Init+0x40>)
 80027b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <HAL_Init+0x40>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a07      	ldr	r2, [pc, #28]	; (80027dc <HAL_Init+0x40>)
 80027be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c4:	2003      	movs	r0, #3
 80027c6:	f000 f94f 	bl	8002a68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ca:	200f      	movs	r0, #15
 80027cc:	f000 f808 	bl	80027e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027d0:	f7ff f8c8 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40023c00 	.word	0x40023c00

080027e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <HAL_InitTick+0x54>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4b12      	ldr	r3, [pc, #72]	; (8002838 <HAL_InitTick+0x58>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	4619      	mov	r1, r3
 80027f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f967 	bl	8002ad2 <HAL_SYSTICK_Config>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e00e      	b.n	800282c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b0f      	cmp	r3, #15
 8002812:	d80a      	bhi.n	800282a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002814:	2200      	movs	r2, #0
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	f04f 30ff 	mov.w	r0, #4294967295
 800281c:	f000 f92f 	bl	8002a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002820:	4a06      	ldr	r2, [pc, #24]	; (800283c <HAL_InitTick+0x5c>)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	e000      	b.n	800282c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000074 	.word	0x20000074
 8002838:	20000084 	.word	0x20000084
 800283c:	20000080 	.word	0x20000080

08002840 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <HAL_IncTick+0x20>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	461a      	mov	r2, r3
 800284a:	4b06      	ldr	r3, [pc, #24]	; (8002864 <HAL_IncTick+0x24>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4413      	add	r3, r2
 8002850:	4a04      	ldr	r2, [pc, #16]	; (8002864 <HAL_IncTick+0x24>)
 8002852:	6013      	str	r3, [r2, #0]
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000084 	.word	0x20000084
 8002864:	20009ad8 	.word	0x20009ad8

08002868 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return uwTick;
 800286c:	4b03      	ldr	r3, [pc, #12]	; (800287c <HAL_GetTick+0x14>)
 800286e:	681b      	ldr	r3, [r3, #0]
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20009ad8 	.word	0x20009ad8

08002880 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002888:	f7ff ffee 	bl	8002868 <HAL_GetTick>
 800288c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002898:	d005      	beq.n	80028a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800289a:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <HAL_Delay+0x44>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4413      	add	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028a6:	bf00      	nop
 80028a8:	f7ff ffde 	bl	8002868 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d8f7      	bhi.n	80028a8 <HAL_Delay+0x28>
  {
  }
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000084 	.word	0x20000084

080028c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028d8:	4b0c      	ldr	r3, [pc, #48]	; (800290c <__NVIC_SetPriorityGrouping+0x44>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028e4:	4013      	ands	r3, r2
 80028e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028fa:	4a04      	ldr	r2, [pc, #16]	; (800290c <__NVIC_SetPriorityGrouping+0x44>)
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	60d3      	str	r3, [r2, #12]
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002914:	4b04      	ldr	r3, [pc, #16]	; (8002928 <__NVIC_GetPriorityGrouping+0x18>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	f003 0307 	and.w	r3, r3, #7
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293a:	2b00      	cmp	r3, #0
 800293c:	db0b      	blt.n	8002956 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	f003 021f 	and.w	r2, r3, #31
 8002944:	4907      	ldr	r1, [pc, #28]	; (8002964 <__NVIC_EnableIRQ+0x38>)
 8002946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294a:	095b      	lsrs	r3, r3, #5
 800294c:	2001      	movs	r0, #1
 800294e:	fa00 f202 	lsl.w	r2, r0, r2
 8002952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	e000e100 	.word	0xe000e100

08002968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	6039      	str	r1, [r7, #0]
 8002972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002978:	2b00      	cmp	r3, #0
 800297a:	db0a      	blt.n	8002992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	b2da      	uxtb	r2, r3
 8002980:	490c      	ldr	r1, [pc, #48]	; (80029b4 <__NVIC_SetPriority+0x4c>)
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	0112      	lsls	r2, r2, #4
 8002988:	b2d2      	uxtb	r2, r2
 800298a:	440b      	add	r3, r1
 800298c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002990:	e00a      	b.n	80029a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	b2da      	uxtb	r2, r3
 8002996:	4908      	ldr	r1, [pc, #32]	; (80029b8 <__NVIC_SetPriority+0x50>)
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	f003 030f 	and.w	r3, r3, #15
 800299e:	3b04      	subs	r3, #4
 80029a0:	0112      	lsls	r2, r2, #4
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	440b      	add	r3, r1
 80029a6:	761a      	strb	r2, [r3, #24]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	e000e100 	.word	0xe000e100
 80029b8:	e000ed00 	.word	0xe000ed00

080029bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029bc:	b480      	push	{r7}
 80029be:	b089      	sub	sp, #36	; 0x24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	f1c3 0307 	rsb	r3, r3, #7
 80029d6:	2b04      	cmp	r3, #4
 80029d8:	bf28      	it	cs
 80029da:	2304      	movcs	r3, #4
 80029dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	3304      	adds	r3, #4
 80029e2:	2b06      	cmp	r3, #6
 80029e4:	d902      	bls.n	80029ec <NVIC_EncodePriority+0x30>
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	3b03      	subs	r3, #3
 80029ea:	e000      	b.n	80029ee <NVIC_EncodePriority+0x32>
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f0:	f04f 32ff 	mov.w	r2, #4294967295
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	43da      	mvns	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	401a      	ands	r2, r3
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a04:	f04f 31ff 	mov.w	r1, #4294967295
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a0e:	43d9      	mvns	r1, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	4313      	orrs	r3, r2
         );
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3724      	adds	r7, #36	; 0x24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
	...

08002a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a34:	d301      	bcc.n	8002a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a36:	2301      	movs	r3, #1
 8002a38:	e00f      	b.n	8002a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a3a:	4a0a      	ldr	r2, [pc, #40]	; (8002a64 <SysTick_Config+0x40>)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a42:	210f      	movs	r1, #15
 8002a44:	f04f 30ff 	mov.w	r0, #4294967295
 8002a48:	f7ff ff8e 	bl	8002968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a4c:	4b05      	ldr	r3, [pc, #20]	; (8002a64 <SysTick_Config+0x40>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a52:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <SysTick_Config+0x40>)
 8002a54:	2207      	movs	r2, #7
 8002a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	e000e010 	.word	0xe000e010

08002a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f7ff ff29 	bl	80028c8 <__NVIC_SetPriorityGrouping>
}
 8002a76:	bf00      	nop
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b086      	sub	sp, #24
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	4603      	mov	r3, r0
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a90:	f7ff ff3e 	bl	8002910 <__NVIC_GetPriorityGrouping>
 8002a94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	68b9      	ldr	r1, [r7, #8]
 8002a9a:	6978      	ldr	r0, [r7, #20]
 8002a9c:	f7ff ff8e 	bl	80029bc <NVIC_EncodePriority>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aa6:	4611      	mov	r1, r2
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7ff ff5d 	bl	8002968 <__NVIC_SetPriority>
}
 8002aae:	bf00      	nop
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	4603      	mov	r3, r0
 8002abe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff ff31 	bl	800292c <__NVIC_EnableIRQ>
}
 8002aca:	bf00      	nop
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff ffa2 	bl	8002a24 <SysTick_Config>
 8002ae0:	4603      	mov	r3, r0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
	...

08002aec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002af8:	f7ff feb6 	bl	8002868 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e099      	b.n	8002c3c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b28:	e00f      	b.n	8002b4a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b2a:	f7ff fe9d 	bl	8002868 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b05      	cmp	r3, #5
 8002b36:	d908      	bls.n	8002b4a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2203      	movs	r2, #3
 8002b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e078      	b.n	8002c3c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1e8      	bne.n	8002b2a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <HAL_DMA_Init+0x158>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b76:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d107      	bne.n	8002bb4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bac:	4313      	orrs	r3, r2
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f023 0307 	bic.w	r3, r3, #7
 8002bca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bda:	2b04      	cmp	r3, #4
 8002bdc:	d117      	bne.n	8002c0e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00e      	beq.n	8002c0e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 fab7 	bl	8003164 <DMA_CheckFifoParam>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d008      	beq.n	8002c0e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2240      	movs	r2, #64	; 0x40
 8002c00:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e016      	b.n	8002c3c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 fa6e 	bl	80030f8 <DMA_CalcBaseAndBitshift>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c24:	223f      	movs	r2, #63	; 0x3f
 8002c26:	409a      	lsls	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	f010803f 	.word	0xf010803f

08002c48 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e050      	b.n	8002cfc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d101      	bne.n	8002c6a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002c66:	2302      	movs	r3, #2
 8002c68:	e048      	b.n	8002cfc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0201 	bic.w	r2, r2, #1
 8002c78:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2200      	movs	r2, #0
 8002c88:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2221      	movs	r2, #33	; 0x21
 8002ca8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 fa24 	bl	80030f8 <DMA_CalcBaseAndBitshift>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cdc:	223f      	movs	r2, #63	; 0x3f
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d12:	f7ff fda9 	bl	8002868 <HAL_GetTick>
 8002d16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d008      	beq.n	8002d36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2280      	movs	r2, #128	; 0x80
 8002d28:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e052      	b.n	8002ddc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f022 0216 	bic.w	r2, r2, #22
 8002d44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695a      	ldr	r2, [r3, #20]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d103      	bne.n	8002d66 <HAL_DMA_Abort+0x62>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d007      	beq.n	8002d76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 0208 	bic.w	r2, r2, #8
 8002d74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0201 	bic.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d86:	e013      	b.n	8002db0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d88:	f7ff fd6e 	bl	8002868 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b05      	cmp	r3, #5
 8002d94:	d90c      	bls.n	8002db0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2203      	movs	r2, #3
 8002da0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e015      	b.n	8002ddc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1e4      	bne.n	8002d88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc2:	223f      	movs	r2, #63	; 0x3f
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002df0:	4b92      	ldr	r3, [pc, #584]	; (800303c <HAL_DMA_IRQHandler+0x258>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a92      	ldr	r2, [pc, #584]	; (8003040 <HAL_DMA_IRQHandler+0x25c>)
 8002df6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfa:	0a9b      	lsrs	r3, r3, #10
 8002dfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0e:	2208      	movs	r2, #8
 8002e10:	409a      	lsls	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4013      	ands	r3, r2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d01a      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d013      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 0204 	bic.w	r2, r2, #4
 8002e36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3c:	2208      	movs	r2, #8
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e48:	f043 0201 	orr.w	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e54:	2201      	movs	r2, #1
 8002e56:	409a      	lsls	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d012      	beq.n	8002e86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00b      	beq.n	8002e86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e72:	2201      	movs	r2, #1
 8002e74:	409a      	lsls	r2, r3
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7e:	f043 0202 	orr.w	r2, r3, #2
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4013      	ands	r3, r2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d012      	beq.n	8002ebc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00b      	beq.n	8002ebc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	409a      	lsls	r2, r3
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb4:	f043 0204 	orr.w	r2, r3, #4
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	409a      	lsls	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d043      	beq.n	8002f54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0308 	and.w	r3, r3, #8
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d03c      	beq.n	8002f54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ede:	2210      	movs	r2, #16
 8002ee0:	409a      	lsls	r2, r3
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d018      	beq.n	8002f26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d108      	bne.n	8002f14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d024      	beq.n	8002f54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	4798      	blx	r3
 8002f12:	e01f      	b.n	8002f54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d01b      	beq.n	8002f54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	4798      	blx	r3
 8002f24:	e016      	b.n	8002f54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d107      	bne.n	8002f44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0208 	bic.w	r2, r2, #8
 8002f42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f58:	2220      	movs	r2, #32
 8002f5a:	409a      	lsls	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 808e 	beq.w	8003082 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0310 	and.w	r3, r3, #16
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 8086 	beq.w	8003082 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	409a      	lsls	r2, r3
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b05      	cmp	r3, #5
 8002f8c:	d136      	bne.n	8002ffc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0216 	bic.w	r2, r2, #22
 8002f9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695a      	ldr	r2, [r3, #20]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d103      	bne.n	8002fbe <HAL_DMA_IRQHandler+0x1da>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d007      	beq.n	8002fce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f022 0208 	bic.w	r2, r2, #8
 8002fcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd2:	223f      	movs	r2, #63	; 0x3f
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d07d      	beq.n	80030ee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	4798      	blx	r3
        }
        return;
 8002ffa:	e078      	b.n	80030ee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d01c      	beq.n	8003044 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d108      	bne.n	800302a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301c:	2b00      	cmp	r3, #0
 800301e:	d030      	beq.n	8003082 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	4798      	blx	r3
 8003028:	e02b      	b.n	8003082 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800302e:	2b00      	cmp	r3, #0
 8003030:	d027      	beq.n	8003082 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	4798      	blx	r3
 800303a:	e022      	b.n	8003082 <HAL_DMA_IRQHandler+0x29e>
 800303c:	20000074 	.word	0x20000074
 8003040:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10f      	bne.n	8003072 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0210 	bic.w	r2, r2, #16
 8003060:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003086:	2b00      	cmp	r3, #0
 8003088:	d032      	beq.n	80030f0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d022      	beq.n	80030dc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2205      	movs	r2, #5
 800309a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0201 	bic.w	r2, r2, #1
 80030ac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	3301      	adds	r3, #1
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	697a      	ldr	r2, [r7, #20]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d307      	bcc.n	80030ca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1f2      	bne.n	80030ae <HAL_DMA_IRQHandler+0x2ca>
 80030c8:	e000      	b.n	80030cc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80030ca:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d005      	beq.n	80030f0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
 80030ec:	e000      	b.n	80030f0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80030ee:	bf00      	nop
    }
  }
}
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop

080030f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	3b10      	subs	r3, #16
 8003108:	4a14      	ldr	r2, [pc, #80]	; (800315c <DMA_CalcBaseAndBitshift+0x64>)
 800310a:	fba2 2303 	umull	r2, r3, r2, r3
 800310e:	091b      	lsrs	r3, r3, #4
 8003110:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003112:	4a13      	ldr	r2, [pc, #76]	; (8003160 <DMA_CalcBaseAndBitshift+0x68>)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4413      	add	r3, r2
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2b03      	cmp	r3, #3
 8003124:	d909      	bls.n	800313a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800312e:	f023 0303 	bic.w	r3, r3, #3
 8003132:	1d1a      	adds	r2, r3, #4
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	659a      	str	r2, [r3, #88]	; 0x58
 8003138:	e007      	b.n	800314a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003142:	f023 0303 	bic.w	r3, r3, #3
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800314e:	4618      	mov	r0, r3
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	aaaaaaab 	.word	0xaaaaaaab
 8003160:	08094bd4 	.word	0x08094bd4

08003164 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003174:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d11f      	bne.n	80031be <DMA_CheckFifoParam+0x5a>
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	2b03      	cmp	r3, #3
 8003182:	d856      	bhi.n	8003232 <DMA_CheckFifoParam+0xce>
 8003184:	a201      	add	r2, pc, #4	; (adr r2, 800318c <DMA_CheckFifoParam+0x28>)
 8003186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318a:	bf00      	nop
 800318c:	0800319d 	.word	0x0800319d
 8003190:	080031af 	.word	0x080031af
 8003194:	0800319d 	.word	0x0800319d
 8003198:	08003233 	.word	0x08003233
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d046      	beq.n	8003236 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ac:	e043      	b.n	8003236 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031b6:	d140      	bne.n	800323a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031bc:	e03d      	b.n	800323a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031c6:	d121      	bne.n	800320c <DMA_CheckFifoParam+0xa8>
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d837      	bhi.n	800323e <DMA_CheckFifoParam+0xda>
 80031ce:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <DMA_CheckFifoParam+0x70>)
 80031d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d4:	080031e5 	.word	0x080031e5
 80031d8:	080031eb 	.word	0x080031eb
 80031dc:	080031e5 	.word	0x080031e5
 80031e0:	080031fd 	.word	0x080031fd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
      break;
 80031e8:	e030      	b.n	800324c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d025      	beq.n	8003242 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031fa:	e022      	b.n	8003242 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003200:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003204:	d11f      	bne.n	8003246 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800320a:	e01c      	b.n	8003246 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b02      	cmp	r3, #2
 8003210:	d903      	bls.n	800321a <DMA_CheckFifoParam+0xb6>
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b03      	cmp	r3, #3
 8003216:	d003      	beq.n	8003220 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003218:	e018      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	73fb      	strb	r3, [r7, #15]
      break;
 800321e:	e015      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003224:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00e      	beq.n	800324a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
      break;
 8003230:	e00b      	b.n	800324a <DMA_CheckFifoParam+0xe6>
      break;
 8003232:	bf00      	nop
 8003234:	e00a      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      break;
 8003236:	bf00      	nop
 8003238:	e008      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      break;
 800323a:	bf00      	nop
 800323c:	e006      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      break;
 800323e:	bf00      	nop
 8003240:	e004      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      break;
 8003242:	bf00      	nop
 8003244:	e002      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      break;   
 8003246:	bf00      	nop
 8003248:	e000      	b.n	800324c <DMA_CheckFifoParam+0xe8>
      break;
 800324a:	bf00      	nop
    }
  } 
  
  return status; 
 800324c:	7bfb      	ldrb	r3, [r7, #15]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop

0800325c <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b80      	cmp	r3, #128	; 0x80
 8003274:	d106      	bne.n	8003284 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f44f 7280 	mov.w	r2, #256	; 0x100
 800327c:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	75fb      	strb	r3, [r7, #23]
 8003282:	e031      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_DMAEx_MultiBufferStart+0x36>
 800328e:	2302      	movs	r3, #2
 8003290:	e02b      	b.n	80032ea <HAL_DMAEx_MultiBufferStart+0x8e>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d11e      	bne.n	80032e4 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2202      	movs	r2, #2
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80032bc:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	68b9      	ldr	r1, [r7, #8]
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f001 f959 	bl	8004584 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f042 0201 	orr.w	r2, r2, #1
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	e001      	b.n	80032e8 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 80032e4:	2302      	movs	r3, #2
 80032e6:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 80032e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
	...

080032f4 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
 8003300:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b80      	cmp	r3, #128	; 0x80
 800330c:	d106      	bne.n	800331c <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003314:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	f001 b913 	b.w	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003330:	2b00      	cmp	r3, #0
 8003332:	d105      	bne.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2240      	movs	r2, #64	; 0x40
 8003338:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	f001 b901 	b.w	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003346:	2b01      	cmp	r3, #1
 8003348:	d102      	bne.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 800334a:	2302      	movs	r3, #2
 800334c:	f001 b8f9 	b.w	8004542 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	f041 80e7 	bne.w	8004534 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2202      	movs	r2, #2
 800336a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003382:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	68b9      	ldr	r1, [r7, #8]
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f001 f8f6 	bl	8004584 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	461a      	mov	r2, r3
 800339e:	4b99      	ldr	r3, [pc, #612]	; (8003604 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d960      	bls.n	8003466 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a97      	ldr	r2, [pc, #604]	; (8003608 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d057      	beq.n	800345e <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a96      	ldr	r2, [pc, #600]	; (800360c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d050      	beq.n	800345a <HAL_DMAEx_MultiBufferStart_IT+0x166>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a94      	ldr	r2, [pc, #592]	; (8003610 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d049      	beq.n	8003456 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a93      	ldr	r2, [pc, #588]	; (8003614 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d042      	beq.n	8003452 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a91      	ldr	r2, [pc, #580]	; (8003618 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d03a      	beq.n	800344c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a90      	ldr	r2, [pc, #576]	; (800361c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d032      	beq.n	8003446 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a8e      	ldr	r2, [pc, #568]	; (8003620 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d02a      	beq.n	8003440 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a8d      	ldr	r2, [pc, #564]	; (8003624 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d022      	beq.n	800343a <HAL_DMAEx_MultiBufferStart_IT+0x146>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a8b      	ldr	r2, [pc, #556]	; (8003628 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d01a      	beq.n	8003434 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a8a      	ldr	r2, [pc, #552]	; (800362c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d012      	beq.n	800342e <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a88      	ldr	r2, [pc, #544]	; (8003630 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d00a      	beq.n	8003428 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a87      	ldr	r2, [pc, #540]	; (8003634 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d102      	bne.n	8003422 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 800341c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003420:	e01e      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003422:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003426:	e01b      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003428:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800342c:	e018      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800342e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003432:	e015      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003434:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003438:	e012      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800343a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800343e:	e00f      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003440:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003444:	e00c      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003446:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800344a:	e009      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800344c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003450:	e006      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003452:	2320      	movs	r3, #32
 8003454:	e004      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003456:	2320      	movs	r3, #32
 8003458:	e002      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800345a:	2320      	movs	r3, #32
 800345c:	e000      	b.n	8003460 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800345e:	2320      	movs	r3, #32
 8003460:	4a75      	ldr	r2, [pc, #468]	; (8003638 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003462:	60d3      	str	r3, [r2, #12]
 8003464:	e150      	b.n	8003708 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	4b73      	ldr	r3, [pc, #460]	; (800363c <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 800346e:	429a      	cmp	r2, r3
 8003470:	d960      	bls.n	8003534 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a64      	ldr	r2, [pc, #400]	; (8003608 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d057      	beq.n	800352c <HAL_DMAEx_MultiBufferStart_IT+0x238>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a62      	ldr	r2, [pc, #392]	; (800360c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d050      	beq.n	8003528 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a61      	ldr	r2, [pc, #388]	; (8003610 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d049      	beq.n	8003524 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a5f      	ldr	r2, [pc, #380]	; (8003614 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d042      	beq.n	8003520 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a5e      	ldr	r2, [pc, #376]	; (8003618 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d03a      	beq.n	800351a <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a5c      	ldr	r2, [pc, #368]	; (800361c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d032      	beq.n	8003514 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a5b      	ldr	r2, [pc, #364]	; (8003620 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d02a      	beq.n	800350e <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a59      	ldr	r2, [pc, #356]	; (8003624 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d022      	beq.n	8003508 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a58      	ldr	r2, [pc, #352]	; (8003628 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d01a      	beq.n	8003502 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a56      	ldr	r2, [pc, #344]	; (800362c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d012      	beq.n	80034fc <HAL_DMAEx_MultiBufferStart_IT+0x208>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a55      	ldr	r2, [pc, #340]	; (8003630 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d00a      	beq.n	80034f6 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a53      	ldr	r2, [pc, #332]	; (8003634 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d102      	bne.n	80034f0 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 80034ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034ee:	e01e      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80034f0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80034f4:	e01b      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80034f6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034fa:	e018      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80034fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003500:	e015      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003502:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003506:	e012      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003508:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800350c:	e00f      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800350e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003512:	e00c      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003514:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003518:	e009      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800351a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800351e:	e006      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003520:	2320      	movs	r3, #32
 8003522:	e004      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003524:	2320      	movs	r3, #32
 8003526:	e002      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003528:	2320      	movs	r3, #32
 800352a:	e000      	b.n	800352e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800352c:	2320      	movs	r3, #32
 800352e:	4a42      	ldr	r2, [pc, #264]	; (8003638 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003530:	6093      	str	r3, [r2, #8]
 8003532:	e0e9      	b.n	8003708 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	461a      	mov	r2, r3
 800353a:	4b41      	ldr	r3, [pc, #260]	; (8003640 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 800353c:	429a      	cmp	r2, r3
 800353e:	f240 8083 	bls.w	8003648 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a30      	ldr	r2, [pc, #192]	; (8003608 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d057      	beq.n	80035fc <HAL_DMAEx_MultiBufferStart_IT+0x308>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a2e      	ldr	r2, [pc, #184]	; (800360c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d050      	beq.n	80035f8 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a2d      	ldr	r2, [pc, #180]	; (8003610 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d049      	beq.n	80035f4 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a2b      	ldr	r2, [pc, #172]	; (8003614 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d042      	beq.n	80035f0 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a2a      	ldr	r2, [pc, #168]	; (8003618 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d03a      	beq.n	80035ea <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a28      	ldr	r2, [pc, #160]	; (800361c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d032      	beq.n	80035e4 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a27      	ldr	r2, [pc, #156]	; (8003620 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d02a      	beq.n	80035de <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a25      	ldr	r2, [pc, #148]	; (8003624 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d022      	beq.n	80035d8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a24      	ldr	r2, [pc, #144]	; (8003628 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d01a      	beq.n	80035d2 <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a22      	ldr	r2, [pc, #136]	; (800362c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d012      	beq.n	80035cc <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a21      	ldr	r2, [pc, #132]	; (8003630 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d00a      	beq.n	80035c6 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a1f      	ldr	r2, [pc, #124]	; (8003634 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d102      	bne.n	80035c0 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80035ba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035be:	e01e      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80035c4:	e01b      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035ca:	e018      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035d0:	e015      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035d6:	e012      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035dc:	e00f      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035e2:	e00c      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035e8:	e009      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80035ee:	e006      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035f0:	2320      	movs	r3, #32
 80035f2:	e004      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035f4:	2320      	movs	r3, #32
 80035f6:	e002      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035f8:	2320      	movs	r3, #32
 80035fa:	e000      	b.n	80035fe <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80035fc:	2320      	movs	r3, #32
 80035fe:	4a11      	ldr	r2, [pc, #68]	; (8003644 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 8003600:	60d3      	str	r3, [r2, #12]
 8003602:	e081      	b.n	8003708 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003604:	40026458 	.word	0x40026458
 8003608:	40026010 	.word	0x40026010
 800360c:	40026410 	.word	0x40026410
 8003610:	40026070 	.word	0x40026070
 8003614:	40026470 	.word	0x40026470
 8003618:	40026028 	.word	0x40026028
 800361c:	40026428 	.word	0x40026428
 8003620:	40026088 	.word	0x40026088
 8003624:	40026488 	.word	0x40026488
 8003628:	40026040 	.word	0x40026040
 800362c:	40026440 	.word	0x40026440
 8003630:	400260a0 	.word	0x400260a0
 8003634:	400264a0 	.word	0x400264a0
 8003638:	40026400 	.word	0x40026400
 800363c:	400260b8 	.word	0x400260b8
 8003640:	40026058 	.word	0x40026058
 8003644:	40026000 	.word	0x40026000
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a96      	ldr	r2, [pc, #600]	; (80038a8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d057      	beq.n	8003702 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a95      	ldr	r2, [pc, #596]	; (80038ac <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d050      	beq.n	80036fe <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a93      	ldr	r2, [pc, #588]	; (80038b0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d049      	beq.n	80036fa <HAL_DMAEx_MultiBufferStart_IT+0x406>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a92      	ldr	r2, [pc, #584]	; (80038b4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d042      	beq.n	80036f6 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a90      	ldr	r2, [pc, #576]	; (80038b8 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d03a      	beq.n	80036f0 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a8f      	ldr	r2, [pc, #572]	; (80038bc <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d032      	beq.n	80036ea <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a8d      	ldr	r2, [pc, #564]	; (80038c0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d02a      	beq.n	80036e4 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a8c      	ldr	r2, [pc, #560]	; (80038c4 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d022      	beq.n	80036de <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a8a      	ldr	r2, [pc, #552]	; (80038c8 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d01a      	beq.n	80036d8 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a89      	ldr	r2, [pc, #548]	; (80038cc <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d012      	beq.n	80036d2 <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a87      	ldr	r2, [pc, #540]	; (80038d0 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00a      	beq.n	80036cc <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a86      	ldr	r2, [pc, #536]	; (80038d4 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d102      	bne.n	80036c6 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 80036c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036c4:	e01e      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80036ca:	e01b      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036d0:	e018      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036d6:	e015      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036dc:	e012      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036e2:	e00f      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036e8:	e00c      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036ee:	e009      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036f4:	e006      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036f6:	2320      	movs	r3, #32
 80036f8:	e004      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036fa:	2320      	movs	r3, #32
 80036fc:	e002      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80036fe:	2320      	movs	r3, #32
 8003700:	e000      	b.n	8003704 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003702:	2320      	movs	r3, #32
 8003704:	4a74      	ldr	r2, [pc, #464]	; (80038d8 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003706:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	4b73      	ldr	r3, [pc, #460]	; (80038dc <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 8003710:	429a      	cmp	r2, r3
 8003712:	d960      	bls.n	80037d6 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a63      	ldr	r2, [pc, #396]	; (80038a8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d057      	beq.n	80037ce <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a62      	ldr	r2, [pc, #392]	; (80038ac <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d050      	beq.n	80037ca <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a60      	ldr	r2, [pc, #384]	; (80038b0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d049      	beq.n	80037c6 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a5f      	ldr	r2, [pc, #380]	; (80038b4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d042      	beq.n	80037c2 <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a5d      	ldr	r2, [pc, #372]	; (80038b8 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d03a      	beq.n	80037bc <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a5c      	ldr	r2, [pc, #368]	; (80038bc <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d032      	beq.n	80037b6 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a5a      	ldr	r2, [pc, #360]	; (80038c0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d02a      	beq.n	80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a59      	ldr	r2, [pc, #356]	; (80038c4 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d022      	beq.n	80037aa <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a57      	ldr	r2, [pc, #348]	; (80038c8 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d01a      	beq.n	80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a56      	ldr	r2, [pc, #344]	; (80038cc <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d012      	beq.n	800379e <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a54      	ldr	r2, [pc, #336]	; (80038d0 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00a      	beq.n	8003798 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a53      	ldr	r2, [pc, #332]	; (80038d4 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d102      	bne.n	8003792 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 800378c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003790:	e01e      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003792:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003796:	e01b      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003798:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800379c:	e018      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800379e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037a2:	e015      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037a8:	e012      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037ae:	e00f      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037b4:	e00c      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037ba:	e009      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037c0:	e006      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037c2:	2310      	movs	r3, #16
 80037c4:	e004      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037c6:	2310      	movs	r3, #16
 80037c8:	e002      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037ca:	2310      	movs	r3, #16
 80037cc:	e000      	b.n	80037d0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80037ce:	2310      	movs	r3, #16
 80037d0:	4a43      	ldr	r2, [pc, #268]	; (80038e0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80037d2:	60d3      	str	r3, [r2, #12]
 80037d4:	e14f      	b.n	8003a76 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	461a      	mov	r2, r3
 80037dc:	4b41      	ldr	r3, [pc, #260]	; (80038e4 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 80037de:	429a      	cmp	r2, r3
 80037e0:	f240 8082 	bls.w	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a2f      	ldr	r2, [pc, #188]	; (80038a8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d057      	beq.n	800389e <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a2e      	ldr	r2, [pc, #184]	; (80038ac <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d050      	beq.n	800389a <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2c      	ldr	r2, [pc, #176]	; (80038b0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d049      	beq.n	8003896 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a2b      	ldr	r2, [pc, #172]	; (80038b4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d042      	beq.n	8003892 <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a29      	ldr	r2, [pc, #164]	; (80038b8 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d03a      	beq.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a28      	ldr	r2, [pc, #160]	; (80038bc <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d032      	beq.n	8003886 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a26      	ldr	r2, [pc, #152]	; (80038c0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d02a      	beq.n	8003880 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a25      	ldr	r2, [pc, #148]	; (80038c4 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d022      	beq.n	800387a <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a23      	ldr	r2, [pc, #140]	; (80038c8 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d01a      	beq.n	8003874 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a22      	ldr	r2, [pc, #136]	; (80038cc <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d012      	beq.n	800386e <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a20      	ldr	r2, [pc, #128]	; (80038d0 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00a      	beq.n	8003868 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a1f      	ldr	r2, [pc, #124]	; (80038d4 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d102      	bne.n	8003862 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 800385c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003860:	e01e      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003862:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003866:	e01b      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003868:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800386c:	e018      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800386e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003872:	e015      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003874:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003878:	e012      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800387a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800387e:	e00f      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003884:	e00c      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003886:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800388a:	e009      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800388c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003890:	e006      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003892:	2310      	movs	r3, #16
 8003894:	e004      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003896:	2310      	movs	r3, #16
 8003898:	e002      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800389a:	2310      	movs	r3, #16
 800389c:	e000      	b.n	80038a0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800389e:	2310      	movs	r3, #16
 80038a0:	4a0f      	ldr	r2, [pc, #60]	; (80038e0 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80038a2:	6093      	str	r3, [r2, #8]
 80038a4:	e0e7      	b.n	8003a76 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80038a6:	bf00      	nop
 80038a8:	40026010 	.word	0x40026010
 80038ac:	40026410 	.word	0x40026410
 80038b0:	40026070 	.word	0x40026070
 80038b4:	40026470 	.word	0x40026470
 80038b8:	40026028 	.word	0x40026028
 80038bc:	40026428 	.word	0x40026428
 80038c0:	40026088 	.word	0x40026088
 80038c4:	40026488 	.word	0x40026488
 80038c8:	40026040 	.word	0x40026040
 80038cc:	40026440 	.word	0x40026440
 80038d0:	400260a0 	.word	0x400260a0
 80038d4:	400264a0 	.word	0x400264a0
 80038d8:	40026000 	.word	0x40026000
 80038dc:	40026458 	.word	0x40026458
 80038e0:	40026400 	.word	0x40026400
 80038e4:	400260b8 	.word	0x400260b8
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	461a      	mov	r2, r3
 80038ee:	4b96      	ldr	r3, [pc, #600]	; (8003b48 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d960      	bls.n	80039b6 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a94      	ldr	r2, [pc, #592]	; (8003b4c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d057      	beq.n	80039ae <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a93      	ldr	r2, [pc, #588]	; (8003b50 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d050      	beq.n	80039aa <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a91      	ldr	r2, [pc, #580]	; (8003b54 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d049      	beq.n	80039a6 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a90      	ldr	r2, [pc, #576]	; (8003b58 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d042      	beq.n	80039a2 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a8e      	ldr	r2, [pc, #568]	; (8003b5c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d03a      	beq.n	800399c <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a8d      	ldr	r2, [pc, #564]	; (8003b60 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d032      	beq.n	8003996 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a8b      	ldr	r2, [pc, #556]	; (8003b64 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d02a      	beq.n	8003990 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a8a      	ldr	r2, [pc, #552]	; (8003b68 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d022      	beq.n	800398a <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a88      	ldr	r2, [pc, #544]	; (8003b6c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d01a      	beq.n	8003984 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a87      	ldr	r2, [pc, #540]	; (8003b70 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d012      	beq.n	800397e <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a85      	ldr	r2, [pc, #532]	; (8003b74 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00a      	beq.n	8003978 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a84      	ldr	r2, [pc, #528]	; (8003b78 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d102      	bne.n	8003972 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 800396c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003970:	e01e      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003972:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003976:	e01b      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003978:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800397c:	e018      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800397e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003982:	e015      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003984:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003988:	e012      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800398a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800398e:	e00f      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003994:	e00c      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800399a:	e009      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800399c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039a0:	e006      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039a2:	2310      	movs	r3, #16
 80039a4:	e004      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039a6:	2310      	movs	r3, #16
 80039a8:	e002      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039aa:	2310      	movs	r3, #16
 80039ac:	e000      	b.n	80039b0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80039ae:	2310      	movs	r3, #16
 80039b0:	4a72      	ldr	r2, [pc, #456]	; (8003b7c <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80039b2:	60d3      	str	r3, [r2, #12]
 80039b4:	e05f      	b.n	8003a76 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a64      	ldr	r2, [pc, #400]	; (8003b4c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d057      	beq.n	8003a70 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a62      	ldr	r2, [pc, #392]	; (8003b50 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d050      	beq.n	8003a6c <HAL_DMAEx_MultiBufferStart_IT+0x778>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a61      	ldr	r2, [pc, #388]	; (8003b54 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d049      	beq.n	8003a68 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a5f      	ldr	r2, [pc, #380]	; (8003b58 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d042      	beq.n	8003a64 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a5e      	ldr	r2, [pc, #376]	; (8003b5c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d03a      	beq.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a5c      	ldr	r2, [pc, #368]	; (8003b60 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d032      	beq.n	8003a58 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a5b      	ldr	r2, [pc, #364]	; (8003b64 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d02a      	beq.n	8003a52 <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a59      	ldr	r2, [pc, #356]	; (8003b68 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d022      	beq.n	8003a4c <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a58      	ldr	r2, [pc, #352]	; (8003b6c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d01a      	beq.n	8003a46 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a56      	ldr	r2, [pc, #344]	; (8003b70 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d012      	beq.n	8003a40 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a55      	ldr	r2, [pc, #340]	; (8003b74 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d00a      	beq.n	8003a3a <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a53      	ldr	r2, [pc, #332]	; (8003b78 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d102      	bne.n	8003a34 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003a2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a32:	e01e      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a38:	e01b      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a3a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a3e:	e018      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a44:	e015      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a4a:	e012      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a50:	e00f      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a56:	e00c      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a5c:	e009      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a62:	e006      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a64:	2310      	movs	r3, #16
 8003a66:	e004      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a68:	2310      	movs	r3, #16
 8003a6a:	e002      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a6c:	2310      	movs	r3, #16
 8003a6e:	e000      	b.n	8003a72 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003a70:	2310      	movs	r3, #16
 8003a72:	4a42      	ldr	r2, [pc, #264]	; (8003b7c <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003a74:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	4b40      	ldr	r3, [pc, #256]	; (8003b80 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	f240 8082 	bls.w	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a30      	ldr	r2, [pc, #192]	; (8003b4c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d057      	beq.n	8003b3e <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a2f      	ldr	r2, [pc, #188]	; (8003b50 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d050      	beq.n	8003b3a <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a2d      	ldr	r2, [pc, #180]	; (8003b54 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d049      	beq.n	8003b36 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a2c      	ldr	r2, [pc, #176]	; (8003b58 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d042      	beq.n	8003b32 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a2a      	ldr	r2, [pc, #168]	; (8003b5c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d03a      	beq.n	8003b2c <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a29      	ldr	r2, [pc, #164]	; (8003b60 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d032      	beq.n	8003b26 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a27      	ldr	r2, [pc, #156]	; (8003b64 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d02a      	beq.n	8003b20 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a26      	ldr	r2, [pc, #152]	; (8003b68 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d022      	beq.n	8003b1a <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a24      	ldr	r2, [pc, #144]	; (8003b6c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d01a      	beq.n	8003b14 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a23      	ldr	r2, [pc, #140]	; (8003b70 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d012      	beq.n	8003b0e <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a21      	ldr	r2, [pc, #132]	; (8003b74 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d00a      	beq.n	8003b08 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a20      	ldr	r2, [pc, #128]	; (8003b78 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d102      	bne.n	8003b02 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003afc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b00:	e01e      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b06:	e01b      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b08:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b0c:	e018      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b0e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b12:	e015      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b14:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b18:	e012      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b1e:	e00f      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b24:	e00c      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b2a:	e009      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b30:	e006      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b32:	2308      	movs	r3, #8
 8003b34:	e004      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b36:	2308      	movs	r3, #8
 8003b38:	e002      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b3a:	2308      	movs	r3, #8
 8003b3c:	e000      	b.n	8003b40 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003b3e:	2308      	movs	r3, #8
 8003b40:	4a10      	ldr	r2, [pc, #64]	; (8003b84 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003b42:	60d3      	str	r3, [r2, #12]
 8003b44:	e16f      	b.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003b46:	bf00      	nop
 8003b48:	40026058 	.word	0x40026058
 8003b4c:	40026010 	.word	0x40026010
 8003b50:	40026410 	.word	0x40026410
 8003b54:	40026070 	.word	0x40026070
 8003b58:	40026470 	.word	0x40026470
 8003b5c:	40026028 	.word	0x40026028
 8003b60:	40026428 	.word	0x40026428
 8003b64:	40026088 	.word	0x40026088
 8003b68:	40026488 	.word	0x40026488
 8003b6c:	40026040 	.word	0x40026040
 8003b70:	40026440 	.word	0x40026440
 8003b74:	400260a0 	.word	0x400260a0
 8003b78:	400264a0 	.word	0x400264a0
 8003b7c:	40026000 	.word	0x40026000
 8003b80:	40026458 	.word	0x40026458
 8003b84:	40026400 	.word	0x40026400
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	4b94      	ldr	r3, [pc, #592]	; (8003de0 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d960      	bls.n	8003c56 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a92      	ldr	r2, [pc, #584]	; (8003de4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d057      	beq.n	8003c4e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a91      	ldr	r2, [pc, #580]	; (8003de8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d050      	beq.n	8003c4a <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a8f      	ldr	r2, [pc, #572]	; (8003dec <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d049      	beq.n	8003c46 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a8e      	ldr	r2, [pc, #568]	; (8003df0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d042      	beq.n	8003c42 <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a8c      	ldr	r2, [pc, #560]	; (8003df4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d03a      	beq.n	8003c3c <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a8b      	ldr	r2, [pc, #556]	; (8003df8 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d032      	beq.n	8003c36 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a89      	ldr	r2, [pc, #548]	; (8003dfc <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d02a      	beq.n	8003c30 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a88      	ldr	r2, [pc, #544]	; (8003e00 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d022      	beq.n	8003c2a <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a86      	ldr	r2, [pc, #536]	; (8003e04 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d01a      	beq.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a85      	ldr	r2, [pc, #532]	; (8003e08 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d012      	beq.n	8003c1e <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a83      	ldr	r2, [pc, #524]	; (8003e0c <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d00a      	beq.n	8003c18 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a82      	ldr	r2, [pc, #520]	; (8003e10 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d102      	bne.n	8003c12 <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003c0c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c10:	e01e      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c16:	e01b      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c1c:	e018      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c1e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c22:	e015      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003c28:	e012      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c2e:	e00f      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c34:	e00c      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c3a:	e009      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c40:	e006      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c42:	2308      	movs	r3, #8
 8003c44:	e004      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c46:	2308      	movs	r3, #8
 8003c48:	e002      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c4a:	2308      	movs	r3, #8
 8003c4c:	e000      	b.n	8003c50 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003c4e:	2308      	movs	r3, #8
 8003c50:	4a70      	ldr	r2, [pc, #448]	; (8003e14 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003c52:	6093      	str	r3, [r2, #8]
 8003c54:	e0e7      	b.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	4b6e      	ldr	r3, [pc, #440]	; (8003e18 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d960      	bls.n	8003d24 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a5f      	ldr	r2, [pc, #380]	; (8003de4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d057      	beq.n	8003d1c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a5d      	ldr	r2, [pc, #372]	; (8003de8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d050      	beq.n	8003d18 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a5c      	ldr	r2, [pc, #368]	; (8003dec <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d049      	beq.n	8003d14 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a5a      	ldr	r2, [pc, #360]	; (8003df0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d042      	beq.n	8003d10 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a59      	ldr	r2, [pc, #356]	; (8003df4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d03a      	beq.n	8003d0a <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a57      	ldr	r2, [pc, #348]	; (8003df8 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d032      	beq.n	8003d04 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a56      	ldr	r2, [pc, #344]	; (8003dfc <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d02a      	beq.n	8003cfe <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a54      	ldr	r2, [pc, #336]	; (8003e00 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d022      	beq.n	8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a53      	ldr	r2, [pc, #332]	; (8003e04 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d01a      	beq.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a51      	ldr	r2, [pc, #324]	; (8003e08 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d012      	beq.n	8003cec <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a50      	ldr	r2, [pc, #320]	; (8003e0c <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00a      	beq.n	8003ce6 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a4e      	ldr	r2, [pc, #312]	; (8003e10 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d102      	bne.n	8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003cda:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003cde:	e01e      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ce0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ce4:	e01b      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003ce6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003cea:	e018      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003cec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003cf0:	e015      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003cf2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003cf6:	e012      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cfc:	e00f      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003cfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d02:	e00c      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d08:	e009      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d0e:	e006      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d10:	2308      	movs	r3, #8
 8003d12:	e004      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d14:	2308      	movs	r3, #8
 8003d16:	e002      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d18:	2308      	movs	r3, #8
 8003d1a:	e000      	b.n	8003d1e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003d1c:	2308      	movs	r3, #8
 8003d1e:	4a3f      	ldr	r2, [pc, #252]	; (8003e1c <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8003d20:	60d3      	str	r3, [r2, #12]
 8003d22:	e080      	b.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a2e      	ldr	r2, [pc, #184]	; (8003de4 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d078      	beq.n	8003e20 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a2d      	ldr	r2, [pc, #180]	; (8003de8 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d050      	beq.n	8003dda <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a2b      	ldr	r2, [pc, #172]	; (8003dec <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d049      	beq.n	8003dd6 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a2a      	ldr	r2, [pc, #168]	; (8003df0 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d042      	beq.n	8003dd2 <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a28      	ldr	r2, [pc, #160]	; (8003df4 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d03a      	beq.n	8003dcc <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a27      	ldr	r2, [pc, #156]	; (8003df8 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d032      	beq.n	8003dc6 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a25      	ldr	r2, [pc, #148]	; (8003dfc <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d02a      	beq.n	8003dc0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a24      	ldr	r2, [pc, #144]	; (8003e00 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d022      	beq.n	8003dba <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a22      	ldr	r2, [pc, #136]	; (8003e04 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d01a      	beq.n	8003db4 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a21      	ldr	r2, [pc, #132]	; (8003e08 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d012      	beq.n	8003dae <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a1f      	ldr	r2, [pc, #124]	; (8003e0c <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00a      	beq.n	8003da8 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a1e      	ldr	r2, [pc, #120]	; (8003e10 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d102      	bne.n	8003da2 <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8003d9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003da0:	e03f      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003da2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003da6:	e03c      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003da8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003dac:	e039      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003db2:	e036      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003db4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003db8:	e033      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dbe:	e030      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dc4:	e02d      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dca:	e02a      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dd0:	e027      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	e025      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dd6:	2308      	movs	r3, #8
 8003dd8:	e023      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dda:	2308      	movs	r3, #8
 8003ddc:	e021      	b.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003dde:	bf00      	nop
 8003de0:	400260b8 	.word	0x400260b8
 8003de4:	40026010 	.word	0x40026010
 8003de8:	40026410 	.word	0x40026410
 8003dec:	40026070 	.word	0x40026070
 8003df0:	40026470 	.word	0x40026470
 8003df4:	40026028 	.word	0x40026028
 8003df8:	40026428 	.word	0x40026428
 8003dfc:	40026088 	.word	0x40026088
 8003e00:	40026488 	.word	0x40026488
 8003e04:	40026040 	.word	0x40026040
 8003e08:	40026440 	.word	0x40026440
 8003e0c:	400260a0 	.word	0x400260a0
 8003e10:	400264a0 	.word	0x400264a0
 8003e14:	40026400 	.word	0x40026400
 8003e18:	40026058 	.word	0x40026058
 8003e1c:	40026000 	.word	0x40026000
 8003e20:	2308      	movs	r3, #8
 8003e22:	4a9a      	ldr	r2, [pc, #616]	; (800408c <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003e24:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	4b98      	ldr	r3, [pc, #608]	; (8004090 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d960      	bls.n	8003ef4 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a97      	ldr	r2, [pc, #604]	; (8004094 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d057      	beq.n	8003eec <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a95      	ldr	r2, [pc, #596]	; (8004098 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d050      	beq.n	8003ee8 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a94      	ldr	r2, [pc, #592]	; (800409c <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d049      	beq.n	8003ee4 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a92      	ldr	r2, [pc, #584]	; (80040a0 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d042      	beq.n	8003ee0 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a91      	ldr	r2, [pc, #580]	; (80040a4 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d03a      	beq.n	8003eda <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a8f      	ldr	r2, [pc, #572]	; (80040a8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d032      	beq.n	8003ed4 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a8e      	ldr	r2, [pc, #568]	; (80040ac <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d02a      	beq.n	8003ece <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a8c      	ldr	r2, [pc, #560]	; (80040b0 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d022      	beq.n	8003ec8 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a8b      	ldr	r2, [pc, #556]	; (80040b4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d01a      	beq.n	8003ec2 <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a89      	ldr	r2, [pc, #548]	; (80040b8 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d012      	beq.n	8003ebc <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a88      	ldr	r2, [pc, #544]	; (80040bc <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00a      	beq.n	8003eb6 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a86      	ldr	r2, [pc, #536]	; (80040c0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d102      	bne.n	8003eb0 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003eaa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003eae:	e01e      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003eb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003eb4:	e01b      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003eb6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003eba:	e018      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ebc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ec0:	e015      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ec2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ec6:	e012      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ec8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ecc:	e00f      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ece:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ed2:	e00c      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ed4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ed8:	e009      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003eda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ede:	e006      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ee0:	2304      	movs	r3, #4
 8003ee2:	e004      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	e002      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003ee8:	2304      	movs	r3, #4
 8003eea:	e000      	b.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003eec:	2304      	movs	r3, #4
 8003eee:	4a75      	ldr	r2, [pc, #468]	; (80040c4 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003ef0:	60d3      	str	r3, [r2, #12]
 8003ef2:	e151      	b.n	8004198 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4b73      	ldr	r3, [pc, #460]	; (80040c8 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d960      	bls.n	8003fc2 <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a63      	ldr	r2, [pc, #396]	; (8004094 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d057      	beq.n	8003fba <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a62      	ldr	r2, [pc, #392]	; (8004098 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d050      	beq.n	8003fb6 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a60      	ldr	r2, [pc, #384]	; (800409c <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d049      	beq.n	8003fb2 <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a5f      	ldr	r2, [pc, #380]	; (80040a0 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d042      	beq.n	8003fae <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a5d      	ldr	r2, [pc, #372]	; (80040a4 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d03a      	beq.n	8003fa8 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a5c      	ldr	r2, [pc, #368]	; (80040a8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d032      	beq.n	8003fa2 <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a5a      	ldr	r2, [pc, #360]	; (80040ac <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d02a      	beq.n	8003f9c <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a59      	ldr	r2, [pc, #356]	; (80040b0 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d022      	beq.n	8003f96 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a57      	ldr	r2, [pc, #348]	; (80040b4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d01a      	beq.n	8003f90 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a56      	ldr	r2, [pc, #344]	; (80040b8 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d012      	beq.n	8003f8a <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a54      	ldr	r2, [pc, #336]	; (80040bc <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d00a      	beq.n	8003f84 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a53      	ldr	r2, [pc, #332]	; (80040c0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d102      	bne.n	8003f7e <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003f78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f7c:	e01e      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003f7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f82:	e01b      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003f84:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f88:	e018      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003f8a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f8e:	e015      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003f90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f94:	e012      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f9a:	e00f      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003f9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fa0:	e00c      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fa6:	e009      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fac:	e006      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fae:	2304      	movs	r3, #4
 8003fb0:	e004      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fb2:	2304      	movs	r3, #4
 8003fb4:	e002      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fb6:	2304      	movs	r3, #4
 8003fb8:	e000      	b.n	8003fbc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003fba:	2304      	movs	r3, #4
 8003fbc:	4a41      	ldr	r2, [pc, #260]	; (80040c4 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003fbe:	6093      	str	r3, [r2, #8]
 8003fc0:	e0ea      	b.n	8004198 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	4b40      	ldr	r3, [pc, #256]	; (80040cc <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	f240 8084 	bls.w	80040d8 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a2f      	ldr	r2, [pc, #188]	; (8004094 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d07a      	beq.n	80040d0 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a2e      	ldr	r2, [pc, #184]	; (8004098 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d050      	beq.n	8004086 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a2c      	ldr	r2, [pc, #176]	; (800409c <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d049      	beq.n	8004082 <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a2b      	ldr	r2, [pc, #172]	; (80040a0 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d042      	beq.n	800407e <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a29      	ldr	r2, [pc, #164]	; (80040a4 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d03a      	beq.n	8004078 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a28      	ldr	r2, [pc, #160]	; (80040a8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d032      	beq.n	8004072 <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a26      	ldr	r2, [pc, #152]	; (80040ac <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d02a      	beq.n	800406c <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a25      	ldr	r2, [pc, #148]	; (80040b0 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d022      	beq.n	8004066 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a23      	ldr	r2, [pc, #140]	; (80040b4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d01a      	beq.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a22      	ldr	r2, [pc, #136]	; (80040b8 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d012      	beq.n	800405a <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a20      	ldr	r2, [pc, #128]	; (80040bc <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00a      	beq.n	8004054 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a1f      	ldr	r2, [pc, #124]	; (80040c0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d102      	bne.n	800404e <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8004048:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800404c:	e041      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800404e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004052:	e03e      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004054:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004058:	e03b      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800405a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800405e:	e038      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004060:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004064:	e035      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004066:	f44f 7380 	mov.w	r3, #256	; 0x100
 800406a:	e032      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800406c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004070:	e02f      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004072:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004076:	e02c      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004078:	f44f 7380 	mov.w	r3, #256	; 0x100
 800407c:	e029      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800407e:	2304      	movs	r3, #4
 8004080:	e027      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004082:	2304      	movs	r3, #4
 8004084:	e025      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004086:	2304      	movs	r3, #4
 8004088:	e023      	b.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800408a:	bf00      	nop
 800408c:	40026000 	.word	0x40026000
 8004090:	40026458 	.word	0x40026458
 8004094:	40026010 	.word	0x40026010
 8004098:	40026410 	.word	0x40026410
 800409c:	40026070 	.word	0x40026070
 80040a0:	40026470 	.word	0x40026470
 80040a4:	40026028 	.word	0x40026028
 80040a8:	40026428 	.word	0x40026428
 80040ac:	40026088 	.word	0x40026088
 80040b0:	40026488 	.word	0x40026488
 80040b4:	40026040 	.word	0x40026040
 80040b8:	40026440 	.word	0x40026440
 80040bc:	400260a0 	.word	0x400260a0
 80040c0:	400264a0 	.word	0x400264a0
 80040c4:	40026400 	.word	0x40026400
 80040c8:	400260b8 	.word	0x400260b8
 80040cc:	40026058 	.word	0x40026058
 80040d0:	2304      	movs	r3, #4
 80040d2:	4a94      	ldr	r2, [pc, #592]	; (8004324 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80040d4:	60d3      	str	r3, [r2, #12]
 80040d6:	e05f      	b.n	8004198 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a92      	ldr	r2, [pc, #584]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d057      	beq.n	8004192 <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a91      	ldr	r2, [pc, #580]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d050      	beq.n	800418e <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a8f      	ldr	r2, [pc, #572]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d049      	beq.n	800418a <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a8e      	ldr	r2, [pc, #568]	; (8004334 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d042      	beq.n	8004186 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a8c      	ldr	r2, [pc, #560]	; (8004338 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d03a      	beq.n	8004180 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a8b      	ldr	r2, [pc, #556]	; (800433c <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d032      	beq.n	800417a <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a89      	ldr	r2, [pc, #548]	; (8004340 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d02a      	beq.n	8004174 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a88      	ldr	r2, [pc, #544]	; (8004344 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d022      	beq.n	800416e <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a86      	ldr	r2, [pc, #536]	; (8004348 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d01a      	beq.n	8004168 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a85      	ldr	r2, [pc, #532]	; (800434c <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d012      	beq.n	8004162 <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a83      	ldr	r2, [pc, #524]	; (8004350 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d00a      	beq.n	800415c <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a82      	ldr	r2, [pc, #520]	; (8004354 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d102      	bne.n	8004156 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8004150:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004154:	e01e      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004156:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800415a:	e01b      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800415c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004160:	e018      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004162:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004166:	e015      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004168:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800416c:	e012      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800416e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004172:	e00f      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004174:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004178:	e00c      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800417a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800417e:	e009      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004180:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004184:	e006      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004186:	2304      	movs	r3, #4
 8004188:	e004      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800418a:	2304      	movs	r3, #4
 800418c:	e002      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800418e:	2304      	movs	r3, #4
 8004190:	e000      	b.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004192:	2304      	movs	r3, #4
 8004194:	4a63      	ldr	r2, [pc, #396]	; (8004324 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004196:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	4b6e      	ldr	r3, [pc, #440]	; (8004358 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d95c      	bls.n	800425e <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a5f      	ldr	r2, [pc, #380]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d053      	beq.n	8004256 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a5e      	ldr	r2, [pc, #376]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d04c      	beq.n	8004252 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a5c      	ldr	r2, [pc, #368]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d045      	beq.n	800424e <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a5b      	ldr	r2, [pc, #364]	; (8004334 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d03e      	beq.n	800424a <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a59      	ldr	r2, [pc, #356]	; (8004338 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d037      	beq.n	8004246 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a58      	ldr	r2, [pc, #352]	; (800433c <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d030      	beq.n	8004242 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a56      	ldr	r2, [pc, #344]	; (8004340 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d029      	beq.n	800423e <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a55      	ldr	r2, [pc, #340]	; (8004344 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d022      	beq.n	800423a <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a53      	ldr	r2, [pc, #332]	; (8004348 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d01a      	beq.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a52      	ldr	r2, [pc, #328]	; (800434c <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d012      	beq.n	800422e <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a50      	ldr	r2, [pc, #320]	; (8004350 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d00a      	beq.n	8004228 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a4f      	ldr	r2, [pc, #316]	; (8004354 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d102      	bne.n	8004222 <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 800421c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004220:	e01a      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004222:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004226:	e017      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800422c:	e014      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800422e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004232:	e011      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004234:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004238:	e00e      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800423a:	2340      	movs	r3, #64	; 0x40
 800423c:	e00c      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800423e:	2340      	movs	r3, #64	; 0x40
 8004240:	e00a      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004242:	2340      	movs	r3, #64	; 0x40
 8004244:	e008      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004246:	2340      	movs	r3, #64	; 0x40
 8004248:	e006      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800424a:	2301      	movs	r3, #1
 800424c:	e004      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800424e:	2301      	movs	r3, #1
 8004250:	e002      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004252:	2301      	movs	r3, #1
 8004254:	e000      	b.n	8004258 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004256:	2301      	movs	r3, #1
 8004258:	4a40      	ldr	r2, [pc, #256]	; (800435c <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 800425a:	60d3      	str	r3, [r2, #12]
 800425c:	e141      	b.n	80044e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	4b3e      	ldr	r3, [pc, #248]	; (8004360 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 8004266:	429a      	cmp	r2, r3
 8004268:	d97c      	bls.n	8004364 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a2e      	ldr	r2, [pc, #184]	; (8004328 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d053      	beq.n	800431c <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a2c      	ldr	r2, [pc, #176]	; (800432c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d04c      	beq.n	8004318 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a2b      	ldr	r2, [pc, #172]	; (8004330 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d045      	beq.n	8004314 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a29      	ldr	r2, [pc, #164]	; (8004334 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d03e      	beq.n	8004310 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a28      	ldr	r2, [pc, #160]	; (8004338 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d037      	beq.n	800430c <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a26      	ldr	r2, [pc, #152]	; (800433c <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d030      	beq.n	8004308 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a25      	ldr	r2, [pc, #148]	; (8004340 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d029      	beq.n	8004304 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a23      	ldr	r2, [pc, #140]	; (8004344 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d022      	beq.n	8004300 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a22      	ldr	r2, [pc, #136]	; (8004348 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d01a      	beq.n	80042fa <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a20      	ldr	r2, [pc, #128]	; (800434c <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d012      	beq.n	80042f4 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a1f      	ldr	r2, [pc, #124]	; (8004350 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d00a      	beq.n	80042ee <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1d      	ldr	r2, [pc, #116]	; (8004354 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d102      	bne.n	80042e8 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 80042e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042e6:	e01a      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80042e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042ec:	e017      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80042ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042f2:	e014      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80042f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042f8:	e011      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80042fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042fe:	e00e      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004300:	2340      	movs	r3, #64	; 0x40
 8004302:	e00c      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004304:	2340      	movs	r3, #64	; 0x40
 8004306:	e00a      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004308:	2340      	movs	r3, #64	; 0x40
 800430a:	e008      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800430c:	2340      	movs	r3, #64	; 0x40
 800430e:	e006      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004310:	2301      	movs	r3, #1
 8004312:	e004      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004314:	2301      	movs	r3, #1
 8004316:	e002      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004318:	2301      	movs	r3, #1
 800431a:	e000      	b.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800431c:	2301      	movs	r3, #1
 800431e:	4a0f      	ldr	r2, [pc, #60]	; (800435c <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8004320:	6093      	str	r3, [r2, #8]
 8004322:	e0de      	b.n	80044e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004324:	40026000 	.word	0x40026000
 8004328:	40026010 	.word	0x40026010
 800432c:	40026410 	.word	0x40026410
 8004330:	40026070 	.word	0x40026070
 8004334:	40026470 	.word	0x40026470
 8004338:	40026028 	.word	0x40026028
 800433c:	40026428 	.word	0x40026428
 8004340:	40026088 	.word	0x40026088
 8004344:	40026488 	.word	0x40026488
 8004348:	40026040 	.word	0x40026040
 800434c:	40026440 	.word	0x40026440
 8004350:	400260a0 	.word	0x400260a0
 8004354:	400264a0 	.word	0x400264a0
 8004358:	40026458 	.word	0x40026458
 800435c:	40026400 	.word	0x40026400
 8004360:	400260b8 	.word	0x400260b8
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	461a      	mov	r2, r3
 800436a:	4b78      	ldr	r3, [pc, #480]	; (800454c <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 800436c:	429a      	cmp	r2, r3
 800436e:	d95c      	bls.n	800442a <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a76      	ldr	r2, [pc, #472]	; (8004550 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d053      	beq.n	8004422 <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a75      	ldr	r2, [pc, #468]	; (8004554 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d04c      	beq.n	800441e <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a73      	ldr	r2, [pc, #460]	; (8004558 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d045      	beq.n	800441a <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a72      	ldr	r2, [pc, #456]	; (800455c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d03e      	beq.n	8004416 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a70      	ldr	r2, [pc, #448]	; (8004560 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d037      	beq.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a6f      	ldr	r2, [pc, #444]	; (8004564 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d030      	beq.n	800440e <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a6d      	ldr	r2, [pc, #436]	; (8004568 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d029      	beq.n	800440a <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a6c      	ldr	r2, [pc, #432]	; (800456c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d022      	beq.n	8004406 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a6a      	ldr	r2, [pc, #424]	; (8004570 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d01a      	beq.n	8004400 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a69      	ldr	r2, [pc, #420]	; (8004574 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d012      	beq.n	80043fa <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a67      	ldr	r2, [pc, #412]	; (8004578 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d00a      	beq.n	80043f4 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a66      	ldr	r2, [pc, #408]	; (800457c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d102      	bne.n	80043ee <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 80043e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043ec:	e01a      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80043ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80043f2:	e017      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80043f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043f8:	e014      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80043fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043fe:	e011      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004400:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004404:	e00e      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004406:	2340      	movs	r3, #64	; 0x40
 8004408:	e00c      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800440a:	2340      	movs	r3, #64	; 0x40
 800440c:	e00a      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800440e:	2340      	movs	r3, #64	; 0x40
 8004410:	e008      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004412:	2340      	movs	r3, #64	; 0x40
 8004414:	e006      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004416:	2301      	movs	r3, #1
 8004418:	e004      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800441a:	2301      	movs	r3, #1
 800441c:	e002      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800441e:	2301      	movs	r3, #1
 8004420:	e000      	b.n	8004424 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004422:	2301      	movs	r3, #1
 8004424:	4a56      	ldr	r2, [pc, #344]	; (8004580 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004426:	60d3      	str	r3, [r2, #12]
 8004428:	e05b      	b.n	80044e2 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a48      	ldr	r2, [pc, #288]	; (8004550 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d053      	beq.n	80044dc <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a46      	ldr	r2, [pc, #280]	; (8004554 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d04c      	beq.n	80044d8 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a45      	ldr	r2, [pc, #276]	; (8004558 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d045      	beq.n	80044d4 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a43      	ldr	r2, [pc, #268]	; (800455c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d03e      	beq.n	80044d0 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a42      	ldr	r2, [pc, #264]	; (8004560 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d037      	beq.n	80044cc <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a40      	ldr	r2, [pc, #256]	; (8004564 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d030      	beq.n	80044c8 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a3f      	ldr	r2, [pc, #252]	; (8004568 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d029      	beq.n	80044c4 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a3d      	ldr	r2, [pc, #244]	; (800456c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d022      	beq.n	80044c0 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a3c      	ldr	r2, [pc, #240]	; (8004570 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d01a      	beq.n	80044ba <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a3a      	ldr	r2, [pc, #232]	; (8004574 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d012      	beq.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a39      	ldr	r2, [pc, #228]	; (8004578 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d00a      	beq.n	80044ae <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a37      	ldr	r2, [pc, #220]	; (800457c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d102      	bne.n	80044a8 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 80044a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044a6:	e01a      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80044ac:	e017      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044b2:	e014      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044b8:	e011      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044be:	e00e      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044c0:	2340      	movs	r3, #64	; 0x40
 80044c2:	e00c      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044c4:	2340      	movs	r3, #64	; 0x40
 80044c6:	e00a      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044c8:	2340      	movs	r3, #64	; 0x40
 80044ca:	e008      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044cc:	2340      	movs	r3, #64	; 0x40
 80044ce:	e006      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044d0:	2301      	movs	r3, #1
 80044d2:	e004      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044d4:	2301      	movs	r3, #1
 80044d6:	e002      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044d8:	2301      	movs	r3, #1
 80044da:	e000      	b.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80044dc:	2301      	movs	r3, #1
 80044de:	4a28      	ldr	r2, [pc, #160]	; (8004580 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80044e0:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0216 	orr.w	r2, r2, #22
 80044f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695a      	ldr	r2, [r3, #20]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004500:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	2b00      	cmp	r3, #0
 8004508:	d103      	bne.n	8004512 <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800450e:	2b00      	cmp	r3, #0
 8004510:	d007      	beq.n	8004522 <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f042 0208 	orr.w	r2, r2, #8
 8004520:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0201 	orr.w	r2, r2, #1
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	e005      	b.n	8004540 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800453c:	2302      	movs	r3, #2
 800453e:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004540:	7dfb      	ldrb	r3, [r7, #23]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40026058 	.word	0x40026058
 8004550:	40026010 	.word	0x40026010
 8004554:	40026410 	.word	0x40026410
 8004558:	40026070 	.word	0x40026070
 800455c:	40026470 	.word	0x40026470
 8004560:	40026028 	.word	0x40026028
 8004564:	40026428 	.word	0x40026428
 8004568:	40026088 	.word	0x40026088
 800456c:	40026488 	.word	0x40026488
 8004570:	40026040 	.word	0x40026040
 8004574:	40026440 	.word	0x40026440
 8004578:	400260a0 	.word	0x400260a0
 800457c:	400264a0 	.word	0x400264a0
 8004580:	40026000 	.word	0x40026000

08004584 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	2b40      	cmp	r3, #64	; 0x40
 80045a0:	d108      	bne.n	80045b4 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045b2:	e007      	b.n	80045c4 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	60da      	str	r2, [r3, #12]
}
 80045c4:	bf00      	nop
 80045c6:	3714      	adds	r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b088      	sub	sp, #32
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80045d8:	2300      	movs	r3, #0
 80045da:	61fb      	str	r3, [r7, #28]
 80045dc:	2300      	movs	r3, #0
 80045de:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80045e0:	4baa      	ldr	r3, [pc, #680]	; (800488c <HAL_ETH_Init+0x2bc>)
 80045e2:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80045e4:	2300      	movs	r3, #0
 80045e6:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80045e8:	2300      	movs	r3, #0
 80045ea:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e183      	b.n	80048fe <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d106      	bne.n	8004610 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f006 ffb2 	bl	800b574 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004610:	2300      	movs	r3, #0
 8004612:	60bb      	str	r3, [r7, #8]
 8004614:	4b9e      	ldr	r3, [pc, #632]	; (8004890 <HAL_ETH_Init+0x2c0>)
 8004616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004618:	4a9d      	ldr	r2, [pc, #628]	; (8004890 <HAL_ETH_Init+0x2c0>)
 800461a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800461e:	6453      	str	r3, [r2, #68]	; 0x44
 8004620:	4b9b      	ldr	r3, [pc, #620]	; (8004890 <HAL_ETH_Init+0x2c0>)
 8004622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004628:	60bb      	str	r3, [r7, #8]
 800462a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800462c:	4b99      	ldr	r3, [pc, #612]	; (8004894 <HAL_ETH_Init+0x2c4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	4a98      	ldr	r2, [pc, #608]	; (8004894 <HAL_ETH_Init+0x2c4>)
 8004632:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004636:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004638:	4b96      	ldr	r3, [pc, #600]	; (8004894 <HAL_ETH_Init+0x2c4>)
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	4994      	ldr	r1, [pc, #592]	; (8004894 <HAL_ETH_Init+0x2c4>)
 8004642:	4313      	orrs	r3, r2
 8004644:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 0201 	orr.w	r2, r2, #1
 8004658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800465c:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800465e:	f7fe f903 	bl	8002868 <HAL_GetTick>
 8004662:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004664:	e011      	b.n	800468a <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004666:	f7fe f8ff 	bl	8002868 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004674:	d909      	bls.n	800468a <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2203      	movs	r2, #3
 800467a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e139      	b.n	80048fe <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1e4      	bne.n	8004666 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f023 031c 	bic.w	r3, r3, #28
 80046aa:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80046ac:	f004 ff86 	bl	80095bc <HAL_RCC_GetHCLKFreq>
 80046b0:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	4a78      	ldr	r2, [pc, #480]	; (8004898 <HAL_ETH_Init+0x2c8>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d908      	bls.n	80046cc <HAL_ETH_Init+0xfc>
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	4a77      	ldr	r2, [pc, #476]	; (800489c <HAL_ETH_Init+0x2cc>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d804      	bhi.n	80046cc <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	f043 0308 	orr.w	r3, r3, #8
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	e027      	b.n	800471c <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	4a73      	ldr	r2, [pc, #460]	; (800489c <HAL_ETH_Init+0x2cc>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d908      	bls.n	80046e6 <HAL_ETH_Init+0x116>
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	4a6d      	ldr	r2, [pc, #436]	; (800488c <HAL_ETH_Init+0x2bc>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d204      	bcs.n	80046e6 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	f043 030c 	orr.w	r3, r3, #12
 80046e2:	61fb      	str	r3, [r7, #28]
 80046e4:	e01a      	b.n	800471c <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	4a68      	ldr	r2, [pc, #416]	; (800488c <HAL_ETH_Init+0x2bc>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d303      	bcc.n	80046f6 <HAL_ETH_Init+0x126>
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	4a6b      	ldr	r2, [pc, #428]	; (80048a0 <HAL_ETH_Init+0x2d0>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d911      	bls.n	800471a <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	4a69      	ldr	r2, [pc, #420]	; (80048a0 <HAL_ETH_Init+0x2d0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d908      	bls.n	8004710 <HAL_ETH_Init+0x140>
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	4a68      	ldr	r2, [pc, #416]	; (80048a4 <HAL_ETH_Init+0x2d4>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d804      	bhi.n	8004710 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	f043 0304 	orr.w	r3, r3, #4
 800470c:	61fb      	str	r3, [r7, #28]
 800470e:	e005      	b.n	800471c <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f043 0310 	orr.w	r3, r3, #16
 8004716:	61fb      	str	r3, [r7, #28]
 8004718:	e000      	b.n	800471c <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800471a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	69fa      	ldr	r2, [r7, #28]
 8004722:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004724:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004728:	2100      	movs	r1, #0
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fc1d 	bl	8004f6a <HAL_ETH_WritePHYRegister>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00b      	beq.n	800474e <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800473a:	6939      	ldr	r1, [r7, #16]
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fdd3 	bl	80052e8 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e0d7      	b.n	80048fe <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800474e:	20ff      	movs	r0, #255	; 0xff
 8004750:	f7fe f896 	bl	8002880 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80a5 	beq.w	80048a8 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800475e:	f7fe f883 	bl	8002868 <HAL_GetTick>
 8004762:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004764:	f107 030c 	add.w	r3, r7, #12
 8004768:	461a      	mov	r2, r3
 800476a:	2101      	movs	r1, #1
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fb94 	bl	8004e9a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004772:	f7fe f879 	bl	8002868 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004780:	4293      	cmp	r3, r2
 8004782:	d90f      	bls.n	80047a4 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004788:	6939      	ldr	r1, [r7, #16]
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fdac 	bl	80052e8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e0ac      	b.n	80048fe <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f003 0304 	and.w	r3, r3, #4
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0da      	beq.n	8004764 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80047ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047b2:	2100      	movs	r1, #0
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fbd8 	bl	8004f6a <HAL_ETH_WritePHYRegister>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00b      	beq.n	80047d8 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80047c4:	6939      	ldr	r1, [r7, #16]
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fd8e 	bl	80052e8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80047d4:	2301      	movs	r3, #1
 80047d6:	e092      	b.n	80048fe <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80047d8:	f7fe f846 	bl	8002868 <HAL_GetTick>
 80047dc:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80047de:	f107 030c 	add.w	r3, r7, #12
 80047e2:	461a      	mov	r2, r3
 80047e4:	2101      	movs	r1, #1
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fb57 	bl	8004e9a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80047ec:	f7fe f83c 	bl	8002868 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d90f      	bls.n	800481e <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004802:	6939      	ldr	r1, [r7, #16]
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 fd6f 	bl	80052e8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e06f      	b.n	80048fe <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f003 0320 	and.w	r3, r3, #32
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0da      	beq.n	80047de <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004828:	f107 030c 	add.w	r3, r7, #12
 800482c:	461a      	mov	r2, r3
 800482e:	2110      	movs	r1, #16
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fb32 	bl	8004e9a <HAL_ETH_ReadPHYRegister>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00b      	beq.n	8004854 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004840:	6939      	ldr	r1, [r7, #16]
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fd50 	bl	80052e8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004850:	2301      	movs	r3, #1
 8004852:	e054      	b.n	80048fe <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d004      	beq.n	8004868 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004864:	60da      	str	r2, [r3, #12]
 8004866:	e002      	b.n	800486e <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	609a      	str	r2, [r3, #8]
 800487e:	e035      	b.n	80048ec <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	e030      	b.n	80048ec <HAL_ETH_Init+0x31c>
 800488a:	bf00      	nop
 800488c:	03938700 	.word	0x03938700
 8004890:	40023800 	.word	0x40023800
 8004894:	40013800 	.word	0x40013800
 8004898:	01312cff 	.word	0x01312cff
 800489c:	02160ebf 	.word	0x02160ebf
 80048a0:	05f5e0ff 	.word	0x05f5e0ff
 80048a4:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	08db      	lsrs	r3, r3, #3
 80048ae:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80048b8:	4313      	orrs	r3, r2
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	461a      	mov	r2, r3
 80048be:	2100      	movs	r1, #0
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 fb52 	bl	8004f6a <HAL_ETH_WritePHYRegister>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00b      	beq.n	80048e4 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80048d0:	6939      	ldr	r1, [r7, #16]
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fd08 	bl	80052e8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e00c      	b.n	80048fe <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80048e4:	f640 70ff 	movw	r0, #4095	; 0xfff
 80048e8:	f7fd ffca 	bl	8002880 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80048ec:	6939      	ldr	r1, [r7, #16]
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fcfa 	bl	80052e8 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3720      	adds	r7, #32
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop

08004908 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004908:	b480      	push	{r7}
 800490a:	b087      	sub	sp, #28
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_ETH_DMATxDescListInit+0x20>
 8004924:	2302      	movs	r3, #2
 8004926:	e052      	b.n	80049ce <HAL_ETH_DMATxDescListInit+0xc6>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	e030      	b.n	80049a6 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	015b      	lsls	r3, r3, #5
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	4413      	add	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004954:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800495c:	fb02 f303 	mul.w	r3, r2, r3
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	4413      	add	r3, r2
 8004964:	461a      	mov	r2, r3
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d105      	bne.n	800497e <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	3b01      	subs	r3, #1
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	429a      	cmp	r2, r3
 8004986:	d208      	bcs.n	800499a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	3301      	adds	r3, #1
 800498c:	015b      	lsls	r3, r3, #5
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	4413      	add	r3, r2
 8004992:	461a      	mov	r2, r3
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	60da      	str	r2, [r3, #12]
 8004998:	e002      	b.n	80049a0 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	3301      	adds	r3, #1
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d3ca      	bcc.n	8004944 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049b8:	3310      	adds	r3, #16
 80049ba:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	371c      	adds	r7, #28
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 80049da:	b480      	push	{r7}
 80049dc:	b087      	sub	sp, #28
 80049de:	af00      	add	r7, sp, #0
 80049e0:	60f8      	str	r0, [r7, #12]
 80049e2:	60b9      	str	r1, [r7, #8]
 80049e4:	607a      	str	r2, [r7, #4]
 80049e6:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d101      	bne.n	80049fa <HAL_ETH_DMARxDescListInit+0x20>
 80049f6:	2302      	movs	r3, #2
 80049f8:	e056      	b.n	8004aa8 <HAL_ETH_DMARxDescListInit+0xce>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2202      	movs	r2, #2
 8004a06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004a10:	2300      	movs	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	e034      	b.n	8004a80 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	015b      	lsls	r3, r3, #5
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a26:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004a2e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a36:	fb02 f303 	mul.w	r3, r2, r3
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	461a      	mov	r2, r3
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d105      	bne.n	8004a58 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d208      	bcs.n	8004a74 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	3301      	adds	r3, #1
 8004a66:	015b      	lsls	r3, r3, #5
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	60da      	str	r2, [r3, #12]
 8004a72:	e002      	b.n	8004a7a <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d3c6      	bcc.n	8004a16 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a92:	330c      	adds	r3, #12
 8004a94:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	371c      	adds	r7, #28
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	617b      	str	r3, [r7, #20]
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_ETH_TransmitFrame+0x24>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e0cd      	b.n	8004c74 <HAL_ETH_TransmitFrame+0x1c0>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d109      	bne.n	8004b02 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004afe:	2301      	movs	r3, #1
 8004b00:	e0b8      	b.n	8004c74 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	da09      	bge.n	8004b20 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2212      	movs	r2, #18
 8004b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e0a9      	b.n	8004c74 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d915      	bls.n	8004b56 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	4a54      	ldr	r2, [pc, #336]	; (8004c80 <HAL_ETH_TransmitFrame+0x1cc>)
 8004b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b32:	0a9b      	lsrs	r3, r3, #10
 8004b34:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	4b51      	ldr	r3, [pc, #324]	; (8004c80 <HAL_ETH_TransmitFrame+0x1cc>)
 8004b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8004b3e:	0a9b      	lsrs	r3, r3, #10
 8004b40:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004b44:	fb01 f303 	mul.w	r3, r1, r3
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d005      	beq.n	8004b5a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	3301      	adds	r3, #1
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	e001      	b.n	8004b5a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004b56:	2301      	movs	r3, #1
 8004b58:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d11c      	bne.n	8004b9a <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004b6e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004b7a:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b86:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004b8a:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	461a      	mov	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b98:	e04b      	b.n	8004c32 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	613b      	str	r3, [r7, #16]
 8004b9e:	e044      	b.n	8004c2a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004baa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004bae:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d107      	bne.n	8004bc6 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004bc4:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004bce:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d116      	bne.n	8004c08 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004be8:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	4a25      	ldr	r2, [pc, #148]	; (8004c84 <HAL_ETH_TransmitFrame+0x1d0>)
 8004bee:	fb02 f203 	mul.w	r2, r2, r3
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004bfa:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004c06:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c12:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c16:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	3301      	adds	r3, #1
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d3b6      	bcc.n	8004ba0 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c3a:	3314      	adds	r3, #20
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00d      	beq.n	8004c62 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c4e:	3314      	adds	r3, #20
 8004c50:	2204      	movs	r2, #4
 8004c52:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c5c:	3304      	adds	r3, #4
 8004c5e:	2200      	movs	r2, #0
 8004c60:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	371c      	adds	r7, #28
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	ac02b00b 	.word	0xac02b00b
 8004c84:	fffffa0c 	.word	0xfffffa0c

08004c88 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8004c90:	2300      	movs	r3, #0
 8004c92:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d101      	bne.n	8004ca2 <HAL_ETH_GetReceivedFrame+0x1a>
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	e070      	b.n	8004d84 <HAL_ETH_GetReceivedFrame+0xfc>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2202      	movs	r2, #2
 8004cae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	db5a      	blt.n	8004d72 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d030      	beq.n	8004d2c <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cce:	1c5a      	adds	r2, r3, #1
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d103      	bne.n	8004ce4 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	0c1b      	lsrs	r3, r3, #16
 8004cf4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004cf8:	3b04      	subs	r3, #4
 8004cfa:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	461a      	mov	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	e02b      	b.n	8004d84 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d010      	beq.n	8004d5c <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	461a      	mov	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	629a      	str	r2, [r3, #40]	; 0x28
 8004d5a:	e00a      	b.n	8004d72 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004da0:	3314      	adds	r3, #20
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da8:	2b40      	cmp	r3, #64	; 0x40
 8004daa:	d112      	bne.n	8004dd2 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f860 	bl	8004e72 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dba:	3314      	adds	r3, #20
 8004dbc:	2240      	movs	r2, #64	; 0x40
 8004dbe:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004dd0:	e01b      	b.n	8004e0a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dda:	3314      	adds	r3, #20
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d111      	bne.n	8004e0a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f839 	bl	8004e5e <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004df4:	3314      	adds	r3, #20
 8004df6:	2201      	movs	r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e12:	3314      	adds	r3, #20
 8004e14:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e18:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e22:	3314      	adds	r3, #20
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e2e:	d112      	bne.n	8004e56 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f828 	bl	8004e86 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e3e:	3314      	adds	r3, #20
 8004e40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e44:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004e56:	bf00      	nop
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004e7a:	bf00      	nop
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b086      	sub	sp, #24
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	60f8      	str	r0, [r7, #12]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	607a      	str	r2, [r7, #4]
 8004ea6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004eac:	2300      	movs	r3, #0
 8004eae:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b82      	cmp	r3, #130	; 0x82
 8004eba:	d101      	bne.n	8004ec0 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e050      	b.n	8004f62 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2282      	movs	r2, #130	; 0x82
 8004ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f003 031c 	and.w	r3, r3, #28
 8004ed6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8a1b      	ldrh	r3, [r3, #16]
 8004edc:	02db      	lsls	r3, r3, #11
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004ee6:	897b      	ldrh	r3, [r7, #10]
 8004ee8:	019b      	lsls	r3, r3, #6
 8004eea:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f023 0302 	bic.w	r3, r3, #2
 8004efa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	f043 0301 	orr.w	r3, r3, #1
 8004f02:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f0c:	f7fd fcac 	bl	8002868 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f12:	e015      	b.n	8004f40 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004f14:	f7fd fca8 	bl	8002868 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f22:	d309      	bcc.n	8004f38 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e014      	b.n	8004f62 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1e4      	bne.n	8004f14 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	461a      	mov	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3718      	adds	r7, #24
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b086      	sub	sp, #24
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	60f8      	str	r0, [r7, #12]
 8004f72:	460b      	mov	r3, r1
 8004f74:	607a      	str	r2, [r7, #4]
 8004f76:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b42      	cmp	r3, #66	; 0x42
 8004f8a:	d101      	bne.n	8004f90 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e04e      	b.n	800502e <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2242      	movs	r2, #66	; 0x42
 8004f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f003 031c 	and.w	r3, r3, #28
 8004fa6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8a1b      	ldrh	r3, [r3, #16]
 8004fac:	02db      	lsls	r3, r3, #11
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004fb6:	897b      	ldrh	r3, [r7, #10]
 8004fb8:	019b      	lsls	r3, r3, #6
 8004fba:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f043 0302 	orr.w	r3, r3, #2
 8004fca:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f043 0301 	orr.w	r3, r3, #1
 8004fd2:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004fe6:	f7fd fc3f 	bl	8002868 <HAL_GetTick>
 8004fea:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004fec:	e015      	b.n	800501a <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8004fee:	f7fd fc3b 	bl	8002868 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ffc:	d309      	bcc.n	8005012 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e00d      	b.n	800502e <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f003 0301 	and.w	r3, r3, #1
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1e4      	bne.n	8004fee <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8005036:	b580      	push	{r7, lr}
 8005038:	b082      	sub	sp, #8
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_ETH_Start+0x16>
 8005048:	2302      	movs	r3, #2
 800504a:	e01f      	b.n	800508c <HAL_ETH_Start+0x56>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 fb45 	bl	80056ec <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 fb7c 	bl	8005760 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 fc13 	bl	8005894 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fbb0 	bl	80057d4 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 fbdd 	bl	8005834 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3708      	adds	r7, #8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <HAL_ETH_Stop+0x16>
 80050a6:	2302      	movs	r3, #2
 80050a8:	e01f      	b.n	80050ea <HAL_ETH_Stop+0x56>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2202      	movs	r2, #2
 80050b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 fba2 	bl	8005804 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 fbcf 	bl	8005864 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 fb67 	bl	800579a <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 fbe1 	bl	8005894 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fb27 	bl	8005726 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 80050fe:	2300      	movs	r3, #0
 8005100:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_ETH_ConfigMAC+0x1c>
 800510c:	2302      	movs	r3, #2
 800510e:	e0e4      	b.n	80052da <HAL_ETH_ConfigMAC+0x1e6>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	2b00      	cmp	r3, #0
 8005124:	f000 80b1 	beq.w	800528a <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4b6c      	ldr	r3, [pc, #432]	; (80052e4 <HAL_ETH_ConfigMAC+0x1f0>)
 8005134:	4013      	ands	r3, r2
 8005136:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005140:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8005146:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800514c:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8005152:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8005158:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800515e:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8005164:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800516a:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8005170:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8005176:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800517c:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8005182:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	4313      	orrs	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800519a:	2001      	movs	r0, #1
 800519c:	f7fd fb70 	bl	8002880 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80051b0:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80051b6:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80051bc:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 80051c2:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80051c8:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80051ce:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80051da:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80051dc:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80051e6:	2001      	movs	r0, #1
 80051e8:	f7fd fb4a 	bl	8002880 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80051fc:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005206:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005216:	4013      	ands	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521e:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005224:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800522a:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005230:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8005236:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800523c:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	4313      	orrs	r3, r2
 8005242:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005254:	2001      	movs	r0, #1
 8005256:	f7fd fb13 	bl	8002880 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	430a      	orrs	r2, r1
 8005270:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800527a:	2001      	movs	r0, #1
 800527c:	f7fd fb00 	bl	8002880 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	61da      	str	r2, [r3, #28]
 8005288:	e01e      	b.n	80052c8 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005298:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80052ba:	2001      	movs	r0, #1
 80052bc:	f7fd fae0 	bl	8002880 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	ff20810f 	.word	0xff20810f

080052e8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b0b0      	sub	sp, #192	; 0xc0
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80052f2:	2300      	movs	r3, #0
 80052f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005304:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800530c:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800530e:	2300      	movs	r3, #0
 8005310:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8005312:	2300      	movs	r3, #0
 8005314:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005316:	2300      	movs	r3, #0
 8005318:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800531a:	2300      	movs	r3, #0
 800531c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800531e:	2300      	movs	r3, #0
 8005320:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8005322:	2300      	movs	r3, #0
 8005324:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d103      	bne.n	8005336 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800532e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005332:	663b      	str	r3, [r7, #96]	; 0x60
 8005334:	e001      	b.n	800533a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005336:	2300      	movs	r3, #0
 8005338:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800533a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800533e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005340:	2300      	movs	r3, #0
 8005342:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005344:	2300      	movs	r3, #0
 8005346:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005348:	2300      	movs	r3, #0
 800534a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800534c:	2300      	movs	r3, #0
 800534e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005350:	2300      	movs	r3, #0
 8005352:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005354:	2340      	movs	r3, #64	; 0x40
 8005356:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005358:	2300      	movs	r3, #0
 800535a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800535e:	2300      	movs	r3, #0
 8005360:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005364:	2300      	movs	r3, #0
 8005366:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800536a:	2300      	movs	r3, #0
 800536c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005370:	2300      	movs	r3, #0
 8005372:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8005376:	2300      	movs	r3, #0
 8005378:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 800537c:	2300      	movs	r3, #0
 800537e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005382:	2300      	movs	r3, #0
 8005384:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005388:	2380      	movs	r3, #128	; 0x80
 800538a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800538e:	2300      	movs	r3, #0
 8005390:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005394:	2300      	movs	r3, #0
 8005396:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800539a:	2300      	movs	r3, #0
 800539c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80053a0:	2300      	movs	r3, #0
 80053a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80053a6:	2300      	movs	r3, #0
 80053a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80053bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80053c0:	4bac      	ldr	r3, [pc, #688]	; (8005674 <ETH_MACDMAConfig+0x38c>)
 80053c2:	4013      	ands	r3, r2
 80053c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80053c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80053ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80053cc:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80053ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80053d0:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80053d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80053d4:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80053da:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80053dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80053de:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80053e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80053e2:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80053e8:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80053ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80053ec:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80053ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80053f0:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80053f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80053f4:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80053f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80053f8:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80053fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80053fc:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80053fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005410:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800541c:	2001      	movs	r0, #1
 800541e:	f7fd fa2f 	bl	8002880 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800542a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800542c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800542e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005430:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8005432:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005434:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8005436:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800543a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800543c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005440:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005442:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005446:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005448:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800544c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005450:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005458:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800545a:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005466:	2001      	movs	r0, #1
 8005468:	f7fd fa0a 	bl	8002880 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005474:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800547e:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005488:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005494:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005498:	f64f 7341 	movw	r3, #65345	; 0xff41
 800549c:	4013      	ands	r3, r2
 800549e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80054a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054a6:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80054a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80054ac:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80054ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80054b2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80054b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80054b8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80054ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 80054be:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80054c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80054c4:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80054c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054ca:	4313      	orrs	r3, r2
 80054cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054d8:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80054e4:	2001      	movs	r0, #1
 80054e6:	f7fd f9cb 	bl	8002880 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80054f2:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80054f4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80054f8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800550e:	2001      	movs	r0, #1
 8005510:	f7fd f9b6 	bl	8002880 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800551c:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800551e:	2300      	movs	r3, #0
 8005520:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8005522:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005526:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005528:	2300      	movs	r3, #0
 800552a:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800552c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005530:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005532:	2300      	movs	r3, #0
 8005534:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8005536:	2300      	movs	r3, #0
 8005538:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800553a:	2300      	movs	r3, #0
 800553c:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800553e:	2300      	movs	r3, #0
 8005540:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8005542:	2304      	movs	r3, #4
 8005544:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005546:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800554a:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800554c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005550:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005552:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005556:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005558:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800555c:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800555e:	2380      	movs	r3, #128	; 0x80
 8005560:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8005562:	2300      	movs	r3, #0
 8005564:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005566:	2300      	movs	r3, #0
 8005568:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005572:	3318      	adds	r3, #24
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800557a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800557e:	4b3e      	ldr	r3, [pc, #248]	; (8005678 <ETH_MACDMAConfig+0x390>)
 8005580:	4013      	ands	r3, r2
 8005582:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005586:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005588:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800558a:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800558c:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800558e:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8005590:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8005592:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005594:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005596:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005598:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800559a:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800559c:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800559e:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80055a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80055a2:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80055a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80055a6:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80055a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055ba:	3318      	adds	r3, #24
 80055bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055c0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055ca:	3318      	adds	r3, #24
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80055d2:	2001      	movs	r0, #1
 80055d4:	f7fd f954 	bl	8002880 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055e0:	3318      	adds	r3, #24
 80055e2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80055e6:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80055e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80055ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80055ec:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80055ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80055f0:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80055f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80055f4:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80055f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80055f8:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 80055fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055fc:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80055fe:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005600:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005602:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800560c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005610:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005620:	2001      	movs	r0, #1
 8005622:	f7fd f92d 	bl	8002880 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800562e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005632:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d10f      	bne.n	800565c <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005644:	331c      	adds	r3, #28
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005650:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005654:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005658:	331c      	adds	r3, #28
 800565a:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	461a      	mov	r2, r3
 8005662:	2100      	movs	r1, #0
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f809 	bl	800567c <ETH_MACAddressConfig>
}
 800566a:	bf00      	nop
 800566c:	37c0      	adds	r7, #192	; 0xc0
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	ff20810f 	.word	0xff20810f
 8005678:	f8de3f23 	.word	0xf8de3f23

0800567c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3305      	adds	r3, #5
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	021b      	lsls	r3, r3, #8
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	3204      	adds	r2, #4
 8005694:	7812      	ldrb	r2, [r2, #0]
 8005696:	4313      	orrs	r3, r2
 8005698:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	4b11      	ldr	r3, [pc, #68]	; (80056e4 <ETH_MACAddressConfig+0x68>)
 800569e:	4413      	add	r3, r2
 80056a0:	461a      	mov	r2, r3
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	3303      	adds	r3, #3
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	061a      	lsls	r2, r3, #24
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	3302      	adds	r3, #2
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	041b      	lsls	r3, r3, #16
 80056b6:	431a      	orrs	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	3301      	adds	r3, #1
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	021b      	lsls	r3, r3, #8
 80056c0:	4313      	orrs	r3, r2
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	7812      	ldrb	r2, [r2, #0]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	4b06      	ldr	r3, [pc, #24]	; (80056e8 <ETH_MACAddressConfig+0x6c>)
 80056ce:	4413      	add	r3, r2
 80056d0:	461a      	mov	r2, r3
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	6013      	str	r3, [r2, #0]
}
 80056d6:	bf00      	nop
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40028040 	.word	0x40028040
 80056e8:	40028044 	.word	0x40028044

080056ec <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0208 	orr.w	r2, r2, #8
 8005706:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005710:	2001      	movs	r0, #1
 8005712:	f000 f8e9 	bl	80058e8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	601a      	str	r2, [r3, #0]
}
 800571e:	bf00      	nop
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0208 	bic.w	r2, r2, #8
 8005740:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800574a:	2001      	movs	r0, #1
 800574c:	f000 f8cc 	bl	80058e8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	601a      	str	r2, [r3, #0]
}
 8005758:	bf00      	nop
 800575a:	3710      	adds	r7, #16
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0204 	orr.w	r2, r2, #4
 800577a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005784:	2001      	movs	r0, #1
 8005786:	f000 f8af 	bl	80058e8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	601a      	str	r2, [r3, #0]
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80057a2:	2300      	movs	r3, #0
 80057a4:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 0204 	bic.w	r2, r2, #4
 80057b4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80057be:	2001      	movs	r0, #1
 80057c0:	f000 f892 	bl	80058e8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	601a      	str	r2, [r3, #0]
}
 80057cc:	bf00      	nop
 80057ce:	3710      	adds	r7, #16
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057e4:	3318      	adds	r3, #24
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057f4:	3318      	adds	r3, #24
 80057f6:	601a      	str	r2, [r3, #0]
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005814:	3318      	adds	r3, #24
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005820:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005824:	3318      	adds	r3, #24
 8005826:	601a      	str	r2, [r3, #0]
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005844:	3318      	adds	r3, #24
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f042 0202 	orr.w	r2, r2, #2
 8005850:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005854:	3318      	adds	r3, #24
 8005856:	601a      	str	r2, [r3, #0]
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005874:	3318      	adds	r3, #24
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 0202 	bic.w	r2, r2, #2
 8005880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005884:	3318      	adds	r3, #24
 8005886:	601a      	str	r2, [r3, #0]
}
 8005888:	bf00      	nop
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058a8:	3318      	adds	r3, #24
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80058b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058b8:	3318      	adds	r3, #24
 80058ba:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058c4:	3318      	adds	r3, #24
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80058ca:	2001      	movs	r0, #1
 80058cc:	f000 f80c 	bl	80058e8 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058da:	3318      	adds	r3, #24
 80058dc:	601a      	str	r2, [r3, #0]
}
 80058de:	bf00      	nop
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058f0:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <ETH_Delay+0x38>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a0b      	ldr	r2, [pc, #44]	; (8005924 <ETH_Delay+0x3c>)
 80058f6:	fba2 2303 	umull	r2, r3, r2, r3
 80058fa:	0a5b      	lsrs	r3, r3, #9
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	fb02 f303 	mul.w	r3, r2, r3
 8005902:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005904:	bf00      	nop
  } 
  while (Delay --);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	1e5a      	subs	r2, r3, #1
 800590a:	60fa      	str	r2, [r7, #12]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1f9      	bne.n	8005904 <ETH_Delay+0x1c>
}
 8005910:	bf00      	nop
 8005912:	bf00      	nop
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	20000074 	.word	0x20000074
 8005924:	10624dd3 	.word	0x10624dd3

08005928 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005928:	b480      	push	{r7}
 800592a:	b089      	sub	sp, #36	; 0x24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005936:	2300      	movs	r3, #0
 8005938:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800593a:	2300      	movs	r3, #0
 800593c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800593e:	2300      	movs	r3, #0
 8005940:	61fb      	str	r3, [r7, #28]
 8005942:	e16b      	b.n	8005c1c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005944:	2201      	movs	r2, #1
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	fa02 f303 	lsl.w	r3, r2, r3
 800594c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	4013      	ands	r3, r2
 8005956:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	429a      	cmp	r2, r3
 800595e:	f040 815a 	bne.w	8005c16 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f003 0303 	and.w	r3, r3, #3
 800596a:	2b01      	cmp	r3, #1
 800596c:	d005      	beq.n	800597a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005976:	2b02      	cmp	r3, #2
 8005978:	d130      	bne.n	80059dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	2203      	movs	r2, #3
 8005986:	fa02 f303 	lsl.w	r3, r2, r3
 800598a:	43db      	mvns	r3, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	4013      	ands	r3, r2
 8005990:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	005b      	lsls	r3, r3, #1
 800599a:	fa02 f303 	lsl.w	r3, r2, r3
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059b0:	2201      	movs	r2, #1
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	fa02 f303 	lsl.w	r3, r2, r3
 80059b8:	43db      	mvns	r3, r3
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	4013      	ands	r3, r2
 80059be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	091b      	lsrs	r3, r3, #4
 80059c6:	f003 0201 	and.w	r2, r3, #1
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f003 0303 	and.w	r3, r3, #3
 80059e4:	2b03      	cmp	r3, #3
 80059e6:	d017      	beq.n	8005a18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	2203      	movs	r2, #3
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	43db      	mvns	r3, r3
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	4013      	ands	r3, r2
 80059fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f003 0303 	and.w	r3, r3, #3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d123      	bne.n	8005a6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	08da      	lsrs	r2, r3, #3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3208      	adds	r2, #8
 8005a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	f003 0307 	and.w	r3, r3, #7
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	220f      	movs	r2, #15
 8005a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a40:	43db      	mvns	r3, r3
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	4013      	ands	r3, r2
 8005a46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	691a      	ldr	r2, [r3, #16]
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	f003 0307 	and.w	r3, r3, #7
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	fa02 f303 	lsl.w	r3, r2, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	08da      	lsrs	r2, r3, #3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	3208      	adds	r2, #8
 8005a66:	69b9      	ldr	r1, [r7, #24]
 8005a68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	2203      	movs	r2, #3
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	43db      	mvns	r3, r3
 8005a7e:	69ba      	ldr	r2, [r7, #24]
 8005a80:	4013      	ands	r3, r2
 8005a82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f003 0203 	and.w	r2, r3, #3
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	005b      	lsls	r3, r3, #1
 8005a90:	fa02 f303 	lsl.w	r3, r2, r3
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 80b4 	beq.w	8005c16 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005aae:	2300      	movs	r3, #0
 8005ab0:	60fb      	str	r3, [r7, #12]
 8005ab2:	4b60      	ldr	r3, [pc, #384]	; (8005c34 <HAL_GPIO_Init+0x30c>)
 8005ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab6:	4a5f      	ldr	r2, [pc, #380]	; (8005c34 <HAL_GPIO_Init+0x30c>)
 8005ab8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005abc:	6453      	str	r3, [r2, #68]	; 0x44
 8005abe:	4b5d      	ldr	r3, [pc, #372]	; (8005c34 <HAL_GPIO_Init+0x30c>)
 8005ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ac6:	60fb      	str	r3, [r7, #12]
 8005ac8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005aca:	4a5b      	ldr	r2, [pc, #364]	; (8005c38 <HAL_GPIO_Init+0x310>)
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	089b      	lsrs	r3, r3, #2
 8005ad0:	3302      	adds	r3, #2
 8005ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	f003 0303 	and.w	r3, r3, #3
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	220f      	movs	r2, #15
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4013      	ands	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a52      	ldr	r2, [pc, #328]	; (8005c3c <HAL_GPIO_Init+0x314>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d02b      	beq.n	8005b4e <HAL_GPIO_Init+0x226>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a51      	ldr	r2, [pc, #324]	; (8005c40 <HAL_GPIO_Init+0x318>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d025      	beq.n	8005b4a <HAL_GPIO_Init+0x222>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a50      	ldr	r2, [pc, #320]	; (8005c44 <HAL_GPIO_Init+0x31c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d01f      	beq.n	8005b46 <HAL_GPIO_Init+0x21e>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a4f      	ldr	r2, [pc, #316]	; (8005c48 <HAL_GPIO_Init+0x320>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d019      	beq.n	8005b42 <HAL_GPIO_Init+0x21a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a4e      	ldr	r2, [pc, #312]	; (8005c4c <HAL_GPIO_Init+0x324>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d013      	beq.n	8005b3e <HAL_GPIO_Init+0x216>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a4d      	ldr	r2, [pc, #308]	; (8005c50 <HAL_GPIO_Init+0x328>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00d      	beq.n	8005b3a <HAL_GPIO_Init+0x212>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a4c      	ldr	r2, [pc, #304]	; (8005c54 <HAL_GPIO_Init+0x32c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d007      	beq.n	8005b36 <HAL_GPIO_Init+0x20e>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a4b      	ldr	r2, [pc, #300]	; (8005c58 <HAL_GPIO_Init+0x330>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d101      	bne.n	8005b32 <HAL_GPIO_Init+0x20a>
 8005b2e:	2307      	movs	r3, #7
 8005b30:	e00e      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b32:	2308      	movs	r3, #8
 8005b34:	e00c      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b36:	2306      	movs	r3, #6
 8005b38:	e00a      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b3a:	2305      	movs	r3, #5
 8005b3c:	e008      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b3e:	2304      	movs	r3, #4
 8005b40:	e006      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b42:	2303      	movs	r3, #3
 8005b44:	e004      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b46:	2302      	movs	r3, #2
 8005b48:	e002      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e000      	b.n	8005b50 <HAL_GPIO_Init+0x228>
 8005b4e:	2300      	movs	r3, #0
 8005b50:	69fa      	ldr	r2, [r7, #28]
 8005b52:	f002 0203 	and.w	r2, r2, #3
 8005b56:	0092      	lsls	r2, r2, #2
 8005b58:	4093      	lsls	r3, r2
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b60:	4935      	ldr	r1, [pc, #212]	; (8005c38 <HAL_GPIO_Init+0x310>)
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	089b      	lsrs	r3, r3, #2
 8005b66:	3302      	adds	r3, #2
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b6e:	4b3b      	ldr	r3, [pc, #236]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	43db      	mvns	r3, r3
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005b8a:	69ba      	ldr	r2, [r7, #24]
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b92:	4a32      	ldr	r2, [pc, #200]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005b98:	4b30      	ldr	r3, [pc, #192]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d003      	beq.n	8005bbc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bbc:	4a27      	ldr	r2, [pc, #156]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bc2:	4b26      	ldr	r3, [pc, #152]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	43db      	mvns	r3, r3
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005be6:	4a1d      	ldr	r2, [pc, #116]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bec:	4b1b      	ldr	r3, [pc, #108]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d003      	beq.n	8005c10 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c10:	4a12      	ldr	r2, [pc, #72]	; (8005c5c <HAL_GPIO_Init+0x334>)
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	61fb      	str	r3, [r7, #28]
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	2b0f      	cmp	r3, #15
 8005c20:	f67f ae90 	bls.w	8005944 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	3724      	adds	r7, #36	; 0x24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	40023800 	.word	0x40023800
 8005c38:	40013800 	.word	0x40013800
 8005c3c:	40020000 	.word	0x40020000
 8005c40:	40020400 	.word	0x40020400
 8005c44:	40020800 	.word	0x40020800
 8005c48:	40020c00 	.word	0x40020c00
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	40021400 	.word	0x40021400
 8005c54:	40021800 	.word	0x40021800
 8005c58:	40021c00 	.word	0x40021c00
 8005c5c:	40013c00 	.word	0x40013c00

08005c60 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c62:	b08f      	sub	sp, #60	; 0x3c
 8005c64:	af0a      	add	r7, sp, #40	; 0x28
 8005c66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d101      	bne.n	8005c72 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e054      	b.n	8005d1c <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d106      	bne.n	8005c92 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f013 fe33 	bl	80198f8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2203      	movs	r2, #3
 8005c96:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d102      	bne.n	8005cac <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f004 fa93 	bl	800a1dc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	603b      	str	r3, [r7, #0]
 8005cbc:	687e      	ldr	r6, [r7, #4]
 8005cbe:	466d      	mov	r5, sp
 8005cc0:	f106 0410 	add.w	r4, r6, #16
 8005cc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ccc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005cd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8005cd4:	1d33      	adds	r3, r6, #4
 8005cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005cd8:	6838      	ldr	r0, [r7, #0]
 8005cda:	f004 fa0d 	bl	800a0f8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f004 fa8a 	bl	800a1fe <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	603b      	str	r3, [r7, #0]
 8005cf0:	687e      	ldr	r6, [r7, #4]
 8005cf2:	466d      	mov	r5, sp
 8005cf4:	f106 0410 	add.w	r4, r6, #16
 8005cf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005cfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d00:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d04:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d08:	1d33      	adds	r3, r6, #4
 8005d0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d0c:	6838      	ldr	r0, [r7, #0]
 8005d0e:	f004 fbf1 	bl	800a4f4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d24 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005d24:	b590      	push	{r4, r7, lr}
 8005d26:	b089      	sub	sp, #36	; 0x24
 8005d28:	af04      	add	r7, sp, #16
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	4608      	mov	r0, r1
 8005d2e:	4611      	mov	r1, r2
 8005d30:	461a      	mov	r2, r3
 8005d32:	4603      	mov	r3, r0
 8005d34:	70fb      	strb	r3, [r7, #3]
 8005d36:	460b      	mov	r3, r1
 8005d38:	70bb      	strb	r3, [r7, #2]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d101      	bne.n	8005d4c <HAL_HCD_HC_Init+0x28>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e076      	b.n	8005e3a <HAL_HCD_HC_Init+0x116>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8005d54:	78fb      	ldrb	r3, [r7, #3]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	212c      	movs	r1, #44	; 0x2c
 8005d5a:	fb01 f303 	mul.w	r3, r1, r3
 8005d5e:	4413      	add	r3, r2
 8005d60:	333d      	adds	r3, #61	; 0x3d
 8005d62:	2200      	movs	r2, #0
 8005d64:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005d66:	78fb      	ldrb	r3, [r7, #3]
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	212c      	movs	r1, #44	; 0x2c
 8005d6c:	fb01 f303 	mul.w	r3, r1, r3
 8005d70:	4413      	add	r3, r2
 8005d72:	3338      	adds	r3, #56	; 0x38
 8005d74:	787a      	ldrb	r2, [r7, #1]
 8005d76:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005d78:	78fb      	ldrb	r3, [r7, #3]
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	212c      	movs	r1, #44	; 0x2c
 8005d7e:	fb01 f303 	mul.w	r3, r1, r3
 8005d82:	4413      	add	r3, r2
 8005d84:	3340      	adds	r3, #64	; 0x40
 8005d86:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005d88:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005d8a:	78fb      	ldrb	r3, [r7, #3]
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	212c      	movs	r1, #44	; 0x2c
 8005d90:	fb01 f303 	mul.w	r3, r1, r3
 8005d94:	4413      	add	r3, r2
 8005d96:	3339      	adds	r3, #57	; 0x39
 8005d98:	78fa      	ldrb	r2, [r7, #3]
 8005d9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005d9c:	78fb      	ldrb	r3, [r7, #3]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	212c      	movs	r1, #44	; 0x2c
 8005da2:	fb01 f303 	mul.w	r3, r1, r3
 8005da6:	4413      	add	r3, r2
 8005da8:	333f      	adds	r3, #63	; 0x3f
 8005daa:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005dae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	78ba      	ldrb	r2, [r7, #2]
 8005db4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005db8:	b2d0      	uxtb	r0, r2
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	212c      	movs	r1, #44	; 0x2c
 8005dbe:	fb01 f303 	mul.w	r3, r1, r3
 8005dc2:	4413      	add	r3, r2
 8005dc4:	333a      	adds	r3, #58	; 0x3a
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005dca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	da09      	bge.n	8005de6 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005dd2:	78fb      	ldrb	r3, [r7, #3]
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	212c      	movs	r1, #44	; 0x2c
 8005dd8:	fb01 f303 	mul.w	r3, r1, r3
 8005ddc:	4413      	add	r3, r2
 8005dde:	333b      	adds	r3, #59	; 0x3b
 8005de0:	2201      	movs	r2, #1
 8005de2:	701a      	strb	r2, [r3, #0]
 8005de4:	e008      	b.n	8005df8 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005de6:	78fb      	ldrb	r3, [r7, #3]
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	212c      	movs	r1, #44	; 0x2c
 8005dec:	fb01 f303 	mul.w	r3, r1, r3
 8005df0:	4413      	add	r3, r2
 8005df2:	333b      	adds	r3, #59	; 0x3b
 8005df4:	2200      	movs	r2, #0
 8005df6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005df8:	78fb      	ldrb	r3, [r7, #3]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	212c      	movs	r1, #44	; 0x2c
 8005dfe:	fb01 f303 	mul.w	r3, r1, r3
 8005e02:	4413      	add	r3, r2
 8005e04:	333c      	adds	r3, #60	; 0x3c
 8005e06:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005e0a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6818      	ldr	r0, [r3, #0]
 8005e10:	787c      	ldrb	r4, [r7, #1]
 8005e12:	78ba      	ldrb	r2, [r7, #2]
 8005e14:	78f9      	ldrb	r1, [r7, #3]
 8005e16:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005e18:	9302      	str	r3, [sp, #8]
 8005e1a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	4623      	mov	r3, r4
 8005e28:	f004 fcde 	bl	800a7e8 <USB_HC_Init>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd90      	pop	{r4, r7, pc}

08005e42 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b084      	sub	sp, #16
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_HCD_HC_Halt+0x1e>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e00f      	b.n	8005e80 <HAL_HCD_HC_Halt+0x3e>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	78fa      	ldrb	r2, [r7, #3]
 8005e6e:	4611      	mov	r1, r2
 8005e70:	4618      	mov	r0, r3
 8005e72:	f004 ff1a 	bl	800acaa <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	4608      	mov	r0, r1
 8005e92:	4611      	mov	r1, r2
 8005e94:	461a      	mov	r2, r3
 8005e96:	4603      	mov	r3, r0
 8005e98:	70fb      	strb	r3, [r7, #3]
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	70bb      	strb	r3, [r7, #2]
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005ea2:	78fb      	ldrb	r3, [r7, #3]
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	212c      	movs	r1, #44	; 0x2c
 8005ea8:	fb01 f303 	mul.w	r3, r1, r3
 8005eac:	4413      	add	r3, r2
 8005eae:	333b      	adds	r3, #59	; 0x3b
 8005eb0:	78ba      	ldrb	r2, [r7, #2]
 8005eb2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005eb4:	78fb      	ldrb	r3, [r7, #3]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	212c      	movs	r1, #44	; 0x2c
 8005eba:	fb01 f303 	mul.w	r3, r1, r3
 8005ebe:	4413      	add	r3, r2
 8005ec0:	333f      	adds	r3, #63	; 0x3f
 8005ec2:	787a      	ldrb	r2, [r7, #1]
 8005ec4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005ec6:	7c3b      	ldrb	r3, [r7, #16]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d112      	bne.n	8005ef2 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005ecc:	78fb      	ldrb	r3, [r7, #3]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	212c      	movs	r1, #44	; 0x2c
 8005ed2:	fb01 f303 	mul.w	r3, r1, r3
 8005ed6:	4413      	add	r3, r2
 8005ed8:	3342      	adds	r3, #66	; 0x42
 8005eda:	2203      	movs	r2, #3
 8005edc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005ede:	78fb      	ldrb	r3, [r7, #3]
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	212c      	movs	r1, #44	; 0x2c
 8005ee4:	fb01 f303 	mul.w	r3, r1, r3
 8005ee8:	4413      	add	r3, r2
 8005eea:	333d      	adds	r3, #61	; 0x3d
 8005eec:	7f3a      	ldrb	r2, [r7, #28]
 8005eee:	701a      	strb	r2, [r3, #0]
 8005ef0:	e008      	b.n	8005f04 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ef2:	78fb      	ldrb	r3, [r7, #3]
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	212c      	movs	r1, #44	; 0x2c
 8005ef8:	fb01 f303 	mul.w	r3, r1, r3
 8005efc:	4413      	add	r3, r2
 8005efe:	3342      	adds	r3, #66	; 0x42
 8005f00:	2202      	movs	r2, #2
 8005f02:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005f04:	787b      	ldrb	r3, [r7, #1]
 8005f06:	2b03      	cmp	r3, #3
 8005f08:	f200 80c6 	bhi.w	8006098 <HAL_HCD_HC_SubmitRequest+0x210>
 8005f0c:	a201      	add	r2, pc, #4	; (adr r2, 8005f14 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8005f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f12:	bf00      	nop
 8005f14:	08005f25 	.word	0x08005f25
 8005f18:	08006085 	.word	0x08006085
 8005f1c:	08005f89 	.word	0x08005f89
 8005f20:	08006007 	.word	0x08006007
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005f24:	7c3b      	ldrb	r3, [r7, #16]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	f040 80b8 	bne.w	800609c <HAL_HCD_HC_SubmitRequest+0x214>
 8005f2c:	78bb      	ldrb	r3, [r7, #2]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f040 80b4 	bne.w	800609c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8005f34:	8b3b      	ldrh	r3, [r7, #24]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d108      	bne.n	8005f4c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8005f3a:	78fb      	ldrb	r3, [r7, #3]
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	212c      	movs	r1, #44	; 0x2c
 8005f40:	fb01 f303 	mul.w	r3, r1, r3
 8005f44:	4413      	add	r3, r2
 8005f46:	3355      	adds	r3, #85	; 0x55
 8005f48:	2201      	movs	r2, #1
 8005f4a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005f4c:	78fb      	ldrb	r3, [r7, #3]
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	212c      	movs	r1, #44	; 0x2c
 8005f52:	fb01 f303 	mul.w	r3, r1, r3
 8005f56:	4413      	add	r3, r2
 8005f58:	3355      	adds	r3, #85	; 0x55
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d109      	bne.n	8005f74 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005f60:	78fb      	ldrb	r3, [r7, #3]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	212c      	movs	r1, #44	; 0x2c
 8005f66:	fb01 f303 	mul.w	r3, r1, r3
 8005f6a:	4413      	add	r3, r2
 8005f6c:	3342      	adds	r3, #66	; 0x42
 8005f6e:	2200      	movs	r2, #0
 8005f70:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005f72:	e093      	b.n	800609c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	212c      	movs	r1, #44	; 0x2c
 8005f7a:	fb01 f303 	mul.w	r3, r1, r3
 8005f7e:	4413      	add	r3, r2
 8005f80:	3342      	adds	r3, #66	; 0x42
 8005f82:	2202      	movs	r2, #2
 8005f84:	701a      	strb	r2, [r3, #0]
      break;
 8005f86:	e089      	b.n	800609c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005f88:	78bb      	ldrb	r3, [r7, #2]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d11d      	bne.n	8005fca <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005f8e:	78fb      	ldrb	r3, [r7, #3]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	212c      	movs	r1, #44	; 0x2c
 8005f94:	fb01 f303 	mul.w	r3, r1, r3
 8005f98:	4413      	add	r3, r2
 8005f9a:	3355      	adds	r3, #85	; 0x55
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d109      	bne.n	8005fb6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	212c      	movs	r1, #44	; 0x2c
 8005fa8:	fb01 f303 	mul.w	r3, r1, r3
 8005fac:	4413      	add	r3, r2
 8005fae:	3342      	adds	r3, #66	; 0x42
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005fb4:	e073      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005fb6:	78fb      	ldrb	r3, [r7, #3]
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	212c      	movs	r1, #44	; 0x2c
 8005fbc:	fb01 f303 	mul.w	r3, r1, r3
 8005fc0:	4413      	add	r3, r2
 8005fc2:	3342      	adds	r3, #66	; 0x42
 8005fc4:	2202      	movs	r2, #2
 8005fc6:	701a      	strb	r2, [r3, #0]
      break;
 8005fc8:	e069      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005fca:	78fb      	ldrb	r3, [r7, #3]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	212c      	movs	r1, #44	; 0x2c
 8005fd0:	fb01 f303 	mul.w	r3, r1, r3
 8005fd4:	4413      	add	r3, r2
 8005fd6:	3354      	adds	r3, #84	; 0x54
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d109      	bne.n	8005ff2 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005fde:	78fb      	ldrb	r3, [r7, #3]
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	212c      	movs	r1, #44	; 0x2c
 8005fe4:	fb01 f303 	mul.w	r3, r1, r3
 8005fe8:	4413      	add	r3, r2
 8005fea:	3342      	adds	r3, #66	; 0x42
 8005fec:	2200      	movs	r2, #0
 8005fee:	701a      	strb	r2, [r3, #0]
      break;
 8005ff0:	e055      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ff2:	78fb      	ldrb	r3, [r7, #3]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	212c      	movs	r1, #44	; 0x2c
 8005ff8:	fb01 f303 	mul.w	r3, r1, r3
 8005ffc:	4413      	add	r3, r2
 8005ffe:	3342      	adds	r3, #66	; 0x42
 8006000:	2202      	movs	r2, #2
 8006002:	701a      	strb	r2, [r3, #0]
      break;
 8006004:	e04b      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006006:	78bb      	ldrb	r3, [r7, #2]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d11d      	bne.n	8006048 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	212c      	movs	r1, #44	; 0x2c
 8006012:	fb01 f303 	mul.w	r3, r1, r3
 8006016:	4413      	add	r3, r2
 8006018:	3355      	adds	r3, #85	; 0x55
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d109      	bne.n	8006034 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006020:	78fb      	ldrb	r3, [r7, #3]
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	212c      	movs	r1, #44	; 0x2c
 8006026:	fb01 f303 	mul.w	r3, r1, r3
 800602a:	4413      	add	r3, r2
 800602c:	3342      	adds	r3, #66	; 0x42
 800602e:	2200      	movs	r2, #0
 8006030:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006032:	e034      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006034:	78fb      	ldrb	r3, [r7, #3]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	212c      	movs	r1, #44	; 0x2c
 800603a:	fb01 f303 	mul.w	r3, r1, r3
 800603e:	4413      	add	r3, r2
 8006040:	3342      	adds	r3, #66	; 0x42
 8006042:	2202      	movs	r2, #2
 8006044:	701a      	strb	r2, [r3, #0]
      break;
 8006046:	e02a      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006048:	78fb      	ldrb	r3, [r7, #3]
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	212c      	movs	r1, #44	; 0x2c
 800604e:	fb01 f303 	mul.w	r3, r1, r3
 8006052:	4413      	add	r3, r2
 8006054:	3354      	adds	r3, #84	; 0x54
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d109      	bne.n	8006070 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800605c:	78fb      	ldrb	r3, [r7, #3]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	212c      	movs	r1, #44	; 0x2c
 8006062:	fb01 f303 	mul.w	r3, r1, r3
 8006066:	4413      	add	r3, r2
 8006068:	3342      	adds	r3, #66	; 0x42
 800606a:	2200      	movs	r2, #0
 800606c:	701a      	strb	r2, [r3, #0]
      break;
 800606e:	e016      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006070:	78fb      	ldrb	r3, [r7, #3]
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	212c      	movs	r1, #44	; 0x2c
 8006076:	fb01 f303 	mul.w	r3, r1, r3
 800607a:	4413      	add	r3, r2
 800607c:	3342      	adds	r3, #66	; 0x42
 800607e:	2202      	movs	r2, #2
 8006080:	701a      	strb	r2, [r3, #0]
      break;
 8006082:	e00c      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	212c      	movs	r1, #44	; 0x2c
 800608a:	fb01 f303 	mul.w	r3, r1, r3
 800608e:	4413      	add	r3, r2
 8006090:	3342      	adds	r3, #66	; 0x42
 8006092:	2200      	movs	r2, #0
 8006094:	701a      	strb	r2, [r3, #0]
      break;
 8006096:	e002      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006098:	bf00      	nop
 800609a:	e000      	b.n	800609e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800609c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	212c      	movs	r1, #44	; 0x2c
 80060a4:	fb01 f303 	mul.w	r3, r1, r3
 80060a8:	4413      	add	r3, r2
 80060aa:	3344      	adds	r3, #68	; 0x44
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	8b3a      	ldrh	r2, [r7, #24]
 80060b4:	6879      	ldr	r1, [r7, #4]
 80060b6:	202c      	movs	r0, #44	; 0x2c
 80060b8:	fb00 f303 	mul.w	r3, r0, r3
 80060bc:	440b      	add	r3, r1
 80060be:	334c      	adds	r3, #76	; 0x4c
 80060c0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80060c2:	78fb      	ldrb	r3, [r7, #3]
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	212c      	movs	r1, #44	; 0x2c
 80060c8:	fb01 f303 	mul.w	r3, r1, r3
 80060cc:	4413      	add	r3, r2
 80060ce:	3360      	adds	r3, #96	; 0x60
 80060d0:	2200      	movs	r2, #0
 80060d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80060d4:	78fb      	ldrb	r3, [r7, #3]
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	212c      	movs	r1, #44	; 0x2c
 80060da:	fb01 f303 	mul.w	r3, r1, r3
 80060de:	4413      	add	r3, r2
 80060e0:	3350      	adds	r3, #80	; 0x50
 80060e2:	2200      	movs	r2, #0
 80060e4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80060e6:	78fb      	ldrb	r3, [r7, #3]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	212c      	movs	r1, #44	; 0x2c
 80060ec:	fb01 f303 	mul.w	r3, r1, r3
 80060f0:	4413      	add	r3, r2
 80060f2:	3339      	adds	r3, #57	; 0x39
 80060f4:	78fa      	ldrb	r2, [r7, #3]
 80060f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80060f8:	78fb      	ldrb	r3, [r7, #3]
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	212c      	movs	r1, #44	; 0x2c
 80060fe:	fb01 f303 	mul.w	r3, r1, r3
 8006102:	4413      	add	r3, r2
 8006104:	3361      	adds	r3, #97	; 0x61
 8006106:	2200      	movs	r2, #0
 8006108:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6818      	ldr	r0, [r3, #0]
 800610e:	78fb      	ldrb	r3, [r7, #3]
 8006110:	222c      	movs	r2, #44	; 0x2c
 8006112:	fb02 f303 	mul.w	r3, r2, r3
 8006116:	3338      	adds	r3, #56	; 0x38
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	18d1      	adds	r1, r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	b2db      	uxtb	r3, r3
 8006122:	461a      	mov	r2, r3
 8006124:	f004 fc6e 	bl	800aa04 <USB_HC_StartXfer>
 8006128:	4603      	mov	r3, r0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop

08006134 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f004 f991 	bl	800a472 <USB_GetMode>
 8006150:	4603      	mov	r3, r0
 8006152:	2b01      	cmp	r3, #1
 8006154:	f040 80f6 	bne.w	8006344 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4618      	mov	r0, r3
 800615e:	f004 f975 	bl	800a44c <USB_ReadInterrupts>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 80ec 	beq.w	8006342 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f004 f96c 	bl	800a44c <USB_ReadInterrupts>
 8006174:	4603      	mov	r3, r0
 8006176:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800617a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800617e:	d104      	bne.n	800618a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006188:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4618      	mov	r0, r3
 8006190:	f004 f95c 	bl	800a44c <USB_ReadInterrupts>
 8006194:	4603      	mov	r3, r0
 8006196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800619a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800619e:	d104      	bne.n	80061aa <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80061a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f004 f94c 	bl	800a44c <USB_ReadInterrupts>
 80061b4:	4603      	mov	r3, r0
 80061b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80061ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061be:	d104      	bne.n	80061ca <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80061c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f004 f93c 	bl	800a44c <USB_ReadInterrupts>
 80061d4:	4603      	mov	r3, r0
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d103      	bne.n	80061e6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2202      	movs	r2, #2
 80061e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f004 f92e 	bl	800a44c <USB_ReadInterrupts>
 80061f0:	4603      	mov	r3, r0
 80061f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061fa:	d11c      	bne.n	8006236 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006204:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10f      	bne.n	8006236 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006216:	2110      	movs	r1, #16
 8006218:	6938      	ldr	r0, [r7, #16]
 800621a:	f004 f83d 	bl	800a298 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800621e:	6938      	ldr	r0, [r7, #16]
 8006220:	f004 f85e 	bl	800a2e0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	2101      	movs	r1, #1
 800622a:	4618      	mov	r0, r3
 800622c:	f004 fa16 	bl	800a65c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f013 fbdf 	bl	80199f4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4618      	mov	r0, r3
 800623c:	f004 f906 	bl	800a44c <USB_ReadInterrupts>
 8006240:	4603      	mov	r3, r0
 8006242:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006246:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800624a:	d102      	bne.n	8006252 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f001 fa03 	bl	8007658 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f004 f8f8 	bl	800a44c <USB_ReadInterrupts>
 800625c:	4603      	mov	r3, r0
 800625e:	f003 0308 	and.w	r3, r3, #8
 8006262:	2b08      	cmp	r3, #8
 8006264:	d106      	bne.n	8006274 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f013 fba8 	bl	80199bc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2208      	movs	r2, #8
 8006272:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4618      	mov	r0, r3
 800627a:	f004 f8e7 	bl	800a44c <USB_ReadInterrupts>
 800627e:	4603      	mov	r3, r0
 8006280:	f003 0310 	and.w	r3, r3, #16
 8006284:	2b10      	cmp	r3, #16
 8006286:	d101      	bne.n	800628c <HAL_HCD_IRQHandler+0x158>
 8006288:	2301      	movs	r3, #1
 800628a:	e000      	b.n	800628e <HAL_HCD_IRQHandler+0x15a>
 800628c:	2300      	movs	r3, #0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d012      	beq.n	80062b8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	699a      	ldr	r2, [r3, #24]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0210 	bic.w	r2, r2, #16
 80062a0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f001 f906 	bl	80074b4 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699a      	ldr	r2, [r3, #24]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0210 	orr.w	r2, r2, #16
 80062b6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4618      	mov	r0, r3
 80062be:	f004 f8c5 	bl	800a44c <USB_ReadInterrupts>
 80062c2:	4603      	mov	r3, r0
 80062c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80062cc:	d13a      	bne.n	8006344 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f004 fcd8 	bl	800ac88 <USB_HC_ReadInterrupt>
 80062d8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80062da:	2300      	movs	r3, #0
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	e025      	b.n	800632c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f003 030f 	and.w	r3, r3, #15
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	fa22 f303 	lsr.w	r3, r2, r3
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d018      	beq.n	8006326 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006306:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800630a:	d106      	bne.n	800631a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	b2db      	uxtb	r3, r3
 8006310:	4619      	mov	r1, r3
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f8ab 	bl	800646e <HCD_HC_IN_IRQHandler>
 8006318:	e005      	b.n	8006326 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	b2db      	uxtb	r3, r3
 800631e:	4619      	mov	r1, r3
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 fcc6 	bl	8006cb2 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	3301      	adds	r3, #1
 800632a:	617b      	str	r3, [r7, #20]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	429a      	cmp	r2, r3
 8006334:	d3d4      	bcc.n	80062e0 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800633e:	615a      	str	r2, [r3, #20]
 8006340:	e000      	b.n	8006344 <HAL_HCD_IRQHandler+0x210>
      return;
 8006342:	bf00      	nop
    }
  }
}
 8006344:	3718      	adds	r7, #24
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}

0800634a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800634a:	b580      	push	{r7, lr}
 800634c:	b082      	sub	sp, #8
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006358:	2b01      	cmp	r3, #1
 800635a:	d101      	bne.n	8006360 <HAL_HCD_Start+0x16>
 800635c:	2302      	movs	r3, #2
 800635e:	e013      	b.n	8006388 <HAL_HCD_Start+0x3e>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2101      	movs	r1, #1
 800636e:	4618      	mov	r0, r3
 8006370:	f004 f9d8 	bl	800a724 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4618      	mov	r0, r3
 800637a:	f003 ff1e 	bl	800a1ba <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3708      	adds	r7, #8
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d101      	bne.n	80063a6 <HAL_HCD_Stop+0x16>
 80063a2:	2302      	movs	r3, #2
 80063a4:	e00d      	b.n	80063c2 <HAL_HCD_Stop+0x32>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f004 fdd2 	bl	800af5c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f004 f97a 	bl	800a6d0 <USB_ResetPort>
 80063dc:	4603      	mov	r3, r0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b083      	sub	sp, #12
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	460b      	mov	r3, r1
 80063f0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80063f2:	78fb      	ldrb	r3, [r7, #3]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	212c      	movs	r1, #44	; 0x2c
 80063f8:	fb01 f303 	mul.w	r3, r1, r3
 80063fc:	4413      	add	r3, r2
 80063fe:	3360      	adds	r3, #96	; 0x60
 8006400:	781b      	ldrb	r3, [r3, #0]
}
 8006402:	4618      	mov	r0, r3
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
 8006416:	460b      	mov	r3, r1
 8006418:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800641a:	78fb      	ldrb	r3, [r7, #3]
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	212c      	movs	r1, #44	; 0x2c
 8006420:	fb01 f303 	mul.w	r3, r1, r3
 8006424:	4413      	add	r3, r2
 8006426:	3350      	adds	r3, #80	; 0x50
 8006428:	681b      	ldr	r3, [r3, #0]
}
 800642a:	4618      	mov	r0, r3
 800642c:	370c      	adds	r7, #12
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b082      	sub	sp, #8
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4618      	mov	r0, r3
 8006444:	f004 f9be 	bl	800a7c4 <USB_GetCurrentFrame>
 8006448:	4603      	mov	r3, r0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b082      	sub	sp, #8
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4618      	mov	r0, r3
 8006460:	f004 f999 	bl	800a796 <USB_GetHostSpeed>
 8006464:	4603      	mov	r3, r0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3708      	adds	r7, #8
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}

0800646e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800646e:	b580      	push	{r7, lr}
 8006470:	b086      	sub	sp, #24
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
 8006476:	460b      	mov	r3, r1
 8006478:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006484:	78fb      	ldrb	r3, [r7, #3]
 8006486:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	015a      	lsls	r2, r3, #5
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	4413      	add	r3, r2
 8006490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 0304 	and.w	r3, r3, #4
 800649a:	2b04      	cmp	r3, #4
 800649c:	d119      	bne.n	80064d2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	015a      	lsls	r2, r3, #5
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4413      	add	r3, r2
 80064a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064aa:	461a      	mov	r2, r3
 80064ac:	2304      	movs	r3, #4
 80064ae:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	015a      	lsls	r2, r3, #5
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	4413      	add	r3, r2
 80064b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	0151      	lsls	r1, r2, #5
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	440a      	add	r2, r1
 80064c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064ca:	f043 0302 	orr.w	r3, r3, #2
 80064ce:	60d3      	str	r3, [r2, #12]
 80064d0:	e101      	b.n	80066d6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064e8:	d12b      	bne.n	8006542 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064f6:	461a      	mov	r2, r3
 80064f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80064fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	212c      	movs	r1, #44	; 0x2c
 8006504:	fb01 f303 	mul.w	r3, r1, r3
 8006508:	4413      	add	r3, r2
 800650a:	3361      	adds	r3, #97	; 0x61
 800650c:	2207      	movs	r2, #7
 800650e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	4413      	add	r3, r2
 8006518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	0151      	lsls	r1, r2, #5
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	440a      	add	r2, r1
 8006526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800652a:	f043 0302 	orr.w	r3, r3, #2
 800652e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	b2d2      	uxtb	r2, r2
 8006538:	4611      	mov	r1, r2
 800653a:	4618      	mov	r0, r3
 800653c:	f004 fbb5 	bl	800acaa <USB_HC_Halt>
 8006540:	e0c9      	b.n	80066d6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	015a      	lsls	r2, r3, #5
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	4413      	add	r3, r2
 800654a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f003 0320 	and.w	r3, r3, #32
 8006554:	2b20      	cmp	r3, #32
 8006556:	d109      	bne.n	800656c <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	015a      	lsls	r2, r3, #5
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	4413      	add	r3, r2
 8006560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006564:	461a      	mov	r2, r3
 8006566:	2320      	movs	r3, #32
 8006568:	6093      	str	r3, [r2, #8]
 800656a:	e0b4      	b.n	80066d6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	015a      	lsls	r2, r3, #5
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	4413      	add	r3, r2
 8006574:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f003 0308 	and.w	r3, r3, #8
 800657e:	2b08      	cmp	r3, #8
 8006580:	d133      	bne.n	80065ea <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	015a      	lsls	r2, r3, #5
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	4413      	add	r3, r2
 800658a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	0151      	lsls	r1, r2, #5
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	440a      	add	r2, r1
 8006598:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800659c:	f043 0302 	orr.w	r3, r3, #2
 80065a0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	212c      	movs	r1, #44	; 0x2c
 80065a8:	fb01 f303 	mul.w	r3, r1, r3
 80065ac:	4413      	add	r3, r2
 80065ae:	3361      	adds	r3, #97	; 0x61
 80065b0:	2205      	movs	r2, #5
 80065b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065c0:	461a      	mov	r2, r3
 80065c2:	2310      	movs	r3, #16
 80065c4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065d2:	461a      	mov	r2, r3
 80065d4:	2308      	movs	r3, #8
 80065d6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	b2d2      	uxtb	r2, r2
 80065e0:	4611      	mov	r1, r2
 80065e2:	4618      	mov	r0, r3
 80065e4:	f004 fb61 	bl	800acaa <USB_HC_Halt>
 80065e8:	e075      	b.n	80066d6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006600:	d134      	bne.n	800666c <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	015a      	lsls	r2, r3, #5
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	4413      	add	r3, r2
 800660a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	0151      	lsls	r1, r2, #5
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	440a      	add	r2, r1
 8006618:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800661c:	f043 0302 	orr.w	r3, r3, #2
 8006620:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	212c      	movs	r1, #44	; 0x2c
 8006628:	fb01 f303 	mul.w	r3, r1, r3
 800662c:	4413      	add	r3, r2
 800662e:	3361      	adds	r3, #97	; 0x61
 8006630:	2208      	movs	r2, #8
 8006632:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	015a      	lsls	r2, r3, #5
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	4413      	add	r3, r2
 800663c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006640:	461a      	mov	r2, r3
 8006642:	2310      	movs	r3, #16
 8006644:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	4413      	add	r3, r2
 800664e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006652:	461a      	mov	r2, r3
 8006654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006658:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	b2d2      	uxtb	r2, r2
 8006662:	4611      	mov	r1, r2
 8006664:	4618      	mov	r0, r3
 8006666:	f004 fb20 	bl	800acaa <USB_HC_Halt>
 800666a:	e034      	b.n	80066d6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667e:	2b80      	cmp	r3, #128	; 0x80
 8006680:	d129      	bne.n	80066d6 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	015a      	lsls	r2, r3, #5
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	4413      	add	r3, r2
 800668a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	0151      	lsls	r1, r2, #5
 8006694:	693a      	ldr	r2, [r7, #16]
 8006696:	440a      	add	r2, r1
 8006698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800669c:	f043 0302 	orr.w	r3, r3, #2
 80066a0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	212c      	movs	r1, #44	; 0x2c
 80066a8:	fb01 f303 	mul.w	r3, r1, r3
 80066ac:	4413      	add	r3, r2
 80066ae:	3361      	adds	r3, #97	; 0x61
 80066b0:	2206      	movs	r2, #6
 80066b2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	b2d2      	uxtb	r2, r2
 80066bc:	4611      	mov	r1, r2
 80066be:	4618      	mov	r0, r3
 80066c0:	f004 faf3 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066d0:	461a      	mov	r2, r3
 80066d2:	2380      	movs	r3, #128	; 0x80
 80066d4:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	015a      	lsls	r2, r3, #5
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	4413      	add	r3, r2
 80066de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066ec:	d122      	bne.n	8006734 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	015a      	lsls	r2, r3, #5
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	4413      	add	r3, r2
 80066f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	0151      	lsls	r1, r2, #5
 8006700:	693a      	ldr	r2, [r7, #16]
 8006702:	440a      	add	r2, r1
 8006704:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006708:	f043 0302 	orr.w	r3, r3, #2
 800670c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	b2d2      	uxtb	r2, r2
 8006716:	4611      	mov	r1, r2
 8006718:	4618      	mov	r0, r3
 800671a:	f004 fac6 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	4413      	add	r3, r2
 8006726:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800672a:	461a      	mov	r2, r3
 800672c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006730:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8006732:	e2ba      	b.n	8006caa <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	015a      	lsls	r2, r3, #5
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	4413      	add	r3, r2
 800673c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b01      	cmp	r3, #1
 8006748:	f040 811b 	bne.w	8006982 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d019      	beq.n	8006788 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	212c      	movs	r1, #44	; 0x2c
 800675a:	fb01 f303 	mul.w	r3, r1, r3
 800675e:	4413      	add	r3, r2
 8006760:	3348      	adds	r3, #72	; 0x48
 8006762:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	0159      	lsls	r1, r3, #5
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	440b      	add	r3, r1
 800676c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006770:	691b      	ldr	r3, [r3, #16]
 8006772:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006776:	1ad2      	subs	r2, r2, r3
 8006778:	6879      	ldr	r1, [r7, #4]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	202c      	movs	r0, #44	; 0x2c
 800677e:	fb00 f303 	mul.w	r3, r0, r3
 8006782:	440b      	add	r3, r1
 8006784:	3350      	adds	r3, #80	; 0x50
 8006786:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	212c      	movs	r1, #44	; 0x2c
 800678e:	fb01 f303 	mul.w	r3, r1, r3
 8006792:	4413      	add	r3, r2
 8006794:	3361      	adds	r3, #97	; 0x61
 8006796:	2201      	movs	r2, #1
 8006798:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	212c      	movs	r1, #44	; 0x2c
 80067a0:	fb01 f303 	mul.w	r3, r1, r3
 80067a4:	4413      	add	r3, r2
 80067a6:	335c      	adds	r3, #92	; 0x5c
 80067a8:	2200      	movs	r2, #0
 80067aa:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067b8:	461a      	mov	r2, r3
 80067ba:	2301      	movs	r3, #1
 80067bc:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	212c      	movs	r1, #44	; 0x2c
 80067c4:	fb01 f303 	mul.w	r3, r1, r3
 80067c8:	4413      	add	r3, r2
 80067ca:	333f      	adds	r3, #63	; 0x3f
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d009      	beq.n	80067e6 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	212c      	movs	r1, #44	; 0x2c
 80067d8:	fb01 f303 	mul.w	r3, r1, r3
 80067dc:	4413      	add	r3, r2
 80067de:	333f      	adds	r3, #63	; 0x3f
 80067e0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d121      	bne.n	800682a <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	0151      	lsls	r1, r2, #5
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	440a      	add	r2, r1
 80067fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006800:	f043 0302 	orr.w	r3, r3, #2
 8006804:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	b2d2      	uxtb	r2, r2
 800680e:	4611      	mov	r1, r2
 8006810:	4618      	mov	r0, r3
 8006812:	f004 fa4a 	bl	800acaa <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	015a      	lsls	r2, r3, #5
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	4413      	add	r3, r2
 800681e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006822:	461a      	mov	r2, r3
 8006824:	2310      	movs	r3, #16
 8006826:	6093      	str	r3, [r2, #8]
 8006828:	e066      	b.n	80068f8 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	212c      	movs	r1, #44	; 0x2c
 8006830:	fb01 f303 	mul.w	r3, r1, r3
 8006834:	4413      	add	r3, r2
 8006836:	333f      	adds	r3, #63	; 0x3f
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	2b03      	cmp	r3, #3
 800683c:	d127      	bne.n	800688e <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	4413      	add	r3, r2
 8006846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	0151      	lsls	r1, r2, #5
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	440a      	add	r2, r1
 8006854:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006858:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800685c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	212c      	movs	r1, #44	; 0x2c
 8006864:	fb01 f303 	mul.w	r3, r1, r3
 8006868:	4413      	add	r3, r2
 800686a:	3360      	adds	r3, #96	; 0x60
 800686c:	2201      	movs	r2, #1
 800686e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	b2d9      	uxtb	r1, r3
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	202c      	movs	r0, #44	; 0x2c
 800687a:	fb00 f303 	mul.w	r3, r0, r3
 800687e:	4413      	add	r3, r2
 8006880:	3360      	adds	r3, #96	; 0x60
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	461a      	mov	r2, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f013 f8c2 	bl	8019a10 <HAL_HCD_HC_NotifyURBChange_Callback>
 800688c:	e034      	b.n	80068f8 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	212c      	movs	r1, #44	; 0x2c
 8006894:	fb01 f303 	mul.w	r3, r1, r3
 8006898:	4413      	add	r3, r2
 800689a:	333f      	adds	r3, #63	; 0x3f
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d12a      	bne.n	80068f8 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	212c      	movs	r1, #44	; 0x2c
 80068a8:	fb01 f303 	mul.w	r3, r1, r3
 80068ac:	4413      	add	r3, r2
 80068ae:	3360      	adds	r3, #96	; 0x60
 80068b0:	2201      	movs	r2, #1
 80068b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	212c      	movs	r1, #44	; 0x2c
 80068ba:	fb01 f303 	mul.w	r3, r1, r3
 80068be:	4413      	add	r3, r2
 80068c0:	3354      	adds	r3, #84	; 0x54
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	f083 0301 	eor.w	r3, r3, #1
 80068c8:	b2d8      	uxtb	r0, r3
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	212c      	movs	r1, #44	; 0x2c
 80068d0:	fb01 f303 	mul.w	r3, r1, r3
 80068d4:	4413      	add	r3, r2
 80068d6:	3354      	adds	r3, #84	; 0x54
 80068d8:	4602      	mov	r2, r0
 80068da:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	b2d9      	uxtb	r1, r3
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	202c      	movs	r0, #44	; 0x2c
 80068e6:	fb00 f303 	mul.w	r3, r0, r3
 80068ea:	4413      	add	r3, r2
 80068ec:	3360      	adds	r3, #96	; 0x60
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	461a      	mov	r2, r3
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f013 f88c 	bl	8019a10 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d12b      	bne.n	8006958 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	212c      	movs	r1, #44	; 0x2c
 8006906:	fb01 f303 	mul.w	r3, r1, r3
 800690a:	4413      	add	r3, r2
 800690c:	3348      	adds	r3, #72	; 0x48
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	202c      	movs	r0, #44	; 0x2c
 8006916:	fb00 f202 	mul.w	r2, r0, r2
 800691a:	440a      	add	r2, r1
 800691c:	3240      	adds	r2, #64	; 0x40
 800691e:	8812      	ldrh	r2, [r2, #0]
 8006920:	fbb3 f3f2 	udiv	r3, r3, r2
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 81be 	beq.w	8006caa <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	212c      	movs	r1, #44	; 0x2c
 8006934:	fb01 f303 	mul.w	r3, r1, r3
 8006938:	4413      	add	r3, r2
 800693a:	3354      	adds	r3, #84	; 0x54
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	f083 0301 	eor.w	r3, r3, #1
 8006942:	b2d8      	uxtb	r0, r3
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	212c      	movs	r1, #44	; 0x2c
 800694a:	fb01 f303 	mul.w	r3, r1, r3
 800694e:	4413      	add	r3, r2
 8006950:	3354      	adds	r3, #84	; 0x54
 8006952:	4602      	mov	r2, r0
 8006954:	701a      	strb	r2, [r3, #0]
}
 8006956:	e1a8      	b.n	8006caa <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	212c      	movs	r1, #44	; 0x2c
 800695e:	fb01 f303 	mul.w	r3, r1, r3
 8006962:	4413      	add	r3, r2
 8006964:	3354      	adds	r3, #84	; 0x54
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	f083 0301 	eor.w	r3, r3, #1
 800696c:	b2d8      	uxtb	r0, r3
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	212c      	movs	r1, #44	; 0x2c
 8006974:	fb01 f303 	mul.w	r3, r1, r3
 8006978:	4413      	add	r3, r2
 800697a:	3354      	adds	r3, #84	; 0x54
 800697c:	4602      	mov	r2, r0
 800697e:	701a      	strb	r2, [r3, #0]
}
 8006980:	e193      	b.n	8006caa <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	015a      	lsls	r2, r3, #5
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	4413      	add	r3, r2
 800698a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b02      	cmp	r3, #2
 8006996:	f040 8106 	bne.w	8006ba6 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	0151      	lsls	r1, r2, #5
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	440a      	add	r2, r1
 80069b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069b4:	f023 0302 	bic.w	r3, r3, #2
 80069b8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	212c      	movs	r1, #44	; 0x2c
 80069c0:	fb01 f303 	mul.w	r3, r1, r3
 80069c4:	4413      	add	r3, r2
 80069c6:	3361      	adds	r3, #97	; 0x61
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d109      	bne.n	80069e2 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	212c      	movs	r1, #44	; 0x2c
 80069d4:	fb01 f303 	mul.w	r3, r1, r3
 80069d8:	4413      	add	r3, r2
 80069da:	3360      	adds	r3, #96	; 0x60
 80069dc:	2201      	movs	r2, #1
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	e0c9      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	212c      	movs	r1, #44	; 0x2c
 80069e8:	fb01 f303 	mul.w	r3, r1, r3
 80069ec:	4413      	add	r3, r2
 80069ee:	3361      	adds	r3, #97	; 0x61
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	2b05      	cmp	r3, #5
 80069f4:	d109      	bne.n	8006a0a <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	212c      	movs	r1, #44	; 0x2c
 80069fc:	fb01 f303 	mul.w	r3, r1, r3
 8006a00:	4413      	add	r3, r2
 8006a02:	3360      	adds	r3, #96	; 0x60
 8006a04:	2205      	movs	r2, #5
 8006a06:	701a      	strb	r2, [r3, #0]
 8006a08:	e0b5      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	212c      	movs	r1, #44	; 0x2c
 8006a10:	fb01 f303 	mul.w	r3, r1, r3
 8006a14:	4413      	add	r3, r2
 8006a16:	3361      	adds	r3, #97	; 0x61
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	2b06      	cmp	r3, #6
 8006a1c:	d009      	beq.n	8006a32 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	212c      	movs	r1, #44	; 0x2c
 8006a24:	fb01 f303 	mul.w	r3, r1, r3
 8006a28:	4413      	add	r3, r2
 8006a2a:	3361      	adds	r3, #97	; 0x61
 8006a2c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006a2e:	2b08      	cmp	r3, #8
 8006a30:	d150      	bne.n	8006ad4 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	212c      	movs	r1, #44	; 0x2c
 8006a38:	fb01 f303 	mul.w	r3, r1, r3
 8006a3c:	4413      	add	r3, r2
 8006a3e:	335c      	adds	r3, #92	; 0x5c
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	1c5a      	adds	r2, r3, #1
 8006a44:	6879      	ldr	r1, [r7, #4]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	202c      	movs	r0, #44	; 0x2c
 8006a4a:	fb00 f303 	mul.w	r3, r0, r3
 8006a4e:	440b      	add	r3, r1
 8006a50:	335c      	adds	r3, #92	; 0x5c
 8006a52:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	212c      	movs	r1, #44	; 0x2c
 8006a5a:	fb01 f303 	mul.w	r3, r1, r3
 8006a5e:	4413      	add	r3, r2
 8006a60:	335c      	adds	r3, #92	; 0x5c
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d912      	bls.n	8006a8e <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	212c      	movs	r1, #44	; 0x2c
 8006a6e:	fb01 f303 	mul.w	r3, r1, r3
 8006a72:	4413      	add	r3, r2
 8006a74:	335c      	adds	r3, #92	; 0x5c
 8006a76:	2200      	movs	r2, #0
 8006a78:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	212c      	movs	r1, #44	; 0x2c
 8006a80:	fb01 f303 	mul.w	r3, r1, r3
 8006a84:	4413      	add	r3, r2
 8006a86:	3360      	adds	r3, #96	; 0x60
 8006a88:	2204      	movs	r2, #4
 8006a8a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006a8c:	e073      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	212c      	movs	r1, #44	; 0x2c
 8006a94:	fb01 f303 	mul.w	r3, r1, r3
 8006a98:	4413      	add	r3, r2
 8006a9a:	3360      	adds	r3, #96	; 0x60
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ab6:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006abe:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	015a      	lsls	r2, r3, #5
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	4413      	add	r3, r2
 8006ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006acc:	461a      	mov	r2, r3
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006ad2:	e050      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	212c      	movs	r1, #44	; 0x2c
 8006ada:	fb01 f303 	mul.w	r3, r1, r3
 8006ade:	4413      	add	r3, r2
 8006ae0:	3361      	adds	r3, #97	; 0x61
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	2b03      	cmp	r3, #3
 8006ae6:	d122      	bne.n	8006b2e <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	212c      	movs	r1, #44	; 0x2c
 8006aee:	fb01 f303 	mul.w	r3, r1, r3
 8006af2:	4413      	add	r3, r2
 8006af4:	3360      	adds	r3, #96	; 0x60
 8006af6:	2202      	movs	r2, #2
 8006af8:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	015a      	lsls	r2, r3, #5
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	4413      	add	r3, r2
 8006b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b10:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b18:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	015a      	lsls	r2, r3, #5
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	4413      	add	r3, r2
 8006b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b26:	461a      	mov	r2, r3
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	6013      	str	r3, [r2, #0]
 8006b2c:	e023      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	212c      	movs	r1, #44	; 0x2c
 8006b34:	fb01 f303 	mul.w	r3, r1, r3
 8006b38:	4413      	add	r3, r2
 8006b3a:	3361      	adds	r3, #97	; 0x61
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	2b07      	cmp	r3, #7
 8006b40:	d119      	bne.n	8006b76 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	212c      	movs	r1, #44	; 0x2c
 8006b48:	fb01 f303 	mul.w	r3, r1, r3
 8006b4c:	4413      	add	r3, r2
 8006b4e:	335c      	adds	r3, #92	; 0x5c
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	6879      	ldr	r1, [r7, #4]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	202c      	movs	r0, #44	; 0x2c
 8006b5a:	fb00 f303 	mul.w	r3, r0, r3
 8006b5e:	440b      	add	r3, r1
 8006b60:	335c      	adds	r3, #92	; 0x5c
 8006b62:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	212c      	movs	r1, #44	; 0x2c
 8006b6a:	fb01 f303 	mul.w	r3, r1, r3
 8006b6e:	4413      	add	r3, r2
 8006b70:	3360      	adds	r3, #96	; 0x60
 8006b72:	2204      	movs	r2, #4
 8006b74:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	015a      	lsls	r2, r3, #5
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b82:	461a      	mov	r2, r3
 8006b84:	2302      	movs	r3, #2
 8006b86:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	b2d9      	uxtb	r1, r3
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	202c      	movs	r0, #44	; 0x2c
 8006b92:	fb00 f303 	mul.w	r3, r0, r3
 8006b96:	4413      	add	r3, r2
 8006b98:	3360      	adds	r3, #96	; 0x60
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f012 ff36 	bl	8019a10 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006ba4:	e081      	b.n	8006caa <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f003 0310 	and.w	r3, r3, #16
 8006bb8:	2b10      	cmp	r3, #16
 8006bba:	d176      	bne.n	8006caa <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	212c      	movs	r1, #44	; 0x2c
 8006bc2:	fb01 f303 	mul.w	r3, r1, r3
 8006bc6:	4413      	add	r3, r2
 8006bc8:	333f      	adds	r3, #63	; 0x3f
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	2b03      	cmp	r3, #3
 8006bce:	d121      	bne.n	8006c14 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	212c      	movs	r1, #44	; 0x2c
 8006bd6:	fb01 f303 	mul.w	r3, r1, r3
 8006bda:	4413      	add	r3, r2
 8006bdc:	335c      	adds	r3, #92	; 0x5c
 8006bde:	2200      	movs	r2, #0
 8006be0:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	015a      	lsls	r2, r3, #5
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	0151      	lsls	r1, r2, #5
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	440a      	add	r2, r1
 8006bf8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006bfc:	f043 0302 	orr.w	r3, r3, #2
 8006c00:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	b2d2      	uxtb	r2, r2
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f004 f84c 	bl	800acaa <USB_HC_Halt>
 8006c12:	e041      	b.n	8006c98 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	212c      	movs	r1, #44	; 0x2c
 8006c1a:	fb01 f303 	mul.w	r3, r1, r3
 8006c1e:	4413      	add	r3, r2
 8006c20:	333f      	adds	r3, #63	; 0x3f
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d009      	beq.n	8006c3c <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	212c      	movs	r1, #44	; 0x2c
 8006c2e:	fb01 f303 	mul.w	r3, r1, r3
 8006c32:	4413      	add	r3, r2
 8006c34:	333f      	adds	r3, #63	; 0x3f
 8006c36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d12d      	bne.n	8006c98 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	212c      	movs	r1, #44	; 0x2c
 8006c42:	fb01 f303 	mul.w	r3, r1, r3
 8006c46:	4413      	add	r3, r2
 8006c48:	335c      	adds	r3, #92	; 0x5c
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d120      	bne.n	8006c98 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	212c      	movs	r1, #44	; 0x2c
 8006c5c:	fb01 f303 	mul.w	r3, r1, r3
 8006c60:	4413      	add	r3, r2
 8006c62:	3361      	adds	r3, #97	; 0x61
 8006c64:	2203      	movs	r2, #3
 8006c66:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	015a      	lsls	r2, r3, #5
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	4413      	add	r3, r2
 8006c70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	0151      	lsls	r1, r2, #5
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	440a      	add	r2, r1
 8006c7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c82:	f043 0302 	orr.w	r3, r3, #2
 8006c86:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	b2d2      	uxtb	r2, r2
 8006c90:	4611      	mov	r1, r2
 8006c92:	4618      	mov	r0, r3
 8006c94:	f004 f809 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	015a      	lsls	r2, r3, #5
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	2310      	movs	r3, #16
 8006ca8:	6093      	str	r3, [r2, #8]
}
 8006caa:	bf00      	nop
 8006cac:	3718      	adds	r7, #24
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b088      	sub	sp, #32
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
 8006cba:	460b      	mov	r3, r1
 8006cbc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8006cc8:	78fb      	ldrb	r3, [r7, #3]
 8006cca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	015a      	lsls	r2, r3, #5
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f003 0304 	and.w	r3, r3, #4
 8006cde:	2b04      	cmp	r3, #4
 8006ce0:	d119      	bne.n	8006d16 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	015a      	lsls	r2, r3, #5
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	4413      	add	r3, r2
 8006cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cee:	461a      	mov	r2, r3
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	015a      	lsls	r2, r3, #5
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	0151      	lsls	r1, r2, #5
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	440a      	add	r2, r1
 8006d0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d0e:	f043 0302 	orr.w	r3, r3, #2
 8006d12:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006d14:	e3ca      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	015a      	lsls	r2, r3, #5
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f003 0320 	and.w	r3, r3, #32
 8006d28:	2b20      	cmp	r3, #32
 8006d2a:	d13e      	bne.n	8006daa <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	015a      	lsls	r2, r3, #5
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	4413      	add	r3, r2
 8006d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d38:	461a      	mov	r2, r3
 8006d3a:	2320      	movs	r3, #32
 8006d3c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	212c      	movs	r1, #44	; 0x2c
 8006d44:	fb01 f303 	mul.w	r3, r1, r3
 8006d48:	4413      	add	r3, r2
 8006d4a:	333d      	adds	r3, #61	; 0x3d
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	f040 83ac 	bne.w	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	212c      	movs	r1, #44	; 0x2c
 8006d5a:	fb01 f303 	mul.w	r3, r1, r3
 8006d5e:	4413      	add	r3, r2
 8006d60:	333d      	adds	r3, #61	; 0x3d
 8006d62:	2200      	movs	r2, #0
 8006d64:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	212c      	movs	r1, #44	; 0x2c
 8006d6c:	fb01 f303 	mul.w	r3, r1, r3
 8006d70:	4413      	add	r3, r2
 8006d72:	3360      	adds	r3, #96	; 0x60
 8006d74:	2202      	movs	r2, #2
 8006d76:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	015a      	lsls	r2, r3, #5
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	0151      	lsls	r1, r2, #5
 8006d8a:	69ba      	ldr	r2, [r7, #24]
 8006d8c:	440a      	add	r2, r1
 8006d8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d92:	f043 0302 	orr.w	r3, r3, #2
 8006d96:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	4611      	mov	r1, r2
 8006da2:	4618      	mov	r0, r3
 8006da4:	f003 ff81 	bl	800acaa <USB_HC_Halt>
}
 8006da8:	e380      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	015a      	lsls	r2, r3, #5
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	4413      	add	r3, r2
 8006db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dc0:	d122      	bne.n	8006e08 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	015a      	lsls	r2, r3, #5
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	4413      	add	r3, r2
 8006dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	0151      	lsls	r1, r2, #5
 8006dd4:	69ba      	ldr	r2, [r7, #24]
 8006dd6:	440a      	add	r2, r1
 8006dd8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006ddc:	f043 0302 	orr.w	r3, r3, #2
 8006de0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	b2d2      	uxtb	r2, r2
 8006dea:	4611      	mov	r1, r2
 8006dec:	4618      	mov	r0, r3
 8006dee:	f003 ff5c 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	015a      	lsls	r2, r3, #5
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	4413      	add	r3, r2
 8006dfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e04:	6093      	str	r3, [r2, #8]
}
 8006e06:	e351      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d150      	bne.n	8006ec0 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	212c      	movs	r1, #44	; 0x2c
 8006e24:	fb01 f303 	mul.w	r3, r1, r3
 8006e28:	4413      	add	r3, r2
 8006e2a:	335c      	adds	r3, #92	; 0x5c
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	015a      	lsls	r2, r3, #5
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	4413      	add	r3, r2
 8006e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e42:	2b40      	cmp	r3, #64	; 0x40
 8006e44:	d111      	bne.n	8006e6a <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	212c      	movs	r1, #44	; 0x2c
 8006e4c:	fb01 f303 	mul.w	r3, r1, r3
 8006e50:	4413      	add	r3, r2
 8006e52:	333d      	adds	r3, #61	; 0x3d
 8006e54:	2201      	movs	r2, #1
 8006e56:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e64:	461a      	mov	r2, r3
 8006e66:	2340      	movs	r3, #64	; 0x40
 8006e68:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	015a      	lsls	r2, r3, #5
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	4413      	add	r3, r2
 8006e72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	0151      	lsls	r1, r2, #5
 8006e7c:	69ba      	ldr	r2, [r7, #24]
 8006e7e:	440a      	add	r2, r1
 8006e80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e84:	f043 0302 	orr.w	r3, r3, #2
 8006e88:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	b2d2      	uxtb	r2, r2
 8006e92:	4611      	mov	r1, r2
 8006e94:	4618      	mov	r0, r3
 8006e96:	f003 ff08 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	212c      	movs	r1, #44	; 0x2c
 8006eb2:	fb01 f303 	mul.w	r3, r1, r3
 8006eb6:	4413      	add	r3, r2
 8006eb8:	3361      	adds	r3, #97	; 0x61
 8006eba:	2201      	movs	r2, #1
 8006ebc:	701a      	strb	r2, [r3, #0]
}
 8006ebe:	e2f5      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	015a      	lsls	r2, r3, #5
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	4413      	add	r3, r2
 8006ec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed2:	2b40      	cmp	r3, #64	; 0x40
 8006ed4:	d13c      	bne.n	8006f50 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	212c      	movs	r1, #44	; 0x2c
 8006edc:	fb01 f303 	mul.w	r3, r1, r3
 8006ee0:	4413      	add	r3, r2
 8006ee2:	3361      	adds	r3, #97	; 0x61
 8006ee4:	2204      	movs	r2, #4
 8006ee6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	212c      	movs	r1, #44	; 0x2c
 8006eee:	fb01 f303 	mul.w	r3, r1, r3
 8006ef2:	4413      	add	r3, r2
 8006ef4:	333d      	adds	r3, #61	; 0x3d
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	212c      	movs	r1, #44	; 0x2c
 8006f00:	fb01 f303 	mul.w	r3, r1, r3
 8006f04:	4413      	add	r3, r2
 8006f06:	335c      	adds	r3, #92	; 0x5c
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	015a      	lsls	r2, r3, #5
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	4413      	add	r3, r2
 8006f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	0151      	lsls	r1, r2, #5
 8006f1e:	69ba      	ldr	r2, [r7, #24]
 8006f20:	440a      	add	r2, r1
 8006f22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f26:	f043 0302 	orr.w	r3, r3, #2
 8006f2a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	b2d2      	uxtb	r2, r2
 8006f34:	4611      	mov	r1, r2
 8006f36:	4618      	mov	r0, r3
 8006f38:	f003 feb7 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f48:	461a      	mov	r2, r3
 8006f4a:	2340      	movs	r3, #64	; 0x40
 8006f4c:	6093      	str	r3, [r2, #8]
}
 8006f4e:	e2ad      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	015a      	lsls	r2, r3, #5
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	4413      	add	r3, r2
 8006f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f003 0308 	and.w	r3, r3, #8
 8006f62:	2b08      	cmp	r3, #8
 8006f64:	d12a      	bne.n	8006fbc <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f72:	461a      	mov	r2, r3
 8006f74:	2308      	movs	r3, #8
 8006f76:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	015a      	lsls	r2, r3, #5
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	4413      	add	r3, r2
 8006f80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	697a      	ldr	r2, [r7, #20]
 8006f88:	0151      	lsls	r1, r2, #5
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	440a      	add	r2, r1
 8006f8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006f92:	f043 0302 	orr.w	r3, r3, #2
 8006f96:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	697a      	ldr	r2, [r7, #20]
 8006f9e:	b2d2      	uxtb	r2, r2
 8006fa0:	4611      	mov	r1, r2
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f003 fe81 	bl	800acaa <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	212c      	movs	r1, #44	; 0x2c
 8006fae:	fb01 f303 	mul.w	r3, r1, r3
 8006fb2:	4413      	add	r3, r2
 8006fb4:	3361      	adds	r3, #97	; 0x61
 8006fb6:	2205      	movs	r2, #5
 8006fb8:	701a      	strb	r2, [r3, #0]
}
 8006fba:	e277      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	015a      	lsls	r2, r3, #5
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	f003 0310 	and.w	r3, r3, #16
 8006fce:	2b10      	cmp	r3, #16
 8006fd0:	d150      	bne.n	8007074 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	212c      	movs	r1, #44	; 0x2c
 8006fd8:	fb01 f303 	mul.w	r3, r1, r3
 8006fdc:	4413      	add	r3, r2
 8006fde:	335c      	adds	r3, #92	; 0x5c
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	212c      	movs	r1, #44	; 0x2c
 8006fea:	fb01 f303 	mul.w	r3, r1, r3
 8006fee:	4413      	add	r3, r2
 8006ff0:	3361      	adds	r3, #97	; 0x61
 8006ff2:	2203      	movs	r2, #3
 8006ff4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	212c      	movs	r1, #44	; 0x2c
 8006ffc:	fb01 f303 	mul.w	r3, r1, r3
 8007000:	4413      	add	r3, r2
 8007002:	333d      	adds	r3, #61	; 0x3d
 8007004:	781b      	ldrb	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d112      	bne.n	8007030 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	212c      	movs	r1, #44	; 0x2c
 8007010:	fb01 f303 	mul.w	r3, r1, r3
 8007014:	4413      	add	r3, r2
 8007016:	333c      	adds	r3, #60	; 0x3c
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d108      	bne.n	8007030 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	212c      	movs	r1, #44	; 0x2c
 8007024:	fb01 f303 	mul.w	r3, r1, r3
 8007028:	4413      	add	r3, r2
 800702a:	333d      	adds	r3, #61	; 0x3d
 800702c:	2201      	movs	r2, #1
 800702e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	4413      	add	r3, r2
 8007038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	0151      	lsls	r1, r2, #5
 8007042:	69ba      	ldr	r2, [r7, #24]
 8007044:	440a      	add	r2, r1
 8007046:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800704a:	f043 0302 	orr.w	r3, r3, #2
 800704e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	697a      	ldr	r2, [r7, #20]
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	4611      	mov	r1, r2
 800705a:	4618      	mov	r0, r3
 800705c:	f003 fe25 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	015a      	lsls	r2, r3, #5
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	4413      	add	r3, r2
 8007068:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800706c:	461a      	mov	r2, r3
 800706e:	2310      	movs	r3, #16
 8007070:	6093      	str	r3, [r2, #8]
}
 8007072:	e21b      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	015a      	lsls	r2, r3, #5
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	4413      	add	r3, r2
 800707c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007086:	2b80      	cmp	r3, #128	; 0x80
 8007088:	d174      	bne.n	8007174 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d121      	bne.n	80070d6 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	212c      	movs	r1, #44	; 0x2c
 8007098:	fb01 f303 	mul.w	r3, r1, r3
 800709c:	4413      	add	r3, r2
 800709e:	3361      	adds	r3, #97	; 0x61
 80070a0:	2206      	movs	r2, #6
 80070a2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	015a      	lsls	r2, r3, #5
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	4413      	add	r3, r2
 80070ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	0151      	lsls	r1, r2, #5
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	440a      	add	r2, r1
 80070ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070be:	f043 0302 	orr.w	r3, r3, #2
 80070c2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	b2d2      	uxtb	r2, r2
 80070cc:	4611      	mov	r1, r2
 80070ce:	4618      	mov	r0, r3
 80070d0:	f003 fdeb 	bl	800acaa <USB_HC_Halt>
 80070d4:	e044      	b.n	8007160 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	212c      	movs	r1, #44	; 0x2c
 80070dc:	fb01 f303 	mul.w	r3, r1, r3
 80070e0:	4413      	add	r3, r2
 80070e2:	335c      	adds	r3, #92	; 0x5c
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	1c5a      	adds	r2, r3, #1
 80070e8:	6879      	ldr	r1, [r7, #4]
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	202c      	movs	r0, #44	; 0x2c
 80070ee:	fb00 f303 	mul.w	r3, r0, r3
 80070f2:	440b      	add	r3, r1
 80070f4:	335c      	adds	r3, #92	; 0x5c
 80070f6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	212c      	movs	r1, #44	; 0x2c
 80070fe:	fb01 f303 	mul.w	r3, r1, r3
 8007102:	4413      	add	r3, r2
 8007104:	335c      	adds	r3, #92	; 0x5c
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2b02      	cmp	r3, #2
 800710a:	d920      	bls.n	800714e <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	212c      	movs	r1, #44	; 0x2c
 8007112:	fb01 f303 	mul.w	r3, r1, r3
 8007116:	4413      	add	r3, r2
 8007118:	335c      	adds	r3, #92	; 0x5c
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	212c      	movs	r1, #44	; 0x2c
 8007124:	fb01 f303 	mul.w	r3, r1, r3
 8007128:	4413      	add	r3, r2
 800712a:	3360      	adds	r3, #96	; 0x60
 800712c:	2204      	movs	r2, #4
 800712e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	b2d9      	uxtb	r1, r3
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	202c      	movs	r0, #44	; 0x2c
 800713a:	fb00 f303 	mul.w	r3, r0, r3
 800713e:	4413      	add	r3, r2
 8007140:	3360      	adds	r3, #96	; 0x60
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	461a      	mov	r2, r3
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f012 fc62 	bl	8019a10 <HAL_HCD_HC_NotifyURBChange_Callback>
 800714c:	e008      	b.n	8007160 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	212c      	movs	r1, #44	; 0x2c
 8007154:	fb01 f303 	mul.w	r3, r1, r3
 8007158:	4413      	add	r3, r2
 800715a:	3360      	adds	r3, #96	; 0x60
 800715c:	2202      	movs	r2, #2
 800715e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	4413      	add	r3, r2
 8007168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800716c:	461a      	mov	r2, r3
 800716e:	2380      	movs	r3, #128	; 0x80
 8007170:	6093      	str	r3, [r2, #8]
}
 8007172:	e19b      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	015a      	lsls	r2, r3, #5
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	4413      	add	r3, r2
 800717c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800718a:	d134      	bne.n	80071f6 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	015a      	lsls	r2, r3, #5
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	4413      	add	r3, r2
 8007194:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	0151      	lsls	r1, r2, #5
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	440a      	add	r2, r1
 80071a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071a6:	f043 0302 	orr.w	r3, r3, #2
 80071aa:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	697a      	ldr	r2, [r7, #20]
 80071b2:	b2d2      	uxtb	r2, r2
 80071b4:	4611      	mov	r1, r2
 80071b6:	4618      	mov	r0, r3
 80071b8:	f003 fd77 	bl	800acaa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	015a      	lsls	r2, r3, #5
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	4413      	add	r3, r2
 80071c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071c8:	461a      	mov	r2, r3
 80071ca:	2310      	movs	r3, #16
 80071cc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	015a      	lsls	r2, r3, #5
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	4413      	add	r3, r2
 80071d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071da:	461a      	mov	r2, r3
 80071dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	212c      	movs	r1, #44	; 0x2c
 80071e8:	fb01 f303 	mul.w	r3, r1, r3
 80071ec:	4413      	add	r3, r2
 80071ee:	3361      	adds	r3, #97	; 0x61
 80071f0:	2208      	movs	r2, #8
 80071f2:	701a      	strb	r2, [r3, #0]
}
 80071f4:	e15a      	b.n	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	015a      	lsls	r2, r3, #5
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	4413      	add	r3, r2
 80071fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b02      	cmp	r3, #2
 800720a:	f040 814f 	bne.w	80074ac <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	015a      	lsls	r2, r3, #5
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	4413      	add	r3, r2
 8007216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	0151      	lsls	r1, r2, #5
 8007220:	69ba      	ldr	r2, [r7, #24]
 8007222:	440a      	add	r2, r1
 8007224:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007228:	f023 0302 	bic.w	r3, r3, #2
 800722c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	212c      	movs	r1, #44	; 0x2c
 8007234:	fb01 f303 	mul.w	r3, r1, r3
 8007238:	4413      	add	r3, r2
 800723a:	3361      	adds	r3, #97	; 0x61
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	2b01      	cmp	r3, #1
 8007240:	d17d      	bne.n	800733e <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	212c      	movs	r1, #44	; 0x2c
 8007248:	fb01 f303 	mul.w	r3, r1, r3
 800724c:	4413      	add	r3, r2
 800724e:	3360      	adds	r3, #96	; 0x60
 8007250:	2201      	movs	r2, #1
 8007252:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	212c      	movs	r1, #44	; 0x2c
 800725a:	fb01 f303 	mul.w	r3, r1, r3
 800725e:	4413      	add	r3, r2
 8007260:	333f      	adds	r3, #63	; 0x3f
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	2b02      	cmp	r3, #2
 8007266:	d00a      	beq.n	800727e <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	212c      	movs	r1, #44	; 0x2c
 800726e:	fb01 f303 	mul.w	r3, r1, r3
 8007272:	4413      	add	r3, r2
 8007274:	333f      	adds	r3, #63	; 0x3f
 8007276:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007278:	2b03      	cmp	r3, #3
 800727a:	f040 8100 	bne.w	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d113      	bne.n	80072ae <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	212c      	movs	r1, #44	; 0x2c
 800728c:	fb01 f303 	mul.w	r3, r1, r3
 8007290:	4413      	add	r3, r2
 8007292:	3355      	adds	r3, #85	; 0x55
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	f083 0301 	eor.w	r3, r3, #1
 800729a:	b2d8      	uxtb	r0, r3
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	212c      	movs	r1, #44	; 0x2c
 80072a2:	fb01 f303 	mul.w	r3, r1, r3
 80072a6:	4413      	add	r3, r2
 80072a8:	3355      	adds	r3, #85	; 0x55
 80072aa:	4602      	mov	r2, r0
 80072ac:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	f040 80e3 	bne.w	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	212c      	movs	r1, #44	; 0x2c
 80072be:	fb01 f303 	mul.w	r3, r1, r3
 80072c2:	4413      	add	r3, r2
 80072c4:	334c      	adds	r3, #76	; 0x4c
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 80d8 	beq.w	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	212c      	movs	r1, #44	; 0x2c
 80072d4:	fb01 f303 	mul.w	r3, r1, r3
 80072d8:	4413      	add	r3, r2
 80072da:	334c      	adds	r3, #76	; 0x4c
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6879      	ldr	r1, [r7, #4]
 80072e0:	697a      	ldr	r2, [r7, #20]
 80072e2:	202c      	movs	r0, #44	; 0x2c
 80072e4:	fb00 f202 	mul.w	r2, r0, r2
 80072e8:	440a      	add	r2, r1
 80072ea:	3240      	adds	r2, #64	; 0x40
 80072ec:	8812      	ldrh	r2, [r2, #0]
 80072ee:	4413      	add	r3, r2
 80072f0:	3b01      	subs	r3, #1
 80072f2:	6879      	ldr	r1, [r7, #4]
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	202c      	movs	r0, #44	; 0x2c
 80072f8:	fb00 f202 	mul.w	r2, r0, r2
 80072fc:	440a      	add	r2, r1
 80072fe:	3240      	adds	r2, #64	; 0x40
 8007300:	8812      	ldrh	r2, [r2, #0]
 8007302:	fbb3 f3f2 	udiv	r3, r3, r2
 8007306:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	f000 80b5 	beq.w	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	212c      	movs	r1, #44	; 0x2c
 800731a:	fb01 f303 	mul.w	r3, r1, r3
 800731e:	4413      	add	r3, r2
 8007320:	3355      	adds	r3, #85	; 0x55
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	f083 0301 	eor.w	r3, r3, #1
 8007328:	b2d8      	uxtb	r0, r3
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	212c      	movs	r1, #44	; 0x2c
 8007330:	fb01 f303 	mul.w	r3, r1, r3
 8007334:	4413      	add	r3, r2
 8007336:	3355      	adds	r3, #85	; 0x55
 8007338:	4602      	mov	r2, r0
 800733a:	701a      	strb	r2, [r3, #0]
 800733c:	e09f      	b.n	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	212c      	movs	r1, #44	; 0x2c
 8007344:	fb01 f303 	mul.w	r3, r1, r3
 8007348:	4413      	add	r3, r2
 800734a:	3361      	adds	r3, #97	; 0x61
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	2b03      	cmp	r3, #3
 8007350:	d109      	bne.n	8007366 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	212c      	movs	r1, #44	; 0x2c
 8007358:	fb01 f303 	mul.w	r3, r1, r3
 800735c:	4413      	add	r3, r2
 800735e:	3360      	adds	r3, #96	; 0x60
 8007360:	2202      	movs	r2, #2
 8007362:	701a      	strb	r2, [r3, #0]
 8007364:	e08b      	b.n	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	212c      	movs	r1, #44	; 0x2c
 800736c:	fb01 f303 	mul.w	r3, r1, r3
 8007370:	4413      	add	r3, r2
 8007372:	3361      	adds	r3, #97	; 0x61
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	2b04      	cmp	r3, #4
 8007378:	d109      	bne.n	800738e <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	212c      	movs	r1, #44	; 0x2c
 8007380:	fb01 f303 	mul.w	r3, r1, r3
 8007384:	4413      	add	r3, r2
 8007386:	3360      	adds	r3, #96	; 0x60
 8007388:	2202      	movs	r2, #2
 800738a:	701a      	strb	r2, [r3, #0]
 800738c:	e077      	b.n	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	212c      	movs	r1, #44	; 0x2c
 8007394:	fb01 f303 	mul.w	r3, r1, r3
 8007398:	4413      	add	r3, r2
 800739a:	3361      	adds	r3, #97	; 0x61
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	2b05      	cmp	r3, #5
 80073a0:	d109      	bne.n	80073b6 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	212c      	movs	r1, #44	; 0x2c
 80073a8:	fb01 f303 	mul.w	r3, r1, r3
 80073ac:	4413      	add	r3, r2
 80073ae:	3360      	adds	r3, #96	; 0x60
 80073b0:	2205      	movs	r2, #5
 80073b2:	701a      	strb	r2, [r3, #0]
 80073b4:	e063      	b.n	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	212c      	movs	r1, #44	; 0x2c
 80073bc:	fb01 f303 	mul.w	r3, r1, r3
 80073c0:	4413      	add	r3, r2
 80073c2:	3361      	adds	r3, #97	; 0x61
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	2b06      	cmp	r3, #6
 80073c8:	d009      	beq.n	80073de <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	212c      	movs	r1, #44	; 0x2c
 80073d0:	fb01 f303 	mul.w	r3, r1, r3
 80073d4:	4413      	add	r3, r2
 80073d6:	3361      	adds	r3, #97	; 0x61
 80073d8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80073da:	2b08      	cmp	r3, #8
 80073dc:	d14f      	bne.n	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	212c      	movs	r1, #44	; 0x2c
 80073e4:	fb01 f303 	mul.w	r3, r1, r3
 80073e8:	4413      	add	r3, r2
 80073ea:	335c      	adds	r3, #92	; 0x5c
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	1c5a      	adds	r2, r3, #1
 80073f0:	6879      	ldr	r1, [r7, #4]
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	202c      	movs	r0, #44	; 0x2c
 80073f6:	fb00 f303 	mul.w	r3, r0, r3
 80073fa:	440b      	add	r3, r1
 80073fc:	335c      	adds	r3, #92	; 0x5c
 80073fe:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	212c      	movs	r1, #44	; 0x2c
 8007406:	fb01 f303 	mul.w	r3, r1, r3
 800740a:	4413      	add	r3, r2
 800740c:	335c      	adds	r3, #92	; 0x5c
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b02      	cmp	r3, #2
 8007412:	d912      	bls.n	800743a <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	212c      	movs	r1, #44	; 0x2c
 800741a:	fb01 f303 	mul.w	r3, r1, r3
 800741e:	4413      	add	r3, r2
 8007420:	335c      	adds	r3, #92	; 0x5c
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	212c      	movs	r1, #44	; 0x2c
 800742c:	fb01 f303 	mul.w	r3, r1, r3
 8007430:	4413      	add	r3, r2
 8007432:	3360      	adds	r3, #96	; 0x60
 8007434:	2204      	movs	r2, #4
 8007436:	701a      	strb	r2, [r3, #0]
 8007438:	e021      	b.n	800747e <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	212c      	movs	r1, #44	; 0x2c
 8007440:	fb01 f303 	mul.w	r3, r1, r3
 8007444:	4413      	add	r3, r2
 8007446:	3360      	adds	r3, #96	; 0x60
 8007448:	2202      	movs	r2, #2
 800744a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	4413      	add	r3, r2
 8007454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007462:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800746a:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	015a      	lsls	r2, r3, #5
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	4413      	add	r3, r2
 8007474:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007478:	461a      	mov	r2, r3
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	015a      	lsls	r2, r3, #5
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	4413      	add	r3, r2
 8007486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800748a:	461a      	mov	r2, r3
 800748c:	2302      	movs	r3, #2
 800748e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	b2d9      	uxtb	r1, r3
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	202c      	movs	r0, #44	; 0x2c
 800749a:	fb00 f303 	mul.w	r3, r0, r3
 800749e:	4413      	add	r3, r2
 80074a0:	3360      	adds	r3, #96	; 0x60
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f012 fab2 	bl	8019a10 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80074ac:	bf00      	nop
 80074ae:	3720      	adds	r7, #32
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b08a      	sub	sp, #40	; 0x28
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6a1b      	ldr	r3, [r3, #32]
 80074cc:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	f003 030f 	and.w	r3, r3, #15
 80074d4:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	0c5b      	lsrs	r3, r3, #17
 80074da:	f003 030f 	and.w	r3, r3, #15
 80074de:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80074e0:	69fb      	ldr	r3, [r7, #28]
 80074e2:	091b      	lsrs	r3, r3, #4
 80074e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074e8:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d004      	beq.n	80074fa <HCD_RXQLVL_IRQHandler+0x46>
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	2b05      	cmp	r3, #5
 80074f4:	f000 80a9 	beq.w	800764a <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80074f8:	e0aa      	b.n	8007650 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 80a6 	beq.w	800764e <HCD_RXQLVL_IRQHandler+0x19a>
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	212c      	movs	r1, #44	; 0x2c
 8007508:	fb01 f303 	mul.w	r3, r1, r3
 800750c:	4413      	add	r3, r2
 800750e:	3344      	adds	r3, #68	; 0x44
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f000 809b 	beq.w	800764e <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	212c      	movs	r1, #44	; 0x2c
 800751e:	fb01 f303 	mul.w	r3, r1, r3
 8007522:	4413      	add	r3, r2
 8007524:	3350      	adds	r3, #80	; 0x50
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	441a      	add	r2, r3
 800752c:	6879      	ldr	r1, [r7, #4]
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	202c      	movs	r0, #44	; 0x2c
 8007532:	fb00 f303 	mul.w	r3, r0, r3
 8007536:	440b      	add	r3, r1
 8007538:	334c      	adds	r3, #76	; 0x4c
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	429a      	cmp	r2, r3
 800753e:	d87a      	bhi.n	8007636 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6818      	ldr	r0, [r3, #0]
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	212c      	movs	r1, #44	; 0x2c
 800754a:	fb01 f303 	mul.w	r3, r1, r3
 800754e:	4413      	add	r3, r2
 8007550:	3344      	adds	r3, #68	; 0x44
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	b292      	uxth	r2, r2
 8007558:	4619      	mov	r1, r3
 800755a:	f002 ff1f 	bl	800a39c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	212c      	movs	r1, #44	; 0x2c
 8007564:	fb01 f303 	mul.w	r3, r1, r3
 8007568:	4413      	add	r3, r2
 800756a:	3344      	adds	r3, #68	; 0x44
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	441a      	add	r2, r3
 8007572:	6879      	ldr	r1, [r7, #4]
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	202c      	movs	r0, #44	; 0x2c
 8007578:	fb00 f303 	mul.w	r3, r0, r3
 800757c:	440b      	add	r3, r1
 800757e:	3344      	adds	r3, #68	; 0x44
 8007580:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	212c      	movs	r1, #44	; 0x2c
 8007588:	fb01 f303 	mul.w	r3, r1, r3
 800758c:	4413      	add	r3, r2
 800758e:	3350      	adds	r3, #80	; 0x50
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	441a      	add	r2, r3
 8007596:	6879      	ldr	r1, [r7, #4]
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	202c      	movs	r0, #44	; 0x2c
 800759c:	fb00 f303 	mul.w	r3, r0, r3
 80075a0:	440b      	add	r3, r1
 80075a2:	3350      	adds	r3, #80	; 0x50
 80075a4:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	015a      	lsls	r2, r3, #5
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	4413      	add	r3, r2
 80075ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	0cdb      	lsrs	r3, r3, #19
 80075b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075ba:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	212c      	movs	r1, #44	; 0x2c
 80075c2:	fb01 f303 	mul.w	r3, r1, r3
 80075c6:	4413      	add	r3, r2
 80075c8:	3340      	adds	r3, #64	; 0x40
 80075ca:	881b      	ldrh	r3, [r3, #0]
 80075cc:	461a      	mov	r2, r3
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d13c      	bne.n	800764e <HCD_RXQLVL_IRQHandler+0x19a>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d039      	beq.n	800764e <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	6a3b      	ldr	r3, [r7, #32]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80075f0:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075f8:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	6a3b      	ldr	r3, [r7, #32]
 8007600:	4413      	add	r3, r2
 8007602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007606:	461a      	mov	r2, r3
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	212c      	movs	r1, #44	; 0x2c
 8007612:	fb01 f303 	mul.w	r3, r1, r3
 8007616:	4413      	add	r3, r2
 8007618:	3354      	adds	r3, #84	; 0x54
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	f083 0301 	eor.w	r3, r3, #1
 8007620:	b2d8      	uxtb	r0, r3
 8007622:	687a      	ldr	r2, [r7, #4]
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	212c      	movs	r1, #44	; 0x2c
 8007628:	fb01 f303 	mul.w	r3, r1, r3
 800762c:	4413      	add	r3, r2
 800762e:	3354      	adds	r3, #84	; 0x54
 8007630:	4602      	mov	r2, r0
 8007632:	701a      	strb	r2, [r3, #0]
      break;
 8007634:	e00b      	b.n	800764e <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	212c      	movs	r1, #44	; 0x2c
 800763c:	fb01 f303 	mul.w	r3, r1, r3
 8007640:	4413      	add	r3, r2
 8007642:	3360      	adds	r3, #96	; 0x60
 8007644:	2204      	movs	r2, #4
 8007646:	701a      	strb	r2, [r3, #0]
      break;
 8007648:	e001      	b.n	800764e <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800764a:	bf00      	nop
 800764c:	e000      	b.n	8007650 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800764e:	bf00      	nop
  }
}
 8007650:	bf00      	nop
 8007652:	3728      	adds	r7, #40	; 0x28
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007684:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f003 0302 	and.w	r3, r3, #2
 800768c:	2b02      	cmp	r3, #2
 800768e:	d10b      	bne.n	80076a8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	2b01      	cmp	r3, #1
 8007698:	d102      	bne.n	80076a0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f012 f99c 	bl	80199d8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f043 0302 	orr.w	r3, r3, #2
 80076a6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f003 0308 	and.w	r3, r3, #8
 80076ae:	2b08      	cmp	r3, #8
 80076b0:	d132      	bne.n	8007718 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	f043 0308 	orr.w	r3, r3, #8
 80076b8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f003 0304 	and.w	r3, r3, #4
 80076c0:	2b04      	cmp	r3, #4
 80076c2:	d126      	bne.n	8007712 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	699b      	ldr	r3, [r3, #24]
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d113      	bne.n	80076f4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80076d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80076d6:	d106      	bne.n	80076e6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2102      	movs	r1, #2
 80076de:	4618      	mov	r0, r3
 80076e0:	f002 ffbc 	bl	800a65c <USB_InitFSLSPClkSel>
 80076e4:	e011      	b.n	800770a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2101      	movs	r1, #1
 80076ec:	4618      	mov	r0, r3
 80076ee:	f002 ffb5 	bl	800a65c <USB_InitFSLSPClkSel>
 80076f2:	e00a      	b.n	800770a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d106      	bne.n	800770a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007702:	461a      	mov	r2, r3
 8007704:	f64e 2360 	movw	r3, #60000	; 0xea60
 8007708:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f012 f98e 	bl	8019a2c <HAL_HCD_PortEnabled_Callback>
 8007710:	e002      	b.n	8007718 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f012 f998 	bl	8019a48 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f003 0320 	and.w	r3, r3, #32
 800771e:	2b20      	cmp	r3, #32
 8007720:	d103      	bne.n	800772a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f043 0320 	orr.w	r3, r3, #32
 8007728:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007730:	461a      	mov	r2, r3
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	6013      	str	r3, [r2, #0]
}
 8007736:	bf00      	nop
 8007738:	3718      	adds	r7, #24
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
	...

08007740 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e12b      	b.n	80079aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007758:	b2db      	uxtb	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d106      	bne.n	800776c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7fa f924 	bl	80019b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2224      	movs	r2, #36	; 0x24
 8007770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f022 0201 	bic.w	r2, r2, #1
 8007782:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007792:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80077a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80077a4:	f001 ff16 	bl	80095d4 <HAL_RCC_GetPCLK1Freq>
 80077a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	4a81      	ldr	r2, [pc, #516]	; (80079b4 <HAL_I2C_Init+0x274>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d807      	bhi.n	80077c4 <HAL_I2C_Init+0x84>
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	4a80      	ldr	r2, [pc, #512]	; (80079b8 <HAL_I2C_Init+0x278>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	bf94      	ite	ls
 80077bc:	2301      	movls	r3, #1
 80077be:	2300      	movhi	r3, #0
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	e006      	b.n	80077d2 <HAL_I2C_Init+0x92>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4a7d      	ldr	r2, [pc, #500]	; (80079bc <HAL_I2C_Init+0x27c>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	bf94      	ite	ls
 80077cc:	2301      	movls	r3, #1
 80077ce:	2300      	movhi	r3, #0
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e0e7      	b.n	80079aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	4a78      	ldr	r2, [pc, #480]	; (80079c0 <HAL_I2C_Init+0x280>)
 80077de:	fba2 2303 	umull	r2, r3, r2, r3
 80077e2:	0c9b      	lsrs	r3, r3, #18
 80077e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	430a      	orrs	r2, r1
 80077f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	6a1b      	ldr	r3, [r3, #32]
 8007800:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	4a6a      	ldr	r2, [pc, #424]	; (80079b4 <HAL_I2C_Init+0x274>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d802      	bhi.n	8007814 <HAL_I2C_Init+0xd4>
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	3301      	adds	r3, #1
 8007812:	e009      	b.n	8007828 <HAL_I2C_Init+0xe8>
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800781a:	fb02 f303 	mul.w	r3, r2, r3
 800781e:	4a69      	ldr	r2, [pc, #420]	; (80079c4 <HAL_I2C_Init+0x284>)
 8007820:	fba2 2303 	umull	r2, r3, r2, r3
 8007824:	099b      	lsrs	r3, r3, #6
 8007826:	3301      	adds	r3, #1
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	6812      	ldr	r2, [r2, #0]
 800782c:	430b      	orrs	r3, r1
 800782e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	69db      	ldr	r3, [r3, #28]
 8007836:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800783a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	495c      	ldr	r1, [pc, #368]	; (80079b4 <HAL_I2C_Init+0x274>)
 8007844:	428b      	cmp	r3, r1
 8007846:	d819      	bhi.n	800787c <HAL_I2C_Init+0x13c>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	1e59      	subs	r1, r3, #1
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	005b      	lsls	r3, r3, #1
 8007852:	fbb1 f3f3 	udiv	r3, r1, r3
 8007856:	1c59      	adds	r1, r3, #1
 8007858:	f640 73fc 	movw	r3, #4092	; 0xffc
 800785c:	400b      	ands	r3, r1
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00a      	beq.n	8007878 <HAL_I2C_Init+0x138>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	1e59      	subs	r1, r3, #1
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	005b      	lsls	r3, r3, #1
 800786c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007870:	3301      	adds	r3, #1
 8007872:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007876:	e051      	b.n	800791c <HAL_I2C_Init+0x1dc>
 8007878:	2304      	movs	r3, #4
 800787a:	e04f      	b.n	800791c <HAL_I2C_Init+0x1dc>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d111      	bne.n	80078a8 <HAL_I2C_Init+0x168>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	1e58      	subs	r0, r3, #1
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6859      	ldr	r1, [r3, #4]
 800788c:	460b      	mov	r3, r1
 800788e:	005b      	lsls	r3, r3, #1
 8007890:	440b      	add	r3, r1
 8007892:	fbb0 f3f3 	udiv	r3, r0, r3
 8007896:	3301      	adds	r3, #1
 8007898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800789c:	2b00      	cmp	r3, #0
 800789e:	bf0c      	ite	eq
 80078a0:	2301      	moveq	r3, #1
 80078a2:	2300      	movne	r3, #0
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	e012      	b.n	80078ce <HAL_I2C_Init+0x18e>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	1e58      	subs	r0, r3, #1
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6859      	ldr	r1, [r3, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	440b      	add	r3, r1
 80078b6:	0099      	lsls	r1, r3, #2
 80078b8:	440b      	add	r3, r1
 80078ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80078be:	3301      	adds	r3, #1
 80078c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	bf0c      	ite	eq
 80078c8:	2301      	moveq	r3, #1
 80078ca:	2300      	movne	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d001      	beq.n	80078d6 <HAL_I2C_Init+0x196>
 80078d2:	2301      	movs	r3, #1
 80078d4:	e022      	b.n	800791c <HAL_I2C_Init+0x1dc>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10e      	bne.n	80078fc <HAL_I2C_Init+0x1bc>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	1e58      	subs	r0, r3, #1
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6859      	ldr	r1, [r3, #4]
 80078e6:	460b      	mov	r3, r1
 80078e8:	005b      	lsls	r3, r3, #1
 80078ea:	440b      	add	r3, r1
 80078ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80078f0:	3301      	adds	r3, #1
 80078f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078fa:	e00f      	b.n	800791c <HAL_I2C_Init+0x1dc>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	1e58      	subs	r0, r3, #1
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6859      	ldr	r1, [r3, #4]
 8007904:	460b      	mov	r3, r1
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	440b      	add	r3, r1
 800790a:	0099      	lsls	r1, r3, #2
 800790c:	440b      	add	r3, r1
 800790e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007912:	3301      	adds	r3, #1
 8007914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007918:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	6809      	ldr	r1, [r1, #0]
 8007920:	4313      	orrs	r3, r2
 8007922:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	69da      	ldr	r2, [r3, #28]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	431a      	orrs	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	430a      	orrs	r2, r1
 800793e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800794a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6911      	ldr	r1, [r2, #16]
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	68d2      	ldr	r2, [r2, #12]
 8007956:	4311      	orrs	r1, r2
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	6812      	ldr	r2, [r2, #0]
 800795c:	430b      	orrs	r3, r1
 800795e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	695a      	ldr	r2, [r3, #20]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	431a      	orrs	r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	430a      	orrs	r2, r1
 800797a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f042 0201 	orr.w	r2, r2, #1
 800798a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2220      	movs	r2, #32
 8007996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	000186a0 	.word	0x000186a0
 80079b8:	001e847f 	.word	0x001e847f
 80079bc:	003d08ff 	.word	0x003d08ff
 80079c0:	431bde83 	.word	0x431bde83
 80079c4:	10624dd3 	.word	0x10624dd3

080079c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b088      	sub	sp, #32
 80079cc:	af02      	add	r7, sp, #8
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	607a      	str	r2, [r7, #4]
 80079d2:	461a      	mov	r2, r3
 80079d4:	460b      	mov	r3, r1
 80079d6:	817b      	strh	r3, [r7, #10]
 80079d8:	4613      	mov	r3, r2
 80079da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079dc:	f7fa ff44 	bl	8002868 <HAL_GetTick>
 80079e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	2b20      	cmp	r3, #32
 80079ec:	f040 80e0 	bne.w	8007bb0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	2319      	movs	r3, #25
 80079f6:	2201      	movs	r2, #1
 80079f8:	4970      	ldr	r1, [pc, #448]	; (8007bbc <HAL_I2C_Master_Transmit+0x1f4>)
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 f964 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d001      	beq.n	8007a0a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007a06:	2302      	movs	r3, #2
 8007a08:	e0d3      	b.n	8007bb2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_I2C_Master_Transmit+0x50>
 8007a14:	2302      	movs	r3, #2
 8007a16:	e0cc      	b.n	8007bb2 <HAL_I2C_Master_Transmit+0x1ea>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 0301 	and.w	r3, r3, #1
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d007      	beq.n	8007a3e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0201 	orr.w	r2, r2, #1
 8007a3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2221      	movs	r2, #33	; 0x21
 8007a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2210      	movs	r2, #16
 8007a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2200      	movs	r2, #0
 8007a62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	893a      	ldrh	r2, [r7, #8]
 8007a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	4a50      	ldr	r2, [pc, #320]	; (8007bc0 <HAL_I2C_Master_Transmit+0x1f8>)
 8007a7e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a80:	8979      	ldrh	r1, [r7, #10]
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	6a3a      	ldr	r2, [r7, #32]
 8007a86:	68f8      	ldr	r0, [r7, #12]
 8007a88:	f000 f89c 	bl	8007bc4 <I2C_MasterRequestWrite>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d001      	beq.n	8007a96 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e08d      	b.n	8007bb2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a96:	2300      	movs	r3, #0
 8007a98:	613b      	str	r3, [r7, #16]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	695b      	ldr	r3, [r3, #20]
 8007aa0:	613b      	str	r3, [r7, #16]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	613b      	str	r3, [r7, #16]
 8007aaa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007aac:	e066      	b.n	8007b7c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	6a39      	ldr	r1, [r7, #32]
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 f9de 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00d      	beq.n	8007ada <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac2:	2b04      	cmp	r3, #4
 8007ac4:	d107      	bne.n	8007ad6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ad4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e06b      	b.n	8007bb2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ade:	781a      	ldrb	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aea:	1c5a      	adds	r2, r3, #1
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	3b01      	subs	r3, #1
 8007af8:	b29a      	uxth	r2, r3
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b02:	3b01      	subs	r3, #1
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	695b      	ldr	r3, [r3, #20]
 8007b10:	f003 0304 	and.w	r3, r3, #4
 8007b14:	2b04      	cmp	r3, #4
 8007b16:	d11b      	bne.n	8007b50 <HAL_I2C_Master_Transmit+0x188>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d017      	beq.n	8007b50 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b24:	781a      	ldrb	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b30:	1c5a      	adds	r2, r3, #1
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	3b01      	subs	r3, #1
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	6a39      	ldr	r1, [r7, #32]
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 f9ce 	bl	8007ef6 <I2C_WaitOnBTFFlagUntilTimeout>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00d      	beq.n	8007b7c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b64:	2b04      	cmp	r3, #4
 8007b66:	d107      	bne.n	8007b78 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b76:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e01a      	b.n	8007bb2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d194      	bne.n	8007aae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2220      	movs	r2, #32
 8007b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007bac:	2300      	movs	r3, #0
 8007bae:	e000      	b.n	8007bb2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007bb0:	2302      	movs	r3, #2
  }
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3718      	adds	r7, #24
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	00100002 	.word	0x00100002
 8007bc0:	ffff0000 	.word	0xffff0000

08007bc4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b088      	sub	sp, #32
 8007bc8:	af02      	add	r7, sp, #8
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	607a      	str	r2, [r7, #4]
 8007bce:	603b      	str	r3, [r7, #0]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	2b08      	cmp	r3, #8
 8007bde:	d006      	beq.n	8007bee <I2C_MasterRequestWrite+0x2a>
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d003      	beq.n	8007bee <I2C_MasterRequestWrite+0x2a>
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007bec:	d108      	bne.n	8007c00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bfc:	601a      	str	r2, [r3, #0]
 8007bfe:	e00b      	b.n	8007c18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c04:	2b12      	cmp	r3, #18
 8007c06:	d107      	bne.n	8007c18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	9300      	str	r3, [sp, #0]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c24:	68f8      	ldr	r0, [r7, #12]
 8007c26:	f000 f84f 	bl	8007cc8 <I2C_WaitOnFlagUntilTimeout>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d00d      	beq.n	8007c4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c3e:	d103      	bne.n	8007c48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e035      	b.n	8007cb8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	691b      	ldr	r3, [r3, #16]
 8007c50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c54:	d108      	bne.n	8007c68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c56:	897b      	ldrh	r3, [r7, #10]
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c64:	611a      	str	r2, [r3, #16]
 8007c66:	e01b      	b.n	8007ca0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007c68:	897b      	ldrh	r3, [r7, #10]
 8007c6a:	11db      	asrs	r3, r3, #7
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	f003 0306 	and.w	r3, r3, #6
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	f063 030f 	orn	r3, r3, #15
 8007c78:	b2da      	uxtb	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	490e      	ldr	r1, [pc, #56]	; (8007cc0 <I2C_MasterRequestWrite+0xfc>)
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f000 f875 	bl	8007d76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e010      	b.n	8007cb8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007c96:	897b      	ldrh	r3, [r7, #10]
 8007c98:	b2da      	uxtb	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	4907      	ldr	r1, [pc, #28]	; (8007cc4 <I2C_MasterRequestWrite+0x100>)
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f000 f865 	bl	8007d76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e000      	b.n	8007cb8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007cb6:	2300      	movs	r3, #0
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3718      	adds	r7, #24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	00010008 	.word	0x00010008
 8007cc4:	00010002 	.word	0x00010002

08007cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	603b      	str	r3, [r7, #0]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007cd8:	e025      	b.n	8007d26 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce0:	d021      	beq.n	8007d26 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ce2:	f7fa fdc1 	bl	8002868 <HAL_GetTick>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	1ad3      	subs	r3, r2, r3
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d302      	bcc.n	8007cf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d116      	bne.n	8007d26 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2220      	movs	r2, #32
 8007d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d12:	f043 0220 	orr.w	r2, r3, #32
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d22:	2301      	movs	r3, #1
 8007d24:	e023      	b.n	8007d6e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	0c1b      	lsrs	r3, r3, #16
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d10d      	bne.n	8007d4c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	695b      	ldr	r3, [r3, #20]
 8007d36:	43da      	mvns	r2, r3
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	4013      	ands	r3, r2
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	bf0c      	ite	eq
 8007d42:	2301      	moveq	r3, #1
 8007d44:	2300      	movne	r3, #0
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	461a      	mov	r2, r3
 8007d4a:	e00c      	b.n	8007d66 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	43da      	mvns	r2, r3
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	4013      	ands	r3, r2
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	bf0c      	ite	eq
 8007d5e:	2301      	moveq	r3, #1
 8007d60:	2300      	movne	r3, #0
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	461a      	mov	r2, r3
 8007d66:	79fb      	ldrb	r3, [r7, #7]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d0b6      	beq.n	8007cda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}

08007d76 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007d76:	b580      	push	{r7, lr}
 8007d78:	b084      	sub	sp, #16
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	60f8      	str	r0, [r7, #12]
 8007d7e:	60b9      	str	r1, [r7, #8]
 8007d80:	607a      	str	r2, [r7, #4]
 8007d82:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007d84:	e051      	b.n	8007e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	695b      	ldr	r3, [r3, #20]
 8007d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d94:	d123      	bne.n	8007dde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007da4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007dae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2200      	movs	r2, #0
 8007db4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2220      	movs	r2, #32
 8007dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dca:	f043 0204 	orr.w	r2, r3, #4
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e046      	b.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de4:	d021      	beq.n	8007e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007de6:	f7fa fd3f 	bl	8002868 <HAL_GetTick>
 8007dea:	4602      	mov	r2, r0
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	1ad3      	subs	r3, r2, r3
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d302      	bcc.n	8007dfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d116      	bne.n	8007e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2220      	movs	r2, #32
 8007e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	f043 0220 	orr.w	r2, r3, #32
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e020      	b.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	0c1b      	lsrs	r3, r3, #16
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d10c      	bne.n	8007e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	43da      	mvns	r2, r3
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	4013      	ands	r3, r2
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	bf14      	ite	ne
 8007e46:	2301      	movne	r3, #1
 8007e48:	2300      	moveq	r3, #0
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	e00b      	b.n	8007e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	699b      	ldr	r3, [r3, #24]
 8007e54:	43da      	mvns	r2, r3
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	4013      	ands	r3, r2
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	bf14      	ite	ne
 8007e60:	2301      	movne	r3, #1
 8007e62:	2300      	moveq	r3, #0
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d18d      	bne.n	8007d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007e80:	e02d      	b.n	8007ede <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f000 f878 	bl	8007f78 <I2C_IsAcknowledgeFailed>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e02d      	b.n	8007eee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e98:	d021      	beq.n	8007ede <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e9a:	f7fa fce5 	bl	8002868 <HAL_GetTick>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d302      	bcc.n	8007eb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d116      	bne.n	8007ede <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2220      	movs	r2, #32
 8007eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eca:	f043 0220 	orr.w	r2, r3, #32
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e007      	b.n	8007eee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	695b      	ldr	r3, [r3, #20]
 8007ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee8:	2b80      	cmp	r3, #128	; 0x80
 8007eea:	d1ca      	bne.n	8007e82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3710      	adds	r7, #16
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b084      	sub	sp, #16
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	60f8      	str	r0, [r7, #12]
 8007efe:	60b9      	str	r1, [r7, #8]
 8007f00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f02:	e02d      	b.n	8007f60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f000 f837 	bl	8007f78 <I2C_IsAcknowledgeFailed>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d001      	beq.n	8007f14 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e02d      	b.n	8007f70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f1a:	d021      	beq.n	8007f60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f1c:	f7fa fca4 	bl	8002868 <HAL_GetTick>
 8007f20:	4602      	mov	r2, r0
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d302      	bcc.n	8007f32 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d116      	bne.n	8007f60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4c:	f043 0220 	orr.w	r2, r3, #32
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e007      	b.n	8007f70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	695b      	ldr	r3, [r3, #20]
 8007f66:	f003 0304 	and.w	r3, r3, #4
 8007f6a:	2b04      	cmp	r3, #4
 8007f6c:	d1ca      	bne.n	8007f04 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3710      	adds	r7, #16
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}

08007f78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f8e:	d11b      	bne.n	8007fc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2220      	movs	r2, #32
 8007fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb4:	f043 0204 	orr.w	r2, r3, #4
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e000      	b.n	8007fca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
	...

08007fd8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b088      	sub	sp, #32
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d101      	bne.n	8007fea <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e128      	b.n	800823c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d109      	bne.n	800800a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a90      	ldr	r2, [pc, #576]	; (8008244 <HAL_I2S_Init+0x26c>)
 8008002:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7f9 fd51 	bl	8001aac <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2202      	movs	r2, #2
 800800e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	69db      	ldr	r3, [r3, #28]
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	6812      	ldr	r2, [r2, #0]
 800801c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008020:	f023 030f 	bic.w	r3, r3, #15
 8008024:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2202      	movs	r2, #2
 800802c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	2b02      	cmp	r3, #2
 8008034:	d060      	beq.n	80080f8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d102      	bne.n	8008044 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800803e:	2310      	movs	r3, #16
 8008040:	617b      	str	r3, [r7, #20]
 8008042:	e001      	b.n	8008048 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8008044:	2320      	movs	r3, #32
 8008046:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	2b20      	cmp	r3, #32
 800804e:	d802      	bhi.n	8008056 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	005b      	lsls	r3, r3, #1
 8008054:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8008056:	2001      	movs	r0, #1
 8008058:	f001 fbc6 	bl	80097e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800805c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	691b      	ldr	r3, [r3, #16]
 8008062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008066:	d125      	bne.n	80080b4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d010      	beq.n	8008092 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	fbb2 f2f3 	udiv	r2, r2, r3
 800807a:	4613      	mov	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	461a      	mov	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	695b      	ldr	r3, [r3, #20]
 8008088:	fbb2 f3f3 	udiv	r3, r2, r3
 800808c:	3305      	adds	r3, #5
 800808e:	613b      	str	r3, [r7, #16]
 8008090:	e01f      	b.n	80080d2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	00db      	lsls	r3, r3, #3
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	fbb2 f2f3 	udiv	r2, r2, r3
 800809c:	4613      	mov	r3, r2
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	4413      	add	r3, r2
 80080a2:	005b      	lsls	r3, r3, #1
 80080a4:	461a      	mov	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ae:	3305      	adds	r3, #5
 80080b0:	613b      	str	r3, [r7, #16]
 80080b2:	e00e      	b.n	80080d2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80080b4:	68fa      	ldr	r2, [r7, #12]
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80080bc:	4613      	mov	r3, r2
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	4413      	add	r3, r2
 80080c2:	005b      	lsls	r3, r3, #1
 80080c4:	461a      	mov	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	695b      	ldr	r3, [r3, #20]
 80080ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ce:	3305      	adds	r3, #5
 80080d0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	4a5c      	ldr	r2, [pc, #368]	; (8008248 <HAL_I2S_Init+0x270>)
 80080d6:	fba2 2303 	umull	r2, r3, r2, r3
 80080da:	08db      	lsrs	r3, r3, #3
 80080dc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f003 0301 	and.w	r3, r3, #1
 80080e4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	085b      	lsrs	r3, r3, #1
 80080ee:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	021b      	lsls	r3, r3, #8
 80080f4:	61bb      	str	r3, [r7, #24]
 80080f6:	e003      	b.n	8008100 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80080f8:	2302      	movs	r3, #2
 80080fa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80080fc:	2300      	movs	r3, #0
 80080fe:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	2b01      	cmp	r3, #1
 8008104:	d902      	bls.n	800810c <HAL_I2S_Init+0x134>
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	2bff      	cmp	r3, #255	; 0xff
 800810a:	d907      	bls.n	800811c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008110:	f043 0210 	orr.w	r2, r3, #16
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e08f      	b.n	800823c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	691a      	ldr	r2, [r3, #16]
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	ea42 0103 	orr.w	r1, r2, r3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	430a      	orrs	r2, r1
 800812e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800813a:	f023 030f 	bic.w	r3, r3, #15
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	6851      	ldr	r1, [r2, #4]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6892      	ldr	r2, [r2, #8]
 8008146:	4311      	orrs	r1, r2
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	68d2      	ldr	r2, [r2, #12]
 800814c:	4311      	orrs	r1, r2
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	6992      	ldr	r2, [r2, #24]
 8008152:	430a      	orrs	r2, r1
 8008154:	431a      	orrs	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800815e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a1b      	ldr	r3, [r3, #32]
 8008164:	2b01      	cmp	r3, #1
 8008166:	d161      	bne.n	800822c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	4a38      	ldr	r2, [pc, #224]	; (800824c <HAL_I2S_Init+0x274>)
 800816c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a37      	ldr	r2, [pc, #220]	; (8008250 <HAL_I2S_Init+0x278>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d101      	bne.n	800817c <HAL_I2S_Init+0x1a4>
 8008178:	4b36      	ldr	r3, [pc, #216]	; (8008254 <HAL_I2S_Init+0x27c>)
 800817a:	e001      	b.n	8008180 <HAL_I2S_Init+0x1a8>
 800817c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	6812      	ldr	r2, [r2, #0]
 8008186:	4932      	ldr	r1, [pc, #200]	; (8008250 <HAL_I2S_Init+0x278>)
 8008188:	428a      	cmp	r2, r1
 800818a:	d101      	bne.n	8008190 <HAL_I2S_Init+0x1b8>
 800818c:	4a31      	ldr	r2, [pc, #196]	; (8008254 <HAL_I2S_Init+0x27c>)
 800818e:	e001      	b.n	8008194 <HAL_I2S_Init+0x1bc>
 8008190:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8008194:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008198:	f023 030f 	bic.w	r3, r3, #15
 800819c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a2b      	ldr	r2, [pc, #172]	; (8008250 <HAL_I2S_Init+0x278>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d101      	bne.n	80081ac <HAL_I2S_Init+0x1d4>
 80081a8:	4b2a      	ldr	r3, [pc, #168]	; (8008254 <HAL_I2S_Init+0x27c>)
 80081aa:	e001      	b.n	80081b0 <HAL_I2S_Init+0x1d8>
 80081ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80081b0:	2202      	movs	r2, #2
 80081b2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a25      	ldr	r2, [pc, #148]	; (8008250 <HAL_I2S_Init+0x278>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d101      	bne.n	80081c2 <HAL_I2S_Init+0x1ea>
 80081be:	4b25      	ldr	r3, [pc, #148]	; (8008254 <HAL_I2S_Init+0x27c>)
 80081c0:	e001      	b.n	80081c6 <HAL_I2S_Init+0x1ee>
 80081c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80081c6:	69db      	ldr	r3, [r3, #28]
 80081c8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081d2:	d003      	beq.n	80081dc <HAL_I2S_Init+0x204>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d103      	bne.n	80081e4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80081dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081e0:	613b      	str	r3, [r7, #16]
 80081e2:	e001      	b.n	80081e8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80081e4:	2300      	movs	r3, #0
 80081e6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80081f2:	4313      	orrs	r3, r2
 80081f4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	68db      	ldr	r3, [r3, #12]
 80081fa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80081fc:	4313      	orrs	r3, r2
 80081fe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008206:	4313      	orrs	r3, r2
 8008208:	b29a      	uxth	r2, r3
 800820a:	897b      	ldrh	r3, [r7, #10]
 800820c:	4313      	orrs	r3, r2
 800820e:	b29b      	uxth	r3, r3
 8008210:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008214:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a0d      	ldr	r2, [pc, #52]	; (8008250 <HAL_I2S_Init+0x278>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d101      	bne.n	8008224 <HAL_I2S_Init+0x24c>
 8008220:	4b0c      	ldr	r3, [pc, #48]	; (8008254 <HAL_I2S_Init+0x27c>)
 8008222:	e001      	b.n	8008228 <HAL_I2S_Init+0x250>
 8008224:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008228:	897a      	ldrh	r2, [r7, #10]
 800822a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800823a:	2300      	movs	r3, #0
}
 800823c:	4618      	mov	r0, r3
 800823e:	3720      	adds	r7, #32
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	08008703 	.word	0x08008703
 8008248:	cccccccd 	.word	0xcccccccd
 800824c:	08008889 	.word	0x08008889
 8008250:	40003800 	.word	0x40003800
 8008254:	40003400 	.word	0x40003400

08008258 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b088      	sub	sp, #32
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800826c:	d004      	beq.n	8008278 <HAL_I2S_DMAStop+0x20>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	2b00      	cmp	r3, #0
 8008274:	f040 80d1 	bne.w	800841a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00f      	beq.n	80082a0 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008284:	4618      	mov	r0, r3
 8008286:	f7fa fd3d 	bl	8002d04 <HAL_DMA_Abort>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d007      	beq.n	80082a0 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008294:	f043 0208 	orr.w	r2, r3, #8
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80082a0:	2364      	movs	r3, #100	; 0x64
 80082a2:	2201      	movs	r2, #1
 80082a4:	2102      	movs	r1, #2
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 fab5 	bl	8008816 <I2S_WaitFlagStateUntilTimeout>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00b      	beq.n	80082ca <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b6:	f043 0201 	orr.w	r2, r3, #1
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2201      	movs	r2, #1
 80082c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80082ca:	2364      	movs	r3, #100	; 0x64
 80082cc:	2200      	movs	r2, #0
 80082ce:	2180      	movs	r1, #128	; 0x80
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 faa0 	bl	8008816 <I2S_WaitFlagStateUntilTimeout>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00b      	beq.n	80082f4 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e0:	f043 0201 	orr.w	r2, r3, #1
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	69da      	ldr	r2, [r3, #28]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008302:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008304:	2300      	movs	r3, #0
 8008306:	617b      	str	r3, [r7, #20]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	617b      	str	r3, [r7, #20]
 8008310:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	685a      	ldr	r2, [r3, #4]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0202 	bic.w	r2, r2, #2
 8008320:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008328:	b2db      	uxtb	r3, r3
 800832a:	2b05      	cmp	r3, #5
 800832c:	f040 8165 	bne.w	80085fa <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00f      	beq.n	8008358 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800833c:	4618      	mov	r0, r3
 800833e:	f7fa fce1 	bl	8002d04 <HAL_DMA_Abort>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d007      	beq.n	8008358 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800834c:	f043 0208 	orr.w	r2, r3, #8
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a8a      	ldr	r2, [pc, #552]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d101      	bne.n	8008366 <HAL_I2S_DMAStop+0x10e>
 8008362:	4b8a      	ldr	r3, [pc, #552]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008364:	e001      	b.n	800836a <HAL_I2S_DMAStop+0x112>
 8008366:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800836a:	69da      	ldr	r2, [r3, #28]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4985      	ldr	r1, [pc, #532]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 8008372:	428b      	cmp	r3, r1
 8008374:	d101      	bne.n	800837a <HAL_I2S_DMAStop+0x122>
 8008376:	4b85      	ldr	r3, [pc, #532]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008378:	e001      	b.n	800837e <HAL_I2S_DMAStop+0x126>
 800837a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800837e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008382:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8008384:	2300      	movs	r3, #0
 8008386:	613b      	str	r3, [r7, #16]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a7e      	ldr	r2, [pc, #504]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d101      	bne.n	8008396 <HAL_I2S_DMAStop+0x13e>
 8008392:	4b7e      	ldr	r3, [pc, #504]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008394:	e001      	b.n	800839a <HAL_I2S_DMAStop+0x142>
 8008396:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	613b      	str	r3, [r7, #16]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a79      	ldr	r2, [pc, #484]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d101      	bne.n	80083ac <HAL_I2S_DMAStop+0x154>
 80083a8:	4b78      	ldr	r3, [pc, #480]	; (800858c <HAL_I2S_DMAStop+0x334>)
 80083aa:	e001      	b.n	80083b0 <HAL_I2S_DMAStop+0x158>
 80083ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	613b      	str	r3, [r7, #16]
 80083b4:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a73      	ldr	r2, [pc, #460]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d101      	bne.n	80083c4 <HAL_I2S_DMAStop+0x16c>
 80083c0:	4b72      	ldr	r3, [pc, #456]	; (800858c <HAL_I2S_DMAStop+0x334>)
 80083c2:	e001      	b.n	80083c8 <HAL_I2S_DMAStop+0x170>
 80083c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083c8:	685a      	ldr	r2, [r3, #4]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	496e      	ldr	r1, [pc, #440]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 80083d0:	428b      	cmp	r3, r1
 80083d2:	d101      	bne.n	80083d8 <HAL_I2S_DMAStop+0x180>
 80083d4:	4b6d      	ldr	r3, [pc, #436]	; (800858c <HAL_I2S_DMAStop+0x334>)
 80083d6:	e001      	b.n	80083dc <HAL_I2S_DMAStop+0x184>
 80083d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80083dc:	f022 0201 	bic.w	r2, r2, #1
 80083e0:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10c      	bne.n	8008404 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2201      	movs	r2, #1
 80083fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008402:	e0fa      	b.n	80085fa <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a5f      	ldr	r2, [pc, #380]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d101      	bne.n	8008412 <HAL_I2S_DMAStop+0x1ba>
 800840e:	4b5f      	ldr	r3, [pc, #380]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008410:	e001      	b.n	8008416 <HAL_I2S_DMAStop+0x1be>
 8008412:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008416:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008418:	e0ef      	b.n	80085fa <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008422:	d005      	beq.n	8008430 <HAL_I2S_DMAStop+0x1d8>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800842c:	f040 80e5 	bne.w	80085fa <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008434:	2b00      	cmp	r3, #0
 8008436:	d00f      	beq.n	8008458 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800843c:	4618      	mov	r0, r3
 800843e:	f7fa fc61 	bl	8002d04 <HAL_DMA_Abort>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d007      	beq.n	8008458 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800844c:	f043 0208 	orr.w	r2, r3, #8
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800845e:	b2db      	uxtb	r3, r3
 8008460:	2b05      	cmp	r3, #5
 8008462:	f040 809a 	bne.w	800859a <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00f      	beq.n	800848e <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008472:	4618      	mov	r0, r3
 8008474:	f7fa fc46 	bl	8002d04 <HAL_DMA_Abort>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d007      	beq.n	800848e <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008482:	f043 0208 	orr.w	r2, r3, #8
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800848e:	f7fa f9eb 	bl	8002868 <HAL_GetTick>
 8008492:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008494:	e012      	b.n	80084bc <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008496:	f7fa f9e7 	bl	8002868 <HAL_GetTick>
 800849a:	4602      	mov	r2, r0
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	1ad3      	subs	r3, r2, r3
 80084a0:	2b64      	cmp	r3, #100	; 0x64
 80084a2:	d90b      	bls.n	80084bc <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a8:	f043 0201 	orr.w	r2, r3, #1
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a31      	ldr	r2, [pc, #196]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d101      	bne.n	80084ca <HAL_I2S_DMAStop+0x272>
 80084c6:	4b31      	ldr	r3, [pc, #196]	; (800858c <HAL_I2S_DMAStop+0x334>)
 80084c8:	e001      	b.n	80084ce <HAL_I2S_DMAStop+0x276>
 80084ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	f003 0302 	and.w	r3, r3, #2
 80084d4:	2b02      	cmp	r3, #2
 80084d6:	d1de      	bne.n	8008496 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80084d8:	e012      	b.n	8008500 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80084da:	f7fa f9c5 	bl	8002868 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	2b64      	cmp	r3, #100	; 0x64
 80084e6:	d90b      	bls.n	8008500 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084ec:	f043 0201 	orr.w	r2, r3, #1
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a20      	ldr	r2, [pc, #128]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d101      	bne.n	800850e <HAL_I2S_DMAStop+0x2b6>
 800850a:	4b20      	ldr	r3, [pc, #128]	; (800858c <HAL_I2S_DMAStop+0x334>)
 800850c:	e001      	b.n	8008512 <HAL_I2S_DMAStop+0x2ba>
 800850e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008518:	2b80      	cmp	r3, #128	; 0x80
 800851a:	d0de      	beq.n	80084da <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a19      	ldr	r2, [pc, #100]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d101      	bne.n	800852a <HAL_I2S_DMAStop+0x2d2>
 8008526:	4b19      	ldr	r3, [pc, #100]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008528:	e001      	b.n	800852e <HAL_I2S_DMAStop+0x2d6>
 800852a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800852e:	69da      	ldr	r2, [r3, #28]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4914      	ldr	r1, [pc, #80]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 8008536:	428b      	cmp	r3, r1
 8008538:	d101      	bne.n	800853e <HAL_I2S_DMAStop+0x2e6>
 800853a:	4b14      	ldr	r3, [pc, #80]	; (800858c <HAL_I2S_DMAStop+0x334>)
 800853c:	e001      	b.n	8008542 <HAL_I2S_DMAStop+0x2ea>
 800853e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008546:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8008548:	2300      	movs	r3, #0
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a0d      	ldr	r2, [pc, #52]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d101      	bne.n	800855a <HAL_I2S_DMAStop+0x302>
 8008556:	4b0d      	ldr	r3, [pc, #52]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008558:	e001      	b.n	800855e <HAL_I2S_DMAStop+0x306>
 800855a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	60fb      	str	r3, [r7, #12]
 8008562:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a07      	ldr	r2, [pc, #28]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d101      	bne.n	8008572 <HAL_I2S_DMAStop+0x31a>
 800856e:	4b07      	ldr	r3, [pc, #28]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008570:	e001      	b.n	8008576 <HAL_I2S_DMAStop+0x31e>
 8008572:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008576:	685a      	ldr	r2, [r3, #4]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4902      	ldr	r1, [pc, #8]	; (8008588 <HAL_I2S_DMAStop+0x330>)
 800857e:	428b      	cmp	r3, r1
 8008580:	d106      	bne.n	8008590 <HAL_I2S_DMAStop+0x338>
 8008582:	4b02      	ldr	r3, [pc, #8]	; (800858c <HAL_I2S_DMAStop+0x334>)
 8008584:	e006      	b.n	8008594 <HAL_I2S_DMAStop+0x33c>
 8008586:	bf00      	nop
 8008588:	40003800 	.word	0x40003800
 800858c:	40003400 	.word	0x40003400
 8008590:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008594:	f022 0202 	bic.w	r2, r2, #2
 8008598:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	69da      	ldr	r2, [r3, #28]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085a8:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80085aa:	2300      	movs	r3, #0
 80085ac:	60bb      	str	r3, [r7, #8]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	60bb      	str	r3, [r7, #8]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	60bb      	str	r3, [r7, #8]
 80085be:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	685a      	ldr	r2, [r3, #4]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 0201 	bic.w	r2, r2, #1
 80085ce:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085d8:	d10c      	bne.n	80085f4 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2201      	movs	r2, #1
 80085ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	77fb      	strb	r3, [r7, #31]
 80085f2:	e002      	b.n	80085fa <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8008602:	7ffb      	ldrb	r3, [r7, #31]
}
 8008604:	4618      	mov	r0, r3
 8008606:	3720      	adds	r7, #32
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008620:	b480      	push	{r7}
 8008622:	b083      	sub	sp, #12
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800863c:	bf00      	nop
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008654:	881a      	ldrh	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008660:	1c9a      	adds	r2, r3, #2
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800866a:	b29b      	uxth	r3, r3
 800866c:	3b01      	subs	r3, #1
 800866e:	b29a      	uxth	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008678:	b29b      	uxth	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10e      	bne.n	800869c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800868c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2201      	movs	r2, #1
 8008692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f7ff ffb8 	bl	800860c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800869c:	bf00      	nop
 800869e:	3708      	adds	r7, #8
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68da      	ldr	r2, [r3, #12]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b6:	b292      	uxth	r2, r2
 80086b8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086be:	1c9a      	adds	r2, r3, #2
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	3b01      	subs	r3, #1
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d10e      	bne.n	80086fa <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80086ea:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7ff ff93 	bl	8008620 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80086fa:	bf00      	nop
 80086fc:	3708      	adds	r7, #8
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}

08008702 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	b086      	sub	sp, #24
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b04      	cmp	r3, #4
 800871c:	d13a      	bne.n	8008794 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	f003 0301 	and.w	r3, r3, #1
 8008724:	2b01      	cmp	r3, #1
 8008726:	d109      	bne.n	800873c <I2S_IRQHandler+0x3a>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008732:	2b40      	cmp	r3, #64	; 0x40
 8008734:	d102      	bne.n	800873c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f7ff ffb4 	bl	80086a4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008742:	2b40      	cmp	r3, #64	; 0x40
 8008744:	d126      	bne.n	8008794 <I2S_IRQHandler+0x92>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	f003 0320 	and.w	r3, r3, #32
 8008750:	2b20      	cmp	r3, #32
 8008752:	d11f      	bne.n	8008794 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	685a      	ldr	r2, [r3, #4]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008762:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008764:	2300      	movs	r3, #0
 8008766:	613b      	str	r3, [r7, #16]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	613b      	str	r3, [r7, #16]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	613b      	str	r3, [r7, #16]
 8008778:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008786:	f043 0202 	orr.w	r2, r3, #2
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f7ff ff50 	bl	8008634 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800879a:	b2db      	uxtb	r3, r3
 800879c:	2b03      	cmp	r3, #3
 800879e:	d136      	bne.n	800880e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d109      	bne.n	80087be <I2S_IRQHandler+0xbc>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b4:	2b80      	cmp	r3, #128	; 0x80
 80087b6:	d102      	bne.n	80087be <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f7ff ff45 	bl	8008648 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	f003 0308 	and.w	r3, r3, #8
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	d122      	bne.n	800880e <I2S_IRQHandler+0x10c>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	f003 0320 	and.w	r3, r3, #32
 80087d2:	2b20      	cmp	r3, #32
 80087d4:	d11b      	bne.n	800880e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	685a      	ldr	r2, [r3, #4]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80087e4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80087e6:	2300      	movs	r3, #0
 80087e8:	60fb      	str	r3, [r7, #12]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	60fb      	str	r3, [r7, #12]
 80087f2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008800:	f043 0204 	orr.w	r2, r3, #4
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f7ff ff13 	bl	8008634 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800880e:	bf00      	nop
 8008810:	3718      	adds	r7, #24
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}

08008816 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008816:	b580      	push	{r7, lr}
 8008818:	b086      	sub	sp, #24
 800881a:	af00      	add	r7, sp, #0
 800881c:	60f8      	str	r0, [r7, #12]
 800881e:	60b9      	str	r1, [r7, #8]
 8008820:	603b      	str	r3, [r7, #0]
 8008822:	4613      	mov	r3, r2
 8008824:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8008826:	f7fa f81f 	bl	8002868 <HAL_GetTick>
 800882a:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800882c:	e018      	b.n	8008860 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008834:	d014      	beq.n	8008860 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8008836:	f7fa f817 	bl	8002868 <HAL_GetTick>
 800883a:	4602      	mov	r2, r0
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	1ad3      	subs	r3, r2, r3
 8008840:	683a      	ldr	r2, [r7, #0]
 8008842:	429a      	cmp	r2, r3
 8008844:	d902      	bls.n	800884c <I2S_WaitFlagStateUntilTimeout+0x36>
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d109      	bne.n	8008860 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800885c:	2303      	movs	r3, #3
 800885e:	e00f      	b.n	8008880 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	689a      	ldr	r2, [r3, #8]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	4013      	ands	r3, r2
 800886a:	68ba      	ldr	r2, [r7, #8]
 800886c:	429a      	cmp	r2, r3
 800886e:	bf0c      	ite	eq
 8008870:	2301      	moveq	r3, #1
 8008872:	2300      	movne	r3, #0
 8008874:	b2db      	uxtb	r3, r3
 8008876:	461a      	mov	r2, r3
 8008878:	79fb      	ldrb	r3, [r7, #7]
 800887a:	429a      	cmp	r2, r3
 800887c:	d1d7      	bne.n	800882e <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800887e:	2300      	movs	r3, #0
}
 8008880:	4618      	mov	r0, r3
 8008882:	3718      	adds	r7, #24
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4aa2      	ldr	r2, [pc, #648]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d101      	bne.n	80088a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80088a2:	4ba2      	ldr	r3, [pc, #648]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80088a4:	e001      	b.n	80088aa <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80088a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a9b      	ldr	r2, [pc, #620]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d101      	bne.n	80088c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80088c0:	4b9a      	ldr	r3, [pc, #616]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80088c2:	e001      	b.n	80088c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80088c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088d4:	d004      	beq.n	80088e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f040 8099 	bne.w	8008a12 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	f003 0302 	and.w	r3, r3, #2
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d107      	bne.n	80088fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f925 	bl	8008b44 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b01      	cmp	r3, #1
 8008902:	d107      	bne.n	8008914 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800890a:	2b00      	cmp	r3, #0
 800890c:	d002      	beq.n	8008914 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 f9c8 	bl	8008ca4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800891a:	2b40      	cmp	r3, #64	; 0x40
 800891c:	d13a      	bne.n	8008994 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	f003 0320 	and.w	r3, r3, #32
 8008924:	2b00      	cmp	r3, #0
 8008926:	d035      	beq.n	8008994 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a7e      	ldr	r2, [pc, #504]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d101      	bne.n	8008936 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008932:	4b7e      	ldr	r3, [pc, #504]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008934:	e001      	b.n	800893a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008936:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800893a:	685a      	ldr	r2, [r3, #4]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4979      	ldr	r1, [pc, #484]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008942:	428b      	cmp	r3, r1
 8008944:	d101      	bne.n	800894a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008946:	4b79      	ldr	r3, [pc, #484]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008948:	e001      	b.n	800894e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800894a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800894e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008952:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	685a      	ldr	r2, [r3, #4]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008962:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008964:	2300      	movs	r3, #0
 8008966:	60fb      	str	r3, [r7, #12]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	60fb      	str	r3, [r7, #12]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	689b      	ldr	r3, [r3, #8]
 8008976:	60fb      	str	r3, [r7, #12]
 8008978:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008986:	f043 0202 	orr.w	r2, r3, #2
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f7ff fe50 	bl	8008634 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	f003 0308 	and.w	r3, r3, #8
 800899a:	2b08      	cmp	r3, #8
 800899c:	f040 80be 	bne.w	8008b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	f003 0320 	and.w	r3, r3, #32
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 80b8 	beq.w	8008b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	685a      	ldr	r2, [r3, #4]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80089ba:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a59      	ldr	r2, [pc, #356]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d101      	bne.n	80089ca <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80089c6:	4b59      	ldr	r3, [pc, #356]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80089c8:	e001      	b.n	80089ce <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80089ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089ce:	685a      	ldr	r2, [r3, #4]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4954      	ldr	r1, [pc, #336]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80089d6:	428b      	cmp	r3, r1
 80089d8:	d101      	bne.n	80089de <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80089da:	4b54      	ldr	r3, [pc, #336]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80089dc:	e001      	b.n	80089e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80089de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80089e6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80089e8:	2300      	movs	r3, #0
 80089ea:	60bb      	str	r3, [r7, #8]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	60bb      	str	r3, [r7, #8]
 80089f4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2201      	movs	r2, #1
 80089fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a02:	f043 0204 	orr.w	r2, r3, #4
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f7ff fe12 	bl	8008634 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008a10:	e084      	b.n	8008b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	f003 0302 	and.w	r3, r3, #2
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d107      	bne.n	8008a2c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d002      	beq.n	8008a2c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 f8be 	bl	8008ba8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d107      	bne.n	8008a46 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d002      	beq.n	8008a46 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f8fd 	bl	8008c40 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a4c:	2b40      	cmp	r3, #64	; 0x40
 8008a4e:	d12f      	bne.n	8008ab0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d02a      	beq.n	8008ab0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008a68:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a2e      	ldr	r2, [pc, #184]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d101      	bne.n	8008a78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008a74:	4b2d      	ldr	r3, [pc, #180]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008a76:	e001      	b.n	8008a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008a78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a7c:	685a      	ldr	r2, [r3, #4]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4929      	ldr	r1, [pc, #164]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008a84:	428b      	cmp	r3, r1
 8008a86:	d101      	bne.n	8008a8c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008a88:	4b28      	ldr	r3, [pc, #160]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008a8a:	e001      	b.n	8008a90 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008a8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a90:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008a94:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aa2:	f043 0202 	orr.w	r2, r3, #2
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f7ff fdc2 	bl	8008634 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008ab0:	69bb      	ldr	r3, [r7, #24]
 8008ab2:	f003 0308 	and.w	r3, r3, #8
 8008ab6:	2b08      	cmp	r3, #8
 8008ab8:	d131      	bne.n	8008b1e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	f003 0320 	and.w	r3, r3, #32
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d02c      	beq.n	8008b1e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a17      	ldr	r2, [pc, #92]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d101      	bne.n	8008ad2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008ace:	4b17      	ldr	r3, [pc, #92]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008ad0:	e001      	b.n	8008ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008ad2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008ad6:	685a      	ldr	r2, [r3, #4]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4912      	ldr	r1, [pc, #72]	; (8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008ade:	428b      	cmp	r3, r1
 8008ae0:	d101      	bne.n	8008ae6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8008ae2:	4b12      	ldr	r3, [pc, #72]	; (8008b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008ae4:	e001      	b.n	8008aea <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8008ae6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008aea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008aee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	685a      	ldr	r2, [r3, #4]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008afe:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b0c:	f043 0204 	orr.w	r2, r3, #4
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7ff fd8d 	bl	8008634 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008b1a:	e000      	b.n	8008b1e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008b1c:	bf00      	nop
}
 8008b1e:	bf00      	nop
 8008b20:	3720      	adds	r7, #32
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	40003800 	.word	0x40003800
 8008b2c:	40003400 	.word	0x40003400

08008b30 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008b38:	bf00      	nop
 8008b3a:	370c      	adds	r7, #12
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b50:	1c99      	adds	r1, r3, #2
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	6251      	str	r1, [r2, #36]	; 0x24
 8008b56:	881a      	ldrh	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	3b01      	subs	r3, #1
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d113      	bne.n	8008b9e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b84:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d106      	bne.n	8008b9e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff ffc9 	bl	8008b30 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008b9e:	bf00      	nop
 8008ba0:	3708      	adds	r7, #8
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
	...

08008ba8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb4:	1c99      	adds	r1, r3, #2
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	6251      	str	r1, [r2, #36]	; 0x24
 8008bba:	8819      	ldrh	r1, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a1d      	ldr	r2, [pc, #116]	; (8008c38 <I2SEx_TxISR_I2SExt+0x90>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d101      	bne.n	8008bca <I2SEx_TxISR_I2SExt+0x22>
 8008bc6:	4b1d      	ldr	r3, [pc, #116]	; (8008c3c <I2SEx_TxISR_I2SExt+0x94>)
 8008bc8:	e001      	b.n	8008bce <I2SEx_TxISR_I2SExt+0x26>
 8008bca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008bce:	460a      	mov	r2, r1
 8008bd0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	3b01      	subs	r3, #1
 8008bda:	b29a      	uxth	r2, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d121      	bne.n	8008c2e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a12      	ldr	r2, [pc, #72]	; (8008c38 <I2SEx_TxISR_I2SExt+0x90>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d101      	bne.n	8008bf8 <I2SEx_TxISR_I2SExt+0x50>
 8008bf4:	4b11      	ldr	r3, [pc, #68]	; (8008c3c <I2SEx_TxISR_I2SExt+0x94>)
 8008bf6:	e001      	b.n	8008bfc <I2SEx_TxISR_I2SExt+0x54>
 8008bf8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008bfc:	685a      	ldr	r2, [r3, #4]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	490d      	ldr	r1, [pc, #52]	; (8008c38 <I2SEx_TxISR_I2SExt+0x90>)
 8008c04:	428b      	cmp	r3, r1
 8008c06:	d101      	bne.n	8008c0c <I2SEx_TxISR_I2SExt+0x64>
 8008c08:	4b0c      	ldr	r3, [pc, #48]	; (8008c3c <I2SEx_TxISR_I2SExt+0x94>)
 8008c0a:	e001      	b.n	8008c10 <I2SEx_TxISR_I2SExt+0x68>
 8008c0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008c14:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d106      	bne.n	8008c2e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f7ff ff81 	bl	8008b30 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008c2e:	bf00      	nop
 8008c30:	3708      	adds	r7, #8
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	40003800 	.word	0x40003800
 8008c3c:	40003400 	.word	0x40003400

08008c40 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68d8      	ldr	r0, [r3, #12]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c52:	1c99      	adds	r1, r3, #2
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008c58:	b282      	uxth	r2, r0
 8008c5a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	3b01      	subs	r3, #1
 8008c64:	b29a      	uxth	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d113      	bne.n	8008c9c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008c82:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d106      	bne.n	8008c9c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2201      	movs	r2, #1
 8008c92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f7ff ff4a 	bl	8008b30 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008c9c:	bf00      	nop
 8008c9e:	3708      	adds	r7, #8
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a20      	ldr	r2, [pc, #128]	; (8008d34 <I2SEx_RxISR_I2SExt+0x90>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d101      	bne.n	8008cba <I2SEx_RxISR_I2SExt+0x16>
 8008cb6:	4b20      	ldr	r3, [pc, #128]	; (8008d38 <I2SEx_RxISR_I2SExt+0x94>)
 8008cb8:	e001      	b.n	8008cbe <I2SEx_RxISR_I2SExt+0x1a>
 8008cba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cbe:	68d8      	ldr	r0, [r3, #12]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cc4:	1c99      	adds	r1, r3, #2
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008cca:	b282      	uxth	r2, r0
 8008ccc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	b29a      	uxth	r2, r3
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d121      	bne.n	8008d2a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a12      	ldr	r2, [pc, #72]	; (8008d34 <I2SEx_RxISR_I2SExt+0x90>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d101      	bne.n	8008cf4 <I2SEx_RxISR_I2SExt+0x50>
 8008cf0:	4b11      	ldr	r3, [pc, #68]	; (8008d38 <I2SEx_RxISR_I2SExt+0x94>)
 8008cf2:	e001      	b.n	8008cf8 <I2SEx_RxISR_I2SExt+0x54>
 8008cf4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	490d      	ldr	r1, [pc, #52]	; (8008d34 <I2SEx_RxISR_I2SExt+0x90>)
 8008d00:	428b      	cmp	r3, r1
 8008d02:	d101      	bne.n	8008d08 <I2SEx_RxISR_I2SExt+0x64>
 8008d04:	4b0c      	ldr	r3, [pc, #48]	; (8008d38 <I2SEx_RxISR_I2SExt+0x94>)
 8008d06:	e001      	b.n	8008d0c <I2SEx_RxISR_I2SExt+0x68>
 8008d08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d0c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008d10:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d106      	bne.n	8008d2a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2201      	movs	r2, #1
 8008d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f7ff ff03 	bl	8008b30 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008d2a:	bf00      	nop
 8008d2c:	3708      	adds	r7, #8
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	40003800 	.word	0x40003800
 8008d38:	40003400 	.word	0x40003400

08008d3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b086      	sub	sp, #24
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d101      	bne.n	8008d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e264      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d075      	beq.n	8008e46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008d5a:	4ba3      	ldr	r3, [pc, #652]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	f003 030c 	and.w	r3, r3, #12
 8008d62:	2b04      	cmp	r3, #4
 8008d64:	d00c      	beq.n	8008d80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d66:	4ba0      	ldr	r3, [pc, #640]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008d6e:	2b08      	cmp	r3, #8
 8008d70:	d112      	bne.n	8008d98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d72:	4b9d      	ldr	r3, [pc, #628]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d7e:	d10b      	bne.n	8008d98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d80:	4b99      	ldr	r3, [pc, #612]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d05b      	beq.n	8008e44 <HAL_RCC_OscConfig+0x108>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d157      	bne.n	8008e44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	e23f      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008da0:	d106      	bne.n	8008db0 <HAL_RCC_OscConfig+0x74>
 8008da2:	4b91      	ldr	r3, [pc, #580]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a90      	ldr	r2, [pc, #576]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008dac:	6013      	str	r3, [r2, #0]
 8008dae:	e01d      	b.n	8008dec <HAL_RCC_OscConfig+0xb0>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008db8:	d10c      	bne.n	8008dd4 <HAL_RCC_OscConfig+0x98>
 8008dba:	4b8b      	ldr	r3, [pc, #556]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a8a      	ldr	r2, [pc, #552]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008dc4:	6013      	str	r3, [r2, #0]
 8008dc6:	4b88      	ldr	r3, [pc, #544]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a87      	ldr	r2, [pc, #540]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008dd0:	6013      	str	r3, [r2, #0]
 8008dd2:	e00b      	b.n	8008dec <HAL_RCC_OscConfig+0xb0>
 8008dd4:	4b84      	ldr	r3, [pc, #528]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a83      	ldr	r2, [pc, #524]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008dde:	6013      	str	r3, [r2, #0]
 8008de0:	4b81      	ldr	r3, [pc, #516]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a80      	ldr	r2, [pc, #512]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d013      	beq.n	8008e1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008df4:	f7f9 fd38 	bl	8002868 <HAL_GetTick>
 8008df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dfa:	e008      	b.n	8008e0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008dfc:	f7f9 fd34 	bl	8002868 <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	2b64      	cmp	r3, #100	; 0x64
 8008e08:	d901      	bls.n	8008e0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	e204      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e0e:	4b76      	ldr	r3, [pc, #472]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d0f0      	beq.n	8008dfc <HAL_RCC_OscConfig+0xc0>
 8008e1a:	e014      	b.n	8008e46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e1c:	f7f9 fd24 	bl	8002868 <HAL_GetTick>
 8008e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e22:	e008      	b.n	8008e36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008e24:	f7f9 fd20 	bl	8002868 <HAL_GetTick>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	2b64      	cmp	r3, #100	; 0x64
 8008e30:	d901      	bls.n	8008e36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008e32:	2303      	movs	r3, #3
 8008e34:	e1f0      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e36:	4b6c      	ldr	r3, [pc, #432]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1f0      	bne.n	8008e24 <HAL_RCC_OscConfig+0xe8>
 8008e42:	e000      	b.n	8008e46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 0302 	and.w	r3, r3, #2
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d063      	beq.n	8008f1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008e52:	4b65      	ldr	r3, [pc, #404]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	f003 030c 	and.w	r3, r3, #12
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00b      	beq.n	8008e76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e5e:	4b62      	ldr	r3, [pc, #392]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e60:	689b      	ldr	r3, [r3, #8]
 8008e62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008e66:	2b08      	cmp	r3, #8
 8008e68:	d11c      	bne.n	8008ea4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e6a:	4b5f      	ldr	r3, [pc, #380]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d116      	bne.n	8008ea4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e76:	4b5c      	ldr	r3, [pc, #368]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 0302 	and.w	r3, r3, #2
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d005      	beq.n	8008e8e <HAL_RCC_OscConfig+0x152>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	68db      	ldr	r3, [r3, #12]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d001      	beq.n	8008e8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e1c4      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e8e:	4b56      	ldr	r3, [pc, #344]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	4952      	ldr	r1, [pc, #328]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ea2:	e03a      	b.n	8008f1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d020      	beq.n	8008eee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008eac:	4b4f      	ldr	r3, [pc, #316]	; (8008fec <HAL_RCC_OscConfig+0x2b0>)
 8008eae:	2201      	movs	r2, #1
 8008eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eb2:	f7f9 fcd9 	bl	8002868 <HAL_GetTick>
 8008eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008eb8:	e008      	b.n	8008ecc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008eba:	f7f9 fcd5 	bl	8002868 <HAL_GetTick>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	1ad3      	subs	r3, r2, r3
 8008ec4:	2b02      	cmp	r3, #2
 8008ec6:	d901      	bls.n	8008ecc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	e1a5      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ecc:	4b46      	ldr	r3, [pc, #280]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f003 0302 	and.w	r3, r3, #2
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d0f0      	beq.n	8008eba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ed8:	4b43      	ldr	r3, [pc, #268]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	00db      	lsls	r3, r3, #3
 8008ee6:	4940      	ldr	r1, [pc, #256]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	600b      	str	r3, [r1, #0]
 8008eec:	e015      	b.n	8008f1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008eee:	4b3f      	ldr	r3, [pc, #252]	; (8008fec <HAL_RCC_OscConfig+0x2b0>)
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ef4:	f7f9 fcb8 	bl	8002868 <HAL_GetTick>
 8008ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008efa:	e008      	b.n	8008f0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008efc:	f7f9 fcb4 	bl	8002868 <HAL_GetTick>
 8008f00:	4602      	mov	r2, r0
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	d901      	bls.n	8008f0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e184      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f0e:	4b36      	ldr	r3, [pc, #216]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f003 0302 	and.w	r3, r3, #2
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1f0      	bne.n	8008efc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0308 	and.w	r3, r3, #8
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d030      	beq.n	8008f88 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	695b      	ldr	r3, [r3, #20]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d016      	beq.n	8008f5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f2e:	4b30      	ldr	r3, [pc, #192]	; (8008ff0 <HAL_RCC_OscConfig+0x2b4>)
 8008f30:	2201      	movs	r2, #1
 8008f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f34:	f7f9 fc98 	bl	8002868 <HAL_GetTick>
 8008f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f3a:	e008      	b.n	8008f4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f3c:	f7f9 fc94 	bl	8002868 <HAL_GetTick>
 8008f40:	4602      	mov	r2, r0
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d901      	bls.n	8008f4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e164      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f4e:	4b26      	ldr	r3, [pc, #152]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008f50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f52:	f003 0302 	and.w	r3, r3, #2
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d0f0      	beq.n	8008f3c <HAL_RCC_OscConfig+0x200>
 8008f5a:	e015      	b.n	8008f88 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f5c:	4b24      	ldr	r3, [pc, #144]	; (8008ff0 <HAL_RCC_OscConfig+0x2b4>)
 8008f5e:	2200      	movs	r2, #0
 8008f60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f62:	f7f9 fc81 	bl	8002868 <HAL_GetTick>
 8008f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f68:	e008      	b.n	8008f7c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f6a:	f7f9 fc7d 	bl	8002868 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d901      	bls.n	8008f7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e14d      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f7c:	4b1a      	ldr	r3, [pc, #104]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f80:	f003 0302 	and.w	r3, r3, #2
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1f0      	bne.n	8008f6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	f000 80a0 	beq.w	80090d6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f96:	2300      	movs	r3, #0
 8008f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f9a:	4b13      	ldr	r3, [pc, #76]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10f      	bne.n	8008fc6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60bb      	str	r3, [r7, #8]
 8008faa:	4b0f      	ldr	r3, [pc, #60]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fae:	4a0e      	ldr	r2, [pc, #56]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8008fb6:	4b0c      	ldr	r3, [pc, #48]	; (8008fe8 <HAL_RCC_OscConfig+0x2ac>)
 8008fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fbe:	60bb      	str	r3, [r7, #8]
 8008fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fc6:	4b0b      	ldr	r3, [pc, #44]	; (8008ff4 <HAL_RCC_OscConfig+0x2b8>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d121      	bne.n	8009016 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008fd2:	4b08      	ldr	r3, [pc, #32]	; (8008ff4 <HAL_RCC_OscConfig+0x2b8>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a07      	ldr	r2, [pc, #28]	; (8008ff4 <HAL_RCC_OscConfig+0x2b8>)
 8008fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008fde:	f7f9 fc43 	bl	8002868 <HAL_GetTick>
 8008fe2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fe4:	e011      	b.n	800900a <HAL_RCC_OscConfig+0x2ce>
 8008fe6:	bf00      	nop
 8008fe8:	40023800 	.word	0x40023800
 8008fec:	42470000 	.word	0x42470000
 8008ff0:	42470e80 	.word	0x42470e80
 8008ff4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ff8:	f7f9 fc36 	bl	8002868 <HAL_GetTick>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	2b02      	cmp	r3, #2
 8009004:	d901      	bls.n	800900a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e106      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800900a:	4b85      	ldr	r3, [pc, #532]	; (8009220 <HAL_RCC_OscConfig+0x4e4>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009012:	2b00      	cmp	r3, #0
 8009014:	d0f0      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	689b      	ldr	r3, [r3, #8]
 800901a:	2b01      	cmp	r3, #1
 800901c:	d106      	bne.n	800902c <HAL_RCC_OscConfig+0x2f0>
 800901e:	4b81      	ldr	r3, [pc, #516]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009022:	4a80      	ldr	r2, [pc, #512]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009024:	f043 0301 	orr.w	r3, r3, #1
 8009028:	6713      	str	r3, [r2, #112]	; 0x70
 800902a:	e01c      	b.n	8009066 <HAL_RCC_OscConfig+0x32a>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	2b05      	cmp	r3, #5
 8009032:	d10c      	bne.n	800904e <HAL_RCC_OscConfig+0x312>
 8009034:	4b7b      	ldr	r3, [pc, #492]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009038:	4a7a      	ldr	r2, [pc, #488]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 800903a:	f043 0304 	orr.w	r3, r3, #4
 800903e:	6713      	str	r3, [r2, #112]	; 0x70
 8009040:	4b78      	ldr	r3, [pc, #480]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009044:	4a77      	ldr	r2, [pc, #476]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009046:	f043 0301 	orr.w	r3, r3, #1
 800904a:	6713      	str	r3, [r2, #112]	; 0x70
 800904c:	e00b      	b.n	8009066 <HAL_RCC_OscConfig+0x32a>
 800904e:	4b75      	ldr	r3, [pc, #468]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009052:	4a74      	ldr	r2, [pc, #464]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009054:	f023 0301 	bic.w	r3, r3, #1
 8009058:	6713      	str	r3, [r2, #112]	; 0x70
 800905a:	4b72      	ldr	r3, [pc, #456]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 800905c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800905e:	4a71      	ldr	r2, [pc, #452]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009060:	f023 0304 	bic.w	r3, r3, #4
 8009064:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d015      	beq.n	800909a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800906e:	f7f9 fbfb 	bl	8002868 <HAL_GetTick>
 8009072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009074:	e00a      	b.n	800908c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009076:	f7f9 fbf7 	bl	8002868 <HAL_GetTick>
 800907a:	4602      	mov	r2, r0
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	1ad3      	subs	r3, r2, r3
 8009080:	f241 3288 	movw	r2, #5000	; 0x1388
 8009084:	4293      	cmp	r3, r2
 8009086:	d901      	bls.n	800908c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009088:	2303      	movs	r3, #3
 800908a:	e0c5      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800908c:	4b65      	ldr	r3, [pc, #404]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 800908e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009090:	f003 0302 	and.w	r3, r3, #2
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0ee      	beq.n	8009076 <HAL_RCC_OscConfig+0x33a>
 8009098:	e014      	b.n	80090c4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800909a:	f7f9 fbe5 	bl	8002868 <HAL_GetTick>
 800909e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80090a0:	e00a      	b.n	80090b8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80090a2:	f7f9 fbe1 	bl	8002868 <HAL_GetTick>
 80090a6:	4602      	mov	r2, r0
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	1ad3      	subs	r3, r2, r3
 80090ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d901      	bls.n	80090b8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e0af      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80090b8:	4b5a      	ldr	r3, [pc, #360]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 80090ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090bc:	f003 0302 	and.w	r3, r3, #2
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d1ee      	bne.n	80090a2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80090c4:	7dfb      	ldrb	r3, [r7, #23]
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d105      	bne.n	80090d6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090ca:	4b56      	ldr	r3, [pc, #344]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 80090cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ce:	4a55      	ldr	r2, [pc, #340]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 80090d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090d4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	699b      	ldr	r3, [r3, #24]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f000 809b 	beq.w	8009216 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80090e0:	4b50      	ldr	r3, [pc, #320]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	f003 030c 	and.w	r3, r3, #12
 80090e8:	2b08      	cmp	r3, #8
 80090ea:	d05c      	beq.n	80091a6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	d141      	bne.n	8009178 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090f4:	4b4c      	ldr	r3, [pc, #304]	; (8009228 <HAL_RCC_OscConfig+0x4ec>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090fa:	f7f9 fbb5 	bl	8002868 <HAL_GetTick>
 80090fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009100:	e008      	b.n	8009114 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009102:	f7f9 fbb1 	bl	8002868 <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	2b02      	cmp	r3, #2
 800910e:	d901      	bls.n	8009114 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e081      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009114:	4b43      	ldr	r3, [pc, #268]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1f0      	bne.n	8009102 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	69da      	ldr	r2, [r3, #28]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6a1b      	ldr	r3, [r3, #32]
 8009128:	431a      	orrs	r2, r3
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800912e:	019b      	lsls	r3, r3, #6
 8009130:	431a      	orrs	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009136:	085b      	lsrs	r3, r3, #1
 8009138:	3b01      	subs	r3, #1
 800913a:	041b      	lsls	r3, r3, #16
 800913c:	431a      	orrs	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009142:	061b      	lsls	r3, r3, #24
 8009144:	4937      	ldr	r1, [pc, #220]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 8009146:	4313      	orrs	r3, r2
 8009148:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800914a:	4b37      	ldr	r3, [pc, #220]	; (8009228 <HAL_RCC_OscConfig+0x4ec>)
 800914c:	2201      	movs	r2, #1
 800914e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009150:	f7f9 fb8a 	bl	8002868 <HAL_GetTick>
 8009154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009156:	e008      	b.n	800916a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009158:	f7f9 fb86 	bl	8002868 <HAL_GetTick>
 800915c:	4602      	mov	r2, r0
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	2b02      	cmp	r3, #2
 8009164:	d901      	bls.n	800916a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e056      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800916a:	4b2e      	ldr	r3, [pc, #184]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009172:	2b00      	cmp	r3, #0
 8009174:	d0f0      	beq.n	8009158 <HAL_RCC_OscConfig+0x41c>
 8009176:	e04e      	b.n	8009216 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009178:	4b2b      	ldr	r3, [pc, #172]	; (8009228 <HAL_RCC_OscConfig+0x4ec>)
 800917a:	2200      	movs	r2, #0
 800917c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800917e:	f7f9 fb73 	bl	8002868 <HAL_GetTick>
 8009182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009184:	e008      	b.n	8009198 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009186:	f7f9 fb6f 	bl	8002868 <HAL_GetTick>
 800918a:	4602      	mov	r2, r0
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	1ad3      	subs	r3, r2, r3
 8009190:	2b02      	cmp	r3, #2
 8009192:	d901      	bls.n	8009198 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009194:	2303      	movs	r3, #3
 8009196:	e03f      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009198:	4b22      	ldr	r3, [pc, #136]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1f0      	bne.n	8009186 <HAL_RCC_OscConfig+0x44a>
 80091a4:	e037      	b.n	8009216 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	699b      	ldr	r3, [r3, #24]
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d101      	bne.n	80091b2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e032      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80091b2:	4b1c      	ldr	r3, [pc, #112]	; (8009224 <HAL_RCC_OscConfig+0x4e8>)
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d028      	beq.n	8009212 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80091ca:	429a      	cmp	r2, r3
 80091cc:	d121      	bne.n	8009212 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091d8:	429a      	cmp	r2, r3
 80091da:	d11a      	bne.n	8009212 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80091e2:	4013      	ands	r3, r2
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80091e8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d111      	bne.n	8009212 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091f8:	085b      	lsrs	r3, r3, #1
 80091fa:	3b01      	subs	r3, #1
 80091fc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80091fe:	429a      	cmp	r2, r3
 8009200:	d107      	bne.n	8009212 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800920c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800920e:	429a      	cmp	r2, r3
 8009210:	d001      	beq.n	8009216 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	e000      	b.n	8009218 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009216:	2300      	movs	r3, #0
}
 8009218:	4618      	mov	r0, r3
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	40007000 	.word	0x40007000
 8009224:	40023800 	.word	0x40023800
 8009228:	42470060 	.word	0x42470060

0800922c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d101      	bne.n	8009240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e0cc      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009240:	4b68      	ldr	r3, [pc, #416]	; (80093e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0307 	and.w	r3, r3, #7
 8009248:	683a      	ldr	r2, [r7, #0]
 800924a:	429a      	cmp	r2, r3
 800924c:	d90c      	bls.n	8009268 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800924e:	4b65      	ldr	r3, [pc, #404]	; (80093e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009250:	683a      	ldr	r2, [r7, #0]
 8009252:	b2d2      	uxtb	r2, r2
 8009254:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009256:	4b63      	ldr	r3, [pc, #396]	; (80093e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f003 0307 	and.w	r3, r3, #7
 800925e:	683a      	ldr	r2, [r7, #0]
 8009260:	429a      	cmp	r2, r3
 8009262:	d001      	beq.n	8009268 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	e0b8      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f003 0302 	and.w	r3, r3, #2
 8009270:	2b00      	cmp	r3, #0
 8009272:	d020      	beq.n	80092b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0304 	and.w	r3, r3, #4
 800927c:	2b00      	cmp	r3, #0
 800927e:	d005      	beq.n	800928c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009280:	4b59      	ldr	r3, [pc, #356]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	4a58      	ldr	r2, [pc, #352]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009286:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800928a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0308 	and.w	r3, r3, #8
 8009294:	2b00      	cmp	r3, #0
 8009296:	d005      	beq.n	80092a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009298:	4b53      	ldr	r3, [pc, #332]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	4a52      	ldr	r2, [pc, #328]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 800929e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80092a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80092a4:	4b50      	ldr	r3, [pc, #320]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	494d      	ldr	r1, [pc, #308]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80092b2:	4313      	orrs	r3, r2
 80092b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d044      	beq.n	800934c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d107      	bne.n	80092da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092ca:	4b47      	ldr	r3, [pc, #284]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d119      	bne.n	800930a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	e07f      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d003      	beq.n	80092ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092e6:	2b03      	cmp	r3, #3
 80092e8:	d107      	bne.n	80092fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092ea:	4b3f      	ldr	r3, [pc, #252]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d109      	bne.n	800930a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	e06f      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092fa:	4b3b      	ldr	r3, [pc, #236]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	e067      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800930a:	4b37      	ldr	r3, [pc, #220]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f023 0203 	bic.w	r2, r3, #3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	4934      	ldr	r1, [pc, #208]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009318:	4313      	orrs	r3, r2
 800931a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800931c:	f7f9 faa4 	bl	8002868 <HAL_GetTick>
 8009320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009322:	e00a      	b.n	800933a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009324:	f7f9 faa0 	bl	8002868 <HAL_GetTick>
 8009328:	4602      	mov	r2, r0
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009332:	4293      	cmp	r3, r2
 8009334:	d901      	bls.n	800933a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009336:	2303      	movs	r3, #3
 8009338:	e04f      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800933a:	4b2b      	ldr	r3, [pc, #172]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f003 020c 	and.w	r2, r3, #12
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	429a      	cmp	r2, r3
 800934a:	d1eb      	bne.n	8009324 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800934c:	4b25      	ldr	r3, [pc, #148]	; (80093e4 <HAL_RCC_ClockConfig+0x1b8>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0307 	and.w	r3, r3, #7
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	429a      	cmp	r2, r3
 8009358:	d20c      	bcs.n	8009374 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800935a:	4b22      	ldr	r3, [pc, #136]	; (80093e4 <HAL_RCC_ClockConfig+0x1b8>)
 800935c:	683a      	ldr	r2, [r7, #0]
 800935e:	b2d2      	uxtb	r2, r2
 8009360:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009362:	4b20      	ldr	r3, [pc, #128]	; (80093e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f003 0307 	and.w	r3, r3, #7
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	429a      	cmp	r2, r3
 800936e:	d001      	beq.n	8009374 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	e032      	b.n	80093da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f003 0304 	and.w	r3, r3, #4
 800937c:	2b00      	cmp	r3, #0
 800937e:	d008      	beq.n	8009392 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009380:	4b19      	ldr	r3, [pc, #100]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	68db      	ldr	r3, [r3, #12]
 800938c:	4916      	ldr	r1, [pc, #88]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 800938e:	4313      	orrs	r3, r2
 8009390:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0308 	and.w	r3, r3, #8
 800939a:	2b00      	cmp	r3, #0
 800939c:	d009      	beq.n	80093b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800939e:	4b12      	ldr	r3, [pc, #72]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	691b      	ldr	r3, [r3, #16]
 80093aa:	00db      	lsls	r3, r3, #3
 80093ac:	490e      	ldr	r1, [pc, #56]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80093ae:	4313      	orrs	r3, r2
 80093b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80093b2:	f000 f821 	bl	80093f8 <HAL_RCC_GetSysClockFreq>
 80093b6:	4602      	mov	r2, r0
 80093b8:	4b0b      	ldr	r3, [pc, #44]	; (80093e8 <HAL_RCC_ClockConfig+0x1bc>)
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	091b      	lsrs	r3, r3, #4
 80093be:	f003 030f 	and.w	r3, r3, #15
 80093c2:	490a      	ldr	r1, [pc, #40]	; (80093ec <HAL_RCC_ClockConfig+0x1c0>)
 80093c4:	5ccb      	ldrb	r3, [r1, r3]
 80093c6:	fa22 f303 	lsr.w	r3, r2, r3
 80093ca:	4a09      	ldr	r2, [pc, #36]	; (80093f0 <HAL_RCC_ClockConfig+0x1c4>)
 80093cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80093ce:	4b09      	ldr	r3, [pc, #36]	; (80093f4 <HAL_RCC_ClockConfig+0x1c8>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7f9 fa04 	bl	80027e0 <HAL_InitTick>

  return HAL_OK;
 80093d8:	2300      	movs	r3, #0
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3710      	adds	r7, #16
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	40023c00 	.word	0x40023c00
 80093e8:	40023800 	.word	0x40023800
 80093ec:	08094bbc 	.word	0x08094bbc
 80093f0:	20000074 	.word	0x20000074
 80093f4:	20000080 	.word	0x20000080

080093f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80093fc:	b084      	sub	sp, #16
 80093fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009400:	2300      	movs	r3, #0
 8009402:	607b      	str	r3, [r7, #4]
 8009404:	2300      	movs	r3, #0
 8009406:	60fb      	str	r3, [r7, #12]
 8009408:	2300      	movs	r3, #0
 800940a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800940c:	2300      	movs	r3, #0
 800940e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009410:	4b67      	ldr	r3, [pc, #412]	; (80095b0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	f003 030c 	and.w	r3, r3, #12
 8009418:	2b08      	cmp	r3, #8
 800941a:	d00d      	beq.n	8009438 <HAL_RCC_GetSysClockFreq+0x40>
 800941c:	2b08      	cmp	r3, #8
 800941e:	f200 80bd 	bhi.w	800959c <HAL_RCC_GetSysClockFreq+0x1a4>
 8009422:	2b00      	cmp	r3, #0
 8009424:	d002      	beq.n	800942c <HAL_RCC_GetSysClockFreq+0x34>
 8009426:	2b04      	cmp	r3, #4
 8009428:	d003      	beq.n	8009432 <HAL_RCC_GetSysClockFreq+0x3a>
 800942a:	e0b7      	b.n	800959c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800942c:	4b61      	ldr	r3, [pc, #388]	; (80095b4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800942e:	60bb      	str	r3, [r7, #8]
       break;
 8009430:	e0b7      	b.n	80095a2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009432:	4b61      	ldr	r3, [pc, #388]	; (80095b8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8009434:	60bb      	str	r3, [r7, #8]
      break;
 8009436:	e0b4      	b.n	80095a2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009438:	4b5d      	ldr	r3, [pc, #372]	; (80095b0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009440:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009442:	4b5b      	ldr	r3, [pc, #364]	; (80095b0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800944a:	2b00      	cmp	r3, #0
 800944c:	d04d      	beq.n	80094ea <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800944e:	4b58      	ldr	r3, [pc, #352]	; (80095b0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	099b      	lsrs	r3, r3, #6
 8009454:	461a      	mov	r2, r3
 8009456:	f04f 0300 	mov.w	r3, #0
 800945a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800945e:	f04f 0100 	mov.w	r1, #0
 8009462:	ea02 0800 	and.w	r8, r2, r0
 8009466:	ea03 0901 	and.w	r9, r3, r1
 800946a:	4640      	mov	r0, r8
 800946c:	4649      	mov	r1, r9
 800946e:	f04f 0200 	mov.w	r2, #0
 8009472:	f04f 0300 	mov.w	r3, #0
 8009476:	014b      	lsls	r3, r1, #5
 8009478:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800947c:	0142      	lsls	r2, r0, #5
 800947e:	4610      	mov	r0, r2
 8009480:	4619      	mov	r1, r3
 8009482:	ebb0 0008 	subs.w	r0, r0, r8
 8009486:	eb61 0109 	sbc.w	r1, r1, r9
 800948a:	f04f 0200 	mov.w	r2, #0
 800948e:	f04f 0300 	mov.w	r3, #0
 8009492:	018b      	lsls	r3, r1, #6
 8009494:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009498:	0182      	lsls	r2, r0, #6
 800949a:	1a12      	subs	r2, r2, r0
 800949c:	eb63 0301 	sbc.w	r3, r3, r1
 80094a0:	f04f 0000 	mov.w	r0, #0
 80094a4:	f04f 0100 	mov.w	r1, #0
 80094a8:	00d9      	lsls	r1, r3, #3
 80094aa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80094ae:	00d0      	lsls	r0, r2, #3
 80094b0:	4602      	mov	r2, r0
 80094b2:	460b      	mov	r3, r1
 80094b4:	eb12 0208 	adds.w	r2, r2, r8
 80094b8:	eb43 0309 	adc.w	r3, r3, r9
 80094bc:	f04f 0000 	mov.w	r0, #0
 80094c0:	f04f 0100 	mov.w	r1, #0
 80094c4:	0259      	lsls	r1, r3, #9
 80094c6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80094ca:	0250      	lsls	r0, r2, #9
 80094cc:	4602      	mov	r2, r0
 80094ce:	460b      	mov	r3, r1
 80094d0:	4610      	mov	r0, r2
 80094d2:	4619      	mov	r1, r3
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	461a      	mov	r2, r3
 80094d8:	f04f 0300 	mov.w	r3, #0
 80094dc:	f7f6 fec8 	bl	8000270 <__aeabi_uldivmod>
 80094e0:	4602      	mov	r2, r0
 80094e2:	460b      	mov	r3, r1
 80094e4:	4613      	mov	r3, r2
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	e04a      	b.n	8009580 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094ea:	4b31      	ldr	r3, [pc, #196]	; (80095b0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	099b      	lsrs	r3, r3, #6
 80094f0:	461a      	mov	r2, r3
 80094f2:	f04f 0300 	mov.w	r3, #0
 80094f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80094fa:	f04f 0100 	mov.w	r1, #0
 80094fe:	ea02 0400 	and.w	r4, r2, r0
 8009502:	ea03 0501 	and.w	r5, r3, r1
 8009506:	4620      	mov	r0, r4
 8009508:	4629      	mov	r1, r5
 800950a:	f04f 0200 	mov.w	r2, #0
 800950e:	f04f 0300 	mov.w	r3, #0
 8009512:	014b      	lsls	r3, r1, #5
 8009514:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009518:	0142      	lsls	r2, r0, #5
 800951a:	4610      	mov	r0, r2
 800951c:	4619      	mov	r1, r3
 800951e:	1b00      	subs	r0, r0, r4
 8009520:	eb61 0105 	sbc.w	r1, r1, r5
 8009524:	f04f 0200 	mov.w	r2, #0
 8009528:	f04f 0300 	mov.w	r3, #0
 800952c:	018b      	lsls	r3, r1, #6
 800952e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009532:	0182      	lsls	r2, r0, #6
 8009534:	1a12      	subs	r2, r2, r0
 8009536:	eb63 0301 	sbc.w	r3, r3, r1
 800953a:	f04f 0000 	mov.w	r0, #0
 800953e:	f04f 0100 	mov.w	r1, #0
 8009542:	00d9      	lsls	r1, r3, #3
 8009544:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009548:	00d0      	lsls	r0, r2, #3
 800954a:	4602      	mov	r2, r0
 800954c:	460b      	mov	r3, r1
 800954e:	1912      	adds	r2, r2, r4
 8009550:	eb45 0303 	adc.w	r3, r5, r3
 8009554:	f04f 0000 	mov.w	r0, #0
 8009558:	f04f 0100 	mov.w	r1, #0
 800955c:	0299      	lsls	r1, r3, #10
 800955e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009562:	0290      	lsls	r0, r2, #10
 8009564:	4602      	mov	r2, r0
 8009566:	460b      	mov	r3, r1
 8009568:	4610      	mov	r0, r2
 800956a:	4619      	mov	r1, r3
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	461a      	mov	r2, r3
 8009570:	f04f 0300 	mov.w	r3, #0
 8009574:	f7f6 fe7c 	bl	8000270 <__aeabi_uldivmod>
 8009578:	4602      	mov	r2, r0
 800957a:	460b      	mov	r3, r1
 800957c:	4613      	mov	r3, r2
 800957e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009580:	4b0b      	ldr	r3, [pc, #44]	; (80095b0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	0c1b      	lsrs	r3, r3, #16
 8009586:	f003 0303 	and.w	r3, r3, #3
 800958a:	3301      	adds	r3, #1
 800958c:	005b      	lsls	r3, r3, #1
 800958e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009590:	68fa      	ldr	r2, [r7, #12]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	fbb2 f3f3 	udiv	r3, r2, r3
 8009598:	60bb      	str	r3, [r7, #8]
      break;
 800959a:	e002      	b.n	80095a2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800959c:	4b05      	ldr	r3, [pc, #20]	; (80095b4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800959e:	60bb      	str	r3, [r7, #8]
      break;
 80095a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80095a2:	68bb      	ldr	r3, [r7, #8]
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3710      	adds	r7, #16
 80095a8:	46bd      	mov	sp, r7
 80095aa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80095ae:	bf00      	nop
 80095b0:	40023800 	.word	0x40023800
 80095b4:	00f42400 	.word	0x00f42400
 80095b8:	007a1200 	.word	0x007a1200

080095bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095bc:	b480      	push	{r7}
 80095be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80095c0:	4b03      	ldr	r3, [pc, #12]	; (80095d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80095c2:	681b      	ldr	r3, [r3, #0]
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	46bd      	mov	sp, r7
 80095c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095cc:	4770      	bx	lr
 80095ce:	bf00      	nop
 80095d0:	20000074 	.word	0x20000074

080095d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80095d8:	f7ff fff0 	bl	80095bc <HAL_RCC_GetHCLKFreq>
 80095dc:	4602      	mov	r2, r0
 80095de:	4b05      	ldr	r3, [pc, #20]	; (80095f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	0a9b      	lsrs	r3, r3, #10
 80095e4:	f003 0307 	and.w	r3, r3, #7
 80095e8:	4903      	ldr	r1, [pc, #12]	; (80095f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095ea:	5ccb      	ldrb	r3, [r1, r3]
 80095ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	40023800 	.word	0x40023800
 80095f8:	08094bcc 	.word	0x08094bcc

080095fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009600:	f7ff ffdc 	bl	80095bc <HAL_RCC_GetHCLKFreq>
 8009604:	4602      	mov	r2, r0
 8009606:	4b05      	ldr	r3, [pc, #20]	; (800961c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	0b5b      	lsrs	r3, r3, #13
 800960c:	f003 0307 	and.w	r3, r3, #7
 8009610:	4903      	ldr	r1, [pc, #12]	; (8009620 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009612:	5ccb      	ldrb	r3, [r1, r3]
 8009614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009618:	4618      	mov	r0, r3
 800961a:	bd80      	pop	{r7, pc}
 800961c:	40023800 	.word	0x40023800
 8009620:	08094bcc 	.word	0x08094bcc

08009624 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b086      	sub	sp, #24
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800962c:	2300      	movs	r3, #0
 800962e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009630:	2300      	movs	r3, #0
 8009632:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 0301 	and.w	r3, r3, #1
 800963c:	2b00      	cmp	r3, #0
 800963e:	d105      	bne.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009648:	2b00      	cmp	r3, #0
 800964a:	d035      	beq.n	80096b8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800964c:	4b62      	ldr	r3, [pc, #392]	; (80097d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800964e:	2200      	movs	r2, #0
 8009650:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009652:	f7f9 f909 	bl	8002868 <HAL_GetTick>
 8009656:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009658:	e008      	b.n	800966c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800965a:	f7f9 f905 	bl	8002868 <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	2b02      	cmp	r3, #2
 8009666:	d901      	bls.n	800966c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009668:	2303      	movs	r3, #3
 800966a:	e0b0      	b.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800966c:	4b5b      	ldr	r3, [pc, #364]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009674:	2b00      	cmp	r3, #0
 8009676:	d1f0      	bne.n	800965a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	019a      	lsls	r2, r3, #6
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	071b      	lsls	r3, r3, #28
 8009684:	4955      	ldr	r1, [pc, #340]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009686:	4313      	orrs	r3, r2
 8009688:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800968c:	4b52      	ldr	r3, [pc, #328]	; (80097d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800968e:	2201      	movs	r2, #1
 8009690:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009692:	f7f9 f8e9 	bl	8002868 <HAL_GetTick>
 8009696:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009698:	e008      	b.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800969a:	f7f9 f8e5 	bl	8002868 <HAL_GetTick>
 800969e:	4602      	mov	r2, r0
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	1ad3      	subs	r3, r2, r3
 80096a4:	2b02      	cmp	r3, #2
 80096a6:	d901      	bls.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e090      	b.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80096ac:	4b4b      	ldr	r3, [pc, #300]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d0f0      	beq.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f003 0302 	and.w	r3, r3, #2
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	f000 8083 	beq.w	80097cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
 80096ca:	4b44      	ldr	r3, [pc, #272]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ce:	4a43      	ldr	r2, [pc, #268]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096d4:	6413      	str	r3, [r2, #64]	; 0x40
 80096d6:	4b41      	ldr	r3, [pc, #260]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80096d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096de:	60fb      	str	r3, [r7, #12]
 80096e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80096e2:	4b3f      	ldr	r3, [pc, #252]	; (80097e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a3e      	ldr	r2, [pc, #248]	; (80097e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80096ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80096ee:	f7f9 f8bb 	bl	8002868 <HAL_GetTick>
 80096f2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80096f4:	e008      	b.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80096f6:	f7f9 f8b7 	bl	8002868 <HAL_GetTick>
 80096fa:	4602      	mov	r2, r0
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	1ad3      	subs	r3, r2, r3
 8009700:	2b02      	cmp	r3, #2
 8009702:	d901      	bls.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009704:	2303      	movs	r3, #3
 8009706:	e062      	b.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009708:	4b35      	ldr	r3, [pc, #212]	; (80097e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009710:	2b00      	cmp	r3, #0
 8009712:	d0f0      	beq.n	80096f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009714:	4b31      	ldr	r3, [pc, #196]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009718:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800971c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d02f      	beq.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	68db      	ldr	r3, [r3, #12]
 8009728:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800972c:	693a      	ldr	r2, [r7, #16]
 800972e:	429a      	cmp	r2, r3
 8009730:	d028      	beq.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009732:	4b2a      	ldr	r3, [pc, #168]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009736:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800973a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800973c:	4b29      	ldr	r3, [pc, #164]	; (80097e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800973e:	2201      	movs	r2, #1
 8009740:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009742:	4b28      	ldr	r3, [pc, #160]	; (80097e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009744:	2200      	movs	r2, #0
 8009746:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009748:	4a24      	ldr	r2, [pc, #144]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800974e:	4b23      	ldr	r3, [pc, #140]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009752:	f003 0301 	and.w	r3, r3, #1
 8009756:	2b01      	cmp	r3, #1
 8009758:	d114      	bne.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800975a:	f7f9 f885 	bl	8002868 <HAL_GetTick>
 800975e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009760:	e00a      	b.n	8009778 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009762:	f7f9 f881 	bl	8002868 <HAL_GetTick>
 8009766:	4602      	mov	r2, r0
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009770:	4293      	cmp	r3, r2
 8009772:	d901      	bls.n	8009778 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009774:	2303      	movs	r3, #3
 8009776:	e02a      	b.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009778:	4b18      	ldr	r3, [pc, #96]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800977a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800977c:	f003 0302 	and.w	r3, r3, #2
 8009780:	2b00      	cmp	r3, #0
 8009782:	d0ee      	beq.n	8009762 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800978c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009790:	d10d      	bne.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009792:	4b12      	ldr	r3, [pc, #72]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80097a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097a6:	490d      	ldr	r1, [pc, #52]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097a8:	4313      	orrs	r3, r2
 80097aa:	608b      	str	r3, [r1, #8]
 80097ac:	e005      	b.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 80097ae:	4b0b      	ldr	r3, [pc, #44]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	4a0a      	ldr	r2, [pc, #40]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097b4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80097b8:	6093      	str	r3, [r2, #8]
 80097ba:	4b08      	ldr	r3, [pc, #32]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097c6:	4905      	ldr	r1, [pc, #20]	; (80097dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80097c8:	4313      	orrs	r3, r2
 80097ca:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3718      	adds	r7, #24
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	bf00      	nop
 80097d8:	42470068 	.word	0x42470068
 80097dc:	40023800 	.word	0x40023800
 80097e0:	40007000 	.word	0x40007000
 80097e4:	42470e40 	.word	0x42470e40

080097e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b087      	sub	sp, #28
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80097f0:	2300      	movs	r3, #0
 80097f2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80097f4:	2300      	movs	r3, #0
 80097f6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80097f8:	2300      	movs	r3, #0
 80097fa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80097fc:	2300      	movs	r3, #0
 80097fe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b01      	cmp	r3, #1
 8009804:	d13e      	bne.n	8009884 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009806:	4b23      	ldr	r3, [pc, #140]	; (8009894 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800980e:	60fb      	str	r3, [r7, #12]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d005      	beq.n	8009822 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2b01      	cmp	r3, #1
 800981a:	d12f      	bne.n	800987c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800981c:	4b1e      	ldr	r3, [pc, #120]	; (8009898 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800981e:	617b      	str	r3, [r7, #20]
          break;
 8009820:	e02f      	b.n	8009882 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009822:	4b1c      	ldr	r3, [pc, #112]	; (8009894 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800982a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800982e:	d108      	bne.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009830:	4b18      	ldr	r3, [pc, #96]	; (8009894 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009838:	4a18      	ldr	r2, [pc, #96]	; (800989c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800983a:	fbb2 f3f3 	udiv	r3, r2, r3
 800983e:	613b      	str	r3, [r7, #16]
 8009840:	e007      	b.n	8009852 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009842:	4b14      	ldr	r3, [pc, #80]	; (8009894 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800984a:	4a15      	ldr	r2, [pc, #84]	; (80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800984c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009850:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8009852:	4b10      	ldr	r3, [pc, #64]	; (8009894 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009854:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009858:	099b      	lsrs	r3, r3, #6
 800985a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	fb02 f303 	mul.w	r3, r2, r3
 8009864:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009866:	4b0b      	ldr	r3, [pc, #44]	; (8009894 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8009868:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800986c:	0f1b      	lsrs	r3, r3, #28
 800986e:	f003 0307 	and.w	r3, r3, #7
 8009872:	68ba      	ldr	r2, [r7, #8]
 8009874:	fbb2 f3f3 	udiv	r3, r2, r3
 8009878:	617b      	str	r3, [r7, #20]
          break;
 800987a:	e002      	b.n	8009882 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800987c:	2300      	movs	r3, #0
 800987e:	617b      	str	r3, [r7, #20]
          break;
 8009880:	bf00      	nop
        }
      }
      break;
 8009882:	bf00      	nop
    }
  }
  return frequency;
 8009884:	697b      	ldr	r3, [r7, #20]
}
 8009886:	4618      	mov	r0, r3
 8009888:	371c      	adds	r7, #28
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr
 8009892:	bf00      	nop
 8009894:	40023800 	.word	0x40023800
 8009898:	00bb8000 	.word	0x00bb8000
 800989c:	007a1200 	.word	0x007a1200
 80098a0:	00f42400 	.word	0x00f42400

080098a4 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d101      	bne.n	80098ba <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e034      	b.n	8009924 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d106      	bne.n	80098d4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80098ce:	68f8      	ldr	r0, [r7, #12]
 80098d0:	f7f8 fb40 	bl	8001f54 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	3308      	adds	r3, #8
 80098dc:	4619      	mov	r1, r3
 80098de:	4610      	mov	r0, r2
 80098e0:	f000 fb3a 	bl	8009f58 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	6818      	ldr	r0, [r3, #0]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	461a      	mov	r2, r3
 80098ee:	68b9      	ldr	r1, [r7, #8]
 80098f0:	f000 fb84 	bl	8009ffc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6858      	ldr	r0, [r3, #4]
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	689a      	ldr	r2, [r3, #8]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009900:	6879      	ldr	r1, [r7, #4]
 8009902:	f000 fbb9 	bl	800a078 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	68fa      	ldr	r2, [r7, #12]
 800990c:	6892      	ldr	r2, [r2, #8]
 800990e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	68fa      	ldr	r2, [r7, #12]
 8009918:	6892      	ldr	r2, [r2, #8]
 800991a:	f041 0101 	orr.w	r1, r1, #1
 800991e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	3710      	adds	r7, #16
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}

0800992c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d101      	bne.n	800993e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	e03f      	b.n	80099be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009944:	b2db      	uxtb	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d106      	bne.n	8009958 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f7f8 fa26 	bl	8001da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2224      	movs	r2, #36	; 0x24
 800995c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	68da      	ldr	r2, [r3, #12]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800996e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 f929 	bl	8009bc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	691a      	ldr	r2, [r3, #16]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009984:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	695a      	ldr	r2, [r3, #20]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009994:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	68da      	ldr	r2, [r3, #12]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2220      	movs	r2, #32
 80099b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2220      	movs	r2, #32
 80099b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3708      	adds	r7, #8
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b08a      	sub	sp, #40	; 0x28
 80099ca:	af02      	add	r7, sp, #8
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	60b9      	str	r1, [r7, #8]
 80099d0:	603b      	str	r3, [r7, #0]
 80099d2:	4613      	mov	r3, r2
 80099d4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80099d6:	2300      	movs	r3, #0
 80099d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	2b20      	cmp	r3, #32
 80099e4:	d17c      	bne.n	8009ae0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d002      	beq.n	80099f2 <HAL_UART_Transmit+0x2c>
 80099ec:	88fb      	ldrh	r3, [r7, #6]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d101      	bne.n	80099f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80099f2:	2301      	movs	r3, #1
 80099f4:	e075      	b.n	8009ae2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d101      	bne.n	8009a04 <HAL_UART_Transmit+0x3e>
 8009a00:	2302      	movs	r3, #2
 8009a02:	e06e      	b.n	8009ae2 <HAL_UART_Transmit+0x11c>
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2221      	movs	r2, #33	; 0x21
 8009a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a1a:	f7f8 ff25 	bl	8002868 <HAL_GetTick>
 8009a1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	88fa      	ldrh	r2, [r7, #6]
 8009a24:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	88fa      	ldrh	r2, [r7, #6]
 8009a2a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	689b      	ldr	r3, [r3, #8]
 8009a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a34:	d108      	bne.n	8009a48 <HAL_UART_Transmit+0x82>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d104      	bne.n	8009a48 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	61bb      	str	r3, [r7, #24]
 8009a46:	e003      	b.n	8009a50 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009a58:	e02a      	b.n	8009ab0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	2200      	movs	r2, #0
 8009a62:	2180      	movs	r1, #128	; 0x80
 8009a64:	68f8      	ldr	r0, [r7, #12]
 8009a66:	f000 f840 	bl	8009aea <UART_WaitOnFlagUntilTimeout>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d001      	beq.n	8009a74 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009a70:	2303      	movs	r3, #3
 8009a72:	e036      	b.n	8009ae2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009a74:	69fb      	ldr	r3, [r7, #28]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10b      	bne.n	8009a92 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	881b      	ldrh	r3, [r3, #0]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	3302      	adds	r3, #2
 8009a8e:	61bb      	str	r3, [r7, #24]
 8009a90:	e007      	b.n	8009aa2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	781a      	ldrb	r2, [r3, #0]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009aa6:	b29b      	uxth	r3, r3
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	b29a      	uxth	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d1cf      	bne.n	8009a5a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	9300      	str	r3, [sp, #0]
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	2140      	movs	r1, #64	; 0x40
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	f000 f810 	bl	8009aea <UART_WaitOnFlagUntilTimeout>
 8009aca:	4603      	mov	r3, r0
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d001      	beq.n	8009ad4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	e006      	b.n	8009ae2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2220      	movs	r2, #32
 8009ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009adc:	2300      	movs	r3, #0
 8009ade:	e000      	b.n	8009ae2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009ae0:	2302      	movs	r3, #2
  }
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3720      	adds	r7, #32
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009aea:	b580      	push	{r7, lr}
 8009aec:	b090      	sub	sp, #64	; 0x40
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	60f8      	str	r0, [r7, #12]
 8009af2:	60b9      	str	r1, [r7, #8]
 8009af4:	603b      	str	r3, [r7, #0]
 8009af6:	4613      	mov	r3, r2
 8009af8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009afa:	e050      	b.n	8009b9e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009afc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b02:	d04c      	beq.n	8009b9e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009b04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d007      	beq.n	8009b1a <UART_WaitOnFlagUntilTimeout+0x30>
 8009b0a:	f7f8 fead 	bl	8002868 <HAL_GetTick>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	1ad3      	subs	r3, r2, r3
 8009b14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d241      	bcs.n	8009b9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	330c      	adds	r3, #12
 8009b20:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b24:	e853 3f00 	ldrex	r3, [r3]
 8009b28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009b30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	330c      	adds	r3, #12
 8009b38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009b3a:	637a      	str	r2, [r7, #52]	; 0x34
 8009b3c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b42:	e841 2300 	strex	r3, r2, [r1]
 8009b46:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1e5      	bne.n	8009b1a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	3314      	adds	r3, #20
 8009b54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	e853 3f00 	ldrex	r3, [r3]
 8009b5c:	613b      	str	r3, [r7, #16]
   return(result);
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	f023 0301 	bic.w	r3, r3, #1
 8009b64:	63bb      	str	r3, [r7, #56]	; 0x38
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	3314      	adds	r3, #20
 8009b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b6e:	623a      	str	r2, [r7, #32]
 8009b70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b72:	69f9      	ldr	r1, [r7, #28]
 8009b74:	6a3a      	ldr	r2, [r7, #32]
 8009b76:	e841 2300 	strex	r3, r2, [r1]
 8009b7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b7c:	69bb      	ldr	r3, [r7, #24]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d1e5      	bne.n	8009b4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2220      	movs	r2, #32
 8009b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e00f      	b.n	8009bbe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	4013      	ands	r3, r2
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	bf0c      	ite	eq
 8009bae:	2301      	moveq	r3, #1
 8009bb0:	2300      	movne	r3, #0
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	79fb      	ldrb	r3, [r7, #7]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d09f      	beq.n	8009afc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3740      	adds	r7, #64	; 0x40
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
	...

08009bc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bcc:	b09f      	sub	sp, #124	; 0x7c
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	691b      	ldr	r3, [r3, #16]
 8009bd8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009bdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bde:	68d9      	ldr	r1, [r3, #12]
 8009be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009be2:	681a      	ldr	r2, [r3, #0]
 8009be4:	ea40 0301 	orr.w	r3, r0, r1
 8009be8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009bea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bec:	689a      	ldr	r2, [r3, #8]
 8009bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	431a      	orrs	r2, r3
 8009bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bf6:	695b      	ldr	r3, [r3, #20]
 8009bf8:	431a      	orrs	r2, r3
 8009bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bfc:	69db      	ldr	r3, [r3, #28]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009c0c:	f021 010c 	bic.w	r1, r1, #12
 8009c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c12:	681a      	ldr	r2, [r3, #0]
 8009c14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009c16:	430b      	orrs	r3, r1
 8009c18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	695b      	ldr	r3, [r3, #20]
 8009c20:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c26:	6999      	ldr	r1, [r3, #24]
 8009c28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	ea40 0301 	orr.w	r3, r0, r1
 8009c30:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	4bc5      	ldr	r3, [pc, #788]	; (8009f4c <UART_SetConfig+0x384>)
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d004      	beq.n	8009c46 <UART_SetConfig+0x7e>
 8009c3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	4bc3      	ldr	r3, [pc, #780]	; (8009f50 <UART_SetConfig+0x388>)
 8009c42:	429a      	cmp	r2, r3
 8009c44:	d103      	bne.n	8009c4e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009c46:	f7ff fcd9 	bl	80095fc <HAL_RCC_GetPCLK2Freq>
 8009c4a:	6778      	str	r0, [r7, #116]	; 0x74
 8009c4c:	e002      	b.n	8009c54 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009c4e:	f7ff fcc1 	bl	80095d4 <HAL_RCC_GetPCLK1Freq>
 8009c52:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c56:	69db      	ldr	r3, [r3, #28]
 8009c58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c5c:	f040 80b6 	bne.w	8009dcc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009c60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c62:	461c      	mov	r4, r3
 8009c64:	f04f 0500 	mov.w	r5, #0
 8009c68:	4622      	mov	r2, r4
 8009c6a:	462b      	mov	r3, r5
 8009c6c:	1891      	adds	r1, r2, r2
 8009c6e:	6439      	str	r1, [r7, #64]	; 0x40
 8009c70:	415b      	adcs	r3, r3
 8009c72:	647b      	str	r3, [r7, #68]	; 0x44
 8009c74:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009c78:	1912      	adds	r2, r2, r4
 8009c7a:	eb45 0303 	adc.w	r3, r5, r3
 8009c7e:	f04f 0000 	mov.w	r0, #0
 8009c82:	f04f 0100 	mov.w	r1, #0
 8009c86:	00d9      	lsls	r1, r3, #3
 8009c88:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009c8c:	00d0      	lsls	r0, r2, #3
 8009c8e:	4602      	mov	r2, r0
 8009c90:	460b      	mov	r3, r1
 8009c92:	1911      	adds	r1, r2, r4
 8009c94:	6639      	str	r1, [r7, #96]	; 0x60
 8009c96:	416b      	adcs	r3, r5
 8009c98:	667b      	str	r3, [r7, #100]	; 0x64
 8009c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	f04f 0300 	mov.w	r3, #0
 8009ca4:	1891      	adds	r1, r2, r2
 8009ca6:	63b9      	str	r1, [r7, #56]	; 0x38
 8009ca8:	415b      	adcs	r3, r3
 8009caa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009cb0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009cb4:	f7f6 fadc 	bl	8000270 <__aeabi_uldivmod>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4ba5      	ldr	r3, [pc, #660]	; (8009f54 <UART_SetConfig+0x38c>)
 8009cbe:	fba3 2302 	umull	r2, r3, r3, r2
 8009cc2:	095b      	lsrs	r3, r3, #5
 8009cc4:	011e      	lsls	r6, r3, #4
 8009cc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009cc8:	461c      	mov	r4, r3
 8009cca:	f04f 0500 	mov.w	r5, #0
 8009cce:	4622      	mov	r2, r4
 8009cd0:	462b      	mov	r3, r5
 8009cd2:	1891      	adds	r1, r2, r2
 8009cd4:	6339      	str	r1, [r7, #48]	; 0x30
 8009cd6:	415b      	adcs	r3, r3
 8009cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8009cda:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009cde:	1912      	adds	r2, r2, r4
 8009ce0:	eb45 0303 	adc.w	r3, r5, r3
 8009ce4:	f04f 0000 	mov.w	r0, #0
 8009ce8:	f04f 0100 	mov.w	r1, #0
 8009cec:	00d9      	lsls	r1, r3, #3
 8009cee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009cf2:	00d0      	lsls	r0, r2, #3
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	1911      	adds	r1, r2, r4
 8009cfa:	65b9      	str	r1, [r7, #88]	; 0x58
 8009cfc:	416b      	adcs	r3, r5
 8009cfe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	461a      	mov	r2, r3
 8009d06:	f04f 0300 	mov.w	r3, #0
 8009d0a:	1891      	adds	r1, r2, r2
 8009d0c:	62b9      	str	r1, [r7, #40]	; 0x28
 8009d0e:	415b      	adcs	r3, r3
 8009d10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d16:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009d1a:	f7f6 faa9 	bl	8000270 <__aeabi_uldivmod>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	4b8c      	ldr	r3, [pc, #560]	; (8009f54 <UART_SetConfig+0x38c>)
 8009d24:	fba3 1302 	umull	r1, r3, r3, r2
 8009d28:	095b      	lsrs	r3, r3, #5
 8009d2a:	2164      	movs	r1, #100	; 0x64
 8009d2c:	fb01 f303 	mul.w	r3, r1, r3
 8009d30:	1ad3      	subs	r3, r2, r3
 8009d32:	00db      	lsls	r3, r3, #3
 8009d34:	3332      	adds	r3, #50	; 0x32
 8009d36:	4a87      	ldr	r2, [pc, #540]	; (8009f54 <UART_SetConfig+0x38c>)
 8009d38:	fba2 2303 	umull	r2, r3, r2, r3
 8009d3c:	095b      	lsrs	r3, r3, #5
 8009d3e:	005b      	lsls	r3, r3, #1
 8009d40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009d44:	441e      	add	r6, r3
 8009d46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f04f 0100 	mov.w	r1, #0
 8009d4e:	4602      	mov	r2, r0
 8009d50:	460b      	mov	r3, r1
 8009d52:	1894      	adds	r4, r2, r2
 8009d54:	623c      	str	r4, [r7, #32]
 8009d56:	415b      	adcs	r3, r3
 8009d58:	627b      	str	r3, [r7, #36]	; 0x24
 8009d5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d5e:	1812      	adds	r2, r2, r0
 8009d60:	eb41 0303 	adc.w	r3, r1, r3
 8009d64:	f04f 0400 	mov.w	r4, #0
 8009d68:	f04f 0500 	mov.w	r5, #0
 8009d6c:	00dd      	lsls	r5, r3, #3
 8009d6e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009d72:	00d4      	lsls	r4, r2, #3
 8009d74:	4622      	mov	r2, r4
 8009d76:	462b      	mov	r3, r5
 8009d78:	1814      	adds	r4, r2, r0
 8009d7a:	653c      	str	r4, [r7, #80]	; 0x50
 8009d7c:	414b      	adcs	r3, r1
 8009d7e:	657b      	str	r3, [r7, #84]	; 0x54
 8009d80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	461a      	mov	r2, r3
 8009d86:	f04f 0300 	mov.w	r3, #0
 8009d8a:	1891      	adds	r1, r2, r2
 8009d8c:	61b9      	str	r1, [r7, #24]
 8009d8e:	415b      	adcs	r3, r3
 8009d90:	61fb      	str	r3, [r7, #28]
 8009d92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009d96:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009d9a:	f7f6 fa69 	bl	8000270 <__aeabi_uldivmod>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	460b      	mov	r3, r1
 8009da2:	4b6c      	ldr	r3, [pc, #432]	; (8009f54 <UART_SetConfig+0x38c>)
 8009da4:	fba3 1302 	umull	r1, r3, r3, r2
 8009da8:	095b      	lsrs	r3, r3, #5
 8009daa:	2164      	movs	r1, #100	; 0x64
 8009dac:	fb01 f303 	mul.w	r3, r1, r3
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	00db      	lsls	r3, r3, #3
 8009db4:	3332      	adds	r3, #50	; 0x32
 8009db6:	4a67      	ldr	r2, [pc, #412]	; (8009f54 <UART_SetConfig+0x38c>)
 8009db8:	fba2 2303 	umull	r2, r3, r2, r3
 8009dbc:	095b      	lsrs	r3, r3, #5
 8009dbe:	f003 0207 	and.w	r2, r3, #7
 8009dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	4432      	add	r2, r6
 8009dc8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009dca:	e0b9      	b.n	8009f40 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009dcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009dce:	461c      	mov	r4, r3
 8009dd0:	f04f 0500 	mov.w	r5, #0
 8009dd4:	4622      	mov	r2, r4
 8009dd6:	462b      	mov	r3, r5
 8009dd8:	1891      	adds	r1, r2, r2
 8009dda:	6139      	str	r1, [r7, #16]
 8009ddc:	415b      	adcs	r3, r3
 8009dde:	617b      	str	r3, [r7, #20]
 8009de0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009de4:	1912      	adds	r2, r2, r4
 8009de6:	eb45 0303 	adc.w	r3, r5, r3
 8009dea:	f04f 0000 	mov.w	r0, #0
 8009dee:	f04f 0100 	mov.w	r1, #0
 8009df2:	00d9      	lsls	r1, r3, #3
 8009df4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009df8:	00d0      	lsls	r0, r2, #3
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	eb12 0804 	adds.w	r8, r2, r4
 8009e02:	eb43 0905 	adc.w	r9, r3, r5
 8009e06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f04f 0100 	mov.w	r1, #0
 8009e10:	f04f 0200 	mov.w	r2, #0
 8009e14:	f04f 0300 	mov.w	r3, #0
 8009e18:	008b      	lsls	r3, r1, #2
 8009e1a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009e1e:	0082      	lsls	r2, r0, #2
 8009e20:	4640      	mov	r0, r8
 8009e22:	4649      	mov	r1, r9
 8009e24:	f7f6 fa24 	bl	8000270 <__aeabi_uldivmod>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	460b      	mov	r3, r1
 8009e2c:	4b49      	ldr	r3, [pc, #292]	; (8009f54 <UART_SetConfig+0x38c>)
 8009e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8009e32:	095b      	lsrs	r3, r3, #5
 8009e34:	011e      	lsls	r6, r3, #4
 8009e36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f04f 0100 	mov.w	r1, #0
 8009e3e:	4602      	mov	r2, r0
 8009e40:	460b      	mov	r3, r1
 8009e42:	1894      	adds	r4, r2, r2
 8009e44:	60bc      	str	r4, [r7, #8]
 8009e46:	415b      	adcs	r3, r3
 8009e48:	60fb      	str	r3, [r7, #12]
 8009e4a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e4e:	1812      	adds	r2, r2, r0
 8009e50:	eb41 0303 	adc.w	r3, r1, r3
 8009e54:	f04f 0400 	mov.w	r4, #0
 8009e58:	f04f 0500 	mov.w	r5, #0
 8009e5c:	00dd      	lsls	r5, r3, #3
 8009e5e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009e62:	00d4      	lsls	r4, r2, #3
 8009e64:	4622      	mov	r2, r4
 8009e66:	462b      	mov	r3, r5
 8009e68:	1814      	adds	r4, r2, r0
 8009e6a:	64bc      	str	r4, [r7, #72]	; 0x48
 8009e6c:	414b      	adcs	r3, r1
 8009e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	4618      	mov	r0, r3
 8009e76:	f04f 0100 	mov.w	r1, #0
 8009e7a:	f04f 0200 	mov.w	r2, #0
 8009e7e:	f04f 0300 	mov.w	r3, #0
 8009e82:	008b      	lsls	r3, r1, #2
 8009e84:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009e88:	0082      	lsls	r2, r0, #2
 8009e8a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009e8e:	f7f6 f9ef 	bl	8000270 <__aeabi_uldivmod>
 8009e92:	4602      	mov	r2, r0
 8009e94:	460b      	mov	r3, r1
 8009e96:	4b2f      	ldr	r3, [pc, #188]	; (8009f54 <UART_SetConfig+0x38c>)
 8009e98:	fba3 1302 	umull	r1, r3, r3, r2
 8009e9c:	095b      	lsrs	r3, r3, #5
 8009e9e:	2164      	movs	r1, #100	; 0x64
 8009ea0:	fb01 f303 	mul.w	r3, r1, r3
 8009ea4:	1ad3      	subs	r3, r2, r3
 8009ea6:	011b      	lsls	r3, r3, #4
 8009ea8:	3332      	adds	r3, #50	; 0x32
 8009eaa:	4a2a      	ldr	r2, [pc, #168]	; (8009f54 <UART_SetConfig+0x38c>)
 8009eac:	fba2 2303 	umull	r2, r3, r2, r3
 8009eb0:	095b      	lsrs	r3, r3, #5
 8009eb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009eb6:	441e      	add	r6, r3
 8009eb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f04f 0100 	mov.w	r1, #0
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	1894      	adds	r4, r2, r2
 8009ec6:	603c      	str	r4, [r7, #0]
 8009ec8:	415b      	adcs	r3, r3
 8009eca:	607b      	str	r3, [r7, #4]
 8009ecc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ed0:	1812      	adds	r2, r2, r0
 8009ed2:	eb41 0303 	adc.w	r3, r1, r3
 8009ed6:	f04f 0400 	mov.w	r4, #0
 8009eda:	f04f 0500 	mov.w	r5, #0
 8009ede:	00dd      	lsls	r5, r3, #3
 8009ee0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009ee4:	00d4      	lsls	r4, r2, #3
 8009ee6:	4622      	mov	r2, r4
 8009ee8:	462b      	mov	r3, r5
 8009eea:	eb12 0a00 	adds.w	sl, r2, r0
 8009eee:	eb43 0b01 	adc.w	fp, r3, r1
 8009ef2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f04f 0100 	mov.w	r1, #0
 8009efc:	f04f 0200 	mov.w	r2, #0
 8009f00:	f04f 0300 	mov.w	r3, #0
 8009f04:	008b      	lsls	r3, r1, #2
 8009f06:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009f0a:	0082      	lsls	r2, r0, #2
 8009f0c:	4650      	mov	r0, sl
 8009f0e:	4659      	mov	r1, fp
 8009f10:	f7f6 f9ae 	bl	8000270 <__aeabi_uldivmod>
 8009f14:	4602      	mov	r2, r0
 8009f16:	460b      	mov	r3, r1
 8009f18:	4b0e      	ldr	r3, [pc, #56]	; (8009f54 <UART_SetConfig+0x38c>)
 8009f1a:	fba3 1302 	umull	r1, r3, r3, r2
 8009f1e:	095b      	lsrs	r3, r3, #5
 8009f20:	2164      	movs	r1, #100	; 0x64
 8009f22:	fb01 f303 	mul.w	r3, r1, r3
 8009f26:	1ad3      	subs	r3, r2, r3
 8009f28:	011b      	lsls	r3, r3, #4
 8009f2a:	3332      	adds	r3, #50	; 0x32
 8009f2c:	4a09      	ldr	r2, [pc, #36]	; (8009f54 <UART_SetConfig+0x38c>)
 8009f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f32:	095b      	lsrs	r3, r3, #5
 8009f34:	f003 020f 	and.w	r2, r3, #15
 8009f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4432      	add	r2, r6
 8009f3e:	609a      	str	r2, [r3, #8]
}
 8009f40:	bf00      	nop
 8009f42:	377c      	adds	r7, #124	; 0x7c
 8009f44:	46bd      	mov	sp, r7
 8009f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f4a:	bf00      	nop
 8009f4c:	40011000 	.word	0x40011000
 8009f50:	40011400 	.word	0x40011400
 8009f54:	51eb851f 	.word	0x51eb851f

08009f58 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8009f62:	2300      	movs	r3, #0
 8009f64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f70:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8009f72:	68fa      	ldr	r2, [r7, #12]
 8009f74:	4b20      	ldr	r3, [pc, #128]	; (8009ff8 <FSMC_NORSRAM_Init+0xa0>)
 8009f76:	4013      	ands	r3, r2
 8009f78:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009f82:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8009f88:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8009f8e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8009f94:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8009f9a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8009fa0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8009fa6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8009fac:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8009fb2:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8009fb8:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8009fbe:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8009fc4:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009fc6:	68fa      	ldr	r2, [r7, #12]
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	689b      	ldr	r3, [r3, #8]
 8009fd0:	2b08      	cmp	r3, #8
 8009fd2:	d103      	bne.n	8009fdc <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fda:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	68f9      	ldr	r1, [r7, #12]
 8009fe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3714      	adds	r7, #20
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff4:	4770      	bx	lr
 8009ff6:	bf00      	nop
 8009ff8:	fff00080 	.word	0xfff00080

08009ffc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b087      	sub	sp, #28
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800a008:	2300      	movs	r3, #0
 800a00a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	1c5a      	adds	r2, r3, #1
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a016:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a01e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a02a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a032:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800a03a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	3b01      	subs	r3, #1
 800a042:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a044:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	695b      	ldr	r3, [r3, #20]
 800a04a:	3b02      	subs	r3, #2
 800a04c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a04e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a054:	4313      	orrs	r3, r2
 800a056:	697a      	ldr	r2, [r7, #20]
 800a058:	4313      	orrs	r3, r2
 800a05a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	1c5a      	adds	r2, r3, #1
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6979      	ldr	r1, [r7, #20]
 800a064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	371c      	adds	r7, #28
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr
	...

0800a078 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800a078:	b480      	push	{r7}
 800a07a:	b087      	sub	sp, #28
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	607a      	str	r2, [r7, #4]
 800a084:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800a086:	2300      	movs	r3, #0
 800a088:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a090:	d122      	bne.n	800a0d8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a09a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800a09c:	697a      	ldr	r2, [r7, #20]
 800a09e:	4b15      	ldr	r3, [pc, #84]	; (800a0f4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a0ae:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a0b6:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800a0be:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a0c4:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a0c6:	697a      	ldr	r2, [r7, #20]
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	6979      	ldr	r1, [r7, #20]
 800a0d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a0d6:	e005      	b.n	800a0e4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a0e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a0e4:	2300      	movs	r3, #0
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	371c      	adds	r7, #28
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	cff00000 	.word	0xcff00000

0800a0f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a0f8:	b084      	sub	sp, #16
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b084      	sub	sp, #16
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	6078      	str	r0, [r7, #4]
 800a102:	f107 001c 	add.w	r0, r7, #28
 800a106:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d122      	bne.n	800a156 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a114:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d105      	bne.n	800a14a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 f9a0 	bl	800a490 <USB_CoreReset>
 800a150:	4603      	mov	r3, r0
 800a152:	73fb      	strb	r3, [r7, #15]
 800a154:	e01a      	b.n	800a18c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 f994 	bl	800a490 <USB_CoreReset>
 800a168:	4603      	mov	r3, r0
 800a16a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a16c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d106      	bne.n	800a180 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a176:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	639a      	str	r2, [r3, #56]	; 0x38
 800a17e:	e005      	b.n	800a18c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a184:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d10b      	bne.n	800a1aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	f043 0206 	orr.w	r2, r3, #6
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	f043 0220 	orr.w	r2, r3, #32
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3710      	adds	r7, #16
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1b6:	b004      	add	sp, #16
 800a1b8:	4770      	bx	lr

0800a1ba <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a1ba:	b480      	push	{r7}
 800a1bc:	b083      	sub	sp, #12
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	f043 0201 	orr.w	r2, r3, #1
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	689b      	ldr	r3, [r3, #8]
 800a1e8:	f023 0201 	bic.w	r2, r3, #1
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	370c      	adds	r7, #12
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr

0800a1fe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b084      	sub	sp, #16
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
 800a206:	460b      	mov	r3, r1
 800a208:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a20a:	2300      	movs	r3, #0
 800a20c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a21a:	78fb      	ldrb	r3, [r7, #3]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d115      	bne.n	800a24c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	68db      	ldr	r3, [r3, #12]
 800a224:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a22c:	2001      	movs	r0, #1
 800a22e:	f7f8 fb27 	bl	8002880 <HAL_Delay>
      ms++;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	3301      	adds	r3, #1
 800a236:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 f91a 	bl	800a472 <USB_GetMode>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b01      	cmp	r3, #1
 800a242:	d01e      	beq.n	800a282 <USB_SetCurrentMode+0x84>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2b31      	cmp	r3, #49	; 0x31
 800a248:	d9f0      	bls.n	800a22c <USB_SetCurrentMode+0x2e>
 800a24a:	e01a      	b.n	800a282 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a24c:	78fb      	ldrb	r3, [r7, #3]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d115      	bne.n	800a27e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a25e:	2001      	movs	r0, #1
 800a260:	f7f8 fb0e 	bl	8002880 <HAL_Delay>
      ms++;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	3301      	adds	r3, #1
 800a268:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 f901 	bl	800a472 <USB_GetMode>
 800a270:	4603      	mov	r3, r0
 800a272:	2b00      	cmp	r3, #0
 800a274:	d005      	beq.n	800a282 <USB_SetCurrentMode+0x84>
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2b31      	cmp	r3, #49	; 0x31
 800a27a:	d9f0      	bls.n	800a25e <USB_SetCurrentMode+0x60>
 800a27c:	e001      	b.n	800a282 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	e005      	b.n	800a28e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2b32      	cmp	r3, #50	; 0x32
 800a286:	d101      	bne.n	800a28c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	e000      	b.n	800a28e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
	...

0800a298 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	019b      	lsls	r3, r3, #6
 800a2aa:	f043 0220 	orr.w	r2, r3, #32
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	4a08      	ldr	r2, [pc, #32]	; (800a2dc <USB_FlushTxFifo+0x44>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d901      	bls.n	800a2c2 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800a2be:	2303      	movs	r3, #3
 800a2c0:	e006      	b.n	800a2d0 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	691b      	ldr	r3, [r3, #16]
 800a2c6:	f003 0320 	and.w	r3, r3, #32
 800a2ca:	2b20      	cmp	r3, #32
 800a2cc:	d0f1      	beq.n	800a2b2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a2ce:	2300      	movs	r3, #0
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3714      	adds	r7, #20
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr
 800a2dc:	00030d40 	.word	0x00030d40

0800a2e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2210      	movs	r2, #16
 800a2f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	60fb      	str	r3, [r7, #12]
 800a2f8:	4a08      	ldr	r2, [pc, #32]	; (800a31c <USB_FlushRxFifo+0x3c>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d901      	bls.n	800a302 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800a2fe:	2303      	movs	r3, #3
 800a300:	e006      	b.n	800a310 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	691b      	ldr	r3, [r3, #16]
 800a306:	f003 0310 	and.w	r3, r3, #16
 800a30a:	2b10      	cmp	r3, #16
 800a30c:	d0f1      	beq.n	800a2f2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	3714      	adds	r7, #20
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr
 800a31c:	00030d40 	.word	0x00030d40

0800a320 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a320:	b480      	push	{r7}
 800a322:	b089      	sub	sp, #36	; 0x24
 800a324:	af00      	add	r7, sp, #0
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	4611      	mov	r1, r2
 800a32c:	461a      	mov	r2, r3
 800a32e:	460b      	mov	r3, r1
 800a330:	71fb      	strb	r3, [r7, #7]
 800a332:	4613      	mov	r3, r2
 800a334:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a33e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a342:	2b00      	cmp	r3, #0
 800a344:	d123      	bne.n	800a38e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a346:	88bb      	ldrh	r3, [r7, #4]
 800a348:	3303      	adds	r3, #3
 800a34a:	089b      	lsrs	r3, r3, #2
 800a34c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a34e:	2300      	movs	r3, #0
 800a350:	61bb      	str	r3, [r7, #24]
 800a352:	e018      	b.n	800a386 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a354:	79fb      	ldrb	r3, [r7, #7]
 800a356:	031a      	lsls	r2, r3, #12
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	4413      	add	r3, r2
 800a35c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a360:	461a      	mov	r2, r3
 800a362:	69fb      	ldr	r3, [r7, #28]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	3301      	adds	r3, #1
 800a36c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a36e:	69fb      	ldr	r3, [r7, #28]
 800a370:	3301      	adds	r3, #1
 800a372:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a374:	69fb      	ldr	r3, [r7, #28]
 800a376:	3301      	adds	r3, #1
 800a378:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a37a:	69fb      	ldr	r3, [r7, #28]
 800a37c:	3301      	adds	r3, #1
 800a37e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a380:	69bb      	ldr	r3, [r7, #24]
 800a382:	3301      	adds	r3, #1
 800a384:	61bb      	str	r3, [r7, #24]
 800a386:	69ba      	ldr	r2, [r7, #24]
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	429a      	cmp	r2, r3
 800a38c:	d3e2      	bcc.n	800a354 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3724      	adds	r7, #36	; 0x24
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b08b      	sub	sp, #44	; 0x2c
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	60f8      	str	r0, [r7, #12]
 800a3a4:	60b9      	str	r1, [r7, #8]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a3b2:	88fb      	ldrh	r3, [r7, #6]
 800a3b4:	089b      	lsrs	r3, r3, #2
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a3ba:	88fb      	ldrh	r3, [r7, #6]
 800a3bc:	f003 0303 	and.w	r3, r3, #3
 800a3c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	623b      	str	r3, [r7, #32]
 800a3c6:	e014      	b.n	800a3f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a3c8:	69bb      	ldr	r3, [r7, #24]
 800a3ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3ce:	681a      	ldr	r2, [r3, #0]
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d2:	601a      	str	r2, [r3, #0]
    pDest++;
 800a3d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3dc:	3301      	adds	r3, #1
 800a3de:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a3e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a3ec:	6a3b      	ldr	r3, [r7, #32]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	623b      	str	r3, [r7, #32]
 800a3f2:	6a3a      	ldr	r2, [r7, #32]
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d3e6      	bcc.n	800a3c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a3fa:	8bfb      	ldrh	r3, [r7, #30]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d01e      	beq.n	800a43e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a400:	2300      	movs	r3, #0
 800a402:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a40a:	461a      	mov	r2, r3
 800a40c:	f107 0310 	add.w	r3, r7, #16
 800a410:	6812      	ldr	r2, [r2, #0]
 800a412:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a414:	693a      	ldr	r2, [r7, #16]
 800a416:	6a3b      	ldr	r3, [r7, #32]
 800a418:	b2db      	uxtb	r3, r3
 800a41a:	00db      	lsls	r3, r3, #3
 800a41c:	fa22 f303 	lsr.w	r3, r2, r3
 800a420:	b2da      	uxtb	r2, r3
 800a422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a424:	701a      	strb	r2, [r3, #0]
      i++;
 800a426:	6a3b      	ldr	r3, [r7, #32]
 800a428:	3301      	adds	r3, #1
 800a42a:	623b      	str	r3, [r7, #32]
      pDest++;
 800a42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a42e:	3301      	adds	r3, #1
 800a430:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a432:	8bfb      	ldrh	r3, [r7, #30]
 800a434:	3b01      	subs	r3, #1
 800a436:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a438:	8bfb      	ldrh	r3, [r7, #30]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1ea      	bne.n	800a414 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a440:	4618      	mov	r0, r3
 800a442:	372c      	adds	r7, #44	; 0x2c
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b085      	sub	sp, #20
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	695b      	ldr	r3, [r3, #20]
 800a458:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	699b      	ldr	r3, [r3, #24]
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	4013      	ands	r3, r2
 800a462:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a464:	68fb      	ldr	r3, [r7, #12]
}
 800a466:	4618      	mov	r0, r3
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a472:	b480      	push	{r7}
 800a474:	b083      	sub	sp, #12
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	f003 0301 	and.w	r3, r3, #1
}
 800a482:	4618      	mov	r0, r3
 800a484:	370c      	adds	r7, #12
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
	...

0800a490 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a490:	b480      	push	{r7}
 800a492:	b085      	sub	sp, #20
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a498:	2300      	movs	r3, #0
 800a49a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	60fb      	str	r3, [r7, #12]
 800a4a2:	4a13      	ldr	r2, [pc, #76]	; (800a4f0 <USB_CoreReset+0x60>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d901      	bls.n	800a4ac <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a4a8:	2303      	movs	r3, #3
 800a4aa:	e01a      	b.n	800a4e2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	daf3      	bge.n	800a49c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	f043 0201 	orr.w	r2, r3, #1
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	60fb      	str	r3, [r7, #12]
 800a4ca:	4a09      	ldr	r2, [pc, #36]	; (800a4f0 <USB_CoreReset+0x60>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d901      	bls.n	800a4d4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a4d0:	2303      	movs	r3, #3
 800a4d2:	e006      	b.n	800a4e2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	f003 0301 	and.w	r3, r3, #1
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d0f1      	beq.n	800a4c4 <USB_CoreReset+0x34>

  return HAL_OK;
 800a4e0:	2300      	movs	r3, #0
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3714      	adds	r7, #20
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr
 800a4ee:	bf00      	nop
 800a4f0:	00030d40 	.word	0x00030d40

0800a4f4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4f4:	b084      	sub	sp, #16
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b084      	sub	sp, #16
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
 800a4fe:	f107 001c 	add.w	r0, r7, #28
 800a502:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a510:	461a      	mov	r2, r3
 800a512:	2300      	movs	r3, #0
 800a514:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a51a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a526:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a532:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a53e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a542:	2b00      	cmp	r3, #0
 800a544:	d018      	beq.n	800a578 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d10a      	bne.n	800a562 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	68ba      	ldr	r2, [r7, #8]
 800a556:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a55a:	f043 0304 	orr.w	r3, r3, #4
 800a55e:	6013      	str	r3, [r2, #0]
 800a560:	e014      	b.n	800a58c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	68ba      	ldr	r2, [r7, #8]
 800a56c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a570:	f023 0304 	bic.w	r3, r3, #4
 800a574:	6013      	str	r3, [r2, #0]
 800a576:	e009      	b.n	800a58c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	68ba      	ldr	r2, [r7, #8]
 800a582:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a586:	f023 0304 	bic.w	r3, r3, #4
 800a58a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a58c:	2110      	movs	r1, #16
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f7ff fe82 	bl	800a298 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f7ff fea3 	bl	800a2e0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a59a:	2300      	movs	r3, #0
 800a59c:	60fb      	str	r3, [r7, #12]
 800a59e:	e015      	b.n	800a5cc <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	015a      	lsls	r2, r3, #5
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	4413      	add	r3, r2
 800a5a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	015a      	lsls	r2, r3, #5
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	4413      	add	r3, r2
 800a5bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5c0:	461a      	mov	r2, r3
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	60fb      	str	r3, [r7, #12]
 800a5cc:	6a3b      	ldr	r3, [r7, #32]
 800a5ce:	68fa      	ldr	r2, [r7, #12]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d3e5      	bcc.n	800a5a0 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a5e0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00b      	beq.n	800a606 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a5f4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	4a13      	ldr	r2, [pc, #76]	; (800a648 <USB_HostInit+0x154>)
 800a5fa:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a13      	ldr	r2, [pc, #76]	; (800a64c <USB_HostInit+0x158>)
 800a600:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a604:	e009      	b.n	800a61a <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2280      	movs	r2, #128	; 0x80
 800a60a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	4a10      	ldr	r2, [pc, #64]	; (800a650 <USB_HostInit+0x15c>)
 800a610:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4a0f      	ldr	r2, [pc, #60]	; (800a654 <USB_HostInit+0x160>)
 800a616:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a61a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d105      	bne.n	800a62c <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	f043 0210 	orr.w	r2, r3, #16
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	699a      	ldr	r2, [r3, #24]
 800a630:	4b09      	ldr	r3, [pc, #36]	; (800a658 <USB_HostInit+0x164>)
 800a632:	4313      	orrs	r3, r2
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3710      	adds	r7, #16
 800a63e:	46bd      	mov	sp, r7
 800a640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a644:	b004      	add	sp, #16
 800a646:	4770      	bx	lr
 800a648:	01000200 	.word	0x01000200
 800a64c:	00e00300 	.word	0x00e00300
 800a650:	00600080 	.word	0x00600080
 800a654:	004000e0 	.word	0x004000e0
 800a658:	a3200008 	.word	0xa3200008

0800a65c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	460b      	mov	r3, r1
 800a666:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	68fa      	ldr	r2, [r7, #12]
 800a676:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a67a:	f023 0303 	bic.w	r3, r3, #3
 800a67e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	78fb      	ldrb	r3, [r7, #3]
 800a68a:	f003 0303 	and.w	r3, r3, #3
 800a68e:	68f9      	ldr	r1, [r7, #12]
 800a690:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a694:	4313      	orrs	r3, r2
 800a696:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a698:	78fb      	ldrb	r3, [r7, #3]
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d107      	bne.n	800a6ae <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a6aa:	6053      	str	r3, [r2, #4]
 800a6ac:	e009      	b.n	800a6c2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a6ae:	78fb      	ldrb	r3, [r7, #3]
 800a6b0:	2b02      	cmp	r3, #2
 800a6b2:	d106      	bne.n	800a6c2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	f241 7370 	movw	r3, #6000	; 0x1770
 800a6c0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a6c2:	2300      	movs	r3, #0
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3714      	adds	r7, #20
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a6f0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a6fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6fe:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a700:	2064      	movs	r0, #100	; 0x64
 800a702:	f7f8 f8bd 	bl	8002880 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	68fa      	ldr	r2, [r7, #12]
 800a70a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a70e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a712:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a714:	200a      	movs	r0, #10
 800a716:	f7f8 f8b3 	bl	8002880 <HAL_Delay>

  return HAL_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3710      	adds	r7, #16
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	460b      	mov	r3, r1
 800a72e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a734:	2300      	movs	r3, #0
 800a736:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a748:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a750:	2b00      	cmp	r3, #0
 800a752:	d109      	bne.n	800a768 <USB_DriveVbus+0x44>
 800a754:	78fb      	ldrb	r3, [r7, #3]
 800a756:	2b01      	cmp	r3, #1
 800a758:	d106      	bne.n	800a768 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a762:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a766:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a76e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a772:	d109      	bne.n	800a788 <USB_DriveVbus+0x64>
 800a774:	78fb      	ldrb	r3, [r7, #3]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d106      	bne.n	800a788 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a782:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a786:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a788:	2300      	movs	r3, #0
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3714      	adds	r7, #20
 800a78e:	46bd      	mov	sp, r7
 800a790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a794:	4770      	bx	lr

0800a796 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a796:	b480      	push	{r7}
 800a798:	b085      	sub	sp, #20
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	0c5b      	lsrs	r3, r3, #17
 800a7b4:	f003 0303 	and.w	r3, r3, #3
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3714      	adds	r7, #20
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	b29b      	uxth	r3, r3
}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3714      	adds	r7, #20
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e4:	4770      	bx	lr
	...

0800a7e8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b088      	sub	sp, #32
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	4608      	mov	r0, r1
 800a7f2:	4611      	mov	r1, r2
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	70fb      	strb	r3, [r7, #3]
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	70bb      	strb	r3, [r7, #2]
 800a7fe:	4613      	mov	r3, r2
 800a800:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a802:	2300      	movs	r3, #0
 800a804:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a80a:	78fb      	ldrb	r3, [r7, #3]
 800a80c:	015a      	lsls	r2, r3, #5
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	4413      	add	r3, r2
 800a812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a816:	461a      	mov	r2, r3
 800a818:	f04f 33ff 	mov.w	r3, #4294967295
 800a81c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a81e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a822:	2b03      	cmp	r3, #3
 800a824:	d87e      	bhi.n	800a924 <USB_HC_Init+0x13c>
 800a826:	a201      	add	r2, pc, #4	; (adr r2, 800a82c <USB_HC_Init+0x44>)
 800a828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a82c:	0800a83d 	.word	0x0800a83d
 800a830:	0800a8e7 	.word	0x0800a8e7
 800a834:	0800a83d 	.word	0x0800a83d
 800a838:	0800a8a9 	.word	0x0800a8a9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a83c:	78fb      	ldrb	r3, [r7, #3]
 800a83e:	015a      	lsls	r2, r3, #5
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	4413      	add	r3, r2
 800a844:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a848:	461a      	mov	r2, r3
 800a84a:	f240 439d 	movw	r3, #1181	; 0x49d
 800a84e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a850:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a854:	2b00      	cmp	r3, #0
 800a856:	da10      	bge.n	800a87a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a858:	78fb      	ldrb	r3, [r7, #3]
 800a85a:	015a      	lsls	r2, r3, #5
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	4413      	add	r3, r2
 800a860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	78fa      	ldrb	r2, [r7, #3]
 800a868:	0151      	lsls	r1, r2, #5
 800a86a:	693a      	ldr	r2, [r7, #16]
 800a86c:	440a      	add	r2, r1
 800a86e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a876:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800a878:	e057      	b.n	800a92a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a87e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a882:	2b00      	cmp	r3, #0
 800a884:	d051      	beq.n	800a92a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a886:	78fb      	ldrb	r3, [r7, #3]
 800a888:	015a      	lsls	r2, r3, #5
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	4413      	add	r3, r2
 800a88e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	78fa      	ldrb	r2, [r7, #3]
 800a896:	0151      	lsls	r1, r2, #5
 800a898:	693a      	ldr	r2, [r7, #16]
 800a89a:	440a      	add	r2, r1
 800a89c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8a0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a8a4:	60d3      	str	r3, [r2, #12]
      break;
 800a8a6:	e040      	b.n	800a92a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8a8:	78fb      	ldrb	r3, [r7, #3]
 800a8aa:	015a      	lsls	r2, r3, #5
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	4413      	add	r3, r2
 800a8b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	f240 639d 	movw	r3, #1693	; 0x69d
 800a8ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a8bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	da34      	bge.n	800a92e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a8c4:	78fb      	ldrb	r3, [r7, #3]
 800a8c6:	015a      	lsls	r2, r3, #5
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	78fa      	ldrb	r2, [r7, #3]
 800a8d4:	0151      	lsls	r1, r2, #5
 800a8d6:	693a      	ldr	r2, [r7, #16]
 800a8d8:	440a      	add	r2, r1
 800a8da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8e2:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a8e4:	e023      	b.n	800a92e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8e6:	78fb      	ldrb	r3, [r7, #3]
 800a8e8:	015a      	lsls	r2, r3, #5
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	f240 2325 	movw	r3, #549	; 0x225
 800a8f8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a8fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	da17      	bge.n	800a932 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a902:	78fb      	ldrb	r3, [r7, #3]
 800a904:	015a      	lsls	r2, r3, #5
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	4413      	add	r3, r2
 800a90a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	78fa      	ldrb	r2, [r7, #3]
 800a912:	0151      	lsls	r1, r2, #5
 800a914:	693a      	ldr	r2, [r7, #16]
 800a916:	440a      	add	r2, r1
 800a918:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a91c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a920:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a922:	e006      	b.n	800a932 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800a924:	2301      	movs	r3, #1
 800a926:	77fb      	strb	r3, [r7, #31]
      break;
 800a928:	e004      	b.n	800a934 <USB_HC_Init+0x14c>
      break;
 800a92a:	bf00      	nop
 800a92c:	e002      	b.n	800a934 <USB_HC_Init+0x14c>
      break;
 800a92e:	bf00      	nop
 800a930:	e000      	b.n	800a934 <USB_HC_Init+0x14c>
      break;
 800a932:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a93a:	699a      	ldr	r2, [r3, #24]
 800a93c:	78fb      	ldrb	r3, [r7, #3]
 800a93e:	f003 030f 	and.w	r3, r3, #15
 800a942:	2101      	movs	r1, #1
 800a944:	fa01 f303 	lsl.w	r3, r1, r3
 800a948:	6939      	ldr	r1, [r7, #16]
 800a94a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a94e:	4313      	orrs	r3, r2
 800a950:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a95e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a962:	2b00      	cmp	r3, #0
 800a964:	da03      	bge.n	800a96e <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a96a:	61bb      	str	r3, [r7, #24]
 800a96c:	e001      	b.n	800a972 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800a96e:	2300      	movs	r3, #0
 800a970:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f7ff ff0f 	bl	800a796 <USB_GetHostSpeed>
 800a978:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a97a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a97e:	2b02      	cmp	r3, #2
 800a980:	d106      	bne.n	800a990 <USB_HC_Init+0x1a8>
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2b02      	cmp	r3, #2
 800a986:	d003      	beq.n	800a990 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a988:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a98c:	617b      	str	r3, [r7, #20]
 800a98e:	e001      	b.n	800a994 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a990:	2300      	movs	r3, #0
 800a992:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a994:	787b      	ldrb	r3, [r7, #1]
 800a996:	059b      	lsls	r3, r3, #22
 800a998:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a99c:	78bb      	ldrb	r3, [r7, #2]
 800a99e:	02db      	lsls	r3, r3, #11
 800a9a0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9a4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a9a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a9aa:	049b      	lsls	r3, r3, #18
 800a9ac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a9b0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a9b2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800a9b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a9b8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9be:	78fb      	ldrb	r3, [r7, #3]
 800a9c0:	0159      	lsls	r1, r3, #5
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	440b      	add	r3, r1
 800a9c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9ca:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9d0:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a9d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a9d6:	2b03      	cmp	r3, #3
 800a9d8:	d10f      	bne.n	800a9fa <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a9da:	78fb      	ldrb	r3, [r7, #3]
 800a9dc:	015a      	lsls	r2, r3, #5
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	78fa      	ldrb	r2, [r7, #3]
 800a9ea:	0151      	lsls	r1, r2, #5
 800a9ec:	693a      	ldr	r2, [r7, #16]
 800a9ee:	440a      	add	r2, r1
 800a9f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a9f8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a9fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3720      	adds	r7, #32
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b08c      	sub	sp, #48	; 0x30
 800aa08:	af02      	add	r7, sp, #8
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	4613      	mov	r3, r2
 800aa10:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	785b      	ldrb	r3, [r3, #1]
 800aa1a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800aa1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa20:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d02d      	beq.n	800aa8a <USB_HC_StartXfer+0x86>
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	791b      	ldrb	r3, [r3, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d129      	bne.n	800aa8a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800aa36:	79fb      	ldrb	r3, [r7, #7]
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d117      	bne.n	800aa6c <USB_HC_StartXfer+0x68>
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	79db      	ldrb	r3, [r3, #7]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d003      	beq.n	800aa4c <USB_HC_StartXfer+0x48>
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	79db      	ldrb	r3, [r3, #7]
 800aa48:	2b02      	cmp	r3, #2
 800aa4a:	d10f      	bne.n	800aa6c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800aa4c:	69fb      	ldr	r3, [r7, #28]
 800aa4e:	015a      	lsls	r2, r3, #5
 800aa50:	6a3b      	ldr	r3, [r7, #32]
 800aa52:	4413      	add	r3, r2
 800aa54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa58:	68db      	ldr	r3, [r3, #12]
 800aa5a:	69fa      	ldr	r2, [r7, #28]
 800aa5c:	0151      	lsls	r1, r2, #5
 800aa5e:	6a3a      	ldr	r2, [r7, #32]
 800aa60:	440a      	add	r2, r1
 800aa62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa6a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800aa6c:	79fb      	ldrb	r3, [r7, #7]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d10b      	bne.n	800aa8a <USB_HC_StartXfer+0x86>
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	795b      	ldrb	r3, [r3, #5]
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d107      	bne.n	800aa8a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	785b      	ldrb	r3, [r3, #1]
 800aa7e:	4619      	mov	r1, r3
 800aa80:	68f8      	ldr	r0, [r7, #12]
 800aa82:	f000 fa2f 	bl	800aee4 <USB_DoPing>
      return HAL_OK;
 800aa86:	2300      	movs	r3, #0
 800aa88:	e0f8      	b.n	800ac7c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	695b      	ldr	r3, [r3, #20]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d018      	beq.n	800aac4 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	695b      	ldr	r3, [r3, #20]
 800aa96:	68ba      	ldr	r2, [r7, #8]
 800aa98:	8912      	ldrh	r2, [r2, #8]
 800aa9a:	4413      	add	r3, r2
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	8912      	ldrh	r2, [r2, #8]
 800aaa2:	fbb3 f3f2 	udiv	r3, r3, r2
 800aaa6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800aaa8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800aaaa:	8b7b      	ldrh	r3, [r7, #26]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d90b      	bls.n	800aac8 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800aab0:	8b7b      	ldrh	r3, [r7, #26]
 800aab2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800aab4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aab6:	68ba      	ldr	r2, [r7, #8]
 800aab8:	8912      	ldrh	r2, [r2, #8]
 800aaba:	fb02 f203 	mul.w	r2, r2, r3
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	611a      	str	r2, [r3, #16]
 800aac2:	e001      	b.n	800aac8 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800aac4:	2301      	movs	r3, #1
 800aac6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	78db      	ldrb	r3, [r3, #3]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d007      	beq.n	800aae0 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800aad0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aad2:	68ba      	ldr	r2, [r7, #8]
 800aad4:	8912      	ldrh	r2, [r2, #8]
 800aad6:	fb02 f203 	mul.w	r2, r2, r3
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	611a      	str	r2, [r3, #16]
 800aade:	e003      	b.n	800aae8 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	695a      	ldr	r2, [r3, #20]
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	691b      	ldr	r3, [r3, #16]
 800aaec:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aaf0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aaf2:	04d9      	lsls	r1, r3, #19
 800aaf4:	4b63      	ldr	r3, [pc, #396]	; (800ac84 <USB_HC_StartXfer+0x280>)
 800aaf6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aaf8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	7a9b      	ldrb	r3, [r3, #10]
 800aafe:	075b      	lsls	r3, r3, #29
 800ab00:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab04:	69f9      	ldr	r1, [r7, #28]
 800ab06:	0148      	lsls	r0, r1, #5
 800ab08:	6a39      	ldr	r1, [r7, #32]
 800ab0a:	4401      	add	r1, r0
 800ab0c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ab10:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab12:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800ab14:	79fb      	ldrb	r3, [r7, #7]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d009      	beq.n	800ab2e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	68d9      	ldr	r1, [r3, #12]
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	015a      	lsls	r2, r3, #5
 800ab22:	6a3b      	ldr	r3, [r7, #32]
 800ab24:	4413      	add	r3, r2
 800ab26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab2a:	460a      	mov	r2, r1
 800ab2c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800ab2e:	6a3b      	ldr	r3, [r7, #32]
 800ab30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	f003 0301 	and.w	r3, r3, #1
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	bf0c      	ite	eq
 800ab3e:	2301      	moveq	r3, #1
 800ab40:	2300      	movne	r3, #0
 800ab42:	b2db      	uxtb	r3, r3
 800ab44:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	015a      	lsls	r2, r3, #5
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	69fa      	ldr	r2, [r7, #28]
 800ab56:	0151      	lsls	r1, r2, #5
 800ab58:	6a3a      	ldr	r2, [r7, #32]
 800ab5a:	440a      	add	r2, r1
 800ab5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab60:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ab64:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800ab66:	69fb      	ldr	r3, [r7, #28]
 800ab68:	015a      	lsls	r2, r3, #5
 800ab6a:	6a3b      	ldr	r3, [r7, #32]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	7e7b      	ldrb	r3, [r7, #25]
 800ab76:	075b      	lsls	r3, r3, #29
 800ab78:	69f9      	ldr	r1, [r7, #28]
 800ab7a:	0148      	lsls	r0, r1, #5
 800ab7c:	6a39      	ldr	r1, [r7, #32]
 800ab7e:	4401      	add	r1, r0
 800ab80:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800ab84:	4313      	orrs	r3, r2
 800ab86:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ab88:	69fb      	ldr	r3, [r7, #28]
 800ab8a:	015a      	lsls	r2, r3, #5
 800ab8c:	6a3b      	ldr	r3, [r7, #32]
 800ab8e:	4413      	add	r3, r2
 800ab90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab9e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	78db      	ldrb	r3, [r3, #3]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d004      	beq.n	800abb2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abae:	613b      	str	r3, [r7, #16]
 800abb0:	e003      	b.n	800abba <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800abb8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abc0:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	015a      	lsls	r2, r3, #5
 800abc6:	6a3b      	ldr	r3, [r7, #32]
 800abc8:	4413      	add	r3, r2
 800abca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abce:	461a      	mov	r2, r3
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800abd4:	79fb      	ldrb	r3, [r7, #7]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d001      	beq.n	800abde <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800abda:	2300      	movs	r3, #0
 800abdc:	e04e      	b.n	800ac7c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	78db      	ldrb	r3, [r3, #3]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d149      	bne.n	800ac7a <USB_HC_StartXfer+0x276>
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	695b      	ldr	r3, [r3, #20]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d045      	beq.n	800ac7a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	79db      	ldrb	r3, [r3, #7]
 800abf2:	2b03      	cmp	r3, #3
 800abf4:	d830      	bhi.n	800ac58 <USB_HC_StartXfer+0x254>
 800abf6:	a201      	add	r2, pc, #4	; (adr r2, 800abfc <USB_HC_StartXfer+0x1f8>)
 800abf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abfc:	0800ac0d 	.word	0x0800ac0d
 800ac00:	0800ac31 	.word	0x0800ac31
 800ac04:	0800ac0d 	.word	0x0800ac0d
 800ac08:	0800ac31 	.word	0x0800ac31
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	695b      	ldr	r3, [r3, #20]
 800ac10:	3303      	adds	r3, #3
 800ac12:	089b      	lsrs	r3, r3, #2
 800ac14:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ac16:	8afa      	ldrh	r2, [r7, #22]
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	429a      	cmp	r2, r3
 800ac20:	d91c      	bls.n	800ac5c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	699b      	ldr	r3, [r3, #24]
 800ac26:	f043 0220 	orr.w	r2, r3, #32
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	619a      	str	r2, [r3, #24]
        }
        break;
 800ac2e:	e015      	b.n	800ac5c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	695b      	ldr	r3, [r3, #20]
 800ac34:	3303      	adds	r3, #3
 800ac36:	089b      	lsrs	r3, r3, #2
 800ac38:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ac3a:	8afa      	ldrh	r2, [r7, #22]
 800ac3c:	6a3b      	ldr	r3, [r7, #32]
 800ac3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac42:	691b      	ldr	r3, [r3, #16]
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d90a      	bls.n	800ac60 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	699b      	ldr	r3, [r3, #24]
 800ac4e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	619a      	str	r2, [r3, #24]
        }
        break;
 800ac56:	e003      	b.n	800ac60 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800ac58:	bf00      	nop
 800ac5a:	e002      	b.n	800ac62 <USB_HC_StartXfer+0x25e>
        break;
 800ac5c:	bf00      	nop
 800ac5e:	e000      	b.n	800ac62 <USB_HC_StartXfer+0x25e>
        break;
 800ac60:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	68d9      	ldr	r1, [r3, #12]
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	785a      	ldrb	r2, [r3, #1]
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	695b      	ldr	r3, [r3, #20]
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	2000      	movs	r0, #0
 800ac72:	9000      	str	r0, [sp, #0]
 800ac74:	68f8      	ldr	r0, [r7, #12]
 800ac76:	f7ff fb53 	bl	800a320 <USB_WritePacket>
  }

  return HAL_OK;
 800ac7a:	2300      	movs	r3, #0
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3728      	adds	r7, #40	; 0x28
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	1ff80000 	.word	0x1ff80000

0800ac88 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b085      	sub	sp, #20
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac9a:	695b      	ldr	r3, [r3, #20]
 800ac9c:	b29b      	uxth	r3, r3
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3714      	adds	r7, #20
 800aca2:	46bd      	mov	sp, r7
 800aca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca8:	4770      	bx	lr

0800acaa <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800acaa:	b480      	push	{r7}
 800acac:	b089      	sub	sp, #36	; 0x24
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
 800acb2:	460b      	mov	r3, r1
 800acb4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800acba:	78fb      	ldrb	r3, [r7, #3]
 800acbc:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800acbe:	2300      	movs	r3, #0
 800acc0:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	015a      	lsls	r2, r3, #5
 800acc6:	69bb      	ldr	r3, [r7, #24]
 800acc8:	4413      	add	r3, r2
 800acca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	0c9b      	lsrs	r3, r3, #18
 800acd2:	f003 0303 	and.w	r3, r3, #3
 800acd6:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	015a      	lsls	r2, r3, #5
 800acdc:	69bb      	ldr	r3, [r7, #24]
 800acde:	4413      	add	r3, r2
 800ace0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	0fdb      	lsrs	r3, r3, #31
 800ace8:	f003 0301 	and.w	r3, r3, #1
 800acec:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f003 0320 	and.w	r3, r3, #32
 800acf6:	2b20      	cmp	r3, #32
 800acf8:	d104      	bne.n	800ad04 <USB_HC_Halt+0x5a>
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d101      	bne.n	800ad04 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800ad00:	2300      	movs	r3, #0
 800ad02:	e0e8      	b.n	800aed6 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d002      	beq.n	800ad10 <USB_HC_Halt+0x66>
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	2b02      	cmp	r3, #2
 800ad0e:	d173      	bne.n	800adf8 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	015a      	lsls	r2, r3, #5
 800ad14:	69bb      	ldr	r3, [r7, #24]
 800ad16:	4413      	add	r3, r2
 800ad18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	697a      	ldr	r2, [r7, #20]
 800ad20:	0151      	lsls	r1, r2, #5
 800ad22:	69ba      	ldr	r2, [r7, #24]
 800ad24:	440a      	add	r2, r1
 800ad26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ad2e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	f003 0320 	and.w	r3, r3, #32
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f040 80cb 	bne.w	800aed4 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad42:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d143      	bne.n	800add2 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	015a      	lsls	r2, r3, #5
 800ad4e:	69bb      	ldr	r3, [r7, #24]
 800ad50:	4413      	add	r3, r2
 800ad52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	697a      	ldr	r2, [r7, #20]
 800ad5a:	0151      	lsls	r1, r2, #5
 800ad5c:	69ba      	ldr	r2, [r7, #24]
 800ad5e:	440a      	add	r2, r1
 800ad60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad68:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	015a      	lsls	r2, r3, #5
 800ad6e:	69bb      	ldr	r3, [r7, #24]
 800ad70:	4413      	add	r3, r2
 800ad72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	697a      	ldr	r2, [r7, #20]
 800ad7a:	0151      	lsls	r1, r2, #5
 800ad7c:	69ba      	ldr	r2, [r7, #24]
 800ad7e:	440a      	add	r2, r1
 800ad80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad88:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	015a      	lsls	r2, r3, #5
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	4413      	add	r3, r2
 800ad92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	697a      	ldr	r2, [r7, #20]
 800ad9a:	0151      	lsls	r1, r2, #5
 800ad9c:	69ba      	ldr	r2, [r7, #24]
 800ad9e:	440a      	add	r2, r1
 800ada0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ada4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ada8:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800adaa:	69fb      	ldr	r3, [r7, #28]
 800adac:	3301      	adds	r3, #1
 800adae:	61fb      	str	r3, [r7, #28]
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adb6:	d81d      	bhi.n	800adf4 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	015a      	lsls	r2, r3, #5
 800adbc:	69bb      	ldr	r3, [r7, #24]
 800adbe:	4413      	add	r3, r2
 800adc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800adca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800adce:	d0ec      	beq.n	800adaa <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800add0:	e080      	b.n	800aed4 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	015a      	lsls	r2, r3, #5
 800add6:	69bb      	ldr	r3, [r7, #24]
 800add8:	4413      	add	r3, r2
 800adda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	697a      	ldr	r2, [r7, #20]
 800ade2:	0151      	lsls	r1, r2, #5
 800ade4:	69ba      	ldr	r2, [r7, #24]
 800ade6:	440a      	add	r2, r1
 800ade8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800adf0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800adf2:	e06f      	b.n	800aed4 <USB_HC_Halt+0x22a>
            break;
 800adf4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800adf6:	e06d      	b.n	800aed4 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	015a      	lsls	r2, r3, #5
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	4413      	add	r3, r2
 800ae00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	697a      	ldr	r2, [r7, #20]
 800ae08:	0151      	lsls	r1, r2, #5
 800ae0a:	69ba      	ldr	r2, [r7, #24]
 800ae0c:	440a      	add	r2, r1
 800ae0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae12:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae16:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae1e:	691b      	ldr	r3, [r3, #16]
 800ae20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d143      	bne.n	800aeb0 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	015a      	lsls	r2, r3, #5
 800ae2c:	69bb      	ldr	r3, [r7, #24]
 800ae2e:	4413      	add	r3, r2
 800ae30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	697a      	ldr	r2, [r7, #20]
 800ae38:	0151      	lsls	r1, r2, #5
 800ae3a:	69ba      	ldr	r2, [r7, #24]
 800ae3c:	440a      	add	r2, r1
 800ae3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae42:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae46:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	015a      	lsls	r2, r3, #5
 800ae4c:	69bb      	ldr	r3, [r7, #24]
 800ae4e:	4413      	add	r3, r2
 800ae50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	697a      	ldr	r2, [r7, #20]
 800ae58:	0151      	lsls	r1, r2, #5
 800ae5a:	69ba      	ldr	r2, [r7, #24]
 800ae5c:	440a      	add	r2, r1
 800ae5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae66:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	015a      	lsls	r2, r3, #5
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	4413      	add	r3, r2
 800ae70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	697a      	ldr	r2, [r7, #20]
 800ae78:	0151      	lsls	r1, r2, #5
 800ae7a:	69ba      	ldr	r2, [r7, #24]
 800ae7c:	440a      	add	r2, r1
 800ae7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae82:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ae86:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800ae88:	69fb      	ldr	r3, [r7, #28]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	61fb      	str	r3, [r7, #28]
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae94:	d81d      	bhi.n	800aed2 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	015a      	lsls	r2, r3, #5
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	4413      	add	r3, r2
 800ae9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aea8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aeac:	d0ec      	beq.n	800ae88 <USB_HC_Halt+0x1de>
 800aeae:	e011      	b.n	800aed4 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	015a      	lsls	r2, r3, #5
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	4413      	add	r3, r2
 800aeb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	697a      	ldr	r2, [r7, #20]
 800aec0:	0151      	lsls	r1, r2, #5
 800aec2:	69ba      	ldr	r2, [r7, #24]
 800aec4:	440a      	add	r2, r1
 800aec6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aeca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aece:	6013      	str	r3, [r2, #0]
 800aed0:	e000      	b.n	800aed4 <USB_HC_Halt+0x22a>
          break;
 800aed2:	bf00      	nop
    }
  }

  return HAL_OK;
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3724      	adds	r7, #36	; 0x24
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr
	...

0800aee4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b087      	sub	sp, #28
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	460b      	mov	r3, r1
 800aeee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800aef4:	78fb      	ldrb	r3, [r7, #3]
 800aef6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800aef8:	2301      	movs	r3, #1
 800aefa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	04da      	lsls	r2, r3, #19
 800af00:	4b15      	ldr	r3, [pc, #84]	; (800af58 <USB_DoPing+0x74>)
 800af02:	4013      	ands	r3, r2
 800af04:	693a      	ldr	r2, [r7, #16]
 800af06:	0151      	lsls	r1, r2, #5
 800af08:	697a      	ldr	r2, [r7, #20]
 800af0a:	440a      	add	r2, r1
 800af0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af14:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	015a      	lsls	r2, r3, #5
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	4413      	add	r3, r2
 800af1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800af2c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af34:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	015a      	lsls	r2, r3, #5
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	4413      	add	r3, r2
 800af3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af42:	461a      	mov	r2, r3
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800af48:	2300      	movs	r3, #0
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	371c      	adds	r7, #28
 800af4e:	46bd      	mov	sp, r7
 800af50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af54:	4770      	bx	lr
 800af56:	bf00      	nop
 800af58:	1ff80000 	.word	0x1ff80000

0800af5c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b086      	sub	sp, #24
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800af68:	2300      	movs	r3, #0
 800af6a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f7ff f935 	bl	800a1dc <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800af72:	2110      	movs	r1, #16
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f7ff f98f 	bl	800a298 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f7ff f9b0 	bl	800a2e0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800af80:	2300      	movs	r3, #0
 800af82:	613b      	str	r3, [r7, #16]
 800af84:	e01f      	b.n	800afc6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	015a      	lsls	r2, r3, #5
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	4413      	add	r3, r2
 800af8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800af9c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800afa4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800afac:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	015a      	lsls	r2, r3, #5
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	4413      	add	r3, r2
 800afb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afba:	461a      	mov	r2, r3
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	3301      	adds	r3, #1
 800afc4:	613b      	str	r3, [r7, #16]
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	2b0f      	cmp	r3, #15
 800afca:	d9dc      	bls.n	800af86 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800afcc:	2300      	movs	r3, #0
 800afce:	613b      	str	r3, [r7, #16]
 800afd0:	e034      	b.n	800b03c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	015a      	lsls	r2, r3, #5
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	4413      	add	r3, r2
 800afda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800afe8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aff0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aff8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	015a      	lsls	r2, r3, #5
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	4413      	add	r3, r2
 800b002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b006:	461a      	mov	r2, r3
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	3301      	adds	r3, #1
 800b010:	617b      	str	r3, [r7, #20]
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b018:	d80c      	bhi.n	800b034 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	015a      	lsls	r2, r3, #5
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	4413      	add	r3, r2
 800b022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b02c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b030:	d0ec      	beq.n	800b00c <USB_StopHost+0xb0>
 800b032:	e000      	b.n	800b036 <USB_StopHost+0xda>
        break;
 800b034:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	3301      	adds	r3, #1
 800b03a:	613b      	str	r3, [r7, #16]
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	2b0f      	cmp	r3, #15
 800b040:	d9c7      	bls.n	800afd2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b048:	461a      	mov	r2, r3
 800b04a:	f04f 33ff 	mov.w	r3, #4294967295
 800b04e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f04f 32ff 	mov.w	r2, #4294967295
 800b056:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f7ff f8ae 	bl	800a1ba <USB_EnableGlobalInt>

  return HAL_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3718      	adds	r7, #24
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800b06c:	4904      	ldr	r1, [pc, #16]	; (800b080 <MX_FATFS_Init+0x18>)
 800b06e:	4805      	ldr	r0, [pc, #20]	; (800b084 <MX_FATFS_Init+0x1c>)
 800b070:	f004 f866 	bl	800f140 <FATFS_LinkDriver>
 800b074:	4603      	mov	r3, r0
 800b076:	461a      	mov	r2, r3
 800b078:	4b03      	ldr	r3, [pc, #12]	; (800b088 <MX_FATFS_Init+0x20>)
 800b07a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b07c:	bf00      	nop
 800b07e:	bd80      	pop	{r7, pc}
 800b080:	20009adc 	.word	0x20009adc
 800b084:	08094bdc 	.word	0x08094bdc
 800b088:	2000bb44 	.word	0x2000bb44

0800b08c <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800b08c:	b480      	push	{r7}
 800b08e:	b083      	sub	sp, #12
 800b090:	af00      	add	r7, sp, #0
 800b092:	4603      	mov	r3, r0
 800b094:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800b096:	2300      	movs	r3, #0
}
 800b098:	4618      	mov	r0, r3
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800b0b2:	79fb      	ldrb	r3, [r7, #7]
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	4808      	ldr	r0, [pc, #32]	; (800b0d8 <USBH_status+0x34>)
 800b0b8:	f001 fc6a 	bl	800c990 <USBH_MSC_UnitIsReady>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d002      	beq.n	800b0c8 <USBH_status+0x24>
  {
    res = RES_OK;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	73fb      	strb	r3, [r7, #15]
 800b0c6:	e001      	b.n	800b0cc <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b0cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	2001bca4 	.word	0x2001bca4

0800b0dc <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b094      	sub	sp, #80	; 0x50
 800b0e0:	af02      	add	r7, sp, #8
 800b0e2:	60b9      	str	r1, [r7, #8]
 800b0e4:	607a      	str	r2, [r7, #4]
 800b0e6:	603b      	str	r3, [r7, #0]
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800b0f2:	7bf9      	ldrb	r1, [r7, #15]
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	9300      	str	r3, [sp, #0]
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	4818      	ldr	r0, [pc, #96]	; (800b160 <USBH_read+0x84>)
 800b0fe:	f001 fc91 	bl	800ca24 <USBH_MSC_Read>
 800b102:	4603      	mov	r3, r0
 800b104:	2b00      	cmp	r3, #0
 800b106:	d103      	bne.n	800b110 <USBH_read+0x34>
  {
    res = RES_OK;
 800b108:	2300      	movs	r3, #0
 800b10a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b10e:	e020      	b.n	800b152 <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800b110:	f107 0210 	add.w	r2, r7, #16
 800b114:	7bfb      	ldrb	r3, [r7, #15]
 800b116:	4619      	mov	r1, r3
 800b118:	4811      	ldr	r0, [pc, #68]	; (800b160 <USBH_read+0x84>)
 800b11a:	f001 fc5f 	bl	800c9dc <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800b11e:	7f7b      	ldrb	r3, [r7, #29]
 800b120:	2b3a      	cmp	r3, #58	; 0x3a
 800b122:	d005      	beq.n	800b130 <USBH_read+0x54>
 800b124:	2b3a      	cmp	r3, #58	; 0x3a
 800b126:	dc10      	bgt.n	800b14a <USBH_read+0x6e>
 800b128:	2b04      	cmp	r3, #4
 800b12a:	d001      	beq.n	800b130 <USBH_read+0x54>
 800b12c:	2b28      	cmp	r3, #40	; 0x28
 800b12e:	d10c      	bne.n	800b14a <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 800b130:	480c      	ldr	r0, [pc, #48]	; (800b164 <USBH_read+0x88>)
 800b132:	f00e ff97 	bl	801a064 <iprintf>
 800b136:	480c      	ldr	r0, [pc, #48]	; (800b168 <USBH_read+0x8c>)
 800b138:	f00e ff94 	bl	801a064 <iprintf>
 800b13c:	200a      	movs	r0, #10
 800b13e:	f00e ffa9 	bl	801a094 <putchar>
      res = RES_NOTRDY;
 800b142:	2303      	movs	r3, #3
 800b144:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b148:	e003      	b.n	800b152 <USBH_read+0x76>

    default:
      res = RES_ERROR;
 800b14a:	2301      	movs	r3, #1
 800b14c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b150:	bf00      	nop
    }
  }

  return res;
 800b152:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b156:	4618      	mov	r0, r3
 800b158:	3748      	adds	r7, #72	; 0x48
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	2001bca4 	.word	0x2001bca4
 800b164:	0801b1e0 	.word	0x0801b1e0
 800b168:	0801b1e8 	.word	0x0801b1e8

0800b16c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b094      	sub	sp, #80	; 0x50
 800b170:	af02      	add	r7, sp, #8
 800b172:	60b9      	str	r1, [r7, #8]
 800b174:	607a      	str	r2, [r7, #4]
 800b176:	603b      	str	r3, [r7, #0]
 800b178:	4603      	mov	r3, r0
 800b17a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b17c:	2301      	movs	r3, #1
 800b17e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800b182:	7bf9      	ldrb	r1, [r7, #15]
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	4820      	ldr	r0, [pc, #128]	; (800b210 <USBH_write+0xa4>)
 800b18e:	f001 fcb2 	bl	800caf6 <USBH_MSC_Write>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d103      	bne.n	800b1a0 <USBH_write+0x34>
  {
    res = RES_OK;
 800b198:	2300      	movs	r3, #0
 800b19a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b19e:	e031      	b.n	800b204 <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800b1a0:	f107 0210 	add.w	r2, r7, #16
 800b1a4:	7bfb      	ldrb	r3, [r7, #15]
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	4819      	ldr	r0, [pc, #100]	; (800b210 <USBH_write+0xa4>)
 800b1aa:	f001 fc17 	bl	800c9dc <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800b1ae:	7f7b      	ldrb	r3, [r7, #29]
 800b1b0:	2b3a      	cmp	r3, #58	; 0x3a
 800b1b2:	d016      	beq.n	800b1e2 <USBH_write+0x76>
 800b1b4:	2b3a      	cmp	r3, #58	; 0x3a
 800b1b6:	dc21      	bgt.n	800b1fc <USBH_write+0x90>
 800b1b8:	2b28      	cmp	r3, #40	; 0x28
 800b1ba:	d012      	beq.n	800b1e2 <USBH_write+0x76>
 800b1bc:	2b28      	cmp	r3, #40	; 0x28
 800b1be:	dc1d      	bgt.n	800b1fc <USBH_write+0x90>
 800b1c0:	2b04      	cmp	r3, #4
 800b1c2:	d00e      	beq.n	800b1e2 <USBH_write+0x76>
 800b1c4:	2b27      	cmp	r3, #39	; 0x27
 800b1c6:	d119      	bne.n	800b1fc <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 800b1c8:	4812      	ldr	r0, [pc, #72]	; (800b214 <USBH_write+0xa8>)
 800b1ca:	f00e ff4b 	bl	801a064 <iprintf>
 800b1ce:	4812      	ldr	r0, [pc, #72]	; (800b218 <USBH_write+0xac>)
 800b1d0:	f00e ff48 	bl	801a064 <iprintf>
 800b1d4:	200a      	movs	r0, #10
 800b1d6:	f00e ff5d 	bl	801a094 <putchar>
      res = RES_WRPRT;
 800b1da:	2302      	movs	r3, #2
 800b1dc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b1e0:	e010      	b.n	800b204 <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 800b1e2:	480c      	ldr	r0, [pc, #48]	; (800b214 <USBH_write+0xa8>)
 800b1e4:	f00e ff3e 	bl	801a064 <iprintf>
 800b1e8:	480c      	ldr	r0, [pc, #48]	; (800b21c <USBH_write+0xb0>)
 800b1ea:	f00e ff3b 	bl	801a064 <iprintf>
 800b1ee:	200a      	movs	r0, #10
 800b1f0:	f00e ff50 	bl	801a094 <putchar>
      res = RES_NOTRDY;
 800b1f4:	2303      	movs	r3, #3
 800b1f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b1fa:	e003      	b.n	800b204 <USBH_write+0x98>

    default:
      res = RES_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800b202:	bf00      	nop
    }
  }

  return res;
 800b204:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3748      	adds	r7, #72	; 0x48
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	2001bca4 	.word	0x2001bca4
 800b214:	0801b1e0 	.word	0x0801b1e0
 800b218:	0801b200 	.word	0x0801b200
 800b21c:	0801b1e8 	.word	0x0801b1e8

0800b220 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b090      	sub	sp, #64	; 0x40
 800b224:	af00      	add	r7, sp, #0
 800b226:	4603      	mov	r3, r0
 800b228:	603a      	str	r2, [r7, #0]
 800b22a:	71fb      	strb	r3, [r7, #7]
 800b22c:	460b      	mov	r3, r1
 800b22e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b230:	2301      	movs	r3, #1
 800b232:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800b236:	79bb      	ldrb	r3, [r7, #6]
 800b238:	2b03      	cmp	r3, #3
 800b23a:	d852      	bhi.n	800b2e2 <USBH_ioctl+0xc2>
 800b23c:	a201      	add	r2, pc, #4	; (adr r2, 800b244 <USBH_ioctl+0x24>)
 800b23e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b242:	bf00      	nop
 800b244:	0800b255 	.word	0x0800b255
 800b248:	0800b25d 	.word	0x0800b25d
 800b24c:	0800b287 	.word	0x0800b287
 800b250:	0800b2b3 	.word	0x0800b2b3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800b254:	2300      	movs	r3, #0
 800b256:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b25a:	e045      	b.n	800b2e8 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b25c:	f107 0208 	add.w	r2, r7, #8
 800b260:	79fb      	ldrb	r3, [r7, #7]
 800b262:	4619      	mov	r1, r3
 800b264:	4823      	ldr	r0, [pc, #140]	; (800b2f4 <USBH_ioctl+0xd4>)
 800b266:	f001 fbb9 	bl	800c9dc <USBH_MSC_GetLUNInfo>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d106      	bne.n	800b27e <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800b270:	68fa      	ldr	r2, [r7, #12]
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b276:	2300      	movs	r3, #0
 800b278:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b27c:	e034      	b.n	800b2e8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b27e:	2301      	movs	r3, #1
 800b280:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b284:	e030      	b.n	800b2e8 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b286:	f107 0208 	add.w	r2, r7, #8
 800b28a:	79fb      	ldrb	r3, [r7, #7]
 800b28c:	4619      	mov	r1, r3
 800b28e:	4819      	ldr	r0, [pc, #100]	; (800b2f4 <USBH_ioctl+0xd4>)
 800b290:	f001 fba4 	bl	800c9dc <USBH_MSC_GetLUNInfo>
 800b294:	4603      	mov	r3, r0
 800b296:	2b00      	cmp	r3, #0
 800b298:	d107      	bne.n	800b2aa <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800b29a:	8a3b      	ldrh	r3, [r7, #16]
 800b29c:	461a      	mov	r2, r3
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b2a8:	e01e      	b.n	800b2e8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b2b0:	e01a      	b.n	800b2e8 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800b2b2:	f107 0208 	add.w	r2, r7, #8
 800b2b6:	79fb      	ldrb	r3, [r7, #7]
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	480e      	ldr	r0, [pc, #56]	; (800b2f4 <USBH_ioctl+0xd4>)
 800b2bc:	f001 fb8e 	bl	800c9dc <USBH_MSC_GetLUNInfo>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d109      	bne.n	800b2da <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800b2c6:	8a3b      	ldrh	r3, [r7, #16]
 800b2c8:	0a5b      	lsrs	r3, r3, #9
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	461a      	mov	r2, r3
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800b2d8:	e006      	b.n	800b2e8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800b2e0:	e002      	b.n	800b2e8 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800b2e2:	2304      	movs	r3, #4
 800b2e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800b2e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3740      	adds	r7, #64	; 0x40
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}
 800b2f4:	2001bca4 	.word	0x2001bca4

0800b2f8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800b2fe:	4b8d      	ldr	r3, [pc, #564]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b300:	22c0      	movs	r2, #192	; 0xc0
 800b302:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800b304:	4b8b      	ldr	r3, [pc, #556]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b306:	22a8      	movs	r2, #168	; 0xa8
 800b308:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800b30a:	4b8a      	ldr	r3, [pc, #552]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b30c:	2201      	movs	r2, #1
 800b30e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 200;
 800b310:	4b88      	ldr	r3, [pc, #544]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b312:	22c8      	movs	r2, #200	; 0xc8
 800b314:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800b316:	4b88      	ldr	r3, [pc, #544]	; (800b538 <MX_LWIP_Init+0x240>)
 800b318:	22ff      	movs	r2, #255	; 0xff
 800b31a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800b31c:	4b86      	ldr	r3, [pc, #536]	; (800b538 <MX_LWIP_Init+0x240>)
 800b31e:	22ff      	movs	r2, #255	; 0xff
 800b320:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800b322:	4b85      	ldr	r3, [pc, #532]	; (800b538 <MX_LWIP_Init+0x240>)
 800b324:	22ff      	movs	r2, #255	; 0xff
 800b326:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800b328:	4b83      	ldr	r3, [pc, #524]	; (800b538 <MX_LWIP_Init+0x240>)
 800b32a:	2200      	movs	r2, #0
 800b32c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800b32e:	4b83      	ldr	r3, [pc, #524]	; (800b53c <MX_LWIP_Init+0x244>)
 800b330:	22c0      	movs	r2, #192	; 0xc0
 800b332:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800b334:	4b81      	ldr	r3, [pc, #516]	; (800b53c <MX_LWIP_Init+0x244>)
 800b336:	22a8      	movs	r2, #168	; 0xa8
 800b338:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800b33a:	4b80      	ldr	r3, [pc, #512]	; (800b53c <MX_LWIP_Init+0x244>)
 800b33c:	2201      	movs	r2, #1
 800b33e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800b340:	4b7e      	ldr	r3, [pc, #504]	; (800b53c <MX_LWIP_Init+0x244>)
 800b342:	2201      	movs	r2, #1
 800b344:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800b346:	f003 ff38 	bl	800f1ba <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800b34a:	4b7a      	ldr	r3, [pc, #488]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	061a      	lsls	r2, r3, #24
 800b350:	4b78      	ldr	r3, [pc, #480]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b352:	785b      	ldrb	r3, [r3, #1]
 800b354:	041b      	lsls	r3, r3, #16
 800b356:	431a      	orrs	r2, r3
 800b358:	4b76      	ldr	r3, [pc, #472]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b35a:	789b      	ldrb	r3, [r3, #2]
 800b35c:	021b      	lsls	r3, r3, #8
 800b35e:	4313      	orrs	r3, r2
 800b360:	4a74      	ldr	r2, [pc, #464]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b362:	78d2      	ldrb	r2, [r2, #3]
 800b364:	4313      	orrs	r3, r2
 800b366:	061a      	lsls	r2, r3, #24
 800b368:	4b72      	ldr	r3, [pc, #456]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	0619      	lsls	r1, r3, #24
 800b36e:	4b71      	ldr	r3, [pc, #452]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b370:	785b      	ldrb	r3, [r3, #1]
 800b372:	041b      	lsls	r3, r3, #16
 800b374:	4319      	orrs	r1, r3
 800b376:	4b6f      	ldr	r3, [pc, #444]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b378:	789b      	ldrb	r3, [r3, #2]
 800b37a:	021b      	lsls	r3, r3, #8
 800b37c:	430b      	orrs	r3, r1
 800b37e:	496d      	ldr	r1, [pc, #436]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b380:	78c9      	ldrb	r1, [r1, #3]
 800b382:	430b      	orrs	r3, r1
 800b384:	021b      	lsls	r3, r3, #8
 800b386:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b38a:	431a      	orrs	r2, r3
 800b38c:	4b69      	ldr	r3, [pc, #420]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b38e:	781b      	ldrb	r3, [r3, #0]
 800b390:	0619      	lsls	r1, r3, #24
 800b392:	4b68      	ldr	r3, [pc, #416]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b394:	785b      	ldrb	r3, [r3, #1]
 800b396:	041b      	lsls	r3, r3, #16
 800b398:	4319      	orrs	r1, r3
 800b39a:	4b66      	ldr	r3, [pc, #408]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b39c:	789b      	ldrb	r3, [r3, #2]
 800b39e:	021b      	lsls	r3, r3, #8
 800b3a0:	430b      	orrs	r3, r1
 800b3a2:	4964      	ldr	r1, [pc, #400]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b3a4:	78c9      	ldrb	r1, [r1, #3]
 800b3a6:	430b      	orrs	r3, r1
 800b3a8:	0a1b      	lsrs	r3, r3, #8
 800b3aa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b3ae:	431a      	orrs	r2, r3
 800b3b0:	4b60      	ldr	r3, [pc, #384]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	0619      	lsls	r1, r3, #24
 800b3b6:	4b5f      	ldr	r3, [pc, #380]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b3b8:	785b      	ldrb	r3, [r3, #1]
 800b3ba:	041b      	lsls	r3, r3, #16
 800b3bc:	4319      	orrs	r1, r3
 800b3be:	4b5d      	ldr	r3, [pc, #372]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b3c0:	789b      	ldrb	r3, [r3, #2]
 800b3c2:	021b      	lsls	r3, r3, #8
 800b3c4:	430b      	orrs	r3, r1
 800b3c6:	495b      	ldr	r1, [pc, #364]	; (800b534 <MX_LWIP_Init+0x23c>)
 800b3c8:	78c9      	ldrb	r1, [r1, #3]
 800b3ca:	430b      	orrs	r3, r1
 800b3cc:	0e1b      	lsrs	r3, r3, #24
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	4a5b      	ldr	r2, [pc, #364]	; (800b540 <MX_LWIP_Init+0x248>)
 800b3d2:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800b3d4:	4b58      	ldr	r3, [pc, #352]	; (800b538 <MX_LWIP_Init+0x240>)
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	061a      	lsls	r2, r3, #24
 800b3da:	4b57      	ldr	r3, [pc, #348]	; (800b538 <MX_LWIP_Init+0x240>)
 800b3dc:	785b      	ldrb	r3, [r3, #1]
 800b3de:	041b      	lsls	r3, r3, #16
 800b3e0:	431a      	orrs	r2, r3
 800b3e2:	4b55      	ldr	r3, [pc, #340]	; (800b538 <MX_LWIP_Init+0x240>)
 800b3e4:	789b      	ldrb	r3, [r3, #2]
 800b3e6:	021b      	lsls	r3, r3, #8
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	4a53      	ldr	r2, [pc, #332]	; (800b538 <MX_LWIP_Init+0x240>)
 800b3ec:	78d2      	ldrb	r2, [r2, #3]
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	061a      	lsls	r2, r3, #24
 800b3f2:	4b51      	ldr	r3, [pc, #324]	; (800b538 <MX_LWIP_Init+0x240>)
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	0619      	lsls	r1, r3, #24
 800b3f8:	4b4f      	ldr	r3, [pc, #316]	; (800b538 <MX_LWIP_Init+0x240>)
 800b3fa:	785b      	ldrb	r3, [r3, #1]
 800b3fc:	041b      	lsls	r3, r3, #16
 800b3fe:	4319      	orrs	r1, r3
 800b400:	4b4d      	ldr	r3, [pc, #308]	; (800b538 <MX_LWIP_Init+0x240>)
 800b402:	789b      	ldrb	r3, [r3, #2]
 800b404:	021b      	lsls	r3, r3, #8
 800b406:	430b      	orrs	r3, r1
 800b408:	494b      	ldr	r1, [pc, #300]	; (800b538 <MX_LWIP_Init+0x240>)
 800b40a:	78c9      	ldrb	r1, [r1, #3]
 800b40c:	430b      	orrs	r3, r1
 800b40e:	021b      	lsls	r3, r3, #8
 800b410:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b414:	431a      	orrs	r2, r3
 800b416:	4b48      	ldr	r3, [pc, #288]	; (800b538 <MX_LWIP_Init+0x240>)
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	0619      	lsls	r1, r3, #24
 800b41c:	4b46      	ldr	r3, [pc, #280]	; (800b538 <MX_LWIP_Init+0x240>)
 800b41e:	785b      	ldrb	r3, [r3, #1]
 800b420:	041b      	lsls	r3, r3, #16
 800b422:	4319      	orrs	r1, r3
 800b424:	4b44      	ldr	r3, [pc, #272]	; (800b538 <MX_LWIP_Init+0x240>)
 800b426:	789b      	ldrb	r3, [r3, #2]
 800b428:	021b      	lsls	r3, r3, #8
 800b42a:	430b      	orrs	r3, r1
 800b42c:	4942      	ldr	r1, [pc, #264]	; (800b538 <MX_LWIP_Init+0x240>)
 800b42e:	78c9      	ldrb	r1, [r1, #3]
 800b430:	430b      	orrs	r3, r1
 800b432:	0a1b      	lsrs	r3, r3, #8
 800b434:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b438:	431a      	orrs	r2, r3
 800b43a:	4b3f      	ldr	r3, [pc, #252]	; (800b538 <MX_LWIP_Init+0x240>)
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	0619      	lsls	r1, r3, #24
 800b440:	4b3d      	ldr	r3, [pc, #244]	; (800b538 <MX_LWIP_Init+0x240>)
 800b442:	785b      	ldrb	r3, [r3, #1]
 800b444:	041b      	lsls	r3, r3, #16
 800b446:	4319      	orrs	r1, r3
 800b448:	4b3b      	ldr	r3, [pc, #236]	; (800b538 <MX_LWIP_Init+0x240>)
 800b44a:	789b      	ldrb	r3, [r3, #2]
 800b44c:	021b      	lsls	r3, r3, #8
 800b44e:	430b      	orrs	r3, r1
 800b450:	4939      	ldr	r1, [pc, #228]	; (800b538 <MX_LWIP_Init+0x240>)
 800b452:	78c9      	ldrb	r1, [r1, #3]
 800b454:	430b      	orrs	r3, r1
 800b456:	0e1b      	lsrs	r3, r3, #24
 800b458:	4313      	orrs	r3, r2
 800b45a:	4a3a      	ldr	r2, [pc, #232]	; (800b544 <MX_LWIP_Init+0x24c>)
 800b45c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b45e:	4b37      	ldr	r3, [pc, #220]	; (800b53c <MX_LWIP_Init+0x244>)
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	061a      	lsls	r2, r3, #24
 800b464:	4b35      	ldr	r3, [pc, #212]	; (800b53c <MX_LWIP_Init+0x244>)
 800b466:	785b      	ldrb	r3, [r3, #1]
 800b468:	041b      	lsls	r3, r3, #16
 800b46a:	431a      	orrs	r2, r3
 800b46c:	4b33      	ldr	r3, [pc, #204]	; (800b53c <MX_LWIP_Init+0x244>)
 800b46e:	789b      	ldrb	r3, [r3, #2]
 800b470:	021b      	lsls	r3, r3, #8
 800b472:	4313      	orrs	r3, r2
 800b474:	4a31      	ldr	r2, [pc, #196]	; (800b53c <MX_LWIP_Init+0x244>)
 800b476:	78d2      	ldrb	r2, [r2, #3]
 800b478:	4313      	orrs	r3, r2
 800b47a:	061a      	lsls	r2, r3, #24
 800b47c:	4b2f      	ldr	r3, [pc, #188]	; (800b53c <MX_LWIP_Init+0x244>)
 800b47e:	781b      	ldrb	r3, [r3, #0]
 800b480:	0619      	lsls	r1, r3, #24
 800b482:	4b2e      	ldr	r3, [pc, #184]	; (800b53c <MX_LWIP_Init+0x244>)
 800b484:	785b      	ldrb	r3, [r3, #1]
 800b486:	041b      	lsls	r3, r3, #16
 800b488:	4319      	orrs	r1, r3
 800b48a:	4b2c      	ldr	r3, [pc, #176]	; (800b53c <MX_LWIP_Init+0x244>)
 800b48c:	789b      	ldrb	r3, [r3, #2]
 800b48e:	021b      	lsls	r3, r3, #8
 800b490:	430b      	orrs	r3, r1
 800b492:	492a      	ldr	r1, [pc, #168]	; (800b53c <MX_LWIP_Init+0x244>)
 800b494:	78c9      	ldrb	r1, [r1, #3]
 800b496:	430b      	orrs	r3, r1
 800b498:	021b      	lsls	r3, r3, #8
 800b49a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b49e:	431a      	orrs	r2, r3
 800b4a0:	4b26      	ldr	r3, [pc, #152]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4a2:	781b      	ldrb	r3, [r3, #0]
 800b4a4:	0619      	lsls	r1, r3, #24
 800b4a6:	4b25      	ldr	r3, [pc, #148]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4a8:	785b      	ldrb	r3, [r3, #1]
 800b4aa:	041b      	lsls	r3, r3, #16
 800b4ac:	4319      	orrs	r1, r3
 800b4ae:	4b23      	ldr	r3, [pc, #140]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4b0:	789b      	ldrb	r3, [r3, #2]
 800b4b2:	021b      	lsls	r3, r3, #8
 800b4b4:	430b      	orrs	r3, r1
 800b4b6:	4921      	ldr	r1, [pc, #132]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4b8:	78c9      	ldrb	r1, [r1, #3]
 800b4ba:	430b      	orrs	r3, r1
 800b4bc:	0a1b      	lsrs	r3, r3, #8
 800b4be:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b4c2:	431a      	orrs	r2, r3
 800b4c4:	4b1d      	ldr	r3, [pc, #116]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4c6:	781b      	ldrb	r3, [r3, #0]
 800b4c8:	0619      	lsls	r1, r3, #24
 800b4ca:	4b1c      	ldr	r3, [pc, #112]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4cc:	785b      	ldrb	r3, [r3, #1]
 800b4ce:	041b      	lsls	r3, r3, #16
 800b4d0:	4319      	orrs	r1, r3
 800b4d2:	4b1a      	ldr	r3, [pc, #104]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4d4:	789b      	ldrb	r3, [r3, #2]
 800b4d6:	021b      	lsls	r3, r3, #8
 800b4d8:	430b      	orrs	r3, r1
 800b4da:	4918      	ldr	r1, [pc, #96]	; (800b53c <MX_LWIP_Init+0x244>)
 800b4dc:	78c9      	ldrb	r1, [r1, #3]
 800b4de:	430b      	orrs	r3, r1
 800b4e0:	0e1b      	lsrs	r3, r3, #24
 800b4e2:	4313      	orrs	r3, r2
 800b4e4:	4a18      	ldr	r2, [pc, #96]	; (800b548 <MX_LWIP_Init+0x250>)
 800b4e6:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800b4e8:	4b18      	ldr	r3, [pc, #96]	; (800b54c <MX_LWIP_Init+0x254>)
 800b4ea:	9302      	str	r3, [sp, #8]
 800b4ec:	4b18      	ldr	r3, [pc, #96]	; (800b550 <MX_LWIP_Init+0x258>)
 800b4ee:	9301      	str	r3, [sp, #4]
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	9300      	str	r3, [sp, #0]
 800b4f4:	4b14      	ldr	r3, [pc, #80]	; (800b548 <MX_LWIP_Init+0x250>)
 800b4f6:	4a13      	ldr	r2, [pc, #76]	; (800b544 <MX_LWIP_Init+0x24c>)
 800b4f8:	4911      	ldr	r1, [pc, #68]	; (800b540 <MX_LWIP_Init+0x248>)
 800b4fa:	4816      	ldr	r0, [pc, #88]	; (800b554 <MX_LWIP_Init+0x25c>)
 800b4fc:	f004 fb12 	bl	800fb24 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b500:	4814      	ldr	r0, [pc, #80]	; (800b554 <MX_LWIP_Init+0x25c>)
 800b502:	f004 fcc1 	bl	800fe88 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800b506:	4b13      	ldr	r3, [pc, #76]	; (800b554 <MX_LWIP_Init+0x25c>)
 800b508:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b50c:	089b      	lsrs	r3, r3, #2
 800b50e:	f003 0301 	and.w	r3, r3, #1
 800b512:	b2db      	uxtb	r3, r3
 800b514:	2b00      	cmp	r3, #0
 800b516:	d003      	beq.n	800b520 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800b518:	480e      	ldr	r0, [pc, #56]	; (800b554 <MX_LWIP_Init+0x25c>)
 800b51a:	f004 fcc5 	bl	800fea8 <netif_set_up>
 800b51e:	e002      	b.n	800b526 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800b520:	480c      	ldr	r0, [pc, #48]	; (800b554 <MX_LWIP_Init+0x25c>)
 800b522:	f004 fd2d 	bl	800ff80 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800b526:	490c      	ldr	r1, [pc, #48]	; (800b558 <MX_LWIP_Init+0x260>)
 800b528:	480a      	ldr	r0, [pc, #40]	; (800b554 <MX_LWIP_Init+0x25c>)
 800b52a:	f004 fd5b 	bl	800ffe4 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b52e:	bf00      	nop
 800b530:	46bd      	mov	sp, r7
 800b532:	bd80      	pop	{r7, pc}
 800b534:	2000bb88 	.word	0x2000bb88
 800b538:	2000bb84 	.word	0x2000bb84
 800b53c:	2000bb48 	.word	0x2000bb48
 800b540:	2000bb80 	.word	0x2000bb80
 800b544:	2000bb8c 	.word	0x2000bb8c
 800b548:	2000bb90 	.word	0x2000bb90
 800b54c:	08019691 	.word	0x08019691
 800b550:	0800bb25 	.word	0x0800bb25
 800b554:	2000bb4c 	.word	0x2000bb4c
 800b558:	0800bb91 	.word	0x0800bb91

0800b55c <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800b560:	4803      	ldr	r0, [pc, #12]	; (800b570 <MX_LWIP_Process+0x14>)
 800b562:	f000 fabf 	bl	800bae4 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800b566:	f00b fcad 	bl	8016ec4 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800b56a:	bf00      	nop
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop
 800b570:	2000bb4c 	.word	0x2000bb4c

0800b574 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b08e      	sub	sp, #56	; 0x38
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b57c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b580:	2200      	movs	r2, #0
 800b582:	601a      	str	r2, [r3, #0]
 800b584:	605a      	str	r2, [r3, #4]
 800b586:	609a      	str	r2, [r3, #8]
 800b588:	60da      	str	r2, [r3, #12]
 800b58a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a4a      	ldr	r2, [pc, #296]	; (800b6bc <HAL_ETH_MspInit+0x148>)
 800b592:	4293      	cmp	r3, r2
 800b594:	f040 808d 	bne.w	800b6b2 <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b598:	2300      	movs	r3, #0
 800b59a:	623b      	str	r3, [r7, #32]
 800b59c:	4b48      	ldr	r3, [pc, #288]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b59e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5a0:	4a47      	ldr	r2, [pc, #284]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b5a6:	6313      	str	r3, [r2, #48]	; 0x30
 800b5a8:	4b45      	ldr	r3, [pc, #276]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5b0:	623b      	str	r3, [r7, #32]
 800b5b2:	6a3b      	ldr	r3, [r7, #32]
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	61fb      	str	r3, [r7, #28]
 800b5b8:	4b41      	ldr	r3, [pc, #260]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5bc:	4a40      	ldr	r2, [pc, #256]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b5c2:	6313      	str	r3, [r2, #48]	; 0x30
 800b5c4:	4b3e      	ldr	r3, [pc, #248]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b5cc:	61fb      	str	r3, [r7, #28]
 800b5ce:	69fb      	ldr	r3, [r7, #28]
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	61bb      	str	r3, [r7, #24]
 800b5d4:	4b3a      	ldr	r3, [pc, #232]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5d8:	4a39      	ldr	r2, [pc, #228]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b5de:	6313      	str	r3, [r2, #48]	; 0x30
 800b5e0:	4b37      	ldr	r3, [pc, #220]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b5e8:	61bb      	str	r3, [r7, #24]
 800b5ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	617b      	str	r3, [r7, #20]
 800b5f0:	4b33      	ldr	r3, [pc, #204]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5f4:	4a32      	ldr	r2, [pc, #200]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5f6:	f043 0304 	orr.w	r3, r3, #4
 800b5fa:	6313      	str	r3, [r2, #48]	; 0x30
 800b5fc:	4b30      	ldr	r3, [pc, #192]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b5fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b600:	f003 0304 	and.w	r3, r3, #4
 800b604:	617b      	str	r3, [r7, #20]
 800b606:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b608:	2300      	movs	r3, #0
 800b60a:	613b      	str	r3, [r7, #16]
 800b60c:	4b2c      	ldr	r3, [pc, #176]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b60e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b610:	4a2b      	ldr	r2, [pc, #172]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b612:	f043 0301 	orr.w	r3, r3, #1
 800b616:	6313      	str	r3, [r2, #48]	; 0x30
 800b618:	4b29      	ldr	r3, [pc, #164]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b61a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b61c:	f003 0301 	and.w	r3, r3, #1
 800b620:	613b      	str	r3, [r7, #16]
 800b622:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b624:	2300      	movs	r3, #0
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	4b25      	ldr	r3, [pc, #148]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b62a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b62c:	4a24      	ldr	r2, [pc, #144]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b62e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b632:	6313      	str	r3, [r2, #48]	; 0x30
 800b634:	4b22      	ldr	r3, [pc, #136]	; (800b6c0 <HAL_ETH_MspInit+0x14c>)
 800b636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b63c:	60fb      	str	r3, [r7, #12]
 800b63e:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b640:	2332      	movs	r3, #50	; 0x32
 800b642:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b644:	2302      	movs	r3, #2
 800b646:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b648:	2300      	movs	r3, #0
 800b64a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b64c:	2303      	movs	r3, #3
 800b64e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b650:	230b      	movs	r3, #11
 800b652:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b658:	4619      	mov	r1, r3
 800b65a:	481a      	ldr	r0, [pc, #104]	; (800b6c4 <HAL_ETH_MspInit+0x150>)
 800b65c:	f7fa f964 	bl	8005928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b660:	2386      	movs	r3, #134	; 0x86
 800b662:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b664:	2302      	movs	r3, #2
 800b666:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b668:	2300      	movs	r3, #0
 800b66a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b66c:	2303      	movs	r3, #3
 800b66e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b670:	230b      	movs	r3, #11
 800b672:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b674:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b678:	4619      	mov	r1, r3
 800b67a:	4813      	ldr	r0, [pc, #76]	; (800b6c8 <HAL_ETH_MspInit+0x154>)
 800b67c:	f7fa f954 	bl	8005928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800b680:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800b684:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b686:	2302      	movs	r3, #2
 800b688:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b68a:	2300      	movs	r3, #0
 800b68c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b68e:	2303      	movs	r3, #3
 800b690:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b692:	230b      	movs	r3, #11
 800b694:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b696:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b69a:	4619      	mov	r1, r3
 800b69c:	480b      	ldr	r0, [pc, #44]	; (800b6cc <HAL_ETH_MspInit+0x158>)
 800b69e:	f7fa f943 	bl	8005928 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	2100      	movs	r1, #0
 800b6a6:	203d      	movs	r0, #61	; 0x3d
 800b6a8:	f7f7 f9e9 	bl	8002a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b6ac:	203d      	movs	r0, #61	; 0x3d
 800b6ae:	f7f7 fa02 	bl	8002ab6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b6b2:	bf00      	nop
 800b6b4:	3738      	adds	r7, #56	; 0x38
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
 800b6ba:	bf00      	nop
 800b6bc:	40028000 	.word	0x40028000
 800b6c0:	40023800 	.word	0x40023800
 800b6c4:	40020800 	.word	0x40020800
 800b6c8:	40020000 	.word	0x40020000
 800b6cc:	40021800 	.word	0x40021800

0800b6d0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b6dc:	4b52      	ldr	r3, [pc, #328]	; (800b828 <low_level_init+0x158>)
 800b6de:	4a53      	ldr	r2, [pc, #332]	; (800b82c <low_level_init+0x15c>)
 800b6e0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800b6e2:	4b51      	ldr	r3, [pc, #324]	; (800b828 <low_level_init+0x158>)
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800b6e8:	4b4f      	ldr	r3, [pc, #316]	; (800b828 <low_level_init+0x158>)
 800b6ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b6ee:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800b6f0:	4b4d      	ldr	r3, [pc, #308]	; (800b828 <low_level_init+0x158>)
 800b6f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b6f6:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800b6f8:	4b4b      	ldr	r3, [pc, #300]	; (800b828 <low_level_init+0x158>)
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800b6fe:	2300      	movs	r3, #0
 800b700:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b702:	2380      	movs	r3, #128	; 0x80
 800b704:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b706:	23e1      	movs	r3, #225	; 0xe1
 800b708:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b70a:	2300      	movs	r3, #0
 800b70c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b70e:	2300      	movs	r3, #0
 800b710:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b712:	2300      	movs	r3, #0
 800b714:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b716:	4a44      	ldr	r2, [pc, #272]	; (800b828 <low_level_init+0x158>)
 800b718:	f107 0308 	add.w	r3, r7, #8
 800b71c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800b71e:	4b42      	ldr	r3, [pc, #264]	; (800b828 <low_level_init+0x158>)
 800b720:	2200      	movs	r2, #0
 800b722:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800b724:	4b40      	ldr	r3, [pc, #256]	; (800b828 <low_level_init+0x158>)
 800b726:	2200      	movs	r2, #0
 800b728:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800b72a:	4b3f      	ldr	r3, [pc, #252]	; (800b828 <low_level_init+0x158>)
 800b72c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800b730:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b732:	483d      	ldr	r0, [pc, #244]	; (800b828 <low_level_init+0x158>)
 800b734:	f7f8 ff4c 	bl	80045d0 <HAL_ETH_Init>
 800b738:	4603      	mov	r3, r0
 800b73a:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800b73c:	7dfb      	ldrb	r3, [r7, #23]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d108      	bne.n	800b754 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b748:	f043 0304 	orr.w	r3, r3, #4
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800b754:	2304      	movs	r3, #4
 800b756:	4a36      	ldr	r2, [pc, #216]	; (800b830 <low_level_init+0x160>)
 800b758:	4936      	ldr	r1, [pc, #216]	; (800b834 <low_level_init+0x164>)
 800b75a:	4833      	ldr	r0, [pc, #204]	; (800b828 <low_level_init+0x158>)
 800b75c:	f7f9 f8d4 	bl	8004908 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800b760:	2304      	movs	r3, #4
 800b762:	4a35      	ldr	r2, [pc, #212]	; (800b838 <low_level_init+0x168>)
 800b764:	4935      	ldr	r1, [pc, #212]	; (800b83c <low_level_init+0x16c>)
 800b766:	4830      	ldr	r0, [pc, #192]	; (800b828 <low_level_init+0x158>)
 800b768:	f7f9 f937 	bl	80049da <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2206      	movs	r2, #6
 800b770:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b774:	4b2c      	ldr	r3, [pc, #176]	; (800b828 <low_level_init+0x158>)
 800b776:	695b      	ldr	r3, [r3, #20]
 800b778:	781a      	ldrb	r2, [r3, #0]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b780:	4b29      	ldr	r3, [pc, #164]	; (800b828 <low_level_init+0x158>)
 800b782:	695b      	ldr	r3, [r3, #20]
 800b784:	785a      	ldrb	r2, [r3, #1]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b78c:	4b26      	ldr	r3, [pc, #152]	; (800b828 <low_level_init+0x158>)
 800b78e:	695b      	ldr	r3, [r3, #20]
 800b790:	789a      	ldrb	r2, [r3, #2]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b798:	4b23      	ldr	r3, [pc, #140]	; (800b828 <low_level_init+0x158>)
 800b79a:	695b      	ldr	r3, [r3, #20]
 800b79c:	78da      	ldrb	r2, [r3, #3]
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b7a4:	4b20      	ldr	r3, [pc, #128]	; (800b828 <low_level_init+0x158>)
 800b7a6:	695b      	ldr	r3, [r3, #20]
 800b7a8:	791a      	ldrb	r2, [r3, #4]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b7b0:	4b1d      	ldr	r3, [pc, #116]	; (800b828 <low_level_init+0x158>)
 800b7b2:	695b      	ldr	r3, [r3, #20]
 800b7b4:	795a      	ldrb	r2, [r3, #5]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800b7c2:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b7ca:	f043 030a 	orr.w	r3, r3, #10
 800b7ce:	b2da      	uxtb	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800b7d6:	4814      	ldr	r0, [pc, #80]	; (800b828 <low_level_init+0x158>)
 800b7d8:	f7f9 fc2d 	bl	8005036 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800b7dc:	f107 0310 	add.w	r3, r7, #16
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	2111      	movs	r1, #17
 800b7e4:	4810      	ldr	r0, [pc, #64]	; (800b828 <low_level_init+0x158>)
 800b7e6:	f7f9 fb58 	bl	8004e9a <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	f043 0303 	orr.w	r3, r3, #3
 800b7f0:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	461a      	mov	r2, r3
 800b7f6:	2111      	movs	r1, #17
 800b7f8:	480b      	ldr	r0, [pc, #44]	; (800b828 <low_level_init+0x158>)
 800b7fa:	f7f9 fbb6 	bl	8004f6a <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800b7fe:	f107 0310 	add.w	r3, r7, #16
 800b802:	461a      	mov	r2, r3
 800b804:	2112      	movs	r1, #18
 800b806:	4808      	ldr	r0, [pc, #32]	; (800b828 <low_level_init+0x158>)
 800b808:	f7f9 fb47 	bl	8004e9a <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	f043 0320 	orr.w	r3, r3, #32
 800b812:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	461a      	mov	r2, r3
 800b818:	2112      	movs	r1, #18
 800b81a:	4803      	ldr	r0, [pc, #12]	; (800b828 <low_level_init+0x158>)
 800b81c:	f7f9 fba5 	bl	8004f6a <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b820:	bf00      	nop
 800b822:	3718      	adds	r7, #24
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}
 800b828:	2000d464 	.word	0x2000d464
 800b82c:	40028000 	.word	0x40028000
 800b830:	2000d4ac 	.word	0x2000d4ac
 800b834:	2000bb94 	.word	0x2000bb94
 800b838:	2000bc14 	.word	0x2000bc14
 800b83c:	2000d3e4 	.word	0x2000d3e4

0800b840 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b08a      	sub	sp, #40	; 0x28
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800b84a:	4b4b      	ldr	r3, [pc, #300]	; (800b978 <low_level_output+0x138>)
 800b84c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800b852:	2300      	movs	r3, #0
 800b854:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800b856:	2300      	movs	r3, #0
 800b858:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800b85a:	2300      	movs	r3, #0
 800b85c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800b85e:	2300      	movs	r3, #0
 800b860:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800b862:	4b45      	ldr	r3, [pc, #276]	; (800b978 <low_level_output+0x138>)
 800b864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b866:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800b868:	2300      	movs	r3, #0
 800b86a:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	623b      	str	r3, [r7, #32]
 800b870:	e05a      	b.n	800b928 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	2b00      	cmp	r3, #0
 800b878:	da03      	bge.n	800b882 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800b87a:	23f8      	movs	r3, #248	; 0xf8
 800b87c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800b880:	e05c      	b.n	800b93c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800b882:	6a3b      	ldr	r3, [r7, #32]
 800b884:	895b      	ldrh	r3, [r3, #10]
 800b886:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800b888:	2300      	movs	r3, #0
 800b88a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800b88c:	e02f      	b.n	800b8ee <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800b88e:	69fa      	ldr	r2, [r7, #28]
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	18d0      	adds	r0, r2, r3
 800b894:	6a3b      	ldr	r3, [r7, #32]
 800b896:	685a      	ldr	r2, [r3, #4]
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	18d1      	adds	r1, r2, r3
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800b8a2:	3304      	adds	r3, #4
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	f00e fb1d 	bl	8019ee4 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800b8aa:	69bb      	ldr	r3, [r7, #24]
 800b8ac:	68db      	ldr	r3, [r3, #12]
 800b8ae:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800b8b0:	69bb      	ldr	r3, [r7, #24]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	da03      	bge.n	800b8c0 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800b8b8:	23f8      	movs	r3, #248	; 0xf8
 800b8ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800b8be:	e03d      	b.n	800b93c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800b8c0:	69bb      	ldr	r3, [r7, #24]
 800b8c2:	689b      	ldr	r3, [r3, #8]
 800b8c4:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800b8d0:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800b8d2:	68ba      	ldr	r2, [r7, #8]
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	1ad3      	subs	r3, r2, r3
 800b8d8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800b8dc:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800b8de:	697a      	ldr	r2, [r7, #20]
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800b8e8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800b8ee:	68fa      	ldr	r2, [r7, #12]
 800b8f0:	693b      	ldr	r3, [r7, #16]
 800b8f2:	4413      	add	r3, r2
 800b8f4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d8c8      	bhi.n	800b88e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800b8fc:	69fa      	ldr	r2, [r7, #28]
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	18d0      	adds	r0, r2, r3
 800b902:	6a3b      	ldr	r3, [r7, #32]
 800b904:	685a      	ldr	r2, [r3, #4]
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	4413      	add	r3, r2
 800b90a:	68fa      	ldr	r2, [r7, #12]
 800b90c:	4619      	mov	r1, r3
 800b90e:	f00e fae9 	bl	8019ee4 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800b912:	693a      	ldr	r2, [r7, #16]
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	4413      	add	r3, r2
 800b918:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800b91a:	697a      	ldr	r2, [r7, #20]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	4413      	add	r3, r2
 800b920:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800b922:	6a3b      	ldr	r3, [r7, #32]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	623b      	str	r3, [r7, #32]
 800b928:	6a3b      	ldr	r3, [r7, #32]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1a1      	bne.n	800b872 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800b92e:	6979      	ldr	r1, [r7, #20]
 800b930:	4811      	ldr	r0, [pc, #68]	; (800b978 <low_level_output+0x138>)
 800b932:	f7f9 f8bf 	bl	8004ab4 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800b936:	2300      	movs	r3, #0
 800b938:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800b93c:	4b0e      	ldr	r3, [pc, #56]	; (800b978 <low_level_output+0x138>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b944:	3314      	adds	r3, #20
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f003 0320 	and.w	r3, r3, #32
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00d      	beq.n	800b96c <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800b950:	4b09      	ldr	r3, [pc, #36]	; (800b978 <low_level_output+0x138>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b958:	3314      	adds	r3, #20
 800b95a:	2220      	movs	r2, #32
 800b95c:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800b95e:	4b06      	ldr	r3, [pc, #24]	; (800b978 <low_level_output+0x138>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b966:	3304      	adds	r3, #4
 800b968:	2200      	movs	r2, #0
 800b96a:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800b96c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b970:	4618      	mov	r0, r3
 800b972:	3728      	adds	r7, #40	; 0x28
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	2000d464 	.word	0x2000d464

0800b97c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b08c      	sub	sp, #48	; 0x30
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b984:	2300      	movs	r3, #0
 800b986:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800b988:	2300      	movs	r3, #0
 800b98a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800b98c:	2300      	movs	r3, #0
 800b98e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800b990:	2300      	movs	r3, #0
 800b992:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800b994:	2300      	movs	r3, #0
 800b996:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800b998:	2300      	movs	r3, #0
 800b99a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800b99c:	2300      	movs	r3, #0
 800b99e:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800b9a0:	484f      	ldr	r0, [pc, #316]	; (800bae0 <low_level_input+0x164>)
 800b9a2:	f7f9 f971 	bl	8004c88 <HAL_ETH_GetReceivedFrame>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d001      	beq.n	800b9b0 <low_level_input+0x34>

    return NULL;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	e092      	b.n	800bad6 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800b9b0:	4b4b      	ldr	r3, [pc, #300]	; (800bae0 <low_level_input+0x164>)
 800b9b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9b4:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800b9b6:	4b4a      	ldr	r3, [pc, #296]	; (800bae0 <low_level_input+0x164>)
 800b9b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ba:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800b9bc:	89fb      	ldrh	r3, [r7, #14]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d007      	beq.n	800b9d2 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800b9c2:	89fb      	ldrh	r3, [r7, #14]
 800b9c4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	2000      	movs	r0, #0
 800b9cc:	f004 fba6 	bl	801011c <pbuf_alloc>
 800b9d0:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800b9d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d04b      	beq.n	800ba70 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800b9d8:	4b41      	ldr	r3, [pc, #260]	; (800bae0 <low_level_input+0x164>)
 800b9da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9dc:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800b9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9e4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b9e6:	e040      	b.n	800ba6a <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800b9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ea:	895b      	ldrh	r3, [r3, #10]
 800b9ec:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800b9f2:	e021      	b.n	800ba38 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800b9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9f6:	685a      	ldr	r2, [r3, #4]
 800b9f8:	69bb      	ldr	r3, [r7, #24]
 800b9fa:	18d0      	adds	r0, r2, r3
 800b9fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9fe:	69fb      	ldr	r3, [r7, #28]
 800ba00:	18d1      	adds	r1, r2, r3
 800ba02:	69fb      	ldr	r3, [r7, #28]
 800ba04:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ba08:	3304      	adds	r3, #4
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	f00e fa6a 	bl	8019ee4 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ba10:	6a3b      	ldr	r3, [r7, #32]
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800ba16:	6a3b      	ldr	r3, [r7, #32]
 800ba18:	689b      	ldr	r3, [r3, #8]
 800ba1a:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800ba1c:	69fa      	ldr	r2, [r7, #28]
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	4413      	add	r3, r2
 800ba22:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ba26:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800ba28:	69ba      	ldr	r2, [r7, #24]
 800ba2a:	69fb      	ldr	r3, [r7, #28]
 800ba2c:	1ad3      	subs	r3, r2, r3
 800ba2e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ba32:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800ba34:	2300      	movs	r3, #0
 800ba36:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ba38:	697a      	ldr	r2, [r7, #20]
 800ba3a:	69fb      	ldr	r3, [r7, #28]
 800ba3c:	4413      	add	r3, r2
 800ba3e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d8d6      	bhi.n	800b9f4 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800ba46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba48:	685a      	ldr	r2, [r3, #4]
 800ba4a:	69bb      	ldr	r3, [r7, #24]
 800ba4c:	18d0      	adds	r0, r2, r3
 800ba4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba50:	69fb      	ldr	r3, [r7, #28]
 800ba52:	4413      	add	r3, r2
 800ba54:	697a      	ldr	r2, [r7, #20]
 800ba56:	4619      	mov	r1, r3
 800ba58:	f00e fa44 	bl	8019ee4 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ba5c:	69fa      	ldr	r2, [r7, #28]
 800ba5e:	697b      	ldr	r3, [r7, #20]
 800ba60:	4413      	add	r3, r2
 800ba62:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ba64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	62bb      	str	r3, [r7, #40]	; 0x28
 800ba6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d1bb      	bne.n	800b9e8 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ba70:	4b1b      	ldr	r3, [pc, #108]	; (800bae0 <low_level_input+0x164>)
 800ba72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba74:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ba76:	2300      	movs	r3, #0
 800ba78:	613b      	str	r3, [r7, #16]
 800ba7a:	e00b      	b.n	800ba94 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ba7c:	6a3b      	ldr	r3, [r7, #32]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ba84:	6a3b      	ldr	r3, [r7, #32]
 800ba86:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ba88:	6a3b      	ldr	r3, [r7, #32]
 800ba8a:	68db      	ldr	r3, [r3, #12]
 800ba8c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	3301      	adds	r3, #1
 800ba92:	613b      	str	r3, [r7, #16]
 800ba94:	4b12      	ldr	r3, [pc, #72]	; (800bae0 <low_level_input+0x164>)
 800ba96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba98:	693a      	ldr	r2, [r7, #16]
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d3ee      	bcc.n	800ba7c <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800ba9e:	4b10      	ldr	r3, [pc, #64]	; (800bae0 <low_level_input+0x164>)
 800baa0:	2200      	movs	r2, #0
 800baa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800baa4:	4b0e      	ldr	r3, [pc, #56]	; (800bae0 <low_level_input+0x164>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800baac:	3314      	adds	r3, #20
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d00d      	beq.n	800bad4 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800bab8:	4b09      	ldr	r3, [pc, #36]	; (800bae0 <low_level_input+0x164>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bac0:	3314      	adds	r3, #20
 800bac2:	2280      	movs	r2, #128	; 0x80
 800bac4:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800bac6:	4b06      	ldr	r3, [pc, #24]	; (800bae0 <low_level_input+0x164>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bace:	3308      	adds	r3, #8
 800bad0:	2200      	movs	r2, #0
 800bad2:	601a      	str	r2, [r3, #0]
  }
  return p;
 800bad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3730      	adds	r7, #48	; 0x30
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	2000d464 	.word	0x2000d464

0800bae4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b084      	sub	sp, #16
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f7ff ff45 	bl	800b97c <low_level_input>
 800baf2:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d010      	beq.n	800bb1c <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	691b      	ldr	r3, [r3, #16]
 800bafe:	6879      	ldr	r1, [r7, #4]
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	4798      	blx	r3
 800bb04:	4603      	mov	r3, r0
 800bb06:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800bb08:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d006      	beq.n	800bb1e <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800bb10:	68f8      	ldr	r0, [r7, #12]
 800bb12:	f004 fde7 	bl	80106e4 <pbuf_free>
    p = NULL;
 800bb16:	2300      	movs	r3, #0
 800bb18:	60fb      	str	r3, [r7, #12]
 800bb1a:	e000      	b.n	800bb1e <ethernetif_input+0x3a>
  if (p == NULL) return;
 800bb1c:	bf00      	nop
  }
}
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d106      	bne.n	800bb40 <ethernetif_init+0x1c>
 800bb32:	4b0e      	ldr	r3, [pc, #56]	; (800bb6c <ethernetif_init+0x48>)
 800bb34:	f240 2215 	movw	r2, #533	; 0x215
 800bb38:	490d      	ldr	r1, [pc, #52]	; (800bb70 <ethernetif_init+0x4c>)
 800bb3a:	480e      	ldr	r0, [pc, #56]	; (800bb74 <ethernetif_init+0x50>)
 800bb3c:	f00e fa92 	bl	801a064 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2273      	movs	r2, #115	; 0x73
 800bb44:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2274      	movs	r2, #116	; 0x74
 800bb4c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	4a09      	ldr	r2, [pc, #36]	; (800bb78 <ethernetif_init+0x54>)
 800bb54:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	4a08      	ldr	r2, [pc, #32]	; (800bb7c <ethernetif_init+0x58>)
 800bb5a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f7ff fdb7 	bl	800b6d0 <low_level_init>

  return ERR_OK;
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	0801b220 	.word	0x0801b220
 800bb70:	0801b23c 	.word	0x0801b23c
 800bb74:	0801b24c 	.word	0x0801b24c
 800bb78:	08017b55 	.word	0x08017b55
 800bb7c:	0800b841 	.word	0x0800b841

0800bb80 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bb84:	f7f6 fe70 	bl	8002868 <HAL_GetTick>
 800bb88:	4603      	mov	r3, r0
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	bd80      	pop	{r7, pc}
	...

0800bb90 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bba6:	089b      	lsrs	r3, r3, #2
 800bba8:	f003 0301 	and.w	r3, r3, #1
 800bbac:	b2db      	uxtb	r3, r3
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d05d      	beq.n	800bc6e <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800bbb2:	4b34      	ldr	r3, [pc, #208]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d03f      	beq.n	800bc3a <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800bbba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bbbe:	2100      	movs	r1, #0
 800bbc0:	4830      	ldr	r0, [pc, #192]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bbc2:	f7f9 f9d2 	bl	8004f6a <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800bbc6:	f7f6 fe4f 	bl	8002868 <HAL_GetTick>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800bbce:	f107 0308 	add.w	r3, r7, #8
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	2101      	movs	r1, #1
 800bbd6:	482b      	ldr	r0, [pc, #172]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bbd8:	f7f9 f95f 	bl	8004e9a <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800bbdc:	f7f6 fe44 	bl	8002868 <HAL_GetTick>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	1ad3      	subs	r3, r2, r3
 800bbe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbea:	d828      	bhi.n	800bc3e <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	f003 0320 	and.w	r3, r3, #32
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d0eb      	beq.n	800bbce <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800bbf6:	f107 0308 	add.w	r3, r7, #8
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	2110      	movs	r1, #16
 800bbfe:	4821      	ldr	r0, [pc, #132]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc00:	f7f9 f94b 	bl	8004e9a <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	f003 0304 	and.w	r3, r3, #4
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d004      	beq.n	800bc18 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800bc0e:	4b1d      	ldr	r3, [pc, #116]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bc14:	60da      	str	r2, [r3, #12]
 800bc16:	e002      	b.n	800bc1e <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800bc18:	4b1a      	ldr	r3, [pc, #104]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	f003 0302 	and.w	r3, r3, #2
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d003      	beq.n	800bc30 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800bc28:	4b16      	ldr	r3, [pc, #88]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	609a      	str	r2, [r3, #8]
 800bc2e:	e016      	b.n	800bc5e <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800bc30:	4b14      	ldr	r3, [pc, #80]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bc36:	609a      	str	r2, [r3, #8]
 800bc38:	e011      	b.n	800bc5e <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800bc3a:	bf00      	nop
 800bc3c:	e000      	b.n	800bc40 <ethernetif_update_config+0xb0>
          goto error;
 800bc3e:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bc40:	4b10      	ldr	r3, [pc, #64]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc42:	68db      	ldr	r3, [r3, #12]
 800bc44:	08db      	lsrs	r3, r3, #3
 800bc46:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800bc48:	4b0e      	ldr	r3, [pc, #56]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc4a:	689b      	ldr	r3, [r3, #8]
 800bc4c:	085b      	lsrs	r3, r3, #1
 800bc4e:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800bc50:	4313      	orrs	r3, r2
 800bc52:	b29b      	uxth	r3, r3
 800bc54:	461a      	mov	r2, r3
 800bc56:	2100      	movs	r1, #0
 800bc58:	480a      	ldr	r0, [pc, #40]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc5a:	f7f9 f986 	bl	8004f6a <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800bc5e:	2100      	movs	r1, #0
 800bc60:	4808      	ldr	r0, [pc, #32]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc62:	f7f9 fa47 	bl	80050f4 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800bc66:	4807      	ldr	r0, [pc, #28]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc68:	f7f9 f9e5 	bl	8005036 <HAL_ETH_Start>
 800bc6c:	e002      	b.n	800bc74 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800bc6e:	4805      	ldr	r0, [pc, #20]	; (800bc84 <ethernetif_update_config+0xf4>)
 800bc70:	f7f9 fa10 	bl	8005094 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f000 f807 	bl	800bc88 <ethernetif_notify_conn_changed>
}
 800bc7a:	bf00      	nop
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
 800bc82:	bf00      	nop
 800bc84:	2000d464 	.word	0x2000d464

0800bc88 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800bc90:	bf00      	nop
 800bc92:	370c      	adds	r7, #12
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr

0800bc9c <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800bc9c:	b590      	push	{r4, r7, lr}
 800bc9e:	b089      	sub	sp, #36	; 0x24
 800bca0:	af04      	add	r7, sp, #16
 800bca2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bcaa:	7919      	ldrb	r1, [r3, #4]
 800bcac:	2350      	movs	r3, #80	; 0x50
 800bcae:	2206      	movs	r2, #6
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f001 fe1b 	bl	800d8ec <USBH_FindInterface>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800bcba:	7bfb      	ldrb	r3, [r7, #15]
 800bcbc:	2bff      	cmp	r3, #255	; 0xff
 800bcbe:	d002      	beq.n	800bcc6 <USBH_MSC_InterfaceInit+0x2a>
 800bcc0:	7bfb      	ldrb	r3, [r7, #15]
 800bcc2:	2b01      	cmp	r3, #1
 800bcc4:	d90f      	bls.n	800bce6 <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800bcc6:	4886      	ldr	r0, [pc, #536]	; (800bee0 <USBH_MSC_InterfaceInit+0x244>)
 800bcc8:	f00e f9cc 	bl	801a064 <iprintf>
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	4619      	mov	r1, r3
 800bcd6:	4883      	ldr	r0, [pc, #524]	; (800bee4 <USBH_MSC_InterfaceInit+0x248>)
 800bcd8:	f00e f9c4 	bl	801a064 <iprintf>
 800bcdc:	200a      	movs	r0, #10
 800bcde:	f00e f9d9 	bl	801a094 <putchar>
    return USBH_FAIL;
 800bce2:	2302      	movs	r3, #2
 800bce4:	e0f8      	b.n	800bed8 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800bce6:	7bfb      	ldrb	r3, [r7, #15]
 800bce8:	4619      	mov	r1, r3
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f001 fd96 	bl	800d81c <USBH_SelectInterface>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800bcf4:	7bbb      	ldrb	r3, [r7, #14]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d001      	beq.n	800bcfe <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800bcfa:	2302      	movs	r3, #2
 800bcfc:	e0ec      	b.n	800bed8 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800bd04:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bd08:	f00e f8ce 	bl	8019ea8 <malloc>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd16:	69db      	ldr	r3, [r3, #28]
 800bd18:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d10a      	bne.n	800bd36 <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 800bd20:	486f      	ldr	r0, [pc, #444]	; (800bee0 <USBH_MSC_InterfaceInit+0x244>)
 800bd22:	f00e f99f 	bl	801a064 <iprintf>
 800bd26:	4870      	ldr	r0, [pc, #448]	; (800bee8 <USBH_MSC_InterfaceInit+0x24c>)
 800bd28:	f00e f99c 	bl	801a064 <iprintf>
 800bd2c:	200a      	movs	r0, #10
 800bd2e:	f00e f9b1 	bl	801a094 <putchar>
    return USBH_FAIL;
 800bd32:	2302      	movs	r3, #2
 800bd34:	e0d0      	b.n	800bed8 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800bd36:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bd3a:	2100      	movs	r1, #0
 800bd3c:	68b8      	ldr	r0, [r7, #8]
 800bd3e:	f00e f8df 	bl	8019f00 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800bd42:	7bfb      	ldrb	r3, [r7, #15]
 800bd44:	687a      	ldr	r2, [r7, #4]
 800bd46:	211a      	movs	r1, #26
 800bd48:	fb01 f303 	mul.w	r3, r1, r3
 800bd4c:	4413      	add	r3, r2
 800bd4e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bd52:	781b      	ldrb	r3, [r3, #0]
 800bd54:	b25b      	sxtb	r3, r3
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	da16      	bge.n	800bd88 <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800bd5a:	7bfb      	ldrb	r3, [r7, #15]
 800bd5c:	687a      	ldr	r2, [r7, #4]
 800bd5e:	211a      	movs	r1, #26
 800bd60:	fb01 f303 	mul.w	r3, r1, r3
 800bd64:	4413      	add	r3, r2
 800bd66:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bd6a:	781a      	ldrb	r2, [r3, #0]
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bd70:	7bfb      	ldrb	r3, [r7, #15]
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	211a      	movs	r1, #26
 800bd76:	fb01 f303 	mul.w	r3, r1, r3
 800bd7a:	4413      	add	r3, r2
 800bd7c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bd80:	881a      	ldrh	r2, [r3, #0]
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	815a      	strh	r2, [r3, #10]
 800bd86:	e015      	b.n	800bdb4 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	211a      	movs	r1, #26
 800bd8e:	fb01 f303 	mul.w	r3, r1, r3
 800bd92:	4413      	add	r3, r2
 800bd94:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800bd98:	781a      	ldrb	r2, [r3, #0]
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800bd9e:	7bfb      	ldrb	r3, [r7, #15]
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	211a      	movs	r1, #26
 800bda4:	fb01 f303 	mul.w	r3, r1, r3
 800bda8:	4413      	add	r3, r2
 800bdaa:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800bdae:	881a      	ldrh	r2, [r3, #0]
 800bdb0:	68bb      	ldr	r3, [r7, #8]
 800bdb2:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800bdb4:	7bfb      	ldrb	r3, [r7, #15]
 800bdb6:	687a      	ldr	r2, [r7, #4]
 800bdb8:	211a      	movs	r1, #26
 800bdba:	fb01 f303 	mul.w	r3, r1, r3
 800bdbe:	4413      	add	r3, r2
 800bdc0:	f203 3356 	addw	r3, r3, #854	; 0x356
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	b25b      	sxtb	r3, r3
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	da16      	bge.n	800bdfa <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800bdcc:	7bfb      	ldrb	r3, [r7, #15]
 800bdce:	687a      	ldr	r2, [r7, #4]
 800bdd0:	211a      	movs	r1, #26
 800bdd2:	fb01 f303 	mul.w	r3, r1, r3
 800bdd6:	4413      	add	r3, r2
 800bdd8:	f203 3356 	addw	r3, r3, #854	; 0x356
 800bddc:	781a      	ldrb	r2, [r3, #0]
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800bde2:	7bfb      	ldrb	r3, [r7, #15]
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	211a      	movs	r1, #26
 800bde8:	fb01 f303 	mul.w	r3, r1, r3
 800bdec:	4413      	add	r3, r2
 800bdee:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800bdf2:	881a      	ldrh	r2, [r3, #0]
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	815a      	strh	r2, [r3, #10]
 800bdf8:	e015      	b.n	800be26 <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800bdfa:	7bfb      	ldrb	r3, [r7, #15]
 800bdfc:	687a      	ldr	r2, [r7, #4]
 800bdfe:	211a      	movs	r1, #26
 800be00:	fb01 f303 	mul.w	r3, r1, r3
 800be04:	4413      	add	r3, r2
 800be06:	f203 3356 	addw	r3, r3, #854	; 0x356
 800be0a:	781a      	ldrb	r2, [r3, #0]
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800be10:	7bfb      	ldrb	r3, [r7, #15]
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	211a      	movs	r1, #26
 800be16:	fb01 f303 	mul.w	r3, r1, r3
 800be1a:	4413      	add	r3, r2
 800be1c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800be20:	881a      	ldrh	r2, [r3, #0]
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	2200      	movs	r2, #0
 800be2a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	2200      	movs	r2, #0
 800be30:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	2200      	movs	r2, #0
 800be36:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	799b      	ldrb	r3, [r3, #6]
 800be3c:	4619      	mov	r1, r3
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f003 f8cf 	bl	800efe2 <USBH_AllocPipe>
 800be44:	4603      	mov	r3, r0
 800be46:	461a      	mov	r2, r3
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	79db      	ldrb	r3, [r3, #7]
 800be50:	4619      	mov	r1, r3
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f003 f8c5 	bl	800efe2 <USBH_AllocPipe>
 800be58:	4603      	mov	r3, r0
 800be5a:	461a      	mov	r2, r3
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f000 feed 	bl	800cc40 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	7959      	ldrb	r1, [r3, #5]
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	7998      	ldrb	r0, [r3, #6]
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800be7a:	68ba      	ldr	r2, [r7, #8]
 800be7c:	8912      	ldrh	r2, [r2, #8]
 800be7e:	9202      	str	r2, [sp, #8]
 800be80:	2202      	movs	r2, #2
 800be82:	9201      	str	r2, [sp, #4]
 800be84:	9300      	str	r3, [sp, #0]
 800be86:	4623      	mov	r3, r4
 800be88:	4602      	mov	r2, r0
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f003 f87a 	bl	800ef84 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	7919      	ldrb	r1, [r3, #4]
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	79d8      	ldrb	r0, [r3, #7]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bea4:	68ba      	ldr	r2, [r7, #8]
 800bea6:	8952      	ldrh	r2, [r2, #10]
 800bea8:	9202      	str	r2, [sp, #8]
 800beaa:	2202      	movs	r2, #2
 800beac:	9201      	str	r2, [sp, #4]
 800beae:	9300      	str	r3, [sp, #0]
 800beb0:	4623      	mov	r3, r4
 800beb2:	4602      	mov	r2, r0
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f003 f865 	bl	800ef84 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	791b      	ldrb	r3, [r3, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	4619      	mov	r1, r3
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f00d ff35 	bl	8019d32 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	795b      	ldrb	r3, [r3, #5]
 800becc:	2200      	movs	r2, #0
 800bece:	4619      	mov	r1, r3
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f00d ff2e 	bl	8019d32 <USBH_LL_SetToggle>

  return USBH_OK;
 800bed6:	2300      	movs	r3, #0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3714      	adds	r7, #20
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd90      	pop	{r4, r7, pc}
 800bee0:	0801b278 	.word	0x0801b278
 800bee4:	0801b284 	.word	0x0801b284
 800bee8:	0801b2ac 	.word	0x0801b2ac

0800beec <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b084      	sub	sp, #16
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800befa:	69db      	ldr	r3, [r3, #28]
 800befc:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	795b      	ldrb	r3, [r3, #5]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d00e      	beq.n	800bf24 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	795b      	ldrb	r3, [r3, #5]
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f003 f858 	bl	800efc2 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	795b      	ldrb	r3, [r3, #5]
 800bf16:	4619      	mov	r1, r3
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f003 f883 	bl	800f024 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	2200      	movs	r2, #0
 800bf22:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	791b      	ldrb	r3, [r3, #4]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d00e      	beq.n	800bf4a <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	791b      	ldrb	r3, [r3, #4]
 800bf30:	4619      	mov	r1, r3
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f003 f845 	bl	800efc2 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	791b      	ldrb	r3, [r3, #4]
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f003 f870 	bl	800f024 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2200      	movs	r2, #0
 800bf48:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf50:	69db      	ldr	r3, [r3, #28]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d00b      	beq.n	800bf6e <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf5c:	69db      	ldr	r3, [r3, #28]
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f00d ffaa 	bl	8019eb8 <free>
    phost->pActiveClass->pData = 0U;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800bf6e:	2300      	movs	r3, #0
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3710      	adds	r7, #16
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}

0800bf78 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf86:	69db      	ldr	r3, [r3, #28]
 800bf88:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	7b9b      	ldrb	r3, [r3, #14]
 800bf92:	2b03      	cmp	r3, #3
 800bf94:	d04a      	beq.n	800c02c <USBH_MSC_ClassRequest+0xb4>
 800bf96:	2b03      	cmp	r3, #3
 800bf98:	dc54      	bgt.n	800c044 <USBH_MSC_ClassRequest+0xcc>
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d001      	beq.n	800bfa2 <USBH_MSC_ClassRequest+0x2a>
 800bf9e:	2b02      	cmp	r3, #2
 800bfa0:	d150      	bne.n	800c044 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 fe2b 	bl	800cc02 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800bfac:	4603      	mov	r3, r0
 800bfae:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800bfb0:	7bfb      	ldrb	r3, [r7, #15]
 800bfb2:	2b03      	cmp	r3, #3
 800bfb4:	d104      	bne.n	800bfc0 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800bfc0:	7bfb      	ldrb	r3, [r7, #15]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d140      	bne.n	800c048 <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	2b02      	cmp	r3, #2
 800bfcc:	d804      	bhi.n	800bfd8 <USBH_MSC_ClassRequest+0x60>
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	3301      	adds	r3, #1
 800bfd4:	b2da      	uxtb	r2, r3
 800bfd6:	e000      	b.n	800bfda <USBH_MSC_ClassRequest+0x62>
 800bfd8:	2202      	movs	r2, #2
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	481c      	ldr	r0, [pc, #112]	; (800c058 <USBH_MSC_ClassRequest+0xe0>)
 800bfe6:	f00e f83d 	bl	801a064 <iprintf>
 800bfea:	200a      	movs	r0, #10
 800bfec:	f00e f852 	bl	801a094 <putchar>

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800bff0:	2300      	movs	r3, #0
 800bff2:	73bb      	strb	r3, [r7, #14]
 800bff4:	e014      	b.n	800c020 <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800bff6:	7bbb      	ldrb	r3, [r7, #14]
 800bff8:	68ba      	ldr	r2, [r7, #8]
 800bffa:	2134      	movs	r1, #52	; 0x34
 800bffc:	fb01 f303 	mul.w	r3, r1, r3
 800c000:	4413      	add	r3, r2
 800c002:	3392      	adds	r3, #146	; 0x92
 800c004:	2202      	movs	r2, #2
 800c006:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800c008:	7bbb      	ldrb	r3, [r7, #14]
 800c00a:	68ba      	ldr	r2, [r7, #8]
 800c00c:	2134      	movs	r1, #52	; 0x34
 800c00e:	fb01 f303 	mul.w	r3, r1, r3
 800c012:	4413      	add	r3, r2
 800c014:	33c1      	adds	r3, #193	; 0xc1
 800c016:	2200      	movs	r2, #0
 800c018:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800c01a:	7bbb      	ldrb	r3, [r7, #14]
 800c01c:	3301      	adds	r3, #1
 800c01e:	73bb      	strb	r3, [r7, #14]
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	7bba      	ldrb	r2, [r7, #14]
 800c026:	429a      	cmp	r2, r3
 800c028:	d3e5      	bcc.n	800bff6 <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 800c02a:	e00d      	b.n	800c048 <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800c02c:	2100      	movs	r1, #0
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f002 fb69 	bl	800e706 <USBH_ClrFeature>
 800c034:	4603      	mov	r3, r0
 800c036:	2b00      	cmp	r3, #0
 800c038:	d108      	bne.n	800c04c <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	7bda      	ldrb	r2, [r3, #15]
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	739a      	strb	r2, [r3, #14]
      }
      break;
 800c042:	e003      	b.n	800c04c <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 800c044:	bf00      	nop
 800c046:	e002      	b.n	800c04e <USBH_MSC_ClassRequest+0xd6>
      break;
 800c048:	bf00      	nop
 800c04a:	e000      	b.n	800c04e <USBH_MSC_ClassRequest+0xd6>
      break;
 800c04c:	bf00      	nop
  }

  return status;
 800c04e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c050:	4618      	mov	r0, r3
 800c052:	3710      	adds	r7, #16
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	0801b2d4 	.word	0x0801b2d4

0800c05c <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b086      	sub	sp, #24
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c06a:	69db      	ldr	r3, [r3, #28]
 800c06c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800c06e:	2301      	movs	r3, #1
 800c070:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800c072:	2301      	movs	r3, #1
 800c074:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800c076:	2301      	movs	r3, #1
 800c078:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800c07a:	693b      	ldr	r3, [r7, #16]
 800c07c:	7b1b      	ldrb	r3, [r3, #12]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d003      	beq.n	800c08a <USBH_MSC_Process+0x2e>
 800c082:	2b01      	cmp	r3, #1
 800c084:	f000 8355 	beq.w	800c732 <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800c088:	e356      	b.n	800c738 <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	b29b      	uxth	r3, r3
 800c096:	429a      	cmp	r2, r3
 800c098:	f080 8333 	bcs.w	800c702 <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c09c:	693b      	ldr	r3, [r7, #16]
 800c09e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	693a      	ldr	r2, [r7, #16]
 800c0a6:	2334      	movs	r3, #52	; 0x34
 800c0a8:	fb03 f301 	mul.w	r3, r3, r1
 800c0ac:	4413      	add	r3, r2
 800c0ae:	3391      	adds	r3, #145	; 0x91
 800c0b0:	2201      	movs	r2, #1
 800c0b2:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	693a      	ldr	r2, [r7, #16]
 800c0be:	2334      	movs	r3, #52	; 0x34
 800c0c0:	fb03 f301 	mul.w	r3, r3, r1
 800c0c4:	4413      	add	r3, r2
 800c0c6:	3390      	adds	r3, #144	; 0x90
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	2b08      	cmp	r3, #8
 800c0cc:	f200 8327 	bhi.w	800c71e <USBH_MSC_Process+0x6c2>
 800c0d0:	a201      	add	r2, pc, #4	; (adr r2, 800c0d8 <USBH_MSC_Process+0x7c>)
 800c0d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0d6:	bf00      	nop
 800c0d8:	0800c0fd 	.word	0x0800c0fd
 800c0dc:	0800c71f 	.word	0x0800c71f
 800c0e0:	0800c245 	.word	0x0800c245
 800c0e4:	0800c3f9 	.word	0x0800c3f9
 800c0e8:	0800c137 	.word	0x0800c137
 800c0ec:	0800c565 	.word	0x0800c565
 800c0f0:	0800c71f 	.word	0x0800c71f
 800c0f4:	0800c71f 	.word	0x0800c71f
 800c0f8:	0800c6f1 	.word	0x0800c6f1
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c102:	4619      	mov	r1, r3
 800c104:	48b6      	ldr	r0, [pc, #728]	; (800c3e0 <USBH_MSC_Process+0x384>)
 800c106:	f00d ffad 	bl	801a064 <iprintf>
 800c10a:	200a      	movs	r0, #10
 800c10c:	f00d ffc2 	bl	801a094 <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c116:	4619      	mov	r1, r3
 800c118:	693a      	ldr	r2, [r7, #16]
 800c11a:	2334      	movs	r3, #52	; 0x34
 800c11c:	fb03 f301 	mul.w	r3, r3, r1
 800c120:	4413      	add	r3, r2
 800c122:	3390      	adds	r3, #144	; 0x90
 800c124:	2204      	movs	r2, #4
 800c126:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800c134:	e2fc      	b.n	800c730 <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c13c:	b2d9      	uxtb	r1, r3
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c144:	461a      	mov	r2, r3
 800c146:	2334      	movs	r3, #52	; 0x34
 800c148:	fb03 f302 	mul.w	r3, r3, r2
 800c14c:	3398      	adds	r3, #152	; 0x98
 800c14e:	693a      	ldr	r2, [r7, #16]
 800c150:	4413      	add	r3, r2
 800c152:	3307      	adds	r3, #7
 800c154:	461a      	mov	r2, r3
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f001 f890 	bl	800d27c <USBH_MSC_SCSI_Inquiry>
 800c15c:	4603      	mov	r3, r0
 800c15e:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c160:	7bfb      	ldrb	r3, [r7, #15]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d141      	bne.n	800c1ea <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 800c166:	693b      	ldr	r3, [r7, #16]
 800c168:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c16c:	461a      	mov	r2, r3
 800c16e:	2334      	movs	r3, #52	; 0x34
 800c170:	fb03 f302 	mul.w	r3, r3, r2
 800c174:	3398      	adds	r3, #152	; 0x98
 800c176:	693a      	ldr	r2, [r7, #16]
 800c178:	4413      	add	r3, r2
 800c17a:	330a      	adds	r3, #10
 800c17c:	4619      	mov	r1, r3
 800c17e:	4899      	ldr	r0, [pc, #612]	; (800c3e4 <USBH_MSC_Process+0x388>)
 800c180:	f00d ff70 	bl	801a064 <iprintf>
 800c184:	200a      	movs	r0, #10
 800c186:	f00d ff85 	bl	801a094 <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c190:	461a      	mov	r2, r3
 800c192:	2334      	movs	r3, #52	; 0x34
 800c194:	fb03 f302 	mul.w	r3, r3, r2
 800c198:	33a0      	adds	r3, #160	; 0xa0
 800c19a:	693a      	ldr	r2, [r7, #16]
 800c19c:	4413      	add	r3, r2
 800c19e:	330b      	adds	r3, #11
 800c1a0:	4619      	mov	r1, r3
 800c1a2:	4891      	ldr	r0, [pc, #580]	; (800c3e8 <USBH_MSC_Process+0x38c>)
 800c1a4:	f00d ff5e 	bl	801a064 <iprintf>
 800c1a8:	200a      	movs	r0, #10
 800c1aa:	f00d ff73 	bl	801a094 <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	2334      	movs	r3, #52	; 0x34
 800c1b8:	fb03 f302 	mul.w	r3, r3, r2
 800c1bc:	33b0      	adds	r3, #176	; 0xb0
 800c1be:	693a      	ldr	r2, [r7, #16]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	330c      	adds	r3, #12
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	4889      	ldr	r0, [pc, #548]	; (800c3ec <USBH_MSC_Process+0x390>)
 800c1c8:	f00d ff4c 	bl	801a064 <iprintf>
 800c1cc:	200a      	movs	r0, #10
 800c1ce:	f00d ff61 	bl	801a094 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1d8:	4619      	mov	r1, r3
 800c1da:	693a      	ldr	r2, [r7, #16]
 800c1dc:	2334      	movs	r3, #52	; 0x34
 800c1de:	fb03 f301 	mul.w	r3, r3, r1
 800c1e2:	4413      	add	r3, r2
 800c1e4:	3390      	adds	r3, #144	; 0x90
 800c1e6:	2202      	movs	r2, #2
 800c1e8:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800c1ea:	7bfb      	ldrb	r3, [r7, #15]
 800c1ec:	2b02      	cmp	r3, #2
 800c1ee:	d10c      	bne.n	800c20a <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	693a      	ldr	r2, [r7, #16]
 800c1fa:	2334      	movs	r3, #52	; 0x34
 800c1fc:	fb03 f301 	mul.w	r3, r3, r1
 800c200:	4413      	add	r3, r2
 800c202:	3390      	adds	r3, #144	; 0x90
 800c204:	2205      	movs	r2, #5
 800c206:	701a      	strb	r2, [r3, #0]
            break;
 800c208:	e28b      	b.n	800c722 <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c20a:	7bfb      	ldrb	r3, [r7, #15]
 800c20c:	2b04      	cmp	r3, #4
 800c20e:	f040 8288 	bne.w	800c722 <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c218:	4619      	mov	r1, r3
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	2334      	movs	r3, #52	; 0x34
 800c21e:	fb03 f301 	mul.w	r3, r3, r1
 800c222:	4413      	add	r3, r2
 800c224:	3390      	adds	r3, #144	; 0x90
 800c226:	2201      	movs	r2, #1
 800c228:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c230:	4619      	mov	r1, r3
 800c232:	693a      	ldr	r2, [r7, #16]
 800c234:	2334      	movs	r3, #52	; 0x34
 800c236:	fb03 f301 	mul.w	r3, r3, r1
 800c23a:	4413      	add	r3, r2
 800c23c:	3391      	adds	r3, #145	; 0x91
 800c23e:	2202      	movs	r2, #2
 800c240:	701a      	strb	r2, [r3, #0]
            break;
 800c242:	e26e      	b.n	800c722 <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c24a:	b2db      	uxtb	r3, r3
 800c24c:	4619      	mov	r1, r3
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 ff56 	bl	800d100 <USBH_MSC_SCSI_TestUnitReady>
 800c254:	4603      	mov	r3, r0
 800c256:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800c258:	7bbb      	ldrb	r3, [r7, #14]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d14f      	bne.n	800c2fe <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c264:	4619      	mov	r1, r3
 800c266:	693a      	ldr	r2, [r7, #16]
 800c268:	2334      	movs	r3, #52	; 0x34
 800c26a:	fb03 f301 	mul.w	r3, r3, r1
 800c26e:	4413      	add	r3, r2
 800c270:	3392      	adds	r3, #146	; 0x92
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d012      	beq.n	800c29e <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c27e:	4619      	mov	r1, r3
 800c280:	693a      	ldr	r2, [r7, #16]
 800c282:	2334      	movs	r3, #52	; 0x34
 800c284:	fb03 f301 	mul.w	r3, r3, r1
 800c288:	4413      	add	r3, r2
 800c28a:	33c1      	adds	r3, #193	; 0xc1
 800c28c:	2201      	movs	r2, #1
 800c28e:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 800c290:	4857      	ldr	r0, [pc, #348]	; (800c3f0 <USBH_MSC_Process+0x394>)
 800c292:	f00d fee7 	bl	801a064 <iprintf>
 800c296:	200a      	movs	r0, #10
 800c298:	f00d fefc 	bl	801a094 <putchar>
 800c29c:	e00b      	b.n	800c2b6 <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	693a      	ldr	r2, [r7, #16]
 800c2a8:	2334      	movs	r3, #52	; 0x34
 800c2aa:	fb03 f301 	mul.w	r3, r3, r1
 800c2ae:	4413      	add	r3, r2
 800c2b0:	33c1      	adds	r3, #193	; 0xc1
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2bc:	4619      	mov	r1, r3
 800c2be:	693a      	ldr	r2, [r7, #16]
 800c2c0:	2334      	movs	r3, #52	; 0x34
 800c2c2:	fb03 f301 	mul.w	r3, r3, r1
 800c2c6:	4413      	add	r3, r2
 800c2c8:	3390      	adds	r3, #144	; 0x90
 800c2ca:	2203      	movs	r2, #3
 800c2cc:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	693a      	ldr	r2, [r7, #16]
 800c2d8:	2334      	movs	r3, #52	; 0x34
 800c2da:	fb03 f301 	mul.w	r3, r3, r1
 800c2de:	4413      	add	r3, r2
 800c2e0:	3391      	adds	r3, #145	; 0x91
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	693a      	ldr	r2, [r7, #16]
 800c2f0:	2334      	movs	r3, #52	; 0x34
 800c2f2:	fb03 f301 	mul.w	r3, r3, r1
 800c2f6:	4413      	add	r3, r2
 800c2f8:	3392      	adds	r3, #146	; 0x92
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800c2fe:	7bbb      	ldrb	r3, [r7, #14]
 800c300:	2b02      	cmp	r3, #2
 800c302:	d150      	bne.n	800c3a6 <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c30a:	4619      	mov	r1, r3
 800c30c:	693a      	ldr	r2, [r7, #16]
 800c30e:	2334      	movs	r3, #52	; 0x34
 800c310:	fb03 f301 	mul.w	r3, r3, r1
 800c314:	4413      	add	r3, r2
 800c316:	3392      	adds	r3, #146	; 0x92
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	2b02      	cmp	r3, #2
 800c31c:	d012      	beq.n	800c344 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c324:	4619      	mov	r1, r3
 800c326:	693a      	ldr	r2, [r7, #16]
 800c328:	2334      	movs	r3, #52	; 0x34
 800c32a:	fb03 f301 	mul.w	r3, r3, r1
 800c32e:	4413      	add	r3, r2
 800c330:	33c1      	adds	r3, #193	; 0xc1
 800c332:	2201      	movs	r2, #1
 800c334:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 800c336:	482f      	ldr	r0, [pc, #188]	; (800c3f4 <USBH_MSC_Process+0x398>)
 800c338:	f00d fe94 	bl	801a064 <iprintf>
 800c33c:	200a      	movs	r0, #10
 800c33e:	f00d fea9 	bl	801a094 <putchar>
 800c342:	e00b      	b.n	800c35c <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c34a:	4619      	mov	r1, r3
 800c34c:	693a      	ldr	r2, [r7, #16]
 800c34e:	2334      	movs	r3, #52	; 0x34
 800c350:	fb03 f301 	mul.w	r3, r3, r1
 800c354:	4413      	add	r3, r2
 800c356:	33c1      	adds	r3, #193	; 0xc1
 800c358:	2200      	movs	r2, #0
 800c35a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c362:	4619      	mov	r1, r3
 800c364:	693a      	ldr	r2, [r7, #16]
 800c366:	2334      	movs	r3, #52	; 0x34
 800c368:	fb03 f301 	mul.w	r3, r3, r1
 800c36c:	4413      	add	r3, r2
 800c36e:	3390      	adds	r3, #144	; 0x90
 800c370:	2205      	movs	r2, #5
 800c372:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c37a:	4619      	mov	r1, r3
 800c37c:	693a      	ldr	r2, [r7, #16]
 800c37e:	2334      	movs	r3, #52	; 0x34
 800c380:	fb03 f301 	mul.w	r3, r3, r1
 800c384:	4413      	add	r3, r2
 800c386:	3391      	adds	r3, #145	; 0x91
 800c388:	2201      	movs	r2, #1
 800c38a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c392:	4619      	mov	r1, r3
 800c394:	693a      	ldr	r2, [r7, #16]
 800c396:	2334      	movs	r3, #52	; 0x34
 800c398:	fb03 f301 	mul.w	r3, r3, r1
 800c39c:	4413      	add	r3, r2
 800c39e:	3392      	adds	r3, #146	; 0x92
 800c3a0:	2202      	movs	r2, #2
 800c3a2:	701a      	strb	r2, [r3, #0]
            break;
 800c3a4:	e1bf      	b.n	800c726 <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800c3a6:	7bbb      	ldrb	r3, [r7, #14]
 800c3a8:	2b04      	cmp	r3, #4
 800c3aa:	f040 81bc 	bne.w	800c726 <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	693a      	ldr	r2, [r7, #16]
 800c3b8:	2334      	movs	r3, #52	; 0x34
 800c3ba:	fb03 f301 	mul.w	r3, r3, r1
 800c3be:	4413      	add	r3, r2
 800c3c0:	3390      	adds	r3, #144	; 0x90
 800c3c2:	2201      	movs	r2, #1
 800c3c4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	693a      	ldr	r2, [r7, #16]
 800c3d0:	2334      	movs	r3, #52	; 0x34
 800c3d2:	fb03 f301 	mul.w	r3, r3, r1
 800c3d6:	4413      	add	r3, r2
 800c3d8:	3391      	adds	r3, #145	; 0x91
 800c3da:	2202      	movs	r2, #2
 800c3dc:	701a      	strb	r2, [r3, #0]
            break;
 800c3de:	e1a2      	b.n	800c726 <USBH_MSC_Process+0x6ca>
 800c3e0:	0801b2f0 	.word	0x0801b2f0
 800c3e4:	0801b2fc 	.word	0x0801b2fc
 800c3e8:	0801b314 	.word	0x0801b314
 800c3ec:	0801b32c 	.word	0x0801b32c
 800c3f0:	0801b344 	.word	0x0801b344
 800c3f4:	0801b358 	.word	0x0801b358
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c3fe:	b2d9      	uxtb	r1, r3
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c406:	461a      	mov	r2, r3
 800c408:	2334      	movs	r3, #52	; 0x34
 800c40a:	fb03 f302 	mul.w	r3, r3, r2
 800c40e:	3390      	adds	r3, #144	; 0x90
 800c410:	693a      	ldr	r2, [r7, #16]
 800c412:	4413      	add	r3, r2
 800c414:	3304      	adds	r3, #4
 800c416:	461a      	mov	r2, r3
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f000 feb4 	bl	800d186 <USBH_MSC_SCSI_ReadCapacity>
 800c41e:	4603      	mov	r3, r0
 800c420:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c422:	7bfb      	ldrb	r3, [r7, #15]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d170      	bne.n	800c50a <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c42e:	4619      	mov	r1, r3
 800c430:	693a      	ldr	r2, [r7, #16]
 800c432:	2334      	movs	r3, #52	; 0x34
 800c434:	fb03 f301 	mul.w	r3, r3, r1
 800c438:	4413      	add	r3, r2
 800c43a:	33c1      	adds	r3, #193	; 0xc1
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	2b01      	cmp	r3, #1
 800c440:	d142      	bne.n	800c4c8 <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c448:	4619      	mov	r1, r3
 800c44a:	693a      	ldr	r2, [r7, #16]
 800c44c:	2334      	movs	r3, #52	; 0x34
 800c44e:	fb03 f301 	mul.w	r3, r3, r1
 800c452:	4413      	add	r3, r2
 800c454:	3394      	adds	r3, #148	; 0x94
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	693a      	ldr	r2, [r7, #16]
 800c45a:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 800c45e:	4610      	mov	r0, r2
 800c460:	6939      	ldr	r1, [r7, #16]
 800c462:	2234      	movs	r2, #52	; 0x34
 800c464:	fb02 f200 	mul.w	r2, r2, r0
 800c468:	440a      	add	r2, r1
 800c46a:	3298      	adds	r2, #152	; 0x98
 800c46c:	8812      	ldrh	r2, [r2, #0]
 800c46e:	fb02 f303 	mul.w	r3, r2, r3
 800c472:	4619      	mov	r1, r3
 800c474:	48b3      	ldr	r0, [pc, #716]	; (800c744 <USBH_MSC_Process+0x6e8>)
 800c476:	f00d fdf5 	bl	801a064 <iprintf>
 800c47a:	200a      	movs	r0, #10
 800c47c:	f00d fe0a 	bl	801a094 <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c486:	4619      	mov	r1, r3
 800c488:	693a      	ldr	r2, [r7, #16]
 800c48a:	2334      	movs	r3, #52	; 0x34
 800c48c:	fb03 f301 	mul.w	r3, r3, r1
 800c490:	4413      	add	r3, r2
 800c492:	3394      	adds	r3, #148	; 0x94
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	4619      	mov	r1, r3
 800c498:	48ab      	ldr	r0, [pc, #684]	; (800c748 <USBH_MSC_Process+0x6ec>)
 800c49a:	f00d fde3 	bl	801a064 <iprintf>
 800c49e:	200a      	movs	r0, #10
 800c4a0:	f00d fdf8 	bl	801a094 <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	693a      	ldr	r2, [r7, #16]
 800c4ae:	2334      	movs	r3, #52	; 0x34
 800c4b0:	fb03 f301 	mul.w	r3, r3, r1
 800c4b4:	4413      	add	r3, r2
 800c4b6:	3398      	adds	r3, #152	; 0x98
 800c4b8:	881b      	ldrh	r3, [r3, #0]
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	48a3      	ldr	r0, [pc, #652]	; (800c74c <USBH_MSC_Process+0x6f0>)
 800c4be:	f00d fdd1 	bl	801a064 <iprintf>
 800c4c2:	200a      	movs	r0, #10
 800c4c4:	f00d fde6 	bl	801a094 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4ce:	4619      	mov	r1, r3
 800c4d0:	693a      	ldr	r2, [r7, #16]
 800c4d2:	2334      	movs	r3, #52	; 0x34
 800c4d4:	fb03 f301 	mul.w	r3, r3, r1
 800c4d8:	4413      	add	r3, r2
 800c4da:	3390      	adds	r3, #144	; 0x90
 800c4dc:	2201      	movs	r2, #1
 800c4de:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	693a      	ldr	r2, [r7, #16]
 800c4ea:	2334      	movs	r3, #52	; 0x34
 800c4ec:	fb03 f301 	mul.w	r3, r3, r1
 800c4f0:	4413      	add	r3, r2
 800c4f2:	3391      	adds	r3, #145	; 0x91
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c4fe:	3301      	adds	r3, #1
 800c500:	b29a      	uxth	r2, r3
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800c508:	e10f      	b.n	800c72a <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 800c50a:	7bfb      	ldrb	r3, [r7, #15]
 800c50c:	2b02      	cmp	r3, #2
 800c50e:	d10c      	bne.n	800c52a <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c516:	4619      	mov	r1, r3
 800c518:	693a      	ldr	r2, [r7, #16]
 800c51a:	2334      	movs	r3, #52	; 0x34
 800c51c:	fb03 f301 	mul.w	r3, r3, r1
 800c520:	4413      	add	r3, r2
 800c522:	3390      	adds	r3, #144	; 0x90
 800c524:	2205      	movs	r2, #5
 800c526:	701a      	strb	r2, [r3, #0]
            break;
 800c528:	e0ff      	b.n	800c72a <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c52a:	7bfb      	ldrb	r3, [r7, #15]
 800c52c:	2b04      	cmp	r3, #4
 800c52e:	f040 80fc 	bne.w	800c72a <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c538:	4619      	mov	r1, r3
 800c53a:	693a      	ldr	r2, [r7, #16]
 800c53c:	2334      	movs	r3, #52	; 0x34
 800c53e:	fb03 f301 	mul.w	r3, r3, r1
 800c542:	4413      	add	r3, r2
 800c544:	3390      	adds	r3, #144	; 0x90
 800c546:	2201      	movs	r2, #1
 800c548:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c550:	4619      	mov	r1, r3
 800c552:	693a      	ldr	r2, [r7, #16]
 800c554:	2334      	movs	r3, #52	; 0x34
 800c556:	fb03 f301 	mul.w	r3, r3, r1
 800c55a:	4413      	add	r3, r2
 800c55c:	3391      	adds	r3, #145	; 0x91
 800c55e:	2202      	movs	r2, #2
 800c560:	701a      	strb	r2, [r3, #0]
            break;
 800c562:	e0e2      	b.n	800c72a <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800c564:	693b      	ldr	r3, [r7, #16]
 800c566:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c56a:	b2d9      	uxtb	r1, r3
 800c56c:	693b      	ldr	r3, [r7, #16]
 800c56e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c572:	461a      	mov	r2, r3
 800c574:	2334      	movs	r3, #52	; 0x34
 800c576:	fb03 f302 	mul.w	r3, r3, r2
 800c57a:	3398      	adds	r3, #152	; 0x98
 800c57c:	693a      	ldr	r2, [r7, #16]
 800c57e:	4413      	add	r3, r2
 800c580:	3304      	adds	r3, #4
 800c582:	461a      	mov	r2, r3
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f000 ff1e 	bl	800d3c6 <USBH_MSC_SCSI_RequestSense>
 800c58a:	4603      	mov	r3, r0
 800c58c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d17b      	bne.n	800c68c <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c59a:	4619      	mov	r1, r3
 800c59c:	693a      	ldr	r2, [r7, #16]
 800c59e:	2334      	movs	r3, #52	; 0x34
 800c5a0:	fb03 f301 	mul.w	r3, r3, r1
 800c5a4:	4413      	add	r3, r2
 800c5a6:	339c      	adds	r3, #156	; 0x9c
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	2b06      	cmp	r3, #6
 800c5ac:	d00c      	beq.n	800c5c8 <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	693a      	ldr	r2, [r7, #16]
 800c5b8:	2334      	movs	r3, #52	; 0x34
 800c5ba:	fb03 f301 	mul.w	r3, r3, r1
 800c5be:	4413      	add	r3, r2
 800c5c0:	339c      	adds	r3, #156	; 0x9c
 800c5c2:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c5c4:	2b02      	cmp	r3, #2
 800c5c6:	d117      	bne.n	800c5f8 <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c5d4:	1ad3      	subs	r3, r2, r3
 800c5d6:	f242 720f 	movw	r2, #9999	; 0x270f
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d80c      	bhi.n	800c5f8 <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c5de:	693b      	ldr	r3, [r7, #16]
 800c5e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5e4:	4619      	mov	r1, r3
 800c5e6:	693a      	ldr	r2, [r7, #16]
 800c5e8:	2334      	movs	r3, #52	; 0x34
 800c5ea:	fb03 f301 	mul.w	r3, r3, r1
 800c5ee:	4413      	add	r3, r2
 800c5f0:	3390      	adds	r3, #144	; 0x90
 800c5f2:	2202      	movs	r2, #2
 800c5f4:	701a      	strb	r2, [r3, #0]
                  break;
 800c5f6:	e09b      	b.n	800c730 <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c5fe:	4619      	mov	r1, r3
 800c600:	693a      	ldr	r2, [r7, #16]
 800c602:	2334      	movs	r3, #52	; 0x34
 800c604:	fb03 f301 	mul.w	r3, r3, r1
 800c608:	4413      	add	r3, r2
 800c60a:	339c      	adds	r3, #156	; 0x9c
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	4619      	mov	r1, r3
 800c610:	484f      	ldr	r0, [pc, #316]	; (800c750 <USBH_MSC_Process+0x6f4>)
 800c612:	f00d fd27 	bl	801a064 <iprintf>
 800c616:	200a      	movs	r0, #10
 800c618:	f00d fd3c 	bl	801a094 <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 800c61c:	693b      	ldr	r3, [r7, #16]
 800c61e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c622:	4619      	mov	r1, r3
 800c624:	693a      	ldr	r2, [r7, #16]
 800c626:	2334      	movs	r3, #52	; 0x34
 800c628:	fb03 f301 	mul.w	r3, r3, r1
 800c62c:	4413      	add	r3, r2
 800c62e:	339d      	adds	r3, #157	; 0x9d
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	4619      	mov	r1, r3
 800c634:	4847      	ldr	r0, [pc, #284]	; (800c754 <USBH_MSC_Process+0x6f8>)
 800c636:	f00d fd15 	bl	801a064 <iprintf>
 800c63a:	200a      	movs	r0, #10
 800c63c:	f00d fd2a 	bl	801a094 <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 800c640:	693b      	ldr	r3, [r7, #16]
 800c642:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c646:	4619      	mov	r1, r3
 800c648:	693a      	ldr	r2, [r7, #16]
 800c64a:	2334      	movs	r3, #52	; 0x34
 800c64c:	fb03 f301 	mul.w	r3, r3, r1
 800c650:	4413      	add	r3, r2
 800c652:	339e      	adds	r3, #158	; 0x9e
 800c654:	781b      	ldrb	r3, [r3, #0]
 800c656:	4619      	mov	r1, r3
 800c658:	483f      	ldr	r0, [pc, #252]	; (800c758 <USBH_MSC_Process+0x6fc>)
 800c65a:	f00d fd03 	bl	801a064 <iprintf>
 800c65e:	200a      	movs	r0, #10
 800c660:	f00d fd18 	bl	801a094 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c66a:	4619      	mov	r1, r3
 800c66c:	693a      	ldr	r2, [r7, #16]
 800c66e:	2334      	movs	r3, #52	; 0x34
 800c670:	fb03 f301 	mul.w	r3, r3, r1
 800c674:	4413      	add	r3, r2
 800c676:	3390      	adds	r3, #144	; 0x90
 800c678:	2201      	movs	r2, #1
 800c67a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c682:	3301      	adds	r3, #1
 800c684:	b29a      	uxth	r2, r3
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800c68c:	7bfb      	ldrb	r3, [r7, #15]
 800c68e:	2b02      	cmp	r3, #2
 800c690:	d112      	bne.n	800c6b8 <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 800c692:	4832      	ldr	r0, [pc, #200]	; (800c75c <USBH_MSC_Process+0x700>)
 800c694:	f00d fce6 	bl	801a064 <iprintf>
 800c698:	200a      	movs	r0, #10
 800c69a:	f00d fcfb 	bl	801a094 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	693a      	ldr	r2, [r7, #16]
 800c6a8:	2334      	movs	r3, #52	; 0x34
 800c6aa:	fb03 f301 	mul.w	r3, r3, r1
 800c6ae:	4413      	add	r3, r2
 800c6b0:	3390      	adds	r3, #144	; 0x90
 800c6b2:	2208      	movs	r2, #8
 800c6b4:	701a      	strb	r2, [r3, #0]
            break;
 800c6b6:	e03a      	b.n	800c72e <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
 800c6ba:	2b04      	cmp	r3, #4
 800c6bc:	d137      	bne.n	800c72e <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	693a      	ldr	r2, [r7, #16]
 800c6c8:	2334      	movs	r3, #52	; 0x34
 800c6ca:	fb03 f301 	mul.w	r3, r3, r1
 800c6ce:	4413      	add	r3, r2
 800c6d0:	3390      	adds	r3, #144	; 0x90
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c6d6:	693b      	ldr	r3, [r7, #16]
 800c6d8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6dc:	4619      	mov	r1, r3
 800c6de:	693a      	ldr	r2, [r7, #16]
 800c6e0:	2334      	movs	r3, #52	; 0x34
 800c6e2:	fb03 f301 	mul.w	r3, r3, r1
 800c6e6:	4413      	add	r3, r2
 800c6e8:	3391      	adds	r3, #145	; 0x91
 800c6ea:	2202      	movs	r2, #2
 800c6ec:	701a      	strb	r2, [r3, #0]
            break;
 800c6ee:	e01e      	b.n	800c72e <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c6f6:	3301      	adds	r3, #1
 800c6f8:	b29a      	uxth	r2, r3
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800c700:	e016      	b.n	800c730 <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	2200      	movs	r2, #0
 800c706:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	2201      	movs	r2, #1
 800c70e:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c716:	2102      	movs	r1, #2
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	4798      	blx	r3
      break;
 800c71c:	e00c      	b.n	800c738 <USBH_MSC_Process+0x6dc>
            break;
 800c71e:	bf00      	nop
 800c720:	e00a      	b.n	800c738 <USBH_MSC_Process+0x6dc>
            break;
 800c722:	bf00      	nop
 800c724:	e008      	b.n	800c738 <USBH_MSC_Process+0x6dc>
            break;
 800c726:	bf00      	nop
 800c728:	e006      	b.n	800c738 <USBH_MSC_Process+0x6dc>
            break;
 800c72a:	bf00      	nop
 800c72c:	e004      	b.n	800c738 <USBH_MSC_Process+0x6dc>
            break;
 800c72e:	bf00      	nop
      break;
 800c730:	e002      	b.n	800c738 <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 800c732:	2300      	movs	r3, #0
 800c734:	75fb      	strb	r3, [r7, #23]
      break;
 800c736:	bf00      	nop
  }
  return error;
 800c738:	7dfb      	ldrb	r3, [r7, #23]
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3718      	adds	r7, #24
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}
 800c742:	bf00      	nop
 800c744:	0801b370 	.word	0x0801b370
 800c748:	0801b390 	.word	0x0801b390
 800c74c:	0801b3a4 	.word	0x0801b3a4
 800c750:	0801b3b8 	.word	0x0801b3b8
 800c754:	0801b3c8 	.word	0x0801b3c8
 800c758:	0801b3e4 	.word	0x0801b3e4
 800c75c:	0801b358 	.word	0x0801b358

0800c760 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800c760:	b480      	push	{r7}
 800c762:	b083      	sub	sp, #12
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800c768:	2300      	movs	r3, #0
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	370c      	adds	r7, #12
 800c76e:	46bd      	mov	sp, r7
 800c770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c774:	4770      	bx	lr
	...

0800c778 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b088      	sub	sp, #32
 800c77c:	af02      	add	r7, sp, #8
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	460b      	mov	r3, r1
 800c782:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c78a:	69db      	ldr	r3, [r3, #28]
 800c78c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800c78e:	2301      	movs	r3, #1
 800c790:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800c792:	2301      	movs	r3, #1
 800c794:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800c796:	78fb      	ldrb	r3, [r7, #3]
 800c798:	693a      	ldr	r2, [r7, #16]
 800c79a:	2134      	movs	r1, #52	; 0x34
 800c79c:	fb01 f303 	mul.w	r3, r1, r3
 800c7a0:	4413      	add	r3, r2
 800c7a2:	3390      	adds	r3, #144	; 0x90
 800c7a4:	781b      	ldrb	r3, [r3, #0]
 800c7a6:	2b07      	cmp	r3, #7
 800c7a8:	d03d      	beq.n	800c826 <USBH_MSC_RdWrProcess+0xae>
 800c7aa:	2b07      	cmp	r3, #7
 800c7ac:	f300 80dc 	bgt.w	800c968 <USBH_MSC_RdWrProcess+0x1f0>
 800c7b0:	2b05      	cmp	r3, #5
 800c7b2:	d06d      	beq.n	800c890 <USBH_MSC_RdWrProcess+0x118>
 800c7b4:	2b06      	cmp	r3, #6
 800c7b6:	f040 80d7 	bne.w	800c968 <USBH_MSC_RdWrProcess+0x1f0>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800c7ba:	78f9      	ldrb	r1, [r7, #3]
 800c7bc:	2300      	movs	r3, #0
 800c7be:	9300      	str	r3, [sp, #0]
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	6878      	ldr	r0, [r7, #4]
 800c7c6:	f000 fee2 	bl	800d58e <USBH_MSC_SCSI_Read>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c7ce:	7bfb      	ldrb	r3, [r7, #15]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d10b      	bne.n	800c7ec <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c7d4:	78fb      	ldrb	r3, [r7, #3]
 800c7d6:	693a      	ldr	r2, [r7, #16]
 800c7d8:	2134      	movs	r1, #52	; 0x34
 800c7da:	fb01 f303 	mul.w	r3, r1, r3
 800c7de:	4413      	add	r3, r2
 800c7e0:	3390      	adds	r3, #144	; 0x90
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c7ea:	e0bf      	b.n	800c96c <USBH_MSC_RdWrProcess+0x1f4>
      else if (scsi_status == USBH_FAIL)
 800c7ec:	7bfb      	ldrb	r3, [r7, #15]
 800c7ee:	2b02      	cmp	r3, #2
 800c7f0:	d109      	bne.n	800c806 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c7f2:	78fb      	ldrb	r3, [r7, #3]
 800c7f4:	693a      	ldr	r2, [r7, #16]
 800c7f6:	2134      	movs	r1, #52	; 0x34
 800c7f8:	fb01 f303 	mul.w	r3, r1, r3
 800c7fc:	4413      	add	r3, r2
 800c7fe:	3390      	adds	r3, #144	; 0x90
 800c800:	2205      	movs	r2, #5
 800c802:	701a      	strb	r2, [r3, #0]
      break;
 800c804:	e0b2      	b.n	800c96c <USBH_MSC_RdWrProcess+0x1f4>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c806:	7bfb      	ldrb	r3, [r7, #15]
 800c808:	2b04      	cmp	r3, #4
 800c80a:	f040 80af 	bne.w	800c96c <USBH_MSC_RdWrProcess+0x1f4>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c80e:	78fb      	ldrb	r3, [r7, #3]
 800c810:	693a      	ldr	r2, [r7, #16]
 800c812:	2134      	movs	r1, #52	; 0x34
 800c814:	fb01 f303 	mul.w	r3, r1, r3
 800c818:	4413      	add	r3, r2
 800c81a:	3390      	adds	r3, #144	; 0x90
 800c81c:	2208      	movs	r2, #8
 800c81e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c820:	2302      	movs	r3, #2
 800c822:	75fb      	strb	r3, [r7, #23]
      break;
 800c824:	e0a2      	b.n	800c96c <USBH_MSC_RdWrProcess+0x1f4>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800c826:	78f9      	ldrb	r1, [r7, #3]
 800c828:	2300      	movs	r3, #0
 800c82a:	9300      	str	r3, [sp, #0]
 800c82c:	2300      	movs	r3, #0
 800c82e:	2200      	movs	r2, #0
 800c830:	6878      	ldr	r0, [r7, #4]
 800c832:	f000 fe41 	bl	800d4b8 <USBH_MSC_SCSI_Write>
 800c836:	4603      	mov	r3, r0
 800c838:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c83a:	7bfb      	ldrb	r3, [r7, #15]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d10b      	bne.n	800c858 <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c840:	78fb      	ldrb	r3, [r7, #3]
 800c842:	693a      	ldr	r2, [r7, #16]
 800c844:	2134      	movs	r1, #52	; 0x34
 800c846:	fb01 f303 	mul.w	r3, r1, r3
 800c84a:	4413      	add	r3, r2
 800c84c:	3390      	adds	r3, #144	; 0x90
 800c84e:	2201      	movs	r2, #1
 800c850:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c852:	2300      	movs	r3, #0
 800c854:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c856:	e08b      	b.n	800c970 <USBH_MSC_RdWrProcess+0x1f8>
      else if (scsi_status == USBH_FAIL)
 800c858:	7bfb      	ldrb	r3, [r7, #15]
 800c85a:	2b02      	cmp	r3, #2
 800c85c:	d109      	bne.n	800c872 <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c85e:	78fb      	ldrb	r3, [r7, #3]
 800c860:	693a      	ldr	r2, [r7, #16]
 800c862:	2134      	movs	r1, #52	; 0x34
 800c864:	fb01 f303 	mul.w	r3, r1, r3
 800c868:	4413      	add	r3, r2
 800c86a:	3390      	adds	r3, #144	; 0x90
 800c86c:	2205      	movs	r2, #5
 800c86e:	701a      	strb	r2, [r3, #0]
      break;
 800c870:	e07e      	b.n	800c970 <USBH_MSC_RdWrProcess+0x1f8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c872:	7bfb      	ldrb	r3, [r7, #15]
 800c874:	2b04      	cmp	r3, #4
 800c876:	d17b      	bne.n	800c970 <USBH_MSC_RdWrProcess+0x1f8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c878:	78fb      	ldrb	r3, [r7, #3]
 800c87a:	693a      	ldr	r2, [r7, #16]
 800c87c:	2134      	movs	r1, #52	; 0x34
 800c87e:	fb01 f303 	mul.w	r3, r1, r3
 800c882:	4413      	add	r3, r2
 800c884:	3390      	adds	r3, #144	; 0x90
 800c886:	2208      	movs	r2, #8
 800c888:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c88a:	2302      	movs	r3, #2
 800c88c:	75fb      	strb	r3, [r7, #23]
      break;
 800c88e:	e06f      	b.n	800c970 <USBH_MSC_RdWrProcess+0x1f8>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800c890:	78fb      	ldrb	r3, [r7, #3]
 800c892:	2234      	movs	r2, #52	; 0x34
 800c894:	fb02 f303 	mul.w	r3, r2, r3
 800c898:	3398      	adds	r3, #152	; 0x98
 800c89a:	693a      	ldr	r2, [r7, #16]
 800c89c:	4413      	add	r3, r2
 800c89e:	1d1a      	adds	r2, r3, #4
 800c8a0:	78fb      	ldrb	r3, [r7, #3]
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f000 fd8e 	bl	800d3c6 <USBH_MSC_SCSI_RequestSense>
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800c8ae:	7bfb      	ldrb	r3, [r7, #15]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d140      	bne.n	800c936 <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 800c8b4:	78fb      	ldrb	r3, [r7, #3]
 800c8b6:	693a      	ldr	r2, [r7, #16]
 800c8b8:	2134      	movs	r1, #52	; 0x34
 800c8ba:	fb01 f303 	mul.w	r3, r1, r3
 800c8be:	4413      	add	r3, r2
 800c8c0:	339c      	adds	r3, #156	; 0x9c
 800c8c2:	781b      	ldrb	r3, [r3, #0]
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	482e      	ldr	r0, [pc, #184]	; (800c980 <USBH_MSC_RdWrProcess+0x208>)
 800c8c8:	f00d fbcc 	bl	801a064 <iprintf>
 800c8cc:	200a      	movs	r0, #10
 800c8ce:	f00d fbe1 	bl	801a094 <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 800c8d2:	78fb      	ldrb	r3, [r7, #3]
 800c8d4:	693a      	ldr	r2, [r7, #16]
 800c8d6:	2134      	movs	r1, #52	; 0x34
 800c8d8:	fb01 f303 	mul.w	r3, r1, r3
 800c8dc:	4413      	add	r3, r2
 800c8de:	339d      	adds	r3, #157	; 0x9d
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	4619      	mov	r1, r3
 800c8e4:	4827      	ldr	r0, [pc, #156]	; (800c984 <USBH_MSC_RdWrProcess+0x20c>)
 800c8e6:	f00d fbbd 	bl	801a064 <iprintf>
 800c8ea:	200a      	movs	r0, #10
 800c8ec:	f00d fbd2 	bl	801a094 <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 800c8f0:	78fb      	ldrb	r3, [r7, #3]
 800c8f2:	693a      	ldr	r2, [r7, #16]
 800c8f4:	2134      	movs	r1, #52	; 0x34
 800c8f6:	fb01 f303 	mul.w	r3, r1, r3
 800c8fa:	4413      	add	r3, r2
 800c8fc:	339e      	adds	r3, #158	; 0x9e
 800c8fe:	781b      	ldrb	r3, [r3, #0]
 800c900:	4619      	mov	r1, r3
 800c902:	4821      	ldr	r0, [pc, #132]	; (800c988 <USBH_MSC_RdWrProcess+0x210>)
 800c904:	f00d fbae 	bl	801a064 <iprintf>
 800c908:	200a      	movs	r0, #10
 800c90a:	f00d fbc3 	bl	801a094 <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c90e:	78fb      	ldrb	r3, [r7, #3]
 800c910:	693a      	ldr	r2, [r7, #16]
 800c912:	2134      	movs	r1, #52	; 0x34
 800c914:	fb01 f303 	mul.w	r3, r1, r3
 800c918:	4413      	add	r3, r2
 800c91a:	3390      	adds	r3, #144	; 0x90
 800c91c:	2201      	movs	r2, #1
 800c91e:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800c920:	78fb      	ldrb	r3, [r7, #3]
 800c922:	693a      	ldr	r2, [r7, #16]
 800c924:	2134      	movs	r1, #52	; 0x34
 800c926:	fb01 f303 	mul.w	r3, r1, r3
 800c92a:	4413      	add	r3, r2
 800c92c:	3391      	adds	r3, #145	; 0x91
 800c92e:	2202      	movs	r2, #2
 800c930:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800c932:	2302      	movs	r3, #2
 800c934:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800c936:	7bfb      	ldrb	r3, [r7, #15]
 800c938:	2b02      	cmp	r3, #2
 800c93a:	d106      	bne.n	800c94a <USBH_MSC_RdWrProcess+0x1d2>
      {
        USBH_UsrLog("MSC Device NOT ready");
 800c93c:	4813      	ldr	r0, [pc, #76]	; (800c98c <USBH_MSC_RdWrProcess+0x214>)
 800c93e:	f00d fb91 	bl	801a064 <iprintf>
 800c942:	200a      	movs	r0, #10
 800c944:	f00d fba6 	bl	801a094 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c948:	e014      	b.n	800c974 <USBH_MSC_RdWrProcess+0x1fc>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800c94a:	7bfb      	ldrb	r3, [r7, #15]
 800c94c:	2b04      	cmp	r3, #4
 800c94e:	d111      	bne.n	800c974 <USBH_MSC_RdWrProcess+0x1fc>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c950:	78fb      	ldrb	r3, [r7, #3]
 800c952:	693a      	ldr	r2, [r7, #16]
 800c954:	2134      	movs	r1, #52	; 0x34
 800c956:	fb01 f303 	mul.w	r3, r1, r3
 800c95a:	4413      	add	r3, r2
 800c95c:	3390      	adds	r3, #144	; 0x90
 800c95e:	2208      	movs	r2, #8
 800c960:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800c962:	2302      	movs	r3, #2
 800c964:	75fb      	strb	r3, [r7, #23]
      break;
 800c966:	e005      	b.n	800c974 <USBH_MSC_RdWrProcess+0x1fc>

    default:
      break;
 800c968:	bf00      	nop
 800c96a:	e004      	b.n	800c976 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800c96c:	bf00      	nop
 800c96e:	e002      	b.n	800c976 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800c970:	bf00      	nop
 800c972:	e000      	b.n	800c976 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800c974:	bf00      	nop

  }
  return error;
 800c976:	7dfb      	ldrb	r3, [r7, #23]
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3718      	adds	r7, #24
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}
 800c980:	0801b3b8 	.word	0x0801b3b8
 800c984:	0801b3c8 	.word	0x0801b3c8
 800c988:	0801b3e4 	.word	0x0801b3e4
 800c98c:	0801b358 	.word	0x0801b358

0800c990 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c990:	b480      	push	{r7}
 800c992:	b085      	sub	sp, #20
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	460b      	mov	r3, r1
 800c99a:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9a2:	69db      	ldr	r3, [r3, #28]
 800c9a4:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	b2db      	uxtb	r3, r3
 800c9ac:	2b0b      	cmp	r3, #11
 800c9ae:	d10c      	bne.n	800c9ca <USBH_MSC_UnitIsReady+0x3a>
 800c9b0:	78fb      	ldrb	r3, [r7, #3]
 800c9b2:	68ba      	ldr	r2, [r7, #8]
 800c9b4:	2134      	movs	r1, #52	; 0x34
 800c9b6:	fb01 f303 	mul.w	r3, r1, r3
 800c9ba:	4413      	add	r3, r2
 800c9bc:	3391      	adds	r3, #145	; 0x91
 800c9be:	781b      	ldrb	r3, [r3, #0]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d102      	bne.n	800c9ca <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	73fb      	strb	r3, [r7, #15]
 800c9c8:	e001      	b.n	800c9ce <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800c9ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3714      	adds	r7, #20
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9da:	4770      	bx	lr

0800c9dc <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b086      	sub	sp, #24
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	460b      	mov	r3, r1
 800c9e6:	607a      	str	r2, [r7, #4]
 800c9e8:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9f0:	69db      	ldr	r3, [r3, #28]
 800c9f2:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	b2db      	uxtb	r3, r3
 800c9fa:	2b0b      	cmp	r3, #11
 800c9fc:	d10d      	bne.n	800ca1a <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800c9fe:	7afb      	ldrb	r3, [r7, #11]
 800ca00:	2234      	movs	r2, #52	; 0x34
 800ca02:	fb02 f303 	mul.w	r3, r2, r3
 800ca06:	3390      	adds	r3, #144	; 0x90
 800ca08:	697a      	ldr	r2, [r7, #20]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	2234      	movs	r2, #52	; 0x34
 800ca0e:	4619      	mov	r1, r3
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f00d fa67 	bl	8019ee4 <memcpy>
    return USBH_OK;
 800ca16:	2300      	movs	r3, #0
 800ca18:	e000      	b.n	800ca1c <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800ca1a:	2302      	movs	r3, #2
  }
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3718      	adds	r7, #24
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}

0800ca24 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b088      	sub	sp, #32
 800ca28:	af02      	add	r7, sp, #8
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	607a      	str	r2, [r7, #4]
 800ca2e:	603b      	str	r3, [r7, #0]
 800ca30:	460b      	mov	r3, r1
 800ca32:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca3a:	69db      	ldr	r3, [r3, #28]
 800ca3c:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800ca44:	b2db      	uxtb	r3, r3
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d00e      	beq.n	800ca68 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	781b      	ldrb	r3, [r3, #0]
 800ca4e:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800ca50:	2b0b      	cmp	r3, #11
 800ca52:	d109      	bne.n	800ca68 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800ca54:	7afb      	ldrb	r3, [r7, #11]
 800ca56:	697a      	ldr	r2, [r7, #20]
 800ca58:	2134      	movs	r1, #52	; 0x34
 800ca5a:	fb01 f303 	mul.w	r3, r1, r3
 800ca5e:	4413      	add	r3, r2
 800ca60:	3390      	adds	r3, #144	; 0x90
 800ca62:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800ca64:	2b01      	cmp	r3, #1
 800ca66:	d001      	beq.n	800ca6c <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800ca68:	2302      	movs	r3, #2
 800ca6a:	e040      	b.n	800caee <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	2206      	movs	r2, #6
 800ca70:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800ca72:	7afb      	ldrb	r3, [r7, #11]
 800ca74:	697a      	ldr	r2, [r7, #20]
 800ca76:	2134      	movs	r1, #52	; 0x34
 800ca78:	fb01 f303 	mul.w	r3, r1, r3
 800ca7c:	4413      	add	r3, r2
 800ca7e:	3390      	adds	r3, #144	; 0x90
 800ca80:	2206      	movs	r2, #6
 800ca82:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800ca84:	7afb      	ldrb	r3, [r7, #11]
 800ca86:	b29a      	uxth	r2, r3
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800ca8e:	7af9      	ldrb	r1, [r7, #11]
 800ca90:	6a3b      	ldr	r3, [r7, #32]
 800ca92:	9300      	str	r3, [sp, #0]
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	68f8      	ldr	r0, [r7, #12]
 800ca9a:	f000 fd78 	bl	800d58e <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800caa4:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800caa6:	e016      	b.n	800cad6 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	1ad2      	subs	r2, r2, r3
 800cab2:	6a3b      	ldr	r3, [r7, #32]
 800cab4:	f242 7110 	movw	r1, #10000	; 0x2710
 800cab8:	fb01 f303 	mul.w	r3, r1, r3
 800cabc:	429a      	cmp	r2, r3
 800cabe:	d805      	bhi.n	800cacc <USBH_MSC_Read+0xa8>
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cac6:	b2db      	uxtb	r3, r3
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d104      	bne.n	800cad6 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	2201      	movs	r2, #1
 800cad0:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cad2:	2302      	movs	r3, #2
 800cad4:	e00b      	b.n	800caee <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cad6:	7afb      	ldrb	r3, [r7, #11]
 800cad8:	4619      	mov	r1, r3
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f7ff fe4c 	bl	800c778 <USBH_MSC_RdWrProcess>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b01      	cmp	r3, #1
 800cae4:	d0e0      	beq.n	800caa8 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	2201      	movs	r2, #1
 800caea:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800caec:	2300      	movs	r3, #0
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3718      	adds	r7, #24
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}

0800caf6 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800caf6:	b580      	push	{r7, lr}
 800caf8:	b088      	sub	sp, #32
 800cafa:	af02      	add	r7, sp, #8
 800cafc:	60f8      	str	r0, [r7, #12]
 800cafe:	607a      	str	r2, [r7, #4]
 800cb00:	603b      	str	r3, [r7, #0]
 800cb02:	460b      	mov	r3, r1
 800cb04:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb0c:	69db      	ldr	r3, [r3, #28]
 800cb0e:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cb16:	b2db      	uxtb	r3, r3
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d00e      	beq.n	800cb3a <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800cb22:	2b0b      	cmp	r3, #11
 800cb24:	d109      	bne.n	800cb3a <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800cb26:	7afb      	ldrb	r3, [r7, #11]
 800cb28:	697a      	ldr	r2, [r7, #20]
 800cb2a:	2134      	movs	r1, #52	; 0x34
 800cb2c:	fb01 f303 	mul.w	r3, r1, r3
 800cb30:	4413      	add	r3, r2
 800cb32:	3390      	adds	r3, #144	; 0x90
 800cb34:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800cb36:	2b01      	cmp	r3, #1
 800cb38:	d001      	beq.n	800cb3e <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800cb3a:	2302      	movs	r3, #2
 800cb3c:	e040      	b.n	800cbc0 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	2207      	movs	r2, #7
 800cb42:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800cb44:	7afb      	ldrb	r3, [r7, #11]
 800cb46:	697a      	ldr	r2, [r7, #20]
 800cb48:	2134      	movs	r1, #52	; 0x34
 800cb4a:	fb01 f303 	mul.w	r3, r1, r3
 800cb4e:	4413      	add	r3, r2
 800cb50:	3390      	adds	r3, #144	; 0x90
 800cb52:	2207      	movs	r2, #7
 800cb54:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800cb56:	7afb      	ldrb	r3, [r7, #11]
 800cb58:	b29a      	uxth	r2, r3
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800cb60:	7af9      	ldrb	r1, [r7, #11]
 800cb62:	6a3b      	ldr	r3, [r7, #32]
 800cb64:	9300      	str	r3, [sp, #0]
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	687a      	ldr	r2, [r7, #4]
 800cb6a:	68f8      	ldr	r0, [r7, #12]
 800cb6c:	f000 fca4 	bl	800d4b8 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cb76:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cb78:	e016      	b.n	800cba8 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800cb80:	693b      	ldr	r3, [r7, #16]
 800cb82:	1ad2      	subs	r2, r2, r3
 800cb84:	6a3b      	ldr	r3, [r7, #32]
 800cb86:	f242 7110 	movw	r1, #10000	; 0x2710
 800cb8a:	fb01 f303 	mul.w	r3, r1, r3
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d805      	bhi.n	800cb9e <USBH_MSC_Write+0xa8>
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cb98:	b2db      	uxtb	r3, r3
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d104      	bne.n	800cba8 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cb9e:	697b      	ldr	r3, [r7, #20]
 800cba0:	2201      	movs	r2, #1
 800cba2:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cba4:	2302      	movs	r3, #2
 800cba6:	e00b      	b.n	800cbc0 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cba8:	7afb      	ldrb	r3, [r7, #11]
 800cbaa:	4619      	mov	r1, r3
 800cbac:	68f8      	ldr	r0, [r7, #12]
 800cbae:	f7ff fde3 	bl	800c778 <USBH_MSC_RdWrProcess>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d0e0      	beq.n	800cb7a <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cbb8:	697b      	ldr	r3, [r7, #20]
 800cbba:	2201      	movs	r2, #1
 800cbbc:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800cbbe:	2300      	movs	r3, #0
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3718      	adds	r7, #24
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	bd80      	pop	{r7, pc}

0800cbc8 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b082      	sub	sp, #8
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2221      	movs	r2, #33	; 0x21
 800cbd4:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	22ff      	movs	r2, #255	; 0xff
 800cbda:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2200      	movs	r2, #0
 800cbec:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800cbee:	2200      	movs	r2, #0
 800cbf0:	2100      	movs	r1, #0
 800cbf2:	6878      	ldr	r0, [r7, #4]
 800cbf4:	f001 ff67 	bl	800eac6 <USBH_CtlReq>
 800cbf8:	4603      	mov	r3, r0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3708      	adds	r7, #8
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}

0800cc02 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800cc02:	b580      	push	{r7, lr}
 800cc04:	b082      	sub	sp, #8
 800cc06:	af00      	add	r7, sp, #0
 800cc08:	6078      	str	r0, [r7, #4]
 800cc0a:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	22a1      	movs	r2, #161	; 0xa1
 800cc10:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	22fe      	movs	r2, #254	; 0xfe
 800cc16:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2200      	movs	r2, #0
 800cc22:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2201      	movs	r2, #1
 800cc28:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	6839      	ldr	r1, [r7, #0]
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f001 ff49 	bl	800eac6 <USBH_CtlReq>
 800cc34:	4603      	mov	r3, r0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3708      	adds	r7, #8
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}
	...

0800cc40 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800cc40:	b480      	push	{r7}
 800cc42:	b085      	sub	sp, #20
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cc4e:	69db      	ldr	r3, [r3, #28]
 800cc50:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	4a09      	ldr	r2, [pc, #36]	; (800cc7c <USBH_MSC_BOT_Init+0x3c>)
 800cc56:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	4a09      	ldr	r2, [pc, #36]	; (800cc80 <USBH_MSC_BOT_Init+0x40>)
 800cc5c:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	2201      	movs	r2, #1
 800cc62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	2201      	movs	r2, #1
 800cc6a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800cc6e:	2300      	movs	r3, #0
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3714      	adds	r7, #20
 800cc74:	46bd      	mov	sp, r7
 800cc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7a:	4770      	bx	lr
 800cc7c:	43425355 	.word	0x43425355
 800cc80:	20304050 	.word	0x20304050

0800cc84 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b088      	sub	sp, #32
 800cc88:	af02      	add	r7, sp, #8
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800cc90:	2301      	movs	r3, #1
 800cc92:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800cc94:	2301      	movs	r3, #1
 800cc96:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800cc98:	2301      	movs	r3, #1
 800cc9a:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cca6:	69db      	ldr	r3, [r3, #28]
 800cca8:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	2b0a      	cmp	r3, #10
 800ccb8:	f200 819e 	bhi.w	800cff8 <USBH_MSC_BOT_Process+0x374>
 800ccbc:	a201      	add	r2, pc, #4	; (adr r2, 800ccc4 <USBH_MSC_BOT_Process+0x40>)
 800ccbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccc2:	bf00      	nop
 800ccc4:	0800ccf1 	.word	0x0800ccf1
 800ccc8:	0800cd19 	.word	0x0800cd19
 800cccc:	0800cd83 	.word	0x0800cd83
 800ccd0:	0800cda1 	.word	0x0800cda1
 800ccd4:	0800ce25 	.word	0x0800ce25
 800ccd8:	0800ce47 	.word	0x0800ce47
 800ccdc:	0800cedf 	.word	0x0800cedf
 800cce0:	0800cefb 	.word	0x0800cefb
 800cce4:	0800cf4d 	.word	0x0800cf4d
 800cce8:	0800cf7d 	.word	0x0800cf7d
 800ccec:	0800cfdf 	.word	0x0800cfdf
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	78fa      	ldrb	r2, [r7, #3]
 800ccf4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	2202      	movs	r2, #2
 800ccfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	795b      	ldrb	r3, [r3, #5]
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	9200      	str	r2, [sp, #0]
 800cd0e:	221f      	movs	r2, #31
 800cd10:	6878      	ldr	r0, [r7, #4]
 800cd12:	f002 f8f4 	bl	800eefe <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800cd16:	e17e      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	795b      	ldrb	r3, [r3, #5]
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f00c ffe6 	bl	8019cf0 <USBH_LL_GetURBState>
 800cd24:	4603      	mov	r3, r0
 800cd26:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800cd28:	7d3b      	ldrb	r3, [r7, #20]
 800cd2a:	2b01      	cmp	r3, #1
 800cd2c:	d118      	bne.n	800cd60 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800cd2e:	693b      	ldr	r3, [r7, #16]
 800cd30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d00f      	beq.n	800cd56 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800cd36:	693b      	ldr	r3, [r7, #16]
 800cd38:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800cd3c:	b25b      	sxtb	r3, r3
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	da04      	bge.n	800cd4c <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800cd42:	693b      	ldr	r3, [r7, #16]
 800cd44:	2203      	movs	r2, #3
 800cd46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800cd4a:	e157      	b.n	800cffc <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	2205      	movs	r2, #5
 800cd50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cd54:	e152      	b.n	800cffc <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800cd56:	693b      	ldr	r3, [r7, #16]
 800cd58:	2207      	movs	r2, #7
 800cd5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cd5e:	e14d      	b.n	800cffc <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cd60:	7d3b      	ldrb	r3, [r7, #20]
 800cd62:	2b02      	cmp	r3, #2
 800cd64:	d104      	bne.n	800cd70 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cd66:	693b      	ldr	r3, [r7, #16]
 800cd68:	2201      	movs	r2, #1
 800cd6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cd6e:	e145      	b.n	800cffc <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800cd70:	7d3b      	ldrb	r3, [r7, #20]
 800cd72:	2b05      	cmp	r3, #5
 800cd74:	f040 8142 	bne.w	800cffc <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	220a      	movs	r2, #10
 800cd7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cd80:	e13c      	b.n	800cffc <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cd88:	693b      	ldr	r3, [r7, #16]
 800cd8a:	895a      	ldrh	r2, [r3, #10]
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	791b      	ldrb	r3, [r3, #4]
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f002 f8d9 	bl	800ef48 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	2204      	movs	r2, #4
 800cd9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800cd9e:	e13a      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	791b      	ldrb	r3, [r3, #4]
 800cda4:	4619      	mov	r1, r3
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f00c ffa2 	bl	8019cf0 <USBH_LL_GetURBState>
 800cdac:	4603      	mov	r3, r0
 800cdae:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800cdb0:	7d3b      	ldrb	r3, [r7, #20]
 800cdb2:	2b01      	cmp	r3, #1
 800cdb4:	d12d      	bne.n	800ce12 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdba:	693a      	ldr	r2, [r7, #16]
 800cdbc:	8952      	ldrh	r2, [r2, #10]
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d910      	bls.n	800cde4 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cdc8:	693a      	ldr	r2, [r7, #16]
 800cdca:	8952      	ldrh	r2, [r2, #10]
 800cdcc:	441a      	add	r2, r3
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdd8:	693a      	ldr	r2, [r7, #16]
 800cdda:	8952      	ldrh	r2, [r2, #10]
 800cddc:	1a9a      	subs	r2, r3, r2
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	65da      	str	r2, [r3, #92]	; 0x5c
 800cde2:	e002      	b.n	800cdea <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800cde4:	693b      	ldr	r3, [r7, #16]
 800cde6:	2200      	movs	r2, #0
 800cde8:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d00a      	beq.n	800ce08 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	895a      	ldrh	r2, [r3, #10]
 800cdfc:	693b      	ldr	r3, [r7, #16]
 800cdfe:	791b      	ldrb	r3, [r3, #4]
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f002 f8a1 	bl	800ef48 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800ce06:	e0fb      	b.n	800d000 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	2207      	movs	r2, #7
 800ce0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ce10:	e0f6      	b.n	800d000 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800ce12:	7d3b      	ldrb	r3, [r7, #20]
 800ce14:	2b05      	cmp	r3, #5
 800ce16:	f040 80f3 	bne.w	800d000 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	2209      	movs	r2, #9
 800ce1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ce22:	e0ed      	b.n	800d000 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	891a      	ldrh	r2, [r3, #8]
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	795b      	ldrb	r3, [r3, #5]
 800ce32:	2001      	movs	r0, #1
 800ce34:	9000      	str	r0, [sp, #0]
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f002 f861 	bl	800eefe <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800ce3c:	693b      	ldr	r3, [r7, #16]
 800ce3e:	2206      	movs	r2, #6
 800ce40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ce44:	e0e7      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800ce46:	693b      	ldr	r3, [r7, #16]
 800ce48:	795b      	ldrb	r3, [r3, #5]
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f00c ff4f 	bl	8019cf0 <USBH_LL_GetURBState>
 800ce52:	4603      	mov	r3, r0
 800ce54:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ce56:	7d3b      	ldrb	r3, [r7, #20]
 800ce58:	2b01      	cmp	r3, #1
 800ce5a:	d12f      	bne.n	800cebc <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce60:	693a      	ldr	r2, [r7, #16]
 800ce62:	8912      	ldrh	r2, [r2, #8]
 800ce64:	4293      	cmp	r3, r2
 800ce66:	d910      	bls.n	800ce8a <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce6e:	693a      	ldr	r2, [r7, #16]
 800ce70:	8912      	ldrh	r2, [r2, #8]
 800ce72:	441a      	add	r2, r3
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce7e:	693a      	ldr	r2, [r7, #16]
 800ce80:	8912      	ldrh	r2, [r2, #8]
 800ce82:	1a9a      	subs	r2, r3, r2
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	65da      	str	r2, [r3, #92]	; 0x5c
 800ce88:	e002      	b.n	800ce90 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d00c      	beq.n	800ceb2 <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	891a      	ldrh	r2, [r3, #8]
 800cea2:	693b      	ldr	r3, [r7, #16]
 800cea4:	795b      	ldrb	r3, [r3, #5]
 800cea6:	2001      	movs	r0, #1
 800cea8:	9000      	str	r0, [sp, #0]
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f002 f827 	bl	800eefe <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800ceb0:	e0a8      	b.n	800d004 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	2207      	movs	r2, #7
 800ceb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ceba:	e0a3      	b.n	800d004 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cebc:	7d3b      	ldrb	r3, [r7, #20]
 800cebe:	2b02      	cmp	r3, #2
 800cec0:	d104      	bne.n	800cecc <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	2205      	movs	r2, #5
 800cec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ceca:	e09b      	b.n	800d004 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800cecc:	7d3b      	ldrb	r3, [r7, #20]
 800cece:	2b05      	cmp	r3, #5
 800ced0:	f040 8098 	bne.w	800d004 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	220a      	movs	r2, #10
 800ced8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cedc:	e092      	b.n	800d004 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	791b      	ldrb	r3, [r3, #4]
 800cee8:	220d      	movs	r2, #13
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f002 f82c 	bl	800ef48 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	2208      	movs	r2, #8
 800cef4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cef8:	e08d      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	791b      	ldrb	r3, [r3, #4]
 800cefe:	4619      	mov	r1, r3
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f00c fef5 	bl	8019cf0 <USBH_LL_GetURBState>
 800cf06:	4603      	mov	r3, r0
 800cf08:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800cf0a:	7d3b      	ldrb	r3, [r7, #20]
 800cf0c:	2b01      	cmp	r3, #1
 800cf0e:	d115      	bne.n	800cf3c <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	2201      	movs	r2, #1
 800cf14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	2201      	movs	r2, #1
 800cf1c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	f000 f8a9 	bl	800d078 <USBH_MSC_DecodeCSW>
 800cf26:	4603      	mov	r3, r0
 800cf28:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800cf2a:	7d7b      	ldrb	r3, [r7, #21]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d102      	bne.n	800cf36 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800cf30:	2300      	movs	r3, #0
 800cf32:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800cf34:	e068      	b.n	800d008 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800cf36:	2302      	movs	r3, #2
 800cf38:	75fb      	strb	r3, [r7, #23]
      break;
 800cf3a:	e065      	b.n	800d008 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800cf3c:	7d3b      	ldrb	r3, [r7, #20]
 800cf3e:	2b05      	cmp	r3, #5
 800cf40:	d162      	bne.n	800d008 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800cf42:	693b      	ldr	r3, [r7, #16]
 800cf44:	2209      	movs	r2, #9
 800cf46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf4a:	e05d      	b.n	800d008 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800cf4c:	78fb      	ldrb	r3, [r7, #3]
 800cf4e:	2200      	movs	r2, #0
 800cf50:	4619      	mov	r1, r3
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f000 f864 	bl	800d020 <USBH_MSC_BOT_Abort>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800cf5c:	7dbb      	ldrb	r3, [r7, #22]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d104      	bne.n	800cf6c <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800cf62:	693b      	ldr	r3, [r7, #16]
 800cf64:	2207      	movs	r2, #7
 800cf66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800cf6a:	e04f      	b.n	800d00c <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800cf6c:	7dbb      	ldrb	r3, [r7, #22]
 800cf6e:	2b04      	cmp	r3, #4
 800cf70:	d14c      	bne.n	800d00c <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800cf72:	693b      	ldr	r3, [r7, #16]
 800cf74:	220b      	movs	r2, #11
 800cf76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cf7a:	e047      	b.n	800d00c <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800cf7c:	78fb      	ldrb	r3, [r7, #3]
 800cf7e:	2201      	movs	r2, #1
 800cf80:	4619      	mov	r1, r3
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f000 f84c 	bl	800d020 <USBH_MSC_BOT_Abort>
 800cf88:	4603      	mov	r3, r0
 800cf8a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800cf8c:	7dbb      	ldrb	r3, [r7, #22]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d11d      	bne.n	800cfce <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800cf92:	693b      	ldr	r3, [r7, #16]
 800cf94:	795b      	ldrb	r3, [r3, #5]
 800cf96:	4619      	mov	r1, r3
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f00c fefa 	bl	8019d92 <USBH_LL_GetToggle>
 800cf9e:	4603      	mov	r3, r0
 800cfa0:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800cfa2:	693b      	ldr	r3, [r7, #16]
 800cfa4:	7959      	ldrb	r1, [r3, #5]
 800cfa6:	7bfb      	ldrb	r3, [r7, #15]
 800cfa8:	f1c3 0301 	rsb	r3, r3, #1
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	461a      	mov	r2, r3
 800cfb0:	6878      	ldr	r0, [r7, #4]
 800cfb2:	f00c febe 	bl	8019d32 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	791b      	ldrb	r3, [r3, #4]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f00c feb7 	bl	8019d32 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	2209      	movs	r2, #9
 800cfc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800cfcc:	e020      	b.n	800d010 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800cfce:	7dbb      	ldrb	r3, [r7, #22]
 800cfd0:	2b04      	cmp	r3, #4
 800cfd2:	d11d      	bne.n	800d010 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	220b      	movs	r2, #11
 800cfd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800cfdc:	e018      	b.n	800d010 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f7ff fdf2 	bl	800cbc8 <USBH_MSC_BOT_REQ_Reset>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800cfe8:	7dfb      	ldrb	r3, [r7, #23]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d112      	bne.n	800d014 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cfee:	693b      	ldr	r3, [r7, #16]
 800cff0:	2201      	movs	r2, #1
 800cff2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800cff6:	e00d      	b.n	800d014 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800cff8:	bf00      	nop
 800cffa:	e00c      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800cffc:	bf00      	nop
 800cffe:	e00a      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800d000:	bf00      	nop
 800d002:	e008      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800d004:	bf00      	nop
 800d006:	e006      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800d008:	bf00      	nop
 800d00a:	e004      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800d00c:	bf00      	nop
 800d00e:	e002      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800d010:	bf00      	nop
 800d012:	e000      	b.n	800d016 <USBH_MSC_BOT_Process+0x392>
      break;
 800d014:	bf00      	nop
  }
  return status;
 800d016:	7dfb      	ldrb	r3, [r7, #23]
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3718      	adds	r7, #24
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}

0800d020 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b084      	sub	sp, #16
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
 800d028:	460b      	mov	r3, r1
 800d02a:	70fb      	strb	r3, [r7, #3]
 800d02c:	4613      	mov	r3, r2
 800d02e:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800d030:	2302      	movs	r3, #2
 800d032:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d03a:	69db      	ldr	r3, [r3, #28]
 800d03c:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800d03e:	78bb      	ldrb	r3, [r7, #2]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d002      	beq.n	800d04a <USBH_MSC_BOT_Abort+0x2a>
 800d044:	2b01      	cmp	r3, #1
 800d046:	d009      	beq.n	800d05c <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800d048:	e011      	b.n	800d06e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	79db      	ldrb	r3, [r3, #7]
 800d04e:	4619      	mov	r1, r3
 800d050:	6878      	ldr	r0, [r7, #4]
 800d052:	f001 fb58 	bl	800e706 <USBH_ClrFeature>
 800d056:	4603      	mov	r3, r0
 800d058:	73fb      	strb	r3, [r7, #15]
      break;
 800d05a:	e008      	b.n	800d06e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	799b      	ldrb	r3, [r3, #6]
 800d060:	4619      	mov	r1, r3
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	f001 fb4f 	bl	800e706 <USBH_ClrFeature>
 800d068:	4603      	mov	r3, r0
 800d06a:	73fb      	strb	r3, [r7, #15]
      break;
 800d06c:	bf00      	nop
  }
  return status;
 800d06e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d070:	4618      	mov	r0, r3
 800d072:	3710      	adds	r7, #16
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}

0800d078 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b084      	sub	sp, #16
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d086:	69db      	ldr	r3, [r3, #28]
 800d088:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800d08a:	2301      	movs	r3, #1
 800d08c:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	791b      	ldrb	r3, [r3, #4]
 800d092:	4619      	mov	r1, r3
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f00c fd99 	bl	8019bcc <USBH_LL_GetLastXferSize>
 800d09a:	4603      	mov	r3, r0
 800d09c:	2b0d      	cmp	r3, #13
 800d09e:	d002      	beq.n	800d0a6 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800d0a0:	2302      	movs	r3, #2
 800d0a2:	73fb      	strb	r3, [r7, #15]
 800d0a4:	e024      	b.n	800d0f0 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0aa:	4a14      	ldr	r2, [pc, #80]	; (800d0fc <USBH_MSC_DecodeCSW+0x84>)
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d11d      	bne.n	800d0ec <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0b8:	429a      	cmp	r2, r3
 800d0ba:	d119      	bne.n	800d0f0 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d102      	bne.n	800d0cc <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	73fb      	strb	r3, [r7, #15]
 800d0ca:	e011      	b.n	800d0f0 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d0d2:	2b01      	cmp	r3, #1
 800d0d4:	d102      	bne.n	800d0dc <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	73fb      	strb	r3, [r7, #15]
 800d0da:	e009      	b.n	800d0f0 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	d104      	bne.n	800d0f0 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800d0e6:	2302      	movs	r3, #2
 800d0e8:	73fb      	strb	r3, [r7, #15]
 800d0ea:	e001      	b.n	800d0f0 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800d0ec:	2302      	movs	r3, #2
 800d0ee:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800d0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3710      	adds	r7, #16
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bd80      	pop	{r7, pc}
 800d0fa:	bf00      	nop
 800d0fc:	53425355 	.word	0x53425355

0800d100 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b084      	sub	sp, #16
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
 800d108:	460b      	mov	r3, r1
 800d10a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d10c:	2302      	movs	r3, #2
 800d10e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d116:	69db      	ldr	r3, [r3, #28]
 800d118:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d120:	2b01      	cmp	r3, #1
 800d122:	d002      	beq.n	800d12a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800d124:	2b02      	cmp	r3, #2
 800d126:	d021      	beq.n	800d16c <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d128:	e028      	b.n	800d17c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	2200      	movs	r2, #0
 800d12e:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	2200      	movs	r2, #0
 800d134:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	220a      	movs	r2, #10
 800d13c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	3363      	adds	r3, #99	; 0x63
 800d144:	2210      	movs	r2, #16
 800d146:	2100      	movs	r1, #0
 800d148:	4618      	mov	r0, r3
 800d14a:	f00c fed9 	bl	8019f00 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	2200      	movs	r2, #0
 800d152:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d156:	68bb      	ldr	r3, [r7, #8]
 800d158:	2201      	movs	r2, #1
 800d15a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	2202      	movs	r2, #2
 800d162:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800d166:	2301      	movs	r3, #1
 800d168:	73fb      	strb	r3, [r7, #15]
      break;
 800d16a:	e007      	b.n	800d17c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d16c:	78fb      	ldrb	r3, [r7, #3]
 800d16e:	4619      	mov	r1, r3
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f7ff fd87 	bl	800cc84 <USBH_MSC_BOT_Process>
 800d176:	4603      	mov	r3, r0
 800d178:	73fb      	strb	r3, [r7, #15]
      break;
 800d17a:	bf00      	nop
  }

  return error;
 800d17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3710      	adds	r7, #16
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800d186:	b580      	push	{r7, lr}
 800d188:	b086      	sub	sp, #24
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	60f8      	str	r0, [r7, #12]
 800d18e:	460b      	mov	r3, r1
 800d190:	607a      	str	r2, [r7, #4]
 800d192:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800d194:	2301      	movs	r3, #1
 800d196:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d19e:	69db      	ldr	r3, [r3, #28]
 800d1a0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	d002      	beq.n	800d1b2 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800d1ac:	2b02      	cmp	r3, #2
 800d1ae:	d027      	beq.n	800d200 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800d1b0:	e05f      	b.n	800d272 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	2208      	movs	r2, #8
 800d1b6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	2280      	movs	r2, #128	; 0x80
 800d1bc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	220a      	movs	r2, #10
 800d1c4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d1c8:	693b      	ldr	r3, [r7, #16]
 800d1ca:	3363      	adds	r3, #99	; 0x63
 800d1cc:	2210      	movs	r2, #16
 800d1ce:	2100      	movs	r1, #0
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	f00c fe95 	bl	8019f00 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	2225      	movs	r2, #37	; 0x25
 800d1da:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	2201      	movs	r2, #1
 800d1e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	2202      	movs	r2, #2
 800d1ea:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	f103 0210 	add.w	r2, r3, #16
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	75fb      	strb	r3, [r7, #23]
      break;
 800d1fe:	e038      	b.n	800d272 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d200:	7afb      	ldrb	r3, [r7, #11]
 800d202:	4619      	mov	r1, r3
 800d204:	68f8      	ldr	r0, [r7, #12]
 800d206:	f7ff fd3d 	bl	800cc84 <USBH_MSC_BOT_Process>
 800d20a:	4603      	mov	r3, r0
 800d20c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d20e:	7dfb      	ldrb	r3, [r7, #23]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d12d      	bne.n	800d270 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d21a:	3303      	adds	r3, #3
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	461a      	mov	r2, r3
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d226:	3302      	adds	r3, #2
 800d228:	781b      	ldrb	r3, [r3, #0]
 800d22a:	021b      	lsls	r3, r3, #8
 800d22c:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d234:	3301      	adds	r3, #1
 800d236:	781b      	ldrb	r3, [r3, #0]
 800d238:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d23a:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d23c:	693b      	ldr	r3, [r7, #16]
 800d23e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d242:	781b      	ldrb	r3, [r3, #0]
 800d244:	061b      	lsls	r3, r3, #24
 800d246:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800d24c:	693b      	ldr	r3, [r7, #16]
 800d24e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d252:	3307      	adds	r3, #7
 800d254:	781b      	ldrb	r3, [r3, #0]
 800d256:	b29a      	uxth	r2, r3
 800d258:	693b      	ldr	r3, [r7, #16]
 800d25a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d25e:	3306      	adds	r3, #6
 800d260:	781b      	ldrb	r3, [r3, #0]
 800d262:	b29b      	uxth	r3, r3
 800d264:	021b      	lsls	r3, r3, #8
 800d266:	b29b      	uxth	r3, r3
 800d268:	4313      	orrs	r3, r2
 800d26a:	b29a      	uxth	r2, r3
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	809a      	strh	r2, [r3, #4]
      break;
 800d270:	bf00      	nop
  }

  return error;
 800d272:	7dfb      	ldrb	r3, [r7, #23]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3718      	adds	r7, #24
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b086      	sub	sp, #24
 800d280:	af00      	add	r7, sp, #0
 800d282:	60f8      	str	r0, [r7, #12]
 800d284:	460b      	mov	r3, r1
 800d286:	607a      	str	r2, [r7, #4]
 800d288:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800d28a:	2302      	movs	r3, #2
 800d28c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d294:	69db      	ldr	r3, [r3, #28]
 800d296:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d29e:	2b01      	cmp	r3, #1
 800d2a0:	d002      	beq.n	800d2a8 <USBH_MSC_SCSI_Inquiry+0x2c>
 800d2a2:	2b02      	cmp	r3, #2
 800d2a4:	d03d      	beq.n	800d322 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800d2a6:	e089      	b.n	800d3bc <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800d2a8:	693b      	ldr	r3, [r7, #16]
 800d2aa:	2224      	movs	r2, #36	; 0x24
 800d2ac:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	2280      	movs	r2, #128	; 0x80
 800d2b2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d2b6:	693b      	ldr	r3, [r7, #16]
 800d2b8:	220a      	movs	r2, #10
 800d2ba:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800d2be:	693b      	ldr	r3, [r7, #16]
 800d2c0:	3363      	adds	r3, #99	; 0x63
 800d2c2:	220a      	movs	r2, #10
 800d2c4:	2100      	movs	r1, #0
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f00c fe1a 	bl	8019f00 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	2212      	movs	r2, #18
 800d2d0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d2d4:	7afb      	ldrb	r3, [r7, #11]
 800d2d6:	015b      	lsls	r3, r3, #5
 800d2d8:	b2da      	uxtb	r2, r3
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d2e0:	693b      	ldr	r3, [r7, #16]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	2224      	movs	r2, #36	; 0x24
 800d2f4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d2f8:	693b      	ldr	r3, [r7, #16]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	2201      	movs	r2, #1
 800d304:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d308:	693b      	ldr	r3, [r7, #16]
 800d30a:	2202      	movs	r2, #2
 800d30c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	f103 0210 	add.w	r2, r3, #16
 800d316:	693b      	ldr	r3, [r7, #16]
 800d318:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d31c:	2301      	movs	r3, #1
 800d31e:	75fb      	strb	r3, [r7, #23]
      break;
 800d320:	e04c      	b.n	800d3bc <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d322:	7afb      	ldrb	r3, [r7, #11]
 800d324:	4619      	mov	r1, r3
 800d326:	68f8      	ldr	r0, [r7, #12]
 800d328:	f7ff fcac 	bl	800cc84 <USBH_MSC_BOT_Process>
 800d32c:	4603      	mov	r3, r0
 800d32e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d330:	7dfb      	ldrb	r3, [r7, #23]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d141      	bne.n	800d3ba <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800d336:	2222      	movs	r2, #34	; 0x22
 800d338:	2100      	movs	r1, #0
 800d33a:	6878      	ldr	r0, [r7, #4]
 800d33c:	f00c fde0 	bl	8019f00 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d346:	781b      	ldrb	r3, [r3, #0]
 800d348:	f003 031f 	and.w	r3, r3, #31
 800d34c:	b2da      	uxtb	r2, r3
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	095b      	lsrs	r3, r3, #5
 800d35c:	b2da      	uxtb	r2, r3
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d368:	3301      	adds	r3, #1
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	b25b      	sxtb	r3, r3
 800d36e:	2b00      	cmp	r3, #0
 800d370:	da03      	bge.n	800d37a <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2201      	movs	r2, #1
 800d376:	709a      	strb	r2, [r3, #2]
 800d378:	e002      	b.n	800d380 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2200      	movs	r2, #0
 800d37e:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	1cd8      	adds	r0, r3, #3
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d38a:	3308      	adds	r3, #8
 800d38c:	2208      	movs	r2, #8
 800d38e:	4619      	mov	r1, r3
 800d390:	f00c fda8 	bl	8019ee4 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f103 000c 	add.w	r0, r3, #12
 800d39a:	693b      	ldr	r3, [r7, #16]
 800d39c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d3a0:	3310      	adds	r3, #16
 800d3a2:	2210      	movs	r2, #16
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	f00c fd9d 	bl	8019ee4 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	331d      	adds	r3, #29
 800d3ae:	693a      	ldr	r2, [r7, #16]
 800d3b0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800d3b4:	3220      	adds	r2, #32
 800d3b6:	6812      	ldr	r2, [r2, #0]
 800d3b8:	601a      	str	r2, [r3, #0]
      break;
 800d3ba:	bf00      	nop
  }

  return error;
 800d3bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3718      	adds	r7, #24
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}

0800d3c6 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800d3c6:	b580      	push	{r7, lr}
 800d3c8:	b086      	sub	sp, #24
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	60f8      	str	r0, [r7, #12]
 800d3ce:	460b      	mov	r3, r1
 800d3d0:	607a      	str	r2, [r7, #4]
 800d3d2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d3d4:	2302      	movs	r3, #2
 800d3d6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d3de:	69db      	ldr	r3, [r3, #28]
 800d3e0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d3e8:	2b01      	cmp	r3, #1
 800d3ea:	d002      	beq.n	800d3f2 <USBH_MSC_SCSI_RequestSense+0x2c>
 800d3ec:	2b02      	cmp	r3, #2
 800d3ee:	d03d      	beq.n	800d46c <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800d3f0:	e05d      	b.n	800d4ae <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800d3f2:	693b      	ldr	r3, [r7, #16]
 800d3f4:	220e      	movs	r2, #14
 800d3f6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	2280      	movs	r2, #128	; 0x80
 800d3fc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	220a      	movs	r2, #10
 800d404:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	3363      	adds	r3, #99	; 0x63
 800d40c:	2210      	movs	r2, #16
 800d40e:	2100      	movs	r1, #0
 800d410:	4618      	mov	r0, r3
 800d412:	f00c fd75 	bl	8019f00 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	2203      	movs	r2, #3
 800d41a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d41e:	7afb      	ldrb	r3, [r7, #11]
 800d420:	015b      	lsls	r3, r3, #5
 800d422:	b2da      	uxtb	r2, r3
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	2200      	movs	r2, #0
 800d42e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d432:	693b      	ldr	r3, [r7, #16]
 800d434:	2200      	movs	r2, #0
 800d436:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	220e      	movs	r2, #14
 800d43e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	2200      	movs	r2, #0
 800d446:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	2201      	movs	r2, #1
 800d44e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	2202      	movs	r2, #2
 800d456:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d45a:	693b      	ldr	r3, [r7, #16]
 800d45c:	f103 0210 	add.w	r2, r3, #16
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d466:	2301      	movs	r3, #1
 800d468:	75fb      	strb	r3, [r7, #23]
      break;
 800d46a:	e020      	b.n	800d4ae <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d46c:	7afb      	ldrb	r3, [r7, #11]
 800d46e:	4619      	mov	r1, r3
 800d470:	68f8      	ldr	r0, [r7, #12]
 800d472:	f7ff fc07 	bl	800cc84 <USBH_MSC_BOT_Process>
 800d476:	4603      	mov	r3, r0
 800d478:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800d47a:	7dfb      	ldrb	r3, [r7, #23]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d115      	bne.n	800d4ac <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d486:	3302      	adds	r3, #2
 800d488:	781b      	ldrb	r3, [r3, #0]
 800d48a:	f003 030f 	and.w	r3, r3, #15
 800d48e:	b2da      	uxtb	r2, r3
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d49a:	7b1a      	ldrb	r2, [r3, #12]
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800d4a0:	693b      	ldr	r3, [r7, #16]
 800d4a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4a6:	7b5a      	ldrb	r2, [r3, #13]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	709a      	strb	r2, [r3, #2]
      break;
 800d4ac:	bf00      	nop
  }

  return error;
 800d4ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	3718      	adds	r7, #24
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	bd80      	pop	{r7, pc}

0800d4b8 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b086      	sub	sp, #24
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	607a      	str	r2, [r7, #4]
 800d4c2:	603b      	str	r3, [r7, #0]
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d4c8:	2302      	movs	r3, #2
 800d4ca:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d4d2:	69db      	ldr	r3, [r3, #28]
 800d4d4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	d002      	beq.n	800d4e6 <USBH_MSC_SCSI_Write+0x2e>
 800d4e0:	2b02      	cmp	r3, #2
 800d4e2:	d047      	beq.n	800d574 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d4e4:	e04e      	b.n	800d584 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d4e6:	693b      	ldr	r3, [r7, #16]
 800d4e8:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	6a3b      	ldr	r3, [r7, #32]
 800d4f0:	fb03 f202 	mul.w	r2, r3, r2
 800d4f4:	693b      	ldr	r3, [r7, #16]
 800d4f6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	220a      	movs	r2, #10
 800d504:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	3363      	adds	r3, #99	; 0x63
 800d50c:	2210      	movs	r2, #16
 800d50e:	2100      	movs	r1, #0
 800d510:	4618      	mov	r0, r3
 800d512:	f00c fcf5 	bl	8019f00 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	222a      	movs	r2, #42	; 0x2a
 800d51a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800d51e:	79fa      	ldrb	r2, [r7, #7]
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800d526:	79ba      	ldrb	r2, [r7, #6]
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800d52e:	797a      	ldrb	r2, [r7, #5]
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800d536:	1d3b      	adds	r3, r7, #4
 800d538:	781a      	ldrb	r2, [r3, #0]
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d540:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d54a:	f107 0320 	add.w	r3, r7, #32
 800d54e:	781a      	ldrb	r2, [r3, #0]
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	2201      	movs	r2, #1
 800d55a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d55e:	693b      	ldr	r3, [r7, #16]
 800d560:	2202      	movs	r2, #2
 800d562:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800d566:	693b      	ldr	r3, [r7, #16]
 800d568:	683a      	ldr	r2, [r7, #0]
 800d56a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d56e:	2301      	movs	r3, #1
 800d570:	75fb      	strb	r3, [r7, #23]
      break;
 800d572:	e007      	b.n	800d584 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d574:	7afb      	ldrb	r3, [r7, #11]
 800d576:	4619      	mov	r1, r3
 800d578:	68f8      	ldr	r0, [r7, #12]
 800d57a:	f7ff fb83 	bl	800cc84 <USBH_MSC_BOT_Process>
 800d57e:	4603      	mov	r3, r0
 800d580:	75fb      	strb	r3, [r7, #23]
      break;
 800d582:	bf00      	nop
  }

  return error;
 800d584:	7dfb      	ldrb	r3, [r7, #23]
}
 800d586:	4618      	mov	r0, r3
 800d588:	3718      	adds	r7, #24
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}

0800d58e <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800d58e:	b580      	push	{r7, lr}
 800d590:	b086      	sub	sp, #24
 800d592:	af00      	add	r7, sp, #0
 800d594:	60f8      	str	r0, [r7, #12]
 800d596:	607a      	str	r2, [r7, #4]
 800d598:	603b      	str	r3, [r7, #0]
 800d59a:	460b      	mov	r3, r1
 800d59c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d59e:	2302      	movs	r3, #2
 800d5a0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d5a8:	69db      	ldr	r3, [r3, #28]
 800d5aa:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d5b2:	2b01      	cmp	r3, #1
 800d5b4:	d002      	beq.n	800d5bc <USBH_MSC_SCSI_Read+0x2e>
 800d5b6:	2b02      	cmp	r3, #2
 800d5b8:	d047      	beq.n	800d64a <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800d5ba:	e04e      	b.n	800d65a <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	6a3b      	ldr	r3, [r7, #32]
 800d5c6:	fb03 f202 	mul.w	r2, r3, r2
 800d5ca:	693b      	ldr	r3, [r7, #16]
 800d5cc:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d5ce:	693b      	ldr	r3, [r7, #16]
 800d5d0:	2280      	movs	r2, #128	; 0x80
 800d5d2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	220a      	movs	r2, #10
 800d5da:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	3363      	adds	r3, #99	; 0x63
 800d5e2:	2210      	movs	r2, #16
 800d5e4:	2100      	movs	r1, #0
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f00c fc8a 	bl	8019f00 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800d5ec:	693b      	ldr	r3, [r7, #16]
 800d5ee:	2228      	movs	r2, #40	; 0x28
 800d5f0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800d5f4:	79fa      	ldrb	r2, [r7, #7]
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800d5fc:	79ba      	ldrb	r2, [r7, #6]
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800d604:	797a      	ldrb	r2, [r7, #5]
 800d606:	693b      	ldr	r3, [r7, #16]
 800d608:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800d60c:	1d3b      	adds	r3, r7, #4
 800d60e:	781a      	ldrb	r2, [r3, #0]
 800d610:	693b      	ldr	r3, [r7, #16]
 800d612:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d616:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d620:	f107 0320 	add.w	r3, r7, #32
 800d624:	781a      	ldrb	r2, [r3, #0]
 800d626:	693b      	ldr	r3, [r7, #16]
 800d628:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	2201      	movs	r2, #1
 800d630:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d634:	693b      	ldr	r3, [r7, #16]
 800d636:	2202      	movs	r2, #2
 800d638:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800d63c:	693b      	ldr	r3, [r7, #16]
 800d63e:	683a      	ldr	r2, [r7, #0]
 800d640:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800d644:	2301      	movs	r3, #1
 800d646:	75fb      	strb	r3, [r7, #23]
      break;
 800d648:	e007      	b.n	800d65a <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800d64a:	7afb      	ldrb	r3, [r7, #11]
 800d64c:	4619      	mov	r1, r3
 800d64e:	68f8      	ldr	r0, [r7, #12]
 800d650:	f7ff fb18 	bl	800cc84 <USBH_MSC_BOT_Process>
 800d654:	4603      	mov	r3, r0
 800d656:	75fb      	strb	r3, [r7, #23]
      break;
 800d658:	bf00      	nop
  }

  return error;
 800d65a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3718      	adds	r7, #24
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}

0800d664 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b084      	sub	sp, #16
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60f8      	str	r0, [r7, #12]
 800d66c:	60b9      	str	r1, [r7, #8]
 800d66e:	4613      	mov	r3, r2
 800d670:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d10a      	bne.n	800d68e <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800d678:	481c      	ldr	r0, [pc, #112]	; (800d6ec <USBH_Init+0x88>)
 800d67a:	f00c fcf3 	bl	801a064 <iprintf>
 800d67e:	481c      	ldr	r0, [pc, #112]	; (800d6f0 <USBH_Init+0x8c>)
 800d680:	f00c fcf0 	bl	801a064 <iprintf>
 800d684:	200a      	movs	r0, #10
 800d686:	f00c fd05 	bl	801a094 <putchar>
    return USBH_FAIL;
 800d68a:	2302      	movs	r3, #2
 800d68c:	e029      	b.n	800d6e2 <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	79fa      	ldrb	r2, [r7, #7]
 800d692:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d6a6:	68f8      	ldr	r0, [r7, #12]
 800d6a8:	f000 f824 	bl	800d6f4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d003      	beq.n	800d6da <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	68ba      	ldr	r2, [r7, #8]
 800d6d6:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d6da:	68f8      	ldr	r0, [r7, #12]
 800d6dc:	f00c f9c2 	bl	8019a64 <USBH_LL_Init>

  return USBH_OK;
 800d6e0:	2300      	movs	r3, #0
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3710      	adds	r7, #16
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	0801b408 	.word	0x0801b408
 800d6f0:	0801b410 	.word	0x0801b410

0800d6f4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	b085      	sub	sp, #20
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d700:	2300      	movs	r3, #0
 800d702:	60fb      	str	r3, [r7, #12]
 800d704:	e009      	b.n	800d71a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800d706:	687a      	ldr	r2, [r7, #4]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	33e0      	adds	r3, #224	; 0xe0
 800d70c:	009b      	lsls	r3, r3, #2
 800d70e:	4413      	add	r3, r2
 800d710:	2200      	movs	r2, #0
 800d712:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	3301      	adds	r3, #1
 800d718:	60fb      	str	r3, [r7, #12]
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2b0e      	cmp	r3, #14
 800d71e:	d9f2      	bls.n	800d706 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d720:	2300      	movs	r3, #0
 800d722:	60fb      	str	r3, [r7, #12]
 800d724:	e009      	b.n	800d73a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800d726:	687a      	ldr	r2, [r7, #4]
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	4413      	add	r3, r2
 800d72c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d730:	2200      	movs	r2, #0
 800d732:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	3301      	adds	r3, #1
 800d738:	60fb      	str	r3, [r7, #12]
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d740:	d3f1      	bcc.n	800d726 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2200      	movs	r2, #0
 800d746:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2200      	movs	r2, #0
 800d74c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2201      	movs	r2, #1
 800d752:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2200      	movs	r2, #0
 800d758:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	2201      	movs	r2, #1
 800d760:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2240      	movs	r2, #64	; 0x40
 800d766:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2200      	movs	r2, #0
 800d76c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2200      	movs	r2, #0
 800d772:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2201      	movs	r2, #1
 800d77a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2200      	movs	r2, #0
 800d782:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2200      	movs	r2, #0
 800d78a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d78e:	2300      	movs	r3, #0
}
 800d790:	4618      	mov	r0, r3
 800d792:	3714      	adds	r7, #20
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr

0800d79c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b084      	sub	sp, #16
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
 800d7a4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d01f      	beq.n	800d7f0 <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d10e      	bne.n	800d7d8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d7c0:	1c59      	adds	r1, r3, #1
 800d7c2:	687a      	ldr	r2, [r7, #4]
 800d7c4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800d7c8:	687a      	ldr	r2, [r7, #4]
 800d7ca:	33de      	adds	r3, #222	; 0xde
 800d7cc:	6839      	ldr	r1, [r7, #0]
 800d7ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	73fb      	strb	r3, [r7, #15]
 800d7d6:	e016      	b.n	800d806 <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800d7d8:	480d      	ldr	r0, [pc, #52]	; (800d810 <USBH_RegisterClass+0x74>)
 800d7da:	f00c fc43 	bl	801a064 <iprintf>
 800d7de:	480d      	ldr	r0, [pc, #52]	; (800d814 <USBH_RegisterClass+0x78>)
 800d7e0:	f00c fc40 	bl	801a064 <iprintf>
 800d7e4:	200a      	movs	r0, #10
 800d7e6:	f00c fc55 	bl	801a094 <putchar>
      status = USBH_FAIL;
 800d7ea:	2302      	movs	r3, #2
 800d7ec:	73fb      	strb	r3, [r7, #15]
 800d7ee:	e00a      	b.n	800d806 <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800d7f0:	4807      	ldr	r0, [pc, #28]	; (800d810 <USBH_RegisterClass+0x74>)
 800d7f2:	f00c fc37 	bl	801a064 <iprintf>
 800d7f6:	4808      	ldr	r0, [pc, #32]	; (800d818 <USBH_RegisterClass+0x7c>)
 800d7f8:	f00c fc34 	bl	801a064 <iprintf>
 800d7fc:	200a      	movs	r0, #10
 800d7fe:	f00c fc49 	bl	801a094 <putchar>
    status = USBH_FAIL;
 800d802:	2302      	movs	r3, #2
 800d804:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d806:	7bfb      	ldrb	r3, [r7, #15]
}
 800d808:	4618      	mov	r0, r3
 800d80a:	3710      	adds	r7, #16
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}
 800d810:	0801b408 	.word	0x0801b408
 800d814:	0801b424 	.word	0x0801b424
 800d818:	0801b440 	.word	0x0801b440

0800d81c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	460b      	mov	r3, r1
 800d826:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d828:	2300      	movs	r3, #0
 800d82a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d832:	78fa      	ldrb	r2, [r7, #3]
 800d834:	429a      	cmp	r2, r3
 800d836:	d23c      	bcs.n	800d8b2 <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	78fa      	ldrb	r2, [r7, #3]
 800d83c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800d840:	78fb      	ldrb	r3, [r7, #3]
 800d842:	4619      	mov	r1, r3
 800d844:	4823      	ldr	r0, [pc, #140]	; (800d8d4 <USBH_SelectInterface+0xb8>)
 800d846:	f00c fc0d 	bl	801a064 <iprintf>
 800d84a:	200a      	movs	r0, #10
 800d84c:	f00c fc22 	bl	801a094 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800d850:	78fb      	ldrb	r3, [r7, #3]
 800d852:	687a      	ldr	r2, [r7, #4]
 800d854:	211a      	movs	r1, #26
 800d856:	fb01 f303 	mul.w	r3, r1, r3
 800d85a:	4413      	add	r3, r2
 800d85c:	f203 3347 	addw	r3, r3, #839	; 0x347
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	4619      	mov	r1, r3
 800d864:	481c      	ldr	r0, [pc, #112]	; (800d8d8 <USBH_SelectInterface+0xbc>)
 800d866:	f00c fbfd 	bl	801a064 <iprintf>
 800d86a:	200a      	movs	r0, #10
 800d86c:	f00c fc12 	bl	801a094 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800d870:	78fb      	ldrb	r3, [r7, #3]
 800d872:	687a      	ldr	r2, [r7, #4]
 800d874:	211a      	movs	r1, #26
 800d876:	fb01 f303 	mul.w	r3, r1, r3
 800d87a:	4413      	add	r3, r2
 800d87c:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800d880:	781b      	ldrb	r3, [r3, #0]
 800d882:	4619      	mov	r1, r3
 800d884:	4815      	ldr	r0, [pc, #84]	; (800d8dc <USBH_SelectInterface+0xc0>)
 800d886:	f00c fbed 	bl	801a064 <iprintf>
 800d88a:	200a      	movs	r0, #10
 800d88c:	f00c fc02 	bl	801a094 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800d890:	78fb      	ldrb	r3, [r7, #3]
 800d892:	687a      	ldr	r2, [r7, #4]
 800d894:	211a      	movs	r1, #26
 800d896:	fb01 f303 	mul.w	r3, r1, r3
 800d89a:	4413      	add	r3, r2
 800d89c:	f203 3349 	addw	r3, r3, #841	; 0x349
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	480e      	ldr	r0, [pc, #56]	; (800d8e0 <USBH_SelectInterface+0xc4>)
 800d8a6:	f00c fbdd 	bl	801a064 <iprintf>
 800d8aa:	200a      	movs	r0, #10
 800d8ac:	f00c fbf2 	bl	801a094 <putchar>
 800d8b0:	e00a      	b.n	800d8c8 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800d8b2:	480c      	ldr	r0, [pc, #48]	; (800d8e4 <USBH_SelectInterface+0xc8>)
 800d8b4:	f00c fbd6 	bl	801a064 <iprintf>
 800d8b8:	480b      	ldr	r0, [pc, #44]	; (800d8e8 <USBH_SelectInterface+0xcc>)
 800d8ba:	f00c fbd3 	bl	801a064 <iprintf>
 800d8be:	200a      	movs	r0, #10
 800d8c0:	f00c fbe8 	bl	801a094 <putchar>
    status = USBH_FAIL;
 800d8c4:	2302      	movs	r3, #2
 800d8c6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	3710      	adds	r7, #16
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
 800d8d2:	bf00      	nop
 800d8d4:	0801b458 	.word	0x0801b458
 800d8d8:	0801b478 	.word	0x0801b478
 800d8dc:	0801b488 	.word	0x0801b488
 800d8e0:	0801b498 	.word	0x0801b498
 800d8e4:	0801b408 	.word	0x0801b408
 800d8e8:	0801b4a8 	.word	0x0801b4a8

0800d8ec <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d8ec:	b480      	push	{r7}
 800d8ee:	b087      	sub	sp, #28
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
 800d8f4:	4608      	mov	r0, r1
 800d8f6:	4611      	mov	r1, r2
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	70fb      	strb	r3, [r7, #3]
 800d8fe:	460b      	mov	r3, r1
 800d900:	70bb      	strb	r3, [r7, #2]
 800d902:	4613      	mov	r3, r2
 800d904:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d906:	2300      	movs	r3, #0
 800d908:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d90a:	2300      	movs	r3, #0
 800d90c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d914:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d916:	e025      	b.n	800d964 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d918:	7dfb      	ldrb	r3, [r7, #23]
 800d91a:	221a      	movs	r2, #26
 800d91c:	fb02 f303 	mul.w	r3, r2, r3
 800d920:	3308      	adds	r3, #8
 800d922:	68fa      	ldr	r2, [r7, #12]
 800d924:	4413      	add	r3, r2
 800d926:	3302      	adds	r3, #2
 800d928:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	795b      	ldrb	r3, [r3, #5]
 800d92e:	78fa      	ldrb	r2, [r7, #3]
 800d930:	429a      	cmp	r2, r3
 800d932:	d002      	beq.n	800d93a <USBH_FindInterface+0x4e>
 800d934:	78fb      	ldrb	r3, [r7, #3]
 800d936:	2bff      	cmp	r3, #255	; 0xff
 800d938:	d111      	bne.n	800d95e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d93e:	78ba      	ldrb	r2, [r7, #2]
 800d940:	429a      	cmp	r2, r3
 800d942:	d002      	beq.n	800d94a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d944:	78bb      	ldrb	r3, [r7, #2]
 800d946:	2bff      	cmp	r3, #255	; 0xff
 800d948:	d109      	bne.n	800d95e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d94e:	787a      	ldrb	r2, [r7, #1]
 800d950:	429a      	cmp	r2, r3
 800d952:	d002      	beq.n	800d95a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d954:	787b      	ldrb	r3, [r7, #1]
 800d956:	2bff      	cmp	r3, #255	; 0xff
 800d958:	d101      	bne.n	800d95e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d95a:	7dfb      	ldrb	r3, [r7, #23]
 800d95c:	e006      	b.n	800d96c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d95e:	7dfb      	ldrb	r3, [r7, #23]
 800d960:	3301      	adds	r3, #1
 800d962:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d964:	7dfb      	ldrb	r3, [r7, #23]
 800d966:	2b01      	cmp	r3, #1
 800d968:	d9d6      	bls.n	800d918 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d96a:	23ff      	movs	r3, #255	; 0xff
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	371c      	adds	r7, #28
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr

0800d978 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d980:	6878      	ldr	r0, [r7, #4]
 800d982:	f00c f8ab 	bl	8019adc <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800d986:	2101      	movs	r1, #1
 800d988:	6878      	ldr	r0, [r7, #4]
 800d98a:	f00c f9c4 	bl	8019d16 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d98e:	2300      	movs	r3, #0
}
 800d990:	4618      	mov	r0, r3
 800d992:	3708      	adds	r7, #8
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}

0800d998 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800d998:	b580      	push	{r7, lr}
 800d99a:	b088      	sub	sp, #32
 800d99c:	af04      	add	r7, sp, #16
 800d99e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800d9a0:	2302      	movs	r3, #2
 800d9a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800d9ae:	b2db      	uxtb	r3, r3
 800d9b0:	2b01      	cmp	r3, #1
 800d9b2:	d102      	bne.n	800d9ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2203      	movs	r2, #3
 800d9b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	781b      	ldrb	r3, [r3, #0]
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	2b0b      	cmp	r3, #11
 800d9c2:	f200 822b 	bhi.w	800de1c <USBH_Process+0x484>
 800d9c6:	a201      	add	r2, pc, #4	; (adr r2, 800d9cc <USBH_Process+0x34>)
 800d9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9cc:	0800d9fd 	.word	0x0800d9fd
 800d9d0:	0800da3b 	.word	0x0800da3b
 800d9d4:	0800dabb 	.word	0x0800dabb
 800d9d8:	0800ddab 	.word	0x0800ddab
 800d9dc:	0800de1d 	.word	0x0800de1d
 800d9e0:	0800db5f 	.word	0x0800db5f
 800d9e4:	0800dd2d 	.word	0x0800dd2d
 800d9e8:	0800dbad 	.word	0x0800dbad
 800d9ec:	0800dbcd 	.word	0x0800dbcd
 800d9f0:	0800dbf9 	.word	0x0800dbf9
 800d9f4:	0800dc33 	.word	0x0800dc33
 800d9f8:	0800dd93 	.word	0x0800dd93
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800da02:	b2db      	uxtb	r3, r3
 800da04:	2b00      	cmp	r3, #0
 800da06:	f000 820b 	beq.w	800de20 <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 800da0a:	48b9      	ldr	r0, [pc, #740]	; (800dcf0 <USBH_Process+0x358>)
 800da0c:	f00c fb2a 	bl	801a064 <iprintf>
 800da10:	200a      	movs	r0, #10
 800da12:	f00c fb3f 	bl	801a094 <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2201      	movs	r2, #1
 800da1a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800da1c:	20c8      	movs	r0, #200	; 0xc8
 800da1e:	f00c f9e8 	bl	8019df2 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800da22:	6878      	ldr	r0, [r7, #4]
 800da24:	f00c f8b7 	bl	8019b96 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2200      	movs	r2, #0
 800da2c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2200      	movs	r2, #0
 800da34:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800da38:	e1f2      	b.n	800de20 <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800da40:	2b01      	cmp	r3, #1
 800da42:	d10d      	bne.n	800da60 <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800da44:	48ab      	ldr	r0, [pc, #684]	; (800dcf4 <USBH_Process+0x35c>)
 800da46:	f00c fb0d 	bl	801a064 <iprintf>
 800da4a:	200a      	movs	r0, #10
 800da4c:	f00c fb22 	bl	801a094 <putchar>
        phost->device.RstCnt = 0U;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	2200      	movs	r2, #0
 800da54:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2202      	movs	r2, #2
 800da5c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800da5e:	e1ec      	b.n	800de3a <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800da66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800da6a:	d91a      	bls.n	800daa2 <USBH_Process+0x10a>
          phost->device.RstCnt++;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800da72:	3301      	adds	r3, #1
 800da74:	b2da      	uxtb	r2, r3
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800da82:	2b03      	cmp	r3, #3
 800da84:	d909      	bls.n	800da9a <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800da86:	489c      	ldr	r0, [pc, #624]	; (800dcf8 <USBH_Process+0x360>)
 800da88:	f00c faec 	bl	801a064 <iprintf>
 800da8c:	200a      	movs	r0, #10
 800da8e:	f00c fb01 	bl	801a094 <putchar>
            phost->gState = HOST_ABORT_STATE;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	220d      	movs	r2, #13
 800da96:	701a      	strb	r2, [r3, #0]
      break;
 800da98:	e1cf      	b.n	800de3a <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	2200      	movs	r2, #0
 800da9e:	701a      	strb	r2, [r3, #0]
      break;
 800daa0:	e1cb      	b.n	800de3a <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800daa8:	f103 020a 	add.w	r2, r3, #10
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800dab2:	200a      	movs	r0, #10
 800dab4:	f00c f99d 	bl	8019df2 <USBH_Delay>
      break;
 800dab8:	e1bf      	b.n	800de3a <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d005      	beq.n	800dad0 <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800daca:	2104      	movs	r1, #4
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800dad0:	2064      	movs	r0, #100	; 0x64
 800dad2:	f00c f98e 	bl	8019df2 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	f00c f836 	bl	8019b48 <USBH_LL_GetSpeed>
 800dadc:	4603      	mov	r3, r0
 800dade:	461a      	mov	r2, r3
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2205      	movs	r2, #5
 800daea:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800daec:	2100      	movs	r1, #0
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f001 fa77 	bl	800efe2 <USBH_AllocPipe>
 800daf4:	4603      	mov	r3, r0
 800daf6:	461a      	mov	r2, r3
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800dafc:	2180      	movs	r1, #128	; 0x80
 800dafe:	6878      	ldr	r0, [r7, #4]
 800db00:	f001 fa6f 	bl	800efe2 <USBH_AllocPipe>
 800db04:	4603      	mov	r3, r0
 800db06:	461a      	mov	r2, r3
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	7919      	ldrb	r1, [r3, #4]
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800db1c:	687a      	ldr	r2, [r7, #4]
 800db1e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800db20:	b292      	uxth	r2, r2
 800db22:	9202      	str	r2, [sp, #8]
 800db24:	2200      	movs	r2, #0
 800db26:	9201      	str	r2, [sp, #4]
 800db28:	9300      	str	r3, [sp, #0]
 800db2a:	4603      	mov	r3, r0
 800db2c:	2280      	movs	r2, #128	; 0x80
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f001 fa28 	bl	800ef84 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	7959      	ldrb	r1, [r3, #5]
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800db44:	687a      	ldr	r2, [r7, #4]
 800db46:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800db48:	b292      	uxth	r2, r2
 800db4a:	9202      	str	r2, [sp, #8]
 800db4c:	2200      	movs	r2, #0
 800db4e:	9201      	str	r2, [sp, #4]
 800db50:	9300      	str	r3, [sp, #0]
 800db52:	4603      	mov	r3, r0
 800db54:	2200      	movs	r2, #0
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f001 fa14 	bl	800ef84 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800db5c:	e16d      	b.n	800de3a <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f000 f97a 	bl	800de58 <USBH_HandleEnum>
 800db64:	4603      	mov	r3, r0
 800db66:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800db68:	7bbb      	ldrb	r3, [r7, #14]
 800db6a:	b2db      	uxtb	r3, r3
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	f040 8159 	bne.w	800de24 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800db72:	4862      	ldr	r0, [pc, #392]	; (800dcfc <USBH_Process+0x364>)
 800db74:	f00c fa76 	bl	801a064 <iprintf>
 800db78:	200a      	movs	r0, #10
 800db7a:	f00c fa8b 	bl	801a094 <putchar>

        phost->device.current_interface = 0U;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	2200      	movs	r2, #0
 800db82:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d109      	bne.n	800dba4 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800db90:	485b      	ldr	r0, [pc, #364]	; (800dd00 <USBH_Process+0x368>)
 800db92:	f00c fa67 	bl	801a064 <iprintf>
 800db96:	200a      	movs	r0, #10
 800db98:	f00c fa7c 	bl	801a094 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2208      	movs	r2, #8
 800dba0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800dba2:	e13f      	b.n	800de24 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2207      	movs	r2, #7
 800dba8:	701a      	strb	r2, [r3, #0]
      break;
 800dbaa:	e13b      	b.n	800de24 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	f000 8138 	beq.w	800de28 <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dbbe:	2101      	movs	r1, #1
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2208      	movs	r2, #8
 800dbc8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800dbca:	e12d      	b.n	800de28 <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800dbd2:	b29b      	uxth	r3, r3
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f000 fd4e 	bl	800e678 <USBH_SetCfg>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	f040 8124 	bne.w	800de2c <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2209      	movs	r2, #9
 800dbe8:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800dbea:	4846      	ldr	r0, [pc, #280]	; (800dd04 <USBH_Process+0x36c>)
 800dbec:	f00c fa3a 	bl	801a064 <iprintf>
 800dbf0:	200a      	movs	r0, #10
 800dbf2:	f00c fa4f 	bl	801a094 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dbf6:	e119      	b.n	800de2c <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800dbfe:	f003 0320 	and.w	r3, r3, #32
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d011      	beq.n	800dc2a <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800dc06:	2101      	movs	r1, #1
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f000 fd58 	bl	800e6be <USBH_SetFeature>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	f040 810d 	bne.w	800de30 <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800dc16:	483c      	ldr	r0, [pc, #240]	; (800dd08 <USBH_Process+0x370>)
 800dc18:	f00c fa24 	bl	801a064 <iprintf>
 800dc1c:	200a      	movs	r0, #10
 800dc1e:	f00c fa39 	bl	801a094 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	220a      	movs	r2, #10
 800dc26:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dc28:	e102      	b.n	800de30 <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	220a      	movs	r2, #10
 800dc2e:	701a      	strb	r2, [r3, #0]
      break;
 800dc30:	e0fe      	b.n	800de30 <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d106      	bne.n	800dc4a <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 800dc3c:	4833      	ldr	r0, [pc, #204]	; (800dd0c <USBH_Process+0x374>)
 800dc3e:	f00c fa11 	bl	801a064 <iprintf>
 800dc42:	200a      	movs	r0, #10
 800dc44:	f00c fa26 	bl	801a094 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dc48:	e0f7      	b.n	800de3a <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800dc52:	2300      	movs	r3, #0
 800dc54:	73fb      	strb	r3, [r7, #15]
 800dc56:	e016      	b.n	800dc86 <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800dc58:	7bfa      	ldrb	r2, [r7, #15]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	32de      	adds	r2, #222	; 0xde
 800dc5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc62:	791a      	ldrb	r2, [r3, #4]
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d108      	bne.n	800dc80 <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 800dc6e:	7bfa      	ldrb	r2, [r7, #15]
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	32de      	adds	r2, #222	; 0xde
 800dc74:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800dc7e:	e005      	b.n	800dc8c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800dc80:	7bfb      	ldrb	r3, [r7, #15]
 800dc82:	3301      	adds	r3, #1
 800dc84:	73fb      	strb	r3, [r7, #15]
 800dc86:	7bfb      	ldrb	r3, [r7, #15]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d0e5      	beq.n	800dc58 <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d040      	beq.n	800dd18 <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc9c:	689b      	ldr	r3, [r3, #8]
 800dc9e:	6878      	ldr	r0, [r7, #4]
 800dca0:	4798      	blx	r3
 800dca2:	4603      	mov	r3, r0
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d114      	bne.n	800dcd2 <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	2206      	movs	r2, #6
 800dcac:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	4815      	ldr	r0, [pc, #84]	; (800dd10 <USBH_Process+0x378>)
 800dcba:	f00c f9d3 	bl	801a064 <iprintf>
 800dcbe:	200a      	movs	r0, #10
 800dcc0:	f00c f9e8 	bl	801a094 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dcca:	2103      	movs	r1, #3
 800dccc:	6878      	ldr	r0, [r7, #4]
 800dcce:	4798      	blx	r3
      break;
 800dcd0:	e0b3      	b.n	800de3a <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	220d      	movs	r2, #13
 800dcd6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	4619      	mov	r1, r3
 800dce2:	480c      	ldr	r0, [pc, #48]	; (800dd14 <USBH_Process+0x37c>)
 800dce4:	f00c f9be 	bl	801a064 <iprintf>
 800dce8:	200a      	movs	r0, #10
 800dcea:	f00c f9d3 	bl	801a094 <putchar>
      break;
 800dcee:	e0a4      	b.n	800de3a <USBH_Process+0x4a2>
 800dcf0:	0801b4c8 	.word	0x0801b4c8
 800dcf4:	0801b4e0 	.word	0x0801b4e0
 800dcf8:	0801b4fc 	.word	0x0801b4fc
 800dcfc:	0801b528 	.word	0x0801b528
 800dd00:	0801b53c 	.word	0x0801b53c
 800dd04:	0801b564 	.word	0x0801b564
 800dd08:	0801b580 	.word	0x0801b580
 800dd0c:	0801b5a0 	.word	0x0801b5a0
 800dd10:	0801b5c0 	.word	0x0801b5c0
 800dd14:	0801b5d4 	.word	0x0801b5d4
          phost->gState = HOST_ABORT_STATE;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	220d      	movs	r2, #13
 800dd1c:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800dd1e:	4849      	ldr	r0, [pc, #292]	; (800de44 <USBH_Process+0x4ac>)
 800dd20:	f00c f9a0 	bl	801a064 <iprintf>
 800dd24:	200a      	movs	r0, #10
 800dd26:	f00c f9b5 	bl	801a094 <putchar>
      break;
 800dd2a:	e086      	b.n	800de3a <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d020      	beq.n	800dd78 <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd3c:	691b      	ldr	r3, [r3, #16]
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	4798      	blx	r3
 800dd42:	4603      	mov	r3, r0
 800dd44:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800dd46:	7bbb      	ldrb	r3, [r7, #14]
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d103      	bne.n	800dd56 <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	220b      	movs	r2, #11
 800dd52:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dd54:	e06e      	b.n	800de34 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 800dd56:	7bbb      	ldrb	r3, [r7, #14]
 800dd58:	b2db      	uxtb	r3, r3
 800dd5a:	2b02      	cmp	r3, #2
 800dd5c:	d16a      	bne.n	800de34 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	220d      	movs	r2, #13
 800dd62:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800dd64:	4838      	ldr	r0, [pc, #224]	; (800de48 <USBH_Process+0x4b0>)
 800dd66:	f00c f97d 	bl	801a064 <iprintf>
 800dd6a:	4838      	ldr	r0, [pc, #224]	; (800de4c <USBH_Process+0x4b4>)
 800dd6c:	f00c f97a 	bl	801a064 <iprintf>
 800dd70:	200a      	movs	r0, #10
 800dd72:	f00c f98f 	bl	801a094 <putchar>
      break;
 800dd76:	e05d      	b.n	800de34 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	220d      	movs	r2, #13
 800dd7c:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800dd7e:	4832      	ldr	r0, [pc, #200]	; (800de48 <USBH_Process+0x4b0>)
 800dd80:	f00c f970 	bl	801a064 <iprintf>
 800dd84:	4832      	ldr	r0, [pc, #200]	; (800de50 <USBH_Process+0x4b8>)
 800dd86:	f00c f96d 	bl	801a064 <iprintf>
 800dd8a:	200a      	movs	r0, #10
 800dd8c:	f00c f982 	bl	801a094 <putchar>
      break;
 800dd90:	e050      	b.n	800de34 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d04d      	beq.n	800de38 <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dda2:	695b      	ldr	r3, [r3, #20]
 800dda4:	6878      	ldr	r0, [r7, #4]
 800dda6:	4798      	blx	r3
      }
      break;
 800dda8:	e046      	b.n	800de38 <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2200      	movs	r2, #0
 800ddae:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	f7ff fc9e 	bl	800d6f4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d009      	beq.n	800ddd6 <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ddc8:	68db      	ldr	r3, [r3, #12]
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d005      	beq.n	800ddec <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800dde6:	2105      	movs	r1, #5
 800dde8:	6878      	ldr	r0, [r7, #4]
 800ddea:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800ddec:	4819      	ldr	r0, [pc, #100]	; (800de54 <USBH_Process+0x4bc>)
 800ddee:	f00c f939 	bl	801a064 <iprintf>
 800ddf2:	200a      	movs	r0, #10
 800ddf4:	f00c f94e 	bl	801a094 <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800ddfe:	b2db      	uxtb	r3, r3
 800de00:	2b01      	cmp	r3, #1
 800de02:	d107      	bne.n	800de14 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2200      	movs	r2, #0
 800de08:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800de0c:	6878      	ldr	r0, [r7, #4]
 800de0e:	f7ff fdb3 	bl	800d978 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800de12:	e012      	b.n	800de3a <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f00b fe61 	bl	8019adc <USBH_LL_Start>
      break;
 800de1a:	e00e      	b.n	800de3a <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 800de1c:	bf00      	nop
 800de1e:	e00c      	b.n	800de3a <USBH_Process+0x4a2>
      break;
 800de20:	bf00      	nop
 800de22:	e00a      	b.n	800de3a <USBH_Process+0x4a2>
      break;
 800de24:	bf00      	nop
 800de26:	e008      	b.n	800de3a <USBH_Process+0x4a2>
    break;
 800de28:	bf00      	nop
 800de2a:	e006      	b.n	800de3a <USBH_Process+0x4a2>
      break;
 800de2c:	bf00      	nop
 800de2e:	e004      	b.n	800de3a <USBH_Process+0x4a2>
      break;
 800de30:	bf00      	nop
 800de32:	e002      	b.n	800de3a <USBH_Process+0x4a2>
      break;
 800de34:	bf00      	nop
 800de36:	e000      	b.n	800de3a <USBH_Process+0x4a2>
      break;
 800de38:	bf00      	nop
  }
  return USBH_OK;
 800de3a:	2300      	movs	r3, #0
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	3710      	adds	r7, #16
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}
 800de44:	0801b5f4 	.word	0x0801b5f4
 800de48:	0801b408 	.word	0x0801b408
 800de4c:	0801b61c 	.word	0x0801b61c
 800de50:	0801b644 	.word	0x0801b644
 800de54:	0801b65c 	.word	0x0801b65c

0800de58 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b088      	sub	sp, #32
 800de5c:	af04      	add	r7, sp, #16
 800de5e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800de60:	2301      	movs	r3, #1
 800de62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800de64:	2301      	movs	r3, #1
 800de66:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	785b      	ldrb	r3, [r3, #1]
 800de6c:	2b07      	cmp	r3, #7
 800de6e:	f200 8280 	bhi.w	800e372 <USBH_HandleEnum+0x51a>
 800de72:	a201      	add	r2, pc, #4	; (adr r2, 800de78 <USBH_HandleEnum+0x20>)
 800de74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de78:	0800de99 	.word	0x0800de99
 800de7c:	0800df75 	.word	0x0800df75
 800de80:	0800e025 	.word	0x0800e025
 800de84:	0800e0e5 	.word	0x0800e0e5
 800de88:	0800e16d 	.word	0x0800e16d
 800de8c:	0800e221 	.word	0x0800e221
 800de90:	0800e295 	.word	0x0800e295
 800de94:	0800e307 	.word	0x0800e307
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800de98:	2108      	movs	r1, #8
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f000 fb1c 	bl	800e4d8 <USBH_Get_DevDesc>
 800dea0:	4603      	mov	r3, r0
 800dea2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800dea4:	7bbb      	ldrb	r3, [r7, #14]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d130      	bne.n	800df0c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2201      	movs	r2, #1
 800deb8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	7919      	ldrb	r1, [r3, #4]
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800deca:	687a      	ldr	r2, [r7, #4]
 800decc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800dece:	b292      	uxth	r2, r2
 800ded0:	9202      	str	r2, [sp, #8]
 800ded2:	2200      	movs	r2, #0
 800ded4:	9201      	str	r2, [sp, #4]
 800ded6:	9300      	str	r3, [sp, #0]
 800ded8:	4603      	mov	r3, r0
 800deda:	2280      	movs	r2, #128	; 0x80
 800dedc:	6878      	ldr	r0, [r7, #4]
 800dede:	f001 f851 	bl	800ef84 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	7959      	ldrb	r1, [r3, #5]
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800def2:	687a      	ldr	r2, [r7, #4]
 800def4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800def6:	b292      	uxth	r2, r2
 800def8:	9202      	str	r2, [sp, #8]
 800defa:	2200      	movs	r2, #0
 800defc:	9201      	str	r2, [sp, #4]
 800defe:	9300      	str	r3, [sp, #0]
 800df00:	4603      	mov	r3, r0
 800df02:	2200      	movs	r2, #0
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f001 f83d 	bl	800ef84 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800df0a:	e234      	b.n	800e376 <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800df0c:	7bbb      	ldrb	r3, [r7, #14]
 800df0e:	2b03      	cmp	r3, #3
 800df10:	f040 8231 	bne.w	800e376 <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800df14:	48b9      	ldr	r0, [pc, #740]	; (800e1fc <USBH_HandleEnum+0x3a4>)
 800df16:	f00c f8a5 	bl	801a064 <iprintf>
 800df1a:	48b9      	ldr	r0, [pc, #740]	; (800e200 <USBH_HandleEnum+0x3a8>)
 800df1c:	f00c f8a2 	bl	801a064 <iprintf>
 800df20:	200a      	movs	r0, #10
 800df22:	f00c f8b7 	bl	801a094 <putchar>
        phost->device.EnumCnt++;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800df2c:	3301      	adds	r3, #1
 800df2e:	b2da      	uxtb	r2, r3
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800df3c:	2b03      	cmp	r3, #3
 800df3e:	d909      	bls.n	800df54 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800df40:	48b0      	ldr	r0, [pc, #704]	; (800e204 <USBH_HandleEnum+0x3ac>)
 800df42:	f00c f88f 	bl	801a064 <iprintf>
 800df46:	200a      	movs	r0, #10
 800df48:	f00c f8a4 	bl	801a094 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	220d      	movs	r2, #13
 800df50:	701a      	strb	r2, [r3, #0]
      break;
 800df52:	e210      	b.n	800e376 <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	795b      	ldrb	r3, [r3, #5]
 800df58:	4619      	mov	r1, r3
 800df5a:	6878      	ldr	r0, [r7, #4]
 800df5c:	f001 f862 	bl	800f024 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	791b      	ldrb	r3, [r3, #4]
 800df64:	4619      	mov	r1, r3
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	f001 f85c 	bl	800f024 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2200      	movs	r2, #0
 800df70:	701a      	strb	r2, [r3, #0]
      break;
 800df72:	e200      	b.n	800e376 <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800df74:	2112      	movs	r1, #18
 800df76:	6878      	ldr	r0, [r7, #4]
 800df78:	f000 faae 	bl	800e4d8 <USBH_Get_DevDesc>
 800df7c:	4603      	mov	r3, r0
 800df7e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800df80:	7bbb      	ldrb	r3, [r7, #14]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d117      	bne.n	800dfb6 <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 800df8c:	4619      	mov	r1, r3
 800df8e:	489e      	ldr	r0, [pc, #632]	; (800e208 <USBH_HandleEnum+0x3b0>)
 800df90:	f00c f868 	bl	801a064 <iprintf>
 800df94:	200a      	movs	r0, #10
 800df96:	f00c f87d 	bl	801a094 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 800dfa0:	4619      	mov	r1, r3
 800dfa2:	489a      	ldr	r0, [pc, #616]	; (800e20c <USBH_HandleEnum+0x3b4>)
 800dfa4:	f00c f85e 	bl	801a064 <iprintf>
 800dfa8:	200a      	movs	r0, #10
 800dfaa:	f00c f873 	bl	801a094 <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	2202      	movs	r2, #2
 800dfb2:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800dfb4:	e1e1      	b.n	800e37a <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dfb6:	7bbb      	ldrb	r3, [r7, #14]
 800dfb8:	2b03      	cmp	r3, #3
 800dfba:	f040 81de 	bne.w	800e37a <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800dfbe:	488f      	ldr	r0, [pc, #572]	; (800e1fc <USBH_HandleEnum+0x3a4>)
 800dfc0:	f00c f850 	bl	801a064 <iprintf>
 800dfc4:	4892      	ldr	r0, [pc, #584]	; (800e210 <USBH_HandleEnum+0x3b8>)
 800dfc6:	f00c f84d 	bl	801a064 <iprintf>
 800dfca:	200a      	movs	r0, #10
 800dfcc:	f00c f862 	bl	801a094 <putchar>
        phost->device.EnumCnt++;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dfd6:	3301      	adds	r3, #1
 800dfd8:	b2da      	uxtb	r2, r3
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dfe6:	2b03      	cmp	r3, #3
 800dfe8:	d909      	bls.n	800dffe <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800dfea:	4886      	ldr	r0, [pc, #536]	; (800e204 <USBH_HandleEnum+0x3ac>)
 800dfec:	f00c f83a 	bl	801a064 <iprintf>
 800dff0:	200a      	movs	r0, #10
 800dff2:	f00c f84f 	bl	801a094 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	220d      	movs	r2, #13
 800dffa:	701a      	strb	r2, [r3, #0]
      break;
 800dffc:	e1bd      	b.n	800e37a <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	795b      	ldrb	r3, [r3, #5]
 800e002:	4619      	mov	r1, r3
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f001 f80d 	bl	800f024 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	791b      	ldrb	r3, [r3, #4]
 800e00e:	4619      	mov	r1, r3
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f001 f807 	bl	800f024 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2200      	movs	r2, #0
 800e01a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2200      	movs	r2, #0
 800e020:	701a      	strb	r2, [r3, #0]
      break;
 800e022:	e1aa      	b.n	800e37a <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800e024:	2101      	movs	r1, #1
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 fb02 	bl	800e630 <USBH_SetAddress>
 800e02c:	4603      	mov	r3, r0
 800e02e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e030:	7bbb      	ldrb	r3, [r7, #14]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d13c      	bne.n	800e0b0 <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 800e036:	2002      	movs	r0, #2
 800e038:	f00b fedb 	bl	8019df2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2201      	movs	r2, #1
 800e040:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800e04a:	4619      	mov	r1, r3
 800e04c:	4871      	ldr	r0, [pc, #452]	; (800e214 <USBH_HandleEnum+0x3bc>)
 800e04e:	f00c f809 	bl	801a064 <iprintf>
 800e052:	200a      	movs	r0, #10
 800e054:	f00c f81e 	bl	801a094 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2203      	movs	r2, #3
 800e05c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	7919      	ldrb	r1, [r3, #4]
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e06e:	687a      	ldr	r2, [r7, #4]
 800e070:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800e072:	b292      	uxth	r2, r2
 800e074:	9202      	str	r2, [sp, #8]
 800e076:	2200      	movs	r2, #0
 800e078:	9201      	str	r2, [sp, #4]
 800e07a:	9300      	str	r3, [sp, #0]
 800e07c:	4603      	mov	r3, r0
 800e07e:	2280      	movs	r2, #128	; 0x80
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	f000 ff7f 	bl	800ef84 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	7959      	ldrb	r1, [r3, #5]
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800e096:	687a      	ldr	r2, [r7, #4]
 800e098:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800e09a:	b292      	uxth	r2, r2
 800e09c:	9202      	str	r2, [sp, #8]
 800e09e:	2200      	movs	r2, #0
 800e0a0:	9201      	str	r2, [sp, #4]
 800e0a2:	9300      	str	r3, [sp, #0]
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	2200      	movs	r2, #0
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	f000 ff6b 	bl	800ef84 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800e0ae:	e166      	b.n	800e37e <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e0b0:	7bbb      	ldrb	r3, [r7, #14]
 800e0b2:	2b03      	cmp	r3, #3
 800e0b4:	f040 8163 	bne.w	800e37e <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800e0b8:	4850      	ldr	r0, [pc, #320]	; (800e1fc <USBH_HandleEnum+0x3a4>)
 800e0ba:	f00b ffd3 	bl	801a064 <iprintf>
 800e0be:	4856      	ldr	r0, [pc, #344]	; (800e218 <USBH_HandleEnum+0x3c0>)
 800e0c0:	f00b ffd0 	bl	801a064 <iprintf>
 800e0c4:	200a      	movs	r0, #10
 800e0c6:	f00b ffe5 	bl	801a094 <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e0ca:	484e      	ldr	r0, [pc, #312]	; (800e204 <USBH_HandleEnum+0x3ac>)
 800e0cc:	f00b ffca 	bl	801a064 <iprintf>
 800e0d0:	200a      	movs	r0, #10
 800e0d2:	f00b ffdf 	bl	801a094 <putchar>
        phost->gState = HOST_ABORT_STATE;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	220d      	movs	r2, #13
 800e0da:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	2200      	movs	r2, #0
 800e0e0:	705a      	strb	r2, [r3, #1]
      break;
 800e0e2:	e14c      	b.n	800e37e <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800e0e4:	2109      	movs	r1, #9
 800e0e6:	6878      	ldr	r0, [r7, #4]
 800e0e8:	f000 fa1e 	bl	800e528 <USBH_Get_CfgDesc>
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e0f0:	7bbb      	ldrb	r3, [r7, #14]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d103      	bne.n	800e0fe <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2204      	movs	r2, #4
 800e0fa:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e0fc:	e141      	b.n	800e382 <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e0fe:	7bbb      	ldrb	r3, [r7, #14]
 800e100:	2b03      	cmp	r3, #3
 800e102:	f040 813e 	bne.w	800e382 <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800e106:	483d      	ldr	r0, [pc, #244]	; (800e1fc <USBH_HandleEnum+0x3a4>)
 800e108:	f00b ffac 	bl	801a064 <iprintf>
 800e10c:	4843      	ldr	r0, [pc, #268]	; (800e21c <USBH_HandleEnum+0x3c4>)
 800e10e:	f00b ffa9 	bl	801a064 <iprintf>
 800e112:	200a      	movs	r0, #10
 800e114:	f00b ffbe 	bl	801a094 <putchar>
        phost->device.EnumCnt++;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e11e:	3301      	adds	r3, #1
 800e120:	b2da      	uxtb	r2, r3
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e12e:	2b03      	cmp	r3, #3
 800e130:	d909      	bls.n	800e146 <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e132:	4834      	ldr	r0, [pc, #208]	; (800e204 <USBH_HandleEnum+0x3ac>)
 800e134:	f00b ff96 	bl	801a064 <iprintf>
 800e138:	200a      	movs	r0, #10
 800e13a:	f00b ffab 	bl	801a094 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	220d      	movs	r2, #13
 800e142:	701a      	strb	r2, [r3, #0]
      break;
 800e144:	e11d      	b.n	800e382 <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	795b      	ldrb	r3, [r3, #5]
 800e14a:	4619      	mov	r1, r3
 800e14c:	6878      	ldr	r0, [r7, #4]
 800e14e:	f000 ff69 	bl	800f024 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	791b      	ldrb	r3, [r3, #4]
 800e156:	4619      	mov	r1, r3
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f000 ff63 	bl	800f024 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	2200      	movs	r2, #0
 800e162:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2200      	movs	r2, #0
 800e168:	701a      	strb	r2, [r3, #0]
      break;
 800e16a:	e10a      	b.n	800e382 <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800e172:	4619      	mov	r1, r3
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	f000 f9d7 	bl	800e528 <USBH_Get_CfgDesc>
 800e17a:	4603      	mov	r3, r0
 800e17c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800e17e:	7bbb      	ldrb	r3, [r7, #14]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d103      	bne.n	800e18c <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2205      	movs	r2, #5
 800e188:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800e18a:	e0fc      	b.n	800e386 <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e18c:	7bbb      	ldrb	r3, [r7, #14]
 800e18e:	2b03      	cmp	r3, #3
 800e190:	f040 80f9 	bne.w	800e386 <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800e194:	4819      	ldr	r0, [pc, #100]	; (800e1fc <USBH_HandleEnum+0x3a4>)
 800e196:	f00b ff65 	bl	801a064 <iprintf>
 800e19a:	4820      	ldr	r0, [pc, #128]	; (800e21c <USBH_HandleEnum+0x3c4>)
 800e19c:	f00b ff62 	bl	801a064 <iprintf>
 800e1a0:	200a      	movs	r0, #10
 800e1a2:	f00b ff77 	bl	801a094 <putchar>
        phost->device.EnumCnt++;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e1ac:	3301      	adds	r3, #1
 800e1ae:	b2da      	uxtb	r2, r3
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800e1bc:	2b03      	cmp	r3, #3
 800e1be:	d909      	bls.n	800e1d4 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800e1c0:	4810      	ldr	r0, [pc, #64]	; (800e204 <USBH_HandleEnum+0x3ac>)
 800e1c2:	f00b ff4f 	bl	801a064 <iprintf>
 800e1c6:	200a      	movs	r0, #10
 800e1c8:	f00b ff64 	bl	801a094 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	220d      	movs	r2, #13
 800e1d0:	701a      	strb	r2, [r3, #0]
      break;
 800e1d2:	e0d8      	b.n	800e386 <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	795b      	ldrb	r3, [r3, #5]
 800e1d8:	4619      	mov	r1, r3
 800e1da:	6878      	ldr	r0, [r7, #4]
 800e1dc:	f000 ff22 	bl	800f024 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	791b      	ldrb	r3, [r3, #4]
 800e1e4:	4619      	mov	r1, r3
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	f000 ff1c 	bl	800f024 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2200      	movs	r2, #0
 800e1f0:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	701a      	strb	r2, [r3, #0]
      break;
 800e1f8:	e0c5      	b.n	800e386 <USBH_HandleEnum+0x52e>
 800e1fa:	bf00      	nop
 800e1fc:	0801b408 	.word	0x0801b408
 800e200:	0801b674 	.word	0x0801b674
 800e204:	0801b6a8 	.word	0x0801b6a8
 800e208:	0801b6e8 	.word	0x0801b6e8
 800e20c:	0801b6f4 	.word	0x0801b6f4
 800e210:	0801b700 	.word	0x0801b700
 800e214:	0801b73c 	.word	0x0801b73c
 800e218:	0801b754 	.word	0x0801b754
 800e21c:	0801b788 	.word	0x0801b788

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800e226:	2b00      	cmp	r3, #0
 800e228:	d02a      	beq.n	800e280 <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800e236:	23ff      	movs	r3, #255	; 0xff
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f000 f999 	bl	800e570 <USBH_Get_StringDesc>
 800e23e:	4603      	mov	r3, r0
 800e240:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e242:	7bbb      	ldrb	r3, [r7, #14]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d10d      	bne.n	800e264 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e24e:	4619      	mov	r1, r3
 800e250:	4853      	ldr	r0, [pc, #332]	; (800e3a0 <USBH_HandleEnum+0x548>)
 800e252:	f00b ff07 	bl	801a064 <iprintf>
 800e256:	200a      	movs	r0, #10
 800e258:	f00b ff1c 	bl	801a094 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2206      	movs	r2, #6
 800e260:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e262:	e092      	b.n	800e38a <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e264:	7bbb      	ldrb	r3, [r7, #14]
 800e266:	2b03      	cmp	r3, #3
 800e268:	f040 808f 	bne.w	800e38a <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 800e26c:	484d      	ldr	r0, [pc, #308]	; (800e3a4 <USBH_HandleEnum+0x54c>)
 800e26e:	f00b fef9 	bl	801a064 <iprintf>
 800e272:	200a      	movs	r0, #10
 800e274:	f00b ff0e 	bl	801a094 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2206      	movs	r2, #6
 800e27c:	705a      	strb	r2, [r3, #1]
      break;
 800e27e:	e084      	b.n	800e38a <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 800e280:	4848      	ldr	r0, [pc, #288]	; (800e3a4 <USBH_HandleEnum+0x54c>)
 800e282:	f00b feef 	bl	801a064 <iprintf>
 800e286:	200a      	movs	r0, #10
 800e288:	f00b ff04 	bl	801a094 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2206      	movs	r2, #6
 800e290:	705a      	strb	r2, [r3, #1]
      break;
 800e292:	e07a      	b.n	800e38a <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d029      	beq.n	800e2f2 <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800e2aa:	23ff      	movs	r3, #255	; 0xff
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f000 f95f 	bl	800e570 <USBH_Get_StringDesc>
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e2b6:	7bbb      	ldrb	r3, [r7, #14]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d10d      	bne.n	800e2d8 <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	4838      	ldr	r0, [pc, #224]	; (800e3a8 <USBH_HandleEnum+0x550>)
 800e2c6:	f00b fecd 	bl	801a064 <iprintf>
 800e2ca:	200a      	movs	r0, #10
 800e2cc:	f00b fee2 	bl	801a094 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2207      	movs	r2, #7
 800e2d4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800e2d6:	e05a      	b.n	800e38e <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e2d8:	7bbb      	ldrb	r3, [r7, #14]
 800e2da:	2b03      	cmp	r3, #3
 800e2dc:	d157      	bne.n	800e38e <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 800e2de:	4833      	ldr	r0, [pc, #204]	; (800e3ac <USBH_HandleEnum+0x554>)
 800e2e0:	f00b fec0 	bl	801a064 <iprintf>
 800e2e4:	200a      	movs	r0, #10
 800e2e6:	f00b fed5 	bl	801a094 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2207      	movs	r2, #7
 800e2ee:	705a      	strb	r2, [r3, #1]
      break;
 800e2f0:	e04d      	b.n	800e38e <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 800e2f2:	482e      	ldr	r0, [pc, #184]	; (800e3ac <USBH_HandleEnum+0x554>)
 800e2f4:	f00b feb6 	bl	801a064 <iprintf>
 800e2f8:	200a      	movs	r0, #10
 800e2fa:	f00b fecb 	bl	801a094 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2207      	movs	r2, #7
 800e302:	705a      	strb	r2, [r3, #1]
      break;
 800e304:	e043      	b.n	800e38e <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d027      	beq.n	800e360 <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800e31c:	23ff      	movs	r3, #255	; 0xff
 800e31e:	6878      	ldr	r0, [r7, #4]
 800e320:	f000 f926 	bl	800e570 <USBH_Get_StringDesc>
 800e324:	4603      	mov	r3, r0
 800e326:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800e328:	7bbb      	ldrb	r3, [r7, #14]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d10c      	bne.n	800e348 <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e334:	4619      	mov	r1, r3
 800e336:	481e      	ldr	r0, [pc, #120]	; (800e3b0 <USBH_HandleEnum+0x558>)
 800e338:	f00b fe94 	bl	801a064 <iprintf>
 800e33c:	200a      	movs	r0, #10
 800e33e:	f00b fea9 	bl	801a094 <putchar>
          Status = USBH_OK;
 800e342:	2300      	movs	r3, #0
 800e344:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800e346:	e024      	b.n	800e392 <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e348:	7bbb      	ldrb	r3, [r7, #14]
 800e34a:	2b03      	cmp	r3, #3
 800e34c:	d121      	bne.n	800e392 <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 800e34e:	4819      	ldr	r0, [pc, #100]	; (800e3b4 <USBH_HandleEnum+0x55c>)
 800e350:	f00b fe88 	bl	801a064 <iprintf>
 800e354:	200a      	movs	r0, #10
 800e356:	f00b fe9d 	bl	801a094 <putchar>
          Status = USBH_OK;
 800e35a:	2300      	movs	r3, #0
 800e35c:	73fb      	strb	r3, [r7, #15]
      break;
 800e35e:	e018      	b.n	800e392 <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 800e360:	4814      	ldr	r0, [pc, #80]	; (800e3b4 <USBH_HandleEnum+0x55c>)
 800e362:	f00b fe7f 	bl	801a064 <iprintf>
 800e366:	200a      	movs	r0, #10
 800e368:	f00b fe94 	bl	801a094 <putchar>
        Status = USBH_OK;
 800e36c:	2300      	movs	r3, #0
 800e36e:	73fb      	strb	r3, [r7, #15]
      break;
 800e370:	e00f      	b.n	800e392 <USBH_HandleEnum+0x53a>

    default:
      break;
 800e372:	bf00      	nop
 800e374:	e00e      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e376:	bf00      	nop
 800e378:	e00c      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e37a:	bf00      	nop
 800e37c:	e00a      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e37e:	bf00      	nop
 800e380:	e008      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e382:	bf00      	nop
 800e384:	e006      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e386:	bf00      	nop
 800e388:	e004      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e38a:	bf00      	nop
 800e38c:	e002      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e38e:	bf00      	nop
 800e390:	e000      	b.n	800e394 <USBH_HandleEnum+0x53c>
      break;
 800e392:	bf00      	nop
  }
  return Status;
 800e394:	7bfb      	ldrb	r3, [r7, #15]
}
 800e396:	4618      	mov	r0, r3
 800e398:	3710      	adds	r7, #16
 800e39a:	46bd      	mov	sp, r7
 800e39c:	bd80      	pop	{r7, pc}
 800e39e:	bf00      	nop
 800e3a0:	0801b7cc 	.word	0x0801b7cc
 800e3a4:	0801b7e0 	.word	0x0801b7e0
 800e3a8:	0801b7f4 	.word	0x0801b7f4
 800e3ac:	0801b804 	.word	0x0801b804
 800e3b0:	0801b814 	.word	0x0801b814
 800e3b4:	0801b828 	.word	0x0801b828

0800e3b8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800e3b8:	b480      	push	{r7}
 800e3ba:	b083      	sub	sp, #12
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
 800e3c0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	683a      	ldr	r2, [r7, #0]
 800e3c6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800e3ca:	bf00      	nop
 800e3cc:	370c      	adds	r7, #12
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d4:	4770      	bx	lr

0800e3d6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800e3d6:	b580      	push	{r7, lr}
 800e3d8:	b082      	sub	sp, #8
 800e3da:	af00      	add	r7, sp, #0
 800e3dc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e3e4:	1c5a      	adds	r2, r3, #1
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f000 f804 	bl	800e3fa <USBH_HandleSof>
}
 800e3f2:	bf00      	nop
 800e3f4:	3708      	adds	r7, #8
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd80      	pop	{r7, pc}

0800e3fa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800e3fa:	b580      	push	{r7, lr}
 800e3fc:	b082      	sub	sp, #8
 800e3fe:	af00      	add	r7, sp, #0
 800e400:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	b2db      	uxtb	r3, r3
 800e408:	2b0b      	cmp	r3, #11
 800e40a:	d10a      	bne.n	800e422 <USBH_HandleSof+0x28>
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e412:	2b00      	cmp	r3, #0
 800e414:	d005      	beq.n	800e422 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e41c:	699b      	ldr	r3, [r3, #24]
 800e41e:	6878      	ldr	r0, [r7, #4]
 800e420:	4798      	blx	r3
  }
}
 800e422:	bf00      	nop
 800e424:	3708      	adds	r7, #8
 800e426:	46bd      	mov	sp, r7
 800e428:	bd80      	pop	{r7, pc}

0800e42a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800e42a:	b480      	push	{r7}
 800e42c:	b083      	sub	sp, #12
 800e42e:	af00      	add	r7, sp, #0
 800e430:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	2201      	movs	r2, #1
 800e436:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800e43a:	bf00      	nop
}
 800e43c:	370c      	adds	r7, #12
 800e43e:	46bd      	mov	sp, r7
 800e440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e444:	4770      	bx	lr

0800e446 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800e446:	b480      	push	{r7}
 800e448:	b083      	sub	sp, #12
 800e44a:	af00      	add	r7, sp, #0
 800e44c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2200      	movs	r2, #0
 800e452:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800e456:	bf00      	nop
}
 800e458:	370c      	adds	r7, #12
 800e45a:	46bd      	mov	sp, r7
 800e45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e460:	4770      	bx	lr

0800e462 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800e462:	b480      	push	{r7}
 800e464:	b083      	sub	sp, #12
 800e466:	af00      	add	r7, sp, #0
 800e468:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2201      	movs	r2, #1
 800e46e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2200      	movs	r2, #0
 800e476:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2200      	movs	r2, #0
 800e47e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e482:	2300      	movs	r3, #0
}
 800e484:	4618      	mov	r0, r3
 800e486:	370c      	adds	r7, #12
 800e488:	46bd      	mov	sp, r7
 800e48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48e:	4770      	bx	lr

0800e490 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	2201      	movs	r2, #1
 800e49c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800e4b0:	6878      	ldr	r0, [r7, #4]
 800e4b2:	f00b fb2e 	bl	8019b12 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	791b      	ldrb	r3, [r3, #4]
 800e4ba:	4619      	mov	r1, r3
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f000 fdb1 	bl	800f024 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	795b      	ldrb	r3, [r3, #5]
 800e4c6:	4619      	mov	r1, r3
 800e4c8:	6878      	ldr	r0, [r7, #4]
 800e4ca:	f000 fdab 	bl	800f024 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e4ce:	2300      	movs	r3, #0
}
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	3708      	adds	r7, #8
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	bd80      	pop	{r7, pc}

0800e4d8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b086      	sub	sp, #24
 800e4dc:	af02      	add	r7, sp, #8
 800e4de:	6078      	str	r0, [r7, #4]
 800e4e0:	460b      	mov	r3, r1
 800e4e2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e4ea:	78fb      	ldrb	r3, [r7, #3]
 800e4ec:	b29b      	uxth	r3, r3
 800e4ee:	9300      	str	r3, [sp, #0]
 800e4f0:	4613      	mov	r3, r2
 800e4f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e4f6:	2100      	movs	r1, #0
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 f864 	bl	800e5c6 <USBH_GetDescriptor>
 800e4fe:	4603      	mov	r3, r0
 800e500:	73fb      	strb	r3, [r7, #15]
 800e502:	7bfb      	ldrb	r3, [r7, #15]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d10a      	bne.n	800e51e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e514:	78fa      	ldrb	r2, [r7, #3]
 800e516:	b292      	uxth	r2, r2
 800e518:	4619      	mov	r1, r3
 800e51a:	f000 f918 	bl	800e74e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800e51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e520:	4618      	mov	r0, r3
 800e522:	3710      	adds	r7, #16
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}

0800e528 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b086      	sub	sp, #24
 800e52c:	af02      	add	r7, sp, #8
 800e52e:	6078      	str	r0, [r7, #4]
 800e530:	460b      	mov	r3, r1
 800e532:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	331c      	adds	r3, #28
 800e538:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800e53a:	887b      	ldrh	r3, [r7, #2]
 800e53c:	9300      	str	r3, [sp, #0]
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e544:	2100      	movs	r1, #0
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 f83d 	bl	800e5c6 <USBH_GetDescriptor>
 800e54c:	4603      	mov	r3, r0
 800e54e:	72fb      	strb	r3, [r7, #11]
 800e550:	7afb      	ldrb	r3, [r7, #11]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d107      	bne.n	800e566 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e55c:	887a      	ldrh	r2, [r7, #2]
 800e55e:	68f9      	ldr	r1, [r7, #12]
 800e560:	4618      	mov	r0, r3
 800e562:	f000 f964 	bl	800e82e <USBH_ParseCfgDesc>
  }

  return status;
 800e566:	7afb      	ldrb	r3, [r7, #11]
}
 800e568:	4618      	mov	r0, r3
 800e56a:	3710      	adds	r7, #16
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd80      	pop	{r7, pc}

0800e570 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b088      	sub	sp, #32
 800e574:	af02      	add	r7, sp, #8
 800e576:	60f8      	str	r0, [r7, #12]
 800e578:	607a      	str	r2, [r7, #4]
 800e57a:	461a      	mov	r2, r3
 800e57c:	460b      	mov	r3, r1
 800e57e:	72fb      	strb	r3, [r7, #11]
 800e580:	4613      	mov	r3, r2
 800e582:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800e584:	7afb      	ldrb	r3, [r7, #11]
 800e586:	b29b      	uxth	r3, r3
 800e588:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800e58c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e594:	893b      	ldrh	r3, [r7, #8]
 800e596:	9300      	str	r3, [sp, #0]
 800e598:	460b      	mov	r3, r1
 800e59a:	2100      	movs	r1, #0
 800e59c:	68f8      	ldr	r0, [r7, #12]
 800e59e:	f000 f812 	bl	800e5c6 <USBH_GetDescriptor>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	75fb      	strb	r3, [r7, #23]
 800e5a6:	7dfb      	ldrb	r3, [r7, #23]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d107      	bne.n	800e5bc <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e5b2:	893a      	ldrh	r2, [r7, #8]
 800e5b4:	6879      	ldr	r1, [r7, #4]
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f000 fa37 	bl	800ea2a <USBH_ParseStringDesc>
  }

  return status;
 800e5bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3718      	adds	r7, #24
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}

0800e5c6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800e5c6:	b580      	push	{r7, lr}
 800e5c8:	b084      	sub	sp, #16
 800e5ca:	af00      	add	r7, sp, #0
 800e5cc:	60f8      	str	r0, [r7, #12]
 800e5ce:	607b      	str	r3, [r7, #4]
 800e5d0:	460b      	mov	r3, r1
 800e5d2:	72fb      	strb	r3, [r7, #11]
 800e5d4:	4613      	mov	r3, r2
 800e5d6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	789b      	ldrb	r3, [r3, #2]
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	d11c      	bne.n	800e61a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e5e0:	7afb      	ldrb	r3, [r7, #11]
 800e5e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e5e6:	b2da      	uxtb	r2, r3
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2206      	movs	r2, #6
 800e5f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	893a      	ldrh	r2, [r7, #8]
 800e5f6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e5f8:	893b      	ldrh	r3, [r7, #8]
 800e5fa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e5fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e602:	d104      	bne.n	800e60e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	f240 4209 	movw	r2, #1033	; 0x409
 800e60a:	829a      	strh	r2, [r3, #20]
 800e60c:	e002      	b.n	800e614 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2200      	movs	r2, #0
 800e612:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	8b3a      	ldrh	r2, [r7, #24]
 800e618:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e61a:	8b3b      	ldrh	r3, [r7, #24]
 800e61c:	461a      	mov	r2, r3
 800e61e:	6879      	ldr	r1, [r7, #4]
 800e620:	68f8      	ldr	r0, [r7, #12]
 800e622:	f000 fa50 	bl	800eac6 <USBH_CtlReq>
 800e626:	4603      	mov	r3, r0
}
 800e628:	4618      	mov	r0, r3
 800e62a:	3710      	adds	r7, #16
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}

0800e630 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b082      	sub	sp, #8
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
 800e638:	460b      	mov	r3, r1
 800e63a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	789b      	ldrb	r3, [r3, #2]
 800e640:	2b01      	cmp	r3, #1
 800e642:	d10f      	bne.n	800e664 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2200      	movs	r2, #0
 800e648:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2205      	movs	r2, #5
 800e64e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e650:	78fb      	ldrb	r3, [r7, #3]
 800e652:	b29a      	uxth	r2, r3
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	2200      	movs	r2, #0
 800e65c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	2200      	movs	r2, #0
 800e662:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e664:	2200      	movs	r2, #0
 800e666:	2100      	movs	r1, #0
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f000 fa2c 	bl	800eac6 <USBH_CtlReq>
 800e66e:	4603      	mov	r3, r0
}
 800e670:	4618      	mov	r0, r3
 800e672:	3708      	adds	r7, #8
 800e674:	46bd      	mov	sp, r7
 800e676:	bd80      	pop	{r7, pc}

0800e678 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b082      	sub	sp, #8
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
 800e680:	460b      	mov	r3, r1
 800e682:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	789b      	ldrb	r3, [r3, #2]
 800e688:	2b01      	cmp	r3, #1
 800e68a:	d10e      	bne.n	800e6aa <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2200      	movs	r2, #0
 800e690:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2209      	movs	r2, #9
 800e696:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	887a      	ldrh	r2, [r7, #2]
 800e69c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	2100      	movs	r1, #0
 800e6ae:	6878      	ldr	r0, [r7, #4]
 800e6b0:	f000 fa09 	bl	800eac6 <USBH_CtlReq>
 800e6b4:	4603      	mov	r3, r0
}
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	3708      	adds	r7, #8
 800e6ba:	46bd      	mov	sp, r7
 800e6bc:	bd80      	pop	{r7, pc}

0800e6be <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e6be:	b580      	push	{r7, lr}
 800e6c0:	b082      	sub	sp, #8
 800e6c2:	af00      	add	r7, sp, #0
 800e6c4:	6078      	str	r0, [r7, #4]
 800e6c6:	460b      	mov	r3, r1
 800e6c8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	789b      	ldrb	r3, [r3, #2]
 800e6ce:	2b01      	cmp	r3, #1
 800e6d0:	d10f      	bne.n	800e6f2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2203      	movs	r2, #3
 800e6dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e6de:	78fb      	ldrb	r3, [r7, #3]
 800e6e0:	b29a      	uxth	r2, r3
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	2100      	movs	r1, #0
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f000 f9e5 	bl	800eac6 <USBH_CtlReq>
 800e6fc:	4603      	mov	r3, r0
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3708      	adds	r7, #8
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}

0800e706 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e706:	b580      	push	{r7, lr}
 800e708:	b082      	sub	sp, #8
 800e70a:	af00      	add	r7, sp, #0
 800e70c:	6078      	str	r0, [r7, #4]
 800e70e:	460b      	mov	r3, r1
 800e710:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	789b      	ldrb	r3, [r3, #2]
 800e716:	2b01      	cmp	r3, #1
 800e718:	d10f      	bne.n	800e73a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	2202      	movs	r2, #2
 800e71e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	2201      	movs	r2, #1
 800e724:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	2200      	movs	r2, #0
 800e72a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e72c:	78fb      	ldrb	r3, [r7, #3]
 800e72e:	b29a      	uxth	r2, r3
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	2200      	movs	r2, #0
 800e738:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800e73a:	2200      	movs	r2, #0
 800e73c:	2100      	movs	r1, #0
 800e73e:	6878      	ldr	r0, [r7, #4]
 800e740:	f000 f9c1 	bl	800eac6 <USBH_CtlReq>
 800e744:	4603      	mov	r3, r0
}
 800e746:	4618      	mov	r0, r3
 800e748:	3708      	adds	r7, #8
 800e74a:	46bd      	mov	sp, r7
 800e74c:	bd80      	pop	{r7, pc}

0800e74e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800e74e:	b480      	push	{r7}
 800e750:	b085      	sub	sp, #20
 800e752:	af00      	add	r7, sp, #0
 800e754:	60f8      	str	r0, [r7, #12]
 800e756:	60b9      	str	r1, [r7, #8]
 800e758:	4613      	mov	r3, r2
 800e75a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	781a      	ldrb	r2, [r3, #0]
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	785a      	ldrb	r2, [r3, #1]
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	3302      	adds	r3, #2
 800e770:	781b      	ldrb	r3, [r3, #0]
 800e772:	b29a      	uxth	r2, r3
 800e774:	68bb      	ldr	r3, [r7, #8]
 800e776:	3303      	adds	r3, #3
 800e778:	781b      	ldrb	r3, [r3, #0]
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	021b      	lsls	r3, r3, #8
 800e77e:	b29b      	uxth	r3, r3
 800e780:	4313      	orrs	r3, r2
 800e782:	b29a      	uxth	r2, r3
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800e788:	68bb      	ldr	r3, [r7, #8]
 800e78a:	791a      	ldrb	r2, [r3, #4]
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	795a      	ldrb	r2, [r3, #5]
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	799a      	ldrb	r2, [r3, #6]
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	79da      	ldrb	r2, [r3, #7]
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800e7a8:	88fb      	ldrh	r3, [r7, #6]
 800e7aa:	2b08      	cmp	r3, #8
 800e7ac:	d939      	bls.n	800e822 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	3308      	adds	r3, #8
 800e7b2:	781b      	ldrb	r3, [r3, #0]
 800e7b4:	b29a      	uxth	r2, r3
 800e7b6:	68bb      	ldr	r3, [r7, #8]
 800e7b8:	3309      	adds	r3, #9
 800e7ba:	781b      	ldrb	r3, [r3, #0]
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	021b      	lsls	r3, r3, #8
 800e7c0:	b29b      	uxth	r3, r3
 800e7c2:	4313      	orrs	r3, r2
 800e7c4:	b29a      	uxth	r2, r3
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800e7ca:	68bb      	ldr	r3, [r7, #8]
 800e7cc:	330a      	adds	r3, #10
 800e7ce:	781b      	ldrb	r3, [r3, #0]
 800e7d0:	b29a      	uxth	r2, r3
 800e7d2:	68bb      	ldr	r3, [r7, #8]
 800e7d4:	330b      	adds	r3, #11
 800e7d6:	781b      	ldrb	r3, [r3, #0]
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	021b      	lsls	r3, r3, #8
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	4313      	orrs	r3, r2
 800e7e0:	b29a      	uxth	r2, r3
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800e7e6:	68bb      	ldr	r3, [r7, #8]
 800e7e8:	330c      	adds	r3, #12
 800e7ea:	781b      	ldrb	r3, [r3, #0]
 800e7ec:	b29a      	uxth	r2, r3
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	330d      	adds	r3, #13
 800e7f2:	781b      	ldrb	r3, [r3, #0]
 800e7f4:	b29b      	uxth	r3, r3
 800e7f6:	021b      	lsls	r3, r3, #8
 800e7f8:	b29b      	uxth	r3, r3
 800e7fa:	4313      	orrs	r3, r2
 800e7fc:	b29a      	uxth	r2, r3
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800e802:	68bb      	ldr	r3, [r7, #8]
 800e804:	7b9a      	ldrb	r2, [r3, #14]
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800e80a:	68bb      	ldr	r3, [r7, #8]
 800e80c:	7bda      	ldrb	r2, [r3, #15]
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	7c1a      	ldrb	r2, [r3, #16]
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800e81a:	68bb      	ldr	r3, [r7, #8]
 800e81c:	7c5a      	ldrb	r2, [r3, #17]
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	745a      	strb	r2, [r3, #17]
  }
}
 800e822:	bf00      	nop
 800e824:	3714      	adds	r7, #20
 800e826:	46bd      	mov	sp, r7
 800e828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82c:	4770      	bx	lr

0800e82e <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800e82e:	b580      	push	{r7, lr}
 800e830:	b08a      	sub	sp, #40	; 0x28
 800e832:	af00      	add	r7, sp, #0
 800e834:	60f8      	str	r0, [r7, #12]
 800e836:	60b9      	str	r1, [r7, #8]
 800e838:	4613      	mov	r3, r2
 800e83a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e840:	2300      	movs	r3, #0
 800e842:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800e846:	2300      	movs	r3, #0
 800e848:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800e850:	68bb      	ldr	r3, [r7, #8]
 800e852:	781a      	ldrb	r2, [r3, #0]
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	785a      	ldrb	r2, [r3, #1]
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	3302      	adds	r3, #2
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	b29a      	uxth	r2, r3
 800e868:	68bb      	ldr	r3, [r7, #8]
 800e86a:	3303      	adds	r3, #3
 800e86c:	781b      	ldrb	r3, [r3, #0]
 800e86e:	b29b      	uxth	r3, r3
 800e870:	021b      	lsls	r3, r3, #8
 800e872:	b29b      	uxth	r3, r3
 800e874:	4313      	orrs	r3, r2
 800e876:	b29a      	uxth	r2, r3
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800e87c:	68bb      	ldr	r3, [r7, #8]
 800e87e:	791a      	ldrb	r2, [r3, #4]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800e884:	68bb      	ldr	r3, [r7, #8]
 800e886:	795a      	ldrb	r2, [r3, #5]
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800e88c:	68bb      	ldr	r3, [r7, #8]
 800e88e:	799a      	ldrb	r2, [r3, #6]
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	79da      	ldrb	r2, [r3, #7]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800e89c:	68bb      	ldr	r3, [r7, #8]
 800e89e:	7a1a      	ldrb	r2, [r3, #8]
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e8a4:	88fb      	ldrh	r3, [r7, #6]
 800e8a6:	2b09      	cmp	r3, #9
 800e8a8:	d95f      	bls.n	800e96a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800e8aa:	2309      	movs	r3, #9
 800e8ac:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e8b2:	e051      	b.n	800e958 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e8b4:	f107 0316 	add.w	r3, r7, #22
 800e8b8:	4619      	mov	r1, r3
 800e8ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e8bc:	f000 f8e8 	bl	800ea90 <USBH_GetNextDesc>
 800e8c0:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800e8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8c4:	785b      	ldrb	r3, [r3, #1]
 800e8c6:	2b04      	cmp	r3, #4
 800e8c8:	d146      	bne.n	800e958 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800e8ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e8ce:	221a      	movs	r2, #26
 800e8d0:	fb02 f303 	mul.w	r3, r2, r3
 800e8d4:	3308      	adds	r3, #8
 800e8d6:	68fa      	ldr	r2, [r7, #12]
 800e8d8:	4413      	add	r3, r2
 800e8da:	3302      	adds	r3, #2
 800e8dc:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800e8de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e8e0:	69f8      	ldr	r0, [r7, #28]
 800e8e2:	f000 f846 	bl	800e972 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e8f0:	e022      	b.n	800e938 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e8f2:	f107 0316 	add.w	r3, r7, #22
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e8fa:	f000 f8c9 	bl	800ea90 <USBH_GetNextDesc>
 800e8fe:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800e900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e902:	785b      	ldrb	r3, [r3, #1]
 800e904:	2b05      	cmp	r3, #5
 800e906:	d117      	bne.n	800e938 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e908:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e90c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e910:	3201      	adds	r2, #1
 800e912:	00d2      	lsls	r2, r2, #3
 800e914:	211a      	movs	r1, #26
 800e916:	fb01 f303 	mul.w	r3, r1, r3
 800e91a:	4413      	add	r3, r2
 800e91c:	3308      	adds	r3, #8
 800e91e:	68fa      	ldr	r2, [r7, #12]
 800e920:	4413      	add	r3, r2
 800e922:	3304      	adds	r3, #4
 800e924:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800e926:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e928:	69b8      	ldr	r0, [r7, #24]
 800e92a:	f000 f851 	bl	800e9d0 <USBH_ParseEPDesc>
            ep_ix++;
 800e92e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e932:	3301      	adds	r3, #1
 800e934:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e938:	69fb      	ldr	r3, [r7, #28]
 800e93a:	791b      	ldrb	r3, [r3, #4]
 800e93c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e940:	429a      	cmp	r2, r3
 800e942:	d204      	bcs.n	800e94e <USBH_ParseCfgDesc+0x120>
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	885a      	ldrh	r2, [r3, #2]
 800e948:	8afb      	ldrh	r3, [r7, #22]
 800e94a:	429a      	cmp	r2, r3
 800e94c:	d8d1      	bhi.n	800e8f2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800e94e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e952:	3301      	adds	r3, #1
 800e954:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e958:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e95c:	2b01      	cmp	r3, #1
 800e95e:	d804      	bhi.n	800e96a <USBH_ParseCfgDesc+0x13c>
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	885a      	ldrh	r2, [r3, #2]
 800e964:	8afb      	ldrh	r3, [r7, #22]
 800e966:	429a      	cmp	r2, r3
 800e968:	d8a4      	bhi.n	800e8b4 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800e96a:	bf00      	nop
 800e96c:	3728      	adds	r7, #40	; 0x28
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}

0800e972 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800e972:	b480      	push	{r7}
 800e974:	b083      	sub	sp, #12
 800e976:	af00      	add	r7, sp, #0
 800e978:	6078      	str	r0, [r7, #4]
 800e97a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800e97c:	683b      	ldr	r3, [r7, #0]
 800e97e:	781a      	ldrb	r2, [r3, #0]
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	785a      	ldrb	r2, [r3, #1]
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800e98c:	683b      	ldr	r3, [r7, #0]
 800e98e:	789a      	ldrb	r2, [r3, #2]
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	78da      	ldrb	r2, [r3, #3]
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	791a      	ldrb	r2, [r3, #4]
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	795a      	ldrb	r2, [r3, #5]
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	799a      	ldrb	r2, [r3, #6]
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	79da      	ldrb	r2, [r3, #7]
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	7a1a      	ldrb	r2, [r3, #8]
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	721a      	strb	r2, [r3, #8]
}
 800e9c4:	bf00      	nop
 800e9c6:	370c      	adds	r7, #12
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ce:	4770      	bx	lr

0800e9d0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	b083      	sub	sp, #12
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
 800e9d8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	781a      	ldrb	r2, [r3, #0]
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	785a      	ldrb	r2, [r3, #1]
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	789a      	ldrb	r2, [r3, #2]
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	78da      	ldrb	r2, [r3, #3]
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	3304      	adds	r3, #4
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	b29a      	uxth	r2, r3
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	3305      	adds	r3, #5
 800ea06:	781b      	ldrb	r3, [r3, #0]
 800ea08:	b29b      	uxth	r3, r3
 800ea0a:	021b      	lsls	r3, r3, #8
 800ea0c:	b29b      	uxth	r3, r3
 800ea0e:	4313      	orrs	r3, r2
 800ea10:	b29a      	uxth	r2, r3
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	799a      	ldrb	r2, [r3, #6]
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	719a      	strb	r2, [r3, #6]
}
 800ea1e:	bf00      	nop
 800ea20:	370c      	adds	r7, #12
 800ea22:	46bd      	mov	sp, r7
 800ea24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea28:	4770      	bx	lr

0800ea2a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800ea2a:	b480      	push	{r7}
 800ea2c:	b087      	sub	sp, #28
 800ea2e:	af00      	add	r7, sp, #0
 800ea30:	60f8      	str	r0, [r7, #12]
 800ea32:	60b9      	str	r1, [r7, #8]
 800ea34:	4613      	mov	r3, r2
 800ea36:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	3301      	adds	r3, #1
 800ea3c:	781b      	ldrb	r3, [r3, #0]
 800ea3e:	2b03      	cmp	r3, #3
 800ea40:	d120      	bne.n	800ea84 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	781b      	ldrb	r3, [r3, #0]
 800ea46:	1e9a      	subs	r2, r3, #2
 800ea48:	88fb      	ldrh	r3, [r7, #6]
 800ea4a:	4293      	cmp	r3, r2
 800ea4c:	bf28      	it	cs
 800ea4e:	4613      	movcs	r3, r2
 800ea50:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	3302      	adds	r3, #2
 800ea56:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800ea58:	2300      	movs	r3, #0
 800ea5a:	82fb      	strh	r3, [r7, #22]
 800ea5c:	e00b      	b.n	800ea76 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800ea5e:	8afb      	ldrh	r3, [r7, #22]
 800ea60:	68fa      	ldr	r2, [r7, #12]
 800ea62:	4413      	add	r3, r2
 800ea64:	781a      	ldrb	r2, [r3, #0]
 800ea66:	68bb      	ldr	r3, [r7, #8]
 800ea68:	701a      	strb	r2, [r3, #0]
      pdest++;
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	3301      	adds	r3, #1
 800ea6e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800ea70:	8afb      	ldrh	r3, [r7, #22]
 800ea72:	3302      	adds	r3, #2
 800ea74:	82fb      	strh	r3, [r7, #22]
 800ea76:	8afa      	ldrh	r2, [r7, #22]
 800ea78:	8abb      	ldrh	r3, [r7, #20]
 800ea7a:	429a      	cmp	r2, r3
 800ea7c:	d3ef      	bcc.n	800ea5e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800ea7e:	68bb      	ldr	r3, [r7, #8]
 800ea80:	2200      	movs	r2, #0
 800ea82:	701a      	strb	r2, [r3, #0]
  }
}
 800ea84:	bf00      	nop
 800ea86:	371c      	adds	r7, #28
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr

0800ea90 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800ea90:	b480      	push	{r7}
 800ea92:	b085      	sub	sp, #20
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
 800ea98:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	881a      	ldrh	r2, [r3, #0]
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	781b      	ldrb	r3, [r3, #0]
 800eaa2:	b29b      	uxth	r3, r3
 800eaa4:	4413      	add	r3, r2
 800eaa6:	b29a      	uxth	r2, r3
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	781b      	ldrb	r3, [r3, #0]
 800eab0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	4413      	add	r3, r2
 800eab6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800eab8:	68fb      	ldr	r3, [r7, #12]
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	3714      	adds	r7, #20
 800eabe:	46bd      	mov	sp, r7
 800eac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac4:	4770      	bx	lr

0800eac6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800eac6:	b580      	push	{r7, lr}
 800eac8:	b086      	sub	sp, #24
 800eaca:	af00      	add	r7, sp, #0
 800eacc:	60f8      	str	r0, [r7, #12]
 800eace:	60b9      	str	r1, [r7, #8]
 800ead0:	4613      	mov	r3, r2
 800ead2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ead4:	2301      	movs	r3, #1
 800ead6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	789b      	ldrb	r3, [r3, #2]
 800eadc:	2b01      	cmp	r3, #1
 800eade:	d002      	beq.n	800eae6 <USBH_CtlReq+0x20>
 800eae0:	2b02      	cmp	r3, #2
 800eae2:	d00f      	beq.n	800eb04 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800eae4:	e027      	b.n	800eb36 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	68ba      	ldr	r2, [r7, #8]
 800eaea:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	88fa      	ldrh	r2, [r7, #6]
 800eaf0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	2202      	movs	r2, #2
 800eafc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800eafe:	2301      	movs	r3, #1
 800eb00:	75fb      	strb	r3, [r7, #23]
      break;
 800eb02:	e018      	b.n	800eb36 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800eb04:	68f8      	ldr	r0, [r7, #12]
 800eb06:	f000 f81b 	bl	800eb40 <USBH_HandleControl>
 800eb0a:	4603      	mov	r3, r0
 800eb0c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800eb0e:	7dfb      	ldrb	r3, [r7, #23]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d002      	beq.n	800eb1a <USBH_CtlReq+0x54>
 800eb14:	7dfb      	ldrb	r3, [r7, #23]
 800eb16:	2b03      	cmp	r3, #3
 800eb18:	d106      	bne.n	800eb28 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	2200      	movs	r2, #0
 800eb24:	761a      	strb	r2, [r3, #24]
      break;
 800eb26:	e005      	b.n	800eb34 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800eb28:	7dfb      	ldrb	r3, [r7, #23]
 800eb2a:	2b02      	cmp	r3, #2
 800eb2c:	d102      	bne.n	800eb34 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	2201      	movs	r2, #1
 800eb32:	709a      	strb	r2, [r3, #2]
      break;
 800eb34:	bf00      	nop
  }
  return status;
 800eb36:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3718      	adds	r7, #24
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b086      	sub	sp, #24
 800eb44:	af02      	add	r7, sp, #8
 800eb46:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800eb48:	2301      	movs	r3, #1
 800eb4a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	7e1b      	ldrb	r3, [r3, #24]
 800eb54:	3b01      	subs	r3, #1
 800eb56:	2b0a      	cmp	r3, #10
 800eb58:	f200 815f 	bhi.w	800ee1a <USBH_HandleControl+0x2da>
 800eb5c:	a201      	add	r2, pc, #4	; (adr r2, 800eb64 <USBH_HandleControl+0x24>)
 800eb5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb62:	bf00      	nop
 800eb64:	0800eb91 	.word	0x0800eb91
 800eb68:	0800ebab 	.word	0x0800ebab
 800eb6c:	0800ec15 	.word	0x0800ec15
 800eb70:	0800ec3b 	.word	0x0800ec3b
 800eb74:	0800ec73 	.word	0x0800ec73
 800eb78:	0800ec9d 	.word	0x0800ec9d
 800eb7c:	0800ecef 	.word	0x0800ecef
 800eb80:	0800ed11 	.word	0x0800ed11
 800eb84:	0800ed4d 	.word	0x0800ed4d
 800eb88:	0800ed73 	.word	0x0800ed73
 800eb8c:	0800edb1 	.word	0x0800edb1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f103 0110 	add.w	r1, r3, #16
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	795b      	ldrb	r3, [r3, #5]
 800eb9a:	461a      	mov	r2, r3
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f000 f951 	bl	800ee44 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	2202      	movs	r2, #2
 800eba6:	761a      	strb	r2, [r3, #24]
      break;
 800eba8:	e142      	b.n	800ee30 <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	795b      	ldrb	r3, [r3, #5]
 800ebae:	4619      	mov	r1, r3
 800ebb0:	6878      	ldr	r0, [r7, #4]
 800ebb2:	f00b f89d 	bl	8019cf0 <USBH_LL_GetURBState>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ebba:	7bbb      	ldrb	r3, [r7, #14]
 800ebbc:	2b01      	cmp	r3, #1
 800ebbe:	d11e      	bne.n	800ebfe <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	7c1b      	ldrb	r3, [r3, #16]
 800ebc4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ebc8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	8adb      	ldrh	r3, [r3, #22]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d00a      	beq.n	800ebe8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ebd2:	7b7b      	ldrb	r3, [r7, #13]
 800ebd4:	2b80      	cmp	r3, #128	; 0x80
 800ebd6:	d103      	bne.n	800ebe0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2203      	movs	r2, #3
 800ebdc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ebde:	e11e      	b.n	800ee1e <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	2205      	movs	r2, #5
 800ebe4:	761a      	strb	r2, [r3, #24]
      break;
 800ebe6:	e11a      	b.n	800ee1e <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 800ebe8:	7b7b      	ldrb	r3, [r7, #13]
 800ebea:	2b80      	cmp	r3, #128	; 0x80
 800ebec:	d103      	bne.n	800ebf6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	2209      	movs	r2, #9
 800ebf2:	761a      	strb	r2, [r3, #24]
      break;
 800ebf4:	e113      	b.n	800ee1e <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2207      	movs	r2, #7
 800ebfa:	761a      	strb	r2, [r3, #24]
      break;
 800ebfc:	e10f      	b.n	800ee1e <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ebfe:	7bbb      	ldrb	r3, [r7, #14]
 800ec00:	2b04      	cmp	r3, #4
 800ec02:	d003      	beq.n	800ec0c <USBH_HandleControl+0xcc>
 800ec04:	7bbb      	ldrb	r3, [r7, #14]
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	f040 8109 	bne.w	800ee1e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	220b      	movs	r2, #11
 800ec10:	761a      	strb	r2, [r3, #24]
      break;
 800ec12:	e104      	b.n	800ee1e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ec1a:	b29a      	uxth	r2, r3
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	6899      	ldr	r1, [r3, #8]
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	899a      	ldrh	r2, [r3, #12]
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	791b      	ldrb	r3, [r3, #4]
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f000 f948 	bl	800eec2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	2204      	movs	r2, #4
 800ec36:	761a      	strb	r2, [r3, #24]
      break;
 800ec38:	e0fa      	b.n	800ee30 <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	791b      	ldrb	r3, [r3, #4]
 800ec3e:	4619      	mov	r1, r3
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f00b f855 	bl	8019cf0 <USBH_LL_GetURBState>
 800ec46:	4603      	mov	r3, r0
 800ec48:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ec4a:	7bbb      	ldrb	r3, [r7, #14]
 800ec4c:	2b01      	cmp	r3, #1
 800ec4e:	d102      	bne.n	800ec56 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2209      	movs	r2, #9
 800ec54:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ec56:	7bbb      	ldrb	r3, [r7, #14]
 800ec58:	2b05      	cmp	r3, #5
 800ec5a:	d102      	bne.n	800ec62 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ec5c:	2303      	movs	r3, #3
 800ec5e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ec60:	e0df      	b.n	800ee22 <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 800ec62:	7bbb      	ldrb	r3, [r7, #14]
 800ec64:	2b04      	cmp	r3, #4
 800ec66:	f040 80dc 	bne.w	800ee22 <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	220b      	movs	r2, #11
 800ec6e:	761a      	strb	r2, [r3, #24]
      break;
 800ec70:	e0d7      	b.n	800ee22 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	6899      	ldr	r1, [r3, #8]
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	899a      	ldrh	r2, [r3, #12]
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	795b      	ldrb	r3, [r3, #5]
 800ec7e:	2001      	movs	r0, #1
 800ec80:	9000      	str	r0, [sp, #0]
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f000 f8f8 	bl	800ee78 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ec8e:	b29a      	uxth	r2, r3
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2206      	movs	r2, #6
 800ec98:	761a      	strb	r2, [r3, #24]
      break;
 800ec9a:	e0c9      	b.n	800ee30 <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	795b      	ldrb	r3, [r3, #5]
 800eca0:	4619      	mov	r1, r3
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f00b f824 	bl	8019cf0 <USBH_LL_GetURBState>
 800eca8:	4603      	mov	r3, r0
 800ecaa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ecac:	7bbb      	ldrb	r3, [r7, #14]
 800ecae:	2b01      	cmp	r3, #1
 800ecb0:	d103      	bne.n	800ecba <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2207      	movs	r2, #7
 800ecb6:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ecb8:	e0b5      	b.n	800ee26 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 800ecba:	7bbb      	ldrb	r3, [r7, #14]
 800ecbc:	2b05      	cmp	r3, #5
 800ecbe:	d105      	bne.n	800eccc <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	220c      	movs	r2, #12
 800ecc4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ecc6:	2303      	movs	r3, #3
 800ecc8:	73fb      	strb	r3, [r7, #15]
      break;
 800ecca:	e0ac      	b.n	800ee26 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800eccc:	7bbb      	ldrb	r3, [r7, #14]
 800ecce:	2b02      	cmp	r3, #2
 800ecd0:	d103      	bne.n	800ecda <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2205      	movs	r2, #5
 800ecd6:	761a      	strb	r2, [r3, #24]
      break;
 800ecd8:	e0a5      	b.n	800ee26 <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 800ecda:	7bbb      	ldrb	r3, [r7, #14]
 800ecdc:	2b04      	cmp	r3, #4
 800ecde:	f040 80a2 	bne.w	800ee26 <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	220b      	movs	r2, #11
 800ece6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ece8:	2302      	movs	r3, #2
 800ecea:	73fb      	strb	r3, [r7, #15]
      break;
 800ecec:	e09b      	b.n	800ee26 <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	791b      	ldrb	r3, [r3, #4]
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	2100      	movs	r1, #0
 800ecf6:	6878      	ldr	r0, [r7, #4]
 800ecf8:	f000 f8e3 	bl	800eec2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ed02:	b29a      	uxth	r2, r3
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	2208      	movs	r2, #8
 800ed0c:	761a      	strb	r2, [r3, #24]

      break;
 800ed0e:	e08f      	b.n	800ee30 <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	791b      	ldrb	r3, [r3, #4]
 800ed14:	4619      	mov	r1, r3
 800ed16:	6878      	ldr	r0, [r7, #4]
 800ed18:	f00a ffea 	bl	8019cf0 <USBH_LL_GetURBState>
 800ed1c:	4603      	mov	r3, r0
 800ed1e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ed20:	7bbb      	ldrb	r3, [r7, #14]
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d105      	bne.n	800ed32 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	220d      	movs	r2, #13
 800ed2a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ed30:	e07b      	b.n	800ee2a <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800ed32:	7bbb      	ldrb	r3, [r7, #14]
 800ed34:	2b04      	cmp	r3, #4
 800ed36:	d103      	bne.n	800ed40 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	220b      	movs	r2, #11
 800ed3c:	761a      	strb	r2, [r3, #24]
      break;
 800ed3e:	e074      	b.n	800ee2a <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800ed40:	7bbb      	ldrb	r3, [r7, #14]
 800ed42:	2b05      	cmp	r3, #5
 800ed44:	d171      	bne.n	800ee2a <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 800ed46:	2303      	movs	r3, #3
 800ed48:	73fb      	strb	r3, [r7, #15]
      break;
 800ed4a:	e06e      	b.n	800ee2a <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	795b      	ldrb	r3, [r3, #5]
 800ed50:	2201      	movs	r2, #1
 800ed52:	9200      	str	r2, [sp, #0]
 800ed54:	2200      	movs	r2, #0
 800ed56:	2100      	movs	r1, #0
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 f88d 	bl	800ee78 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ed64:	b29a      	uxth	r2, r3
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	220a      	movs	r2, #10
 800ed6e:	761a      	strb	r2, [r3, #24]
      break;
 800ed70:	e05e      	b.n	800ee30 <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	795b      	ldrb	r3, [r3, #5]
 800ed76:	4619      	mov	r1, r3
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f00a ffb9 	bl	8019cf0 <USBH_LL_GetURBState>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ed82:	7bbb      	ldrb	r3, [r7, #14]
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	d105      	bne.n	800ed94 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ed88:	2300      	movs	r3, #0
 800ed8a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	220d      	movs	r2, #13
 800ed90:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ed92:	e04c      	b.n	800ee2e <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ed94:	7bbb      	ldrb	r3, [r7, #14]
 800ed96:	2b02      	cmp	r3, #2
 800ed98:	d103      	bne.n	800eda2 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	2209      	movs	r2, #9
 800ed9e:	761a      	strb	r2, [r3, #24]
      break;
 800eda0:	e045      	b.n	800ee2e <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 800eda2:	7bbb      	ldrb	r3, [r7, #14]
 800eda4:	2b04      	cmp	r3, #4
 800eda6:	d142      	bne.n	800ee2e <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	220b      	movs	r2, #11
 800edac:	761a      	strb	r2, [r3, #24]
      break;
 800edae:	e03e      	b.n	800ee2e <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	7e5b      	ldrb	r3, [r3, #25]
 800edb4:	3301      	adds	r3, #1
 800edb6:	b2da      	uxtb	r2, r3
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	765a      	strb	r2, [r3, #25]
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	7e5b      	ldrb	r3, [r3, #25]
 800edc0:	2b02      	cmp	r3, #2
 800edc2:	d806      	bhi.n	800edd2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2201      	movs	r2, #1
 800edc8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2201      	movs	r2, #1
 800edce:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800edd0:	e02e      	b.n	800ee30 <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800edd8:	2106      	movs	r1, #6
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2200      	movs	r2, #0
 800ede2:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800ede4:	4815      	ldr	r0, [pc, #84]	; (800ee3c <USBH_HandleControl+0x2fc>)
 800ede6:	f00b f93d 	bl	801a064 <iprintf>
 800edea:	4815      	ldr	r0, [pc, #84]	; (800ee40 <USBH_HandleControl+0x300>)
 800edec:	f00b f93a 	bl	801a064 <iprintf>
 800edf0:	200a      	movs	r0, #10
 800edf2:	f00b f94f 	bl	801a094 <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	795b      	ldrb	r3, [r3, #5]
 800edfa:	4619      	mov	r1, r3
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f000 f911 	bl	800f024 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	791b      	ldrb	r3, [r3, #4]
 800ee06:	4619      	mov	r1, r3
 800ee08:	6878      	ldr	r0, [r7, #4]
 800ee0a:	f000 f90b 	bl	800f024 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	2200      	movs	r2, #0
 800ee12:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ee14:	2302      	movs	r3, #2
 800ee16:	73fb      	strb	r3, [r7, #15]
      break;
 800ee18:	e00a      	b.n	800ee30 <USBH_HandleControl+0x2f0>

    default:
      break;
 800ee1a:	bf00      	nop
 800ee1c:	e008      	b.n	800ee30 <USBH_HandleControl+0x2f0>
      break;
 800ee1e:	bf00      	nop
 800ee20:	e006      	b.n	800ee30 <USBH_HandleControl+0x2f0>
      break;
 800ee22:	bf00      	nop
 800ee24:	e004      	b.n	800ee30 <USBH_HandleControl+0x2f0>
      break;
 800ee26:	bf00      	nop
 800ee28:	e002      	b.n	800ee30 <USBH_HandleControl+0x2f0>
      break;
 800ee2a:	bf00      	nop
 800ee2c:	e000      	b.n	800ee30 <USBH_HandleControl+0x2f0>
      break;
 800ee2e:	bf00      	nop
  }

  return status;
 800ee30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee32:	4618      	mov	r0, r3
 800ee34:	3710      	adds	r7, #16
 800ee36:	46bd      	mov	sp, r7
 800ee38:	bd80      	pop	{r7, pc}
 800ee3a:	bf00      	nop
 800ee3c:	0801b83c 	.word	0x0801b83c
 800ee40:	0801b844 	.word	0x0801b844

0800ee44 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b088      	sub	sp, #32
 800ee48:	af04      	add	r7, sp, #16
 800ee4a:	60f8      	str	r0, [r7, #12]
 800ee4c:	60b9      	str	r1, [r7, #8]
 800ee4e:	4613      	mov	r3, r2
 800ee50:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ee52:	79f9      	ldrb	r1, [r7, #7]
 800ee54:	2300      	movs	r3, #0
 800ee56:	9303      	str	r3, [sp, #12]
 800ee58:	2308      	movs	r3, #8
 800ee5a:	9302      	str	r3, [sp, #8]
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	9301      	str	r3, [sp, #4]
 800ee60:	2300      	movs	r3, #0
 800ee62:	9300      	str	r3, [sp, #0]
 800ee64:	2300      	movs	r3, #0
 800ee66:	2200      	movs	r2, #0
 800ee68:	68f8      	ldr	r0, [r7, #12]
 800ee6a:	f00a ff10 	bl	8019c8e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800ee6e:	2300      	movs	r3, #0
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3710      	adds	r7, #16
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}

0800ee78 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b088      	sub	sp, #32
 800ee7c:	af04      	add	r7, sp, #16
 800ee7e:	60f8      	str	r0, [r7, #12]
 800ee80:	60b9      	str	r1, [r7, #8]
 800ee82:	4611      	mov	r1, r2
 800ee84:	461a      	mov	r2, r3
 800ee86:	460b      	mov	r3, r1
 800ee88:	80fb      	strh	r3, [r7, #6]
 800ee8a:	4613      	mov	r3, r2
 800ee8c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d001      	beq.n	800ee9c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ee9c:	7979      	ldrb	r1, [r7, #5]
 800ee9e:	7e3b      	ldrb	r3, [r7, #24]
 800eea0:	9303      	str	r3, [sp, #12]
 800eea2:	88fb      	ldrh	r3, [r7, #6]
 800eea4:	9302      	str	r3, [sp, #8]
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	9301      	str	r3, [sp, #4]
 800eeaa:	2301      	movs	r3, #1
 800eeac:	9300      	str	r3, [sp, #0]
 800eeae:	2300      	movs	r3, #0
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	68f8      	ldr	r0, [r7, #12]
 800eeb4:	f00a feeb 	bl	8019c8e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800eeb8:	2300      	movs	r3, #0
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3710      	adds	r7, #16
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}

0800eec2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800eec2:	b580      	push	{r7, lr}
 800eec4:	b088      	sub	sp, #32
 800eec6:	af04      	add	r7, sp, #16
 800eec8:	60f8      	str	r0, [r7, #12]
 800eeca:	60b9      	str	r1, [r7, #8]
 800eecc:	4611      	mov	r1, r2
 800eece:	461a      	mov	r2, r3
 800eed0:	460b      	mov	r3, r1
 800eed2:	80fb      	strh	r3, [r7, #6]
 800eed4:	4613      	mov	r3, r2
 800eed6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800eed8:	7979      	ldrb	r1, [r7, #5]
 800eeda:	2300      	movs	r3, #0
 800eedc:	9303      	str	r3, [sp, #12]
 800eede:	88fb      	ldrh	r3, [r7, #6]
 800eee0:	9302      	str	r3, [sp, #8]
 800eee2:	68bb      	ldr	r3, [r7, #8]
 800eee4:	9301      	str	r3, [sp, #4]
 800eee6:	2301      	movs	r3, #1
 800eee8:	9300      	str	r3, [sp, #0]
 800eeea:	2300      	movs	r3, #0
 800eeec:	2201      	movs	r2, #1
 800eeee:	68f8      	ldr	r0, [r7, #12]
 800eef0:	f00a fecd 	bl	8019c8e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800eef4:	2300      	movs	r3, #0

}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3710      	adds	r7, #16
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}

0800eefe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800eefe:	b580      	push	{r7, lr}
 800ef00:	b088      	sub	sp, #32
 800ef02:	af04      	add	r7, sp, #16
 800ef04:	60f8      	str	r0, [r7, #12]
 800ef06:	60b9      	str	r1, [r7, #8]
 800ef08:	4611      	mov	r1, r2
 800ef0a:	461a      	mov	r2, r3
 800ef0c:	460b      	mov	r3, r1
 800ef0e:	80fb      	strh	r3, [r7, #6]
 800ef10:	4613      	mov	r3, r2
 800ef12:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d001      	beq.n	800ef22 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ef22:	7979      	ldrb	r1, [r7, #5]
 800ef24:	7e3b      	ldrb	r3, [r7, #24]
 800ef26:	9303      	str	r3, [sp, #12]
 800ef28:	88fb      	ldrh	r3, [r7, #6]
 800ef2a:	9302      	str	r3, [sp, #8]
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	9301      	str	r3, [sp, #4]
 800ef30:	2301      	movs	r3, #1
 800ef32:	9300      	str	r3, [sp, #0]
 800ef34:	2302      	movs	r3, #2
 800ef36:	2200      	movs	r2, #0
 800ef38:	68f8      	ldr	r0, [r7, #12]
 800ef3a:	f00a fea8 	bl	8019c8e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ef3e:	2300      	movs	r3, #0
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	3710      	adds	r7, #16
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}

0800ef48 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b088      	sub	sp, #32
 800ef4c:	af04      	add	r7, sp, #16
 800ef4e:	60f8      	str	r0, [r7, #12]
 800ef50:	60b9      	str	r1, [r7, #8]
 800ef52:	4611      	mov	r1, r2
 800ef54:	461a      	mov	r2, r3
 800ef56:	460b      	mov	r3, r1
 800ef58:	80fb      	strh	r3, [r7, #6]
 800ef5a:	4613      	mov	r3, r2
 800ef5c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800ef5e:	7979      	ldrb	r1, [r7, #5]
 800ef60:	2300      	movs	r3, #0
 800ef62:	9303      	str	r3, [sp, #12]
 800ef64:	88fb      	ldrh	r3, [r7, #6]
 800ef66:	9302      	str	r3, [sp, #8]
 800ef68:	68bb      	ldr	r3, [r7, #8]
 800ef6a:	9301      	str	r3, [sp, #4]
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	9300      	str	r3, [sp, #0]
 800ef70:	2302      	movs	r3, #2
 800ef72:	2201      	movs	r2, #1
 800ef74:	68f8      	ldr	r0, [r7, #12]
 800ef76:	f00a fe8a 	bl	8019c8e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800ef7a:	2300      	movs	r3, #0
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	3710      	adds	r7, #16
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}

0800ef84 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b086      	sub	sp, #24
 800ef88:	af04      	add	r7, sp, #16
 800ef8a:	6078      	str	r0, [r7, #4]
 800ef8c:	4608      	mov	r0, r1
 800ef8e:	4611      	mov	r1, r2
 800ef90:	461a      	mov	r2, r3
 800ef92:	4603      	mov	r3, r0
 800ef94:	70fb      	strb	r3, [r7, #3]
 800ef96:	460b      	mov	r3, r1
 800ef98:	70bb      	strb	r3, [r7, #2]
 800ef9a:	4613      	mov	r3, r2
 800ef9c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ef9e:	7878      	ldrb	r0, [r7, #1]
 800efa0:	78ba      	ldrb	r2, [r7, #2]
 800efa2:	78f9      	ldrb	r1, [r7, #3]
 800efa4:	8b3b      	ldrh	r3, [r7, #24]
 800efa6:	9302      	str	r3, [sp, #8]
 800efa8:	7d3b      	ldrb	r3, [r7, #20]
 800efaa:	9301      	str	r3, [sp, #4]
 800efac:	7c3b      	ldrb	r3, [r7, #16]
 800efae:	9300      	str	r3, [sp, #0]
 800efb0:	4603      	mov	r3, r0
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	f00a fe1d 	bl	8019bf2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800efb8:	2300      	movs	r3, #0
}
 800efba:	4618      	mov	r0, r3
 800efbc:	3708      	adds	r7, #8
 800efbe:	46bd      	mov	sp, r7
 800efc0:	bd80      	pop	{r7, pc}

0800efc2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800efc2:	b580      	push	{r7, lr}
 800efc4:	b082      	sub	sp, #8
 800efc6:	af00      	add	r7, sp, #0
 800efc8:	6078      	str	r0, [r7, #4]
 800efca:	460b      	mov	r3, r1
 800efcc:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800efce:	78fb      	ldrb	r3, [r7, #3]
 800efd0:	4619      	mov	r1, r3
 800efd2:	6878      	ldr	r0, [r7, #4]
 800efd4:	f00a fe3c 	bl	8019c50 <USBH_LL_ClosePipe>

  return USBH_OK;
 800efd8:	2300      	movs	r3, #0
}
 800efda:	4618      	mov	r0, r3
 800efdc:	3708      	adds	r7, #8
 800efde:	46bd      	mov	sp, r7
 800efe0:	bd80      	pop	{r7, pc}

0800efe2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800efe2:	b580      	push	{r7, lr}
 800efe4:	b084      	sub	sp, #16
 800efe6:	af00      	add	r7, sp, #0
 800efe8:	6078      	str	r0, [r7, #4]
 800efea:	460b      	mov	r3, r1
 800efec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800efee:	6878      	ldr	r0, [r7, #4]
 800eff0:	f000 f836 	bl	800f060 <USBH_GetFreePipe>
 800eff4:	4603      	mov	r3, r0
 800eff6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800eff8:	89fb      	ldrh	r3, [r7, #14]
 800effa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800effe:	4293      	cmp	r3, r2
 800f000:	d00a      	beq.n	800f018 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800f002:	78fa      	ldrb	r2, [r7, #3]
 800f004:	89fb      	ldrh	r3, [r7, #14]
 800f006:	f003 030f 	and.w	r3, r3, #15
 800f00a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f00e:	6879      	ldr	r1, [r7, #4]
 800f010:	33e0      	adds	r3, #224	; 0xe0
 800f012:	009b      	lsls	r3, r3, #2
 800f014:	440b      	add	r3, r1
 800f016:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800f018:	89fb      	ldrh	r3, [r7, #14]
 800f01a:	b2db      	uxtb	r3, r3
}
 800f01c:	4618      	mov	r0, r3
 800f01e:	3710      	adds	r7, #16
 800f020:	46bd      	mov	sp, r7
 800f022:	bd80      	pop	{r7, pc}

0800f024 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800f024:	b480      	push	{r7}
 800f026:	b083      	sub	sp, #12
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
 800f02c:	460b      	mov	r3, r1
 800f02e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800f030:	78fb      	ldrb	r3, [r7, #3]
 800f032:	2b0a      	cmp	r3, #10
 800f034:	d80d      	bhi.n	800f052 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800f036:	78fb      	ldrb	r3, [r7, #3]
 800f038:	687a      	ldr	r2, [r7, #4]
 800f03a:	33e0      	adds	r3, #224	; 0xe0
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	4413      	add	r3, r2
 800f040:	685a      	ldr	r2, [r3, #4]
 800f042:	78fb      	ldrb	r3, [r7, #3]
 800f044:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f048:	6879      	ldr	r1, [r7, #4]
 800f04a:	33e0      	adds	r3, #224	; 0xe0
 800f04c:	009b      	lsls	r3, r3, #2
 800f04e:	440b      	add	r3, r1
 800f050:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800f052:	2300      	movs	r3, #0
}
 800f054:	4618      	mov	r0, r3
 800f056:	370c      	adds	r7, #12
 800f058:	46bd      	mov	sp, r7
 800f05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05e:	4770      	bx	lr

0800f060 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800f060:	b480      	push	{r7}
 800f062:	b085      	sub	sp, #20
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800f068:	2300      	movs	r3, #0
 800f06a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800f06c:	2300      	movs	r3, #0
 800f06e:	73fb      	strb	r3, [r7, #15]
 800f070:	e00f      	b.n	800f092 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800f072:	7bfb      	ldrb	r3, [r7, #15]
 800f074:	687a      	ldr	r2, [r7, #4]
 800f076:	33e0      	adds	r3, #224	; 0xe0
 800f078:	009b      	lsls	r3, r3, #2
 800f07a:	4413      	add	r3, r2
 800f07c:	685b      	ldr	r3, [r3, #4]
 800f07e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f082:	2b00      	cmp	r3, #0
 800f084:	d102      	bne.n	800f08c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800f086:	7bfb      	ldrb	r3, [r7, #15]
 800f088:	b29b      	uxth	r3, r3
 800f08a:	e007      	b.n	800f09c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800f08c:	7bfb      	ldrb	r3, [r7, #15]
 800f08e:	3301      	adds	r3, #1
 800f090:	73fb      	strb	r3, [r7, #15]
 800f092:	7bfb      	ldrb	r3, [r7, #15]
 800f094:	2b0a      	cmp	r3, #10
 800f096:	d9ec      	bls.n	800f072 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800f098:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800f09c:	4618      	mov	r0, r3
 800f09e:	3714      	adds	r7, #20
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a6:	4770      	bx	lr

0800f0a8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b087      	sub	sp, #28
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	60f8      	str	r0, [r7, #12]
 800f0b0:	60b9      	str	r1, [r7, #8]
 800f0b2:	4613      	mov	r3, r2
 800f0b4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f0be:	4b1f      	ldr	r3, [pc, #124]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0c0:	7a5b      	ldrb	r3, [r3, #9]
 800f0c2:	b2db      	uxtb	r3, r3
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d131      	bne.n	800f12c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f0c8:	4b1c      	ldr	r3, [pc, #112]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0ca:	7a5b      	ldrb	r3, [r3, #9]
 800f0cc:	b2db      	uxtb	r3, r3
 800f0ce:	461a      	mov	r2, r3
 800f0d0:	4b1a      	ldr	r3, [pc, #104]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0d2:	2100      	movs	r1, #0
 800f0d4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f0d6:	4b19      	ldr	r3, [pc, #100]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0d8:	7a5b      	ldrb	r3, [r3, #9]
 800f0da:	b2db      	uxtb	r3, r3
 800f0dc:	4a17      	ldr	r2, [pc, #92]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0de:	009b      	lsls	r3, r3, #2
 800f0e0:	4413      	add	r3, r2
 800f0e2:	68fa      	ldr	r2, [r7, #12]
 800f0e4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f0e6:	4b15      	ldr	r3, [pc, #84]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0e8:	7a5b      	ldrb	r3, [r3, #9]
 800f0ea:	b2db      	uxtb	r3, r3
 800f0ec:	461a      	mov	r2, r3
 800f0ee:	4b13      	ldr	r3, [pc, #76]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0f0:	4413      	add	r3, r2
 800f0f2:	79fa      	ldrb	r2, [r7, #7]
 800f0f4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f0f6:	4b11      	ldr	r3, [pc, #68]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f0f8:	7a5b      	ldrb	r3, [r3, #9]
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	1c5a      	adds	r2, r3, #1
 800f0fe:	b2d1      	uxtb	r1, r2
 800f100:	4a0e      	ldr	r2, [pc, #56]	; (800f13c <FATFS_LinkDriverEx+0x94>)
 800f102:	7251      	strb	r1, [r2, #9]
 800f104:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f106:	7dbb      	ldrb	r3, [r7, #22]
 800f108:	3330      	adds	r3, #48	; 0x30
 800f10a:	b2da      	uxtb	r2, r3
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	3301      	adds	r3, #1
 800f114:	223a      	movs	r2, #58	; 0x3a
 800f116:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f118:	68bb      	ldr	r3, [r7, #8]
 800f11a:	3302      	adds	r3, #2
 800f11c:	222f      	movs	r2, #47	; 0x2f
 800f11e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f120:	68bb      	ldr	r3, [r7, #8]
 800f122:	3303      	adds	r3, #3
 800f124:	2200      	movs	r2, #0
 800f126:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f128:	2300      	movs	r3, #0
 800f12a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f12c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f12e:	4618      	mov	r0, r3
 800f130:	371c      	adds	r7, #28
 800f132:	46bd      	mov	sp, r7
 800f134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f138:	4770      	bx	lr
 800f13a:	bf00      	nop
 800f13c:	2000090c 	.word	0x2000090c

0800f140 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b082      	sub	sp, #8
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
 800f148:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f14a:	2200      	movs	r2, #0
 800f14c:	6839      	ldr	r1, [r7, #0]
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f7ff ffaa 	bl	800f0a8 <FATFS_LinkDriverEx>
 800f154:	4603      	mov	r3, r0
}
 800f156:	4618      	mov	r0, r3
 800f158:	3708      	adds	r7, #8
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bd80      	pop	{r7, pc}

0800f15e <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f15e:	b480      	push	{r7}
 800f160:	b083      	sub	sp, #12
 800f162:	af00      	add	r7, sp, #0
 800f164:	4603      	mov	r3, r0
 800f166:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f168:	88fb      	ldrh	r3, [r7, #6]
 800f16a:	021b      	lsls	r3, r3, #8
 800f16c:	b21a      	sxth	r2, r3
 800f16e:	88fb      	ldrh	r3, [r7, #6]
 800f170:	0a1b      	lsrs	r3, r3, #8
 800f172:	b29b      	uxth	r3, r3
 800f174:	b21b      	sxth	r3, r3
 800f176:	4313      	orrs	r3, r2
 800f178:	b21b      	sxth	r3, r3
 800f17a:	b29b      	uxth	r3, r3
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	370c      	adds	r7, #12
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr

0800f188 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f188:	b480      	push	{r7}
 800f18a:	b083      	sub	sp, #12
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	061a      	lsls	r2, r3, #24
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	021b      	lsls	r3, r3, #8
 800f198:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f19c:	431a      	orrs	r2, r3
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	0a1b      	lsrs	r3, r3, #8
 800f1a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f1a6:	431a      	orrs	r2, r3
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	0e1b      	lsrs	r3, r3, #24
 800f1ac:	4313      	orrs	r3, r2
}
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	370c      	adds	r7, #12
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b8:	4770      	bx	lr

0800f1ba <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f1ba:	b580      	push	{r7, lr}
 800f1bc:	b082      	sub	sp, #8
 800f1be:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f1c4:	f000 f8d8 	bl	800f378 <mem_init>
  memp_init();
 800f1c8:	f000 fbea 	bl	800f9a0 <memp_init>
  pbuf_init();
  netif_init();
 800f1cc:	f000 fca2 	bl	800fb14 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f1d0:	f007 feba 	bl	8016f48 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f1d4:	f001 fda6 	bl	8010d24 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f1d8:	f007 fe2c 	bl	8016e34 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f1dc:	bf00      	nop
 800f1de:	3708      	adds	r7, #8
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}

0800f1e4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f1e4:	b480      	push	{r7}
 800f1e6:	b083      	sub	sp, #12
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f1ee:	4b05      	ldr	r3, [pc, #20]	; (800f204 <ptr_to_mem+0x20>)
 800f1f0:	681a      	ldr	r2, [r3, #0]
 800f1f2:	88fb      	ldrh	r3, [r7, #6]
 800f1f4:	4413      	add	r3, r2
}
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	370c      	adds	r7, #12
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f200:	4770      	bx	lr
 800f202:	bf00      	nop
 800f204:	20000918 	.word	0x20000918

0800f208 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f208:	b480      	push	{r7}
 800f20a:	b083      	sub	sp, #12
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f210:	4b05      	ldr	r3, [pc, #20]	; (800f228 <mem_to_ptr+0x20>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	687a      	ldr	r2, [r7, #4]
 800f216:	1ad3      	subs	r3, r2, r3
 800f218:	b29b      	uxth	r3, r3
}
 800f21a:	4618      	mov	r0, r3
 800f21c:	370c      	adds	r7, #12
 800f21e:	46bd      	mov	sp, r7
 800f220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f224:	4770      	bx	lr
 800f226:	bf00      	nop
 800f228:	20000918 	.word	0x20000918

0800f22c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f22c:	b590      	push	{r4, r7, lr}
 800f22e:	b085      	sub	sp, #20
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f234:	4b47      	ldr	r3, [pc, #284]	; (800f354 <plug_holes+0x128>)
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	687a      	ldr	r2, [r7, #4]
 800f23a:	429a      	cmp	r2, r3
 800f23c:	d206      	bcs.n	800f24c <plug_holes+0x20>
 800f23e:	4b46      	ldr	r3, [pc, #280]	; (800f358 <plug_holes+0x12c>)
 800f240:	f240 12df 	movw	r2, #479	; 0x1df
 800f244:	4945      	ldr	r1, [pc, #276]	; (800f35c <plug_holes+0x130>)
 800f246:	4846      	ldr	r0, [pc, #280]	; (800f360 <plug_holes+0x134>)
 800f248:	f00a ff0c 	bl	801a064 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f24c:	4b45      	ldr	r3, [pc, #276]	; (800f364 <plug_holes+0x138>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	687a      	ldr	r2, [r7, #4]
 800f252:	429a      	cmp	r2, r3
 800f254:	d306      	bcc.n	800f264 <plug_holes+0x38>
 800f256:	4b40      	ldr	r3, [pc, #256]	; (800f358 <plug_holes+0x12c>)
 800f258:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f25c:	4942      	ldr	r1, [pc, #264]	; (800f368 <plug_holes+0x13c>)
 800f25e:	4840      	ldr	r0, [pc, #256]	; (800f360 <plug_holes+0x134>)
 800f260:	f00a ff00 	bl	801a064 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	791b      	ldrb	r3, [r3, #4]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d006      	beq.n	800f27a <plug_holes+0x4e>
 800f26c:	4b3a      	ldr	r3, [pc, #232]	; (800f358 <plug_holes+0x12c>)
 800f26e:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f272:	493e      	ldr	r1, [pc, #248]	; (800f36c <plug_holes+0x140>)
 800f274:	483a      	ldr	r0, [pc, #232]	; (800f360 <plug_holes+0x134>)
 800f276:	f00a fef5 	bl	801a064 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	881b      	ldrh	r3, [r3, #0]
 800f27e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f282:	4293      	cmp	r3, r2
 800f284:	d906      	bls.n	800f294 <plug_holes+0x68>
 800f286:	4b34      	ldr	r3, [pc, #208]	; (800f358 <plug_holes+0x12c>)
 800f288:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f28c:	4938      	ldr	r1, [pc, #224]	; (800f370 <plug_holes+0x144>)
 800f28e:	4834      	ldr	r0, [pc, #208]	; (800f360 <plug_holes+0x134>)
 800f290:	f00a fee8 	bl	801a064 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	881b      	ldrh	r3, [r3, #0]
 800f298:	4618      	mov	r0, r3
 800f29a:	f7ff ffa3 	bl	800f1e4 <ptr_to_mem>
 800f29e:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f2a0:	687a      	ldr	r2, [r7, #4]
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	429a      	cmp	r2, r3
 800f2a6:	d025      	beq.n	800f2f4 <plug_holes+0xc8>
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	791b      	ldrb	r3, [r3, #4]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d121      	bne.n	800f2f4 <plug_holes+0xc8>
 800f2b0:	4b2c      	ldr	r3, [pc, #176]	; (800f364 <plug_holes+0x138>)
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	68fa      	ldr	r2, [r7, #12]
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	d01c      	beq.n	800f2f4 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f2ba:	4b2e      	ldr	r3, [pc, #184]	; (800f374 <plug_holes+0x148>)
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	68fa      	ldr	r2, [r7, #12]
 800f2c0:	429a      	cmp	r2, r3
 800f2c2:	d102      	bne.n	800f2ca <plug_holes+0x9e>
      lfree = mem;
 800f2c4:	4a2b      	ldr	r2, [pc, #172]	; (800f374 <plug_holes+0x148>)
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	881a      	ldrh	r2, [r3, #0]
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	881b      	ldrh	r3, [r3, #0]
 800f2d6:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d00a      	beq.n	800f2f4 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	881b      	ldrh	r3, [r3, #0]
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f7ff ff7e 	bl	800f1e4 <ptr_to_mem>
 800f2e8:	4604      	mov	r4, r0
 800f2ea:	6878      	ldr	r0, [r7, #4]
 800f2ec:	f7ff ff8c 	bl	800f208 <mem_to_ptr>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	885b      	ldrh	r3, [r3, #2]
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f7ff ff73 	bl	800f1e4 <ptr_to_mem>
 800f2fe:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f300:	68ba      	ldr	r2, [r7, #8]
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	429a      	cmp	r2, r3
 800f306:	d020      	beq.n	800f34a <plug_holes+0x11e>
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	791b      	ldrb	r3, [r3, #4]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d11c      	bne.n	800f34a <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f310:	4b18      	ldr	r3, [pc, #96]	; (800f374 <plug_holes+0x148>)
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	687a      	ldr	r2, [r7, #4]
 800f316:	429a      	cmp	r2, r3
 800f318:	d102      	bne.n	800f320 <plug_holes+0xf4>
      lfree = pmem;
 800f31a:	4a16      	ldr	r2, [pc, #88]	; (800f374 <plug_holes+0x148>)
 800f31c:	68bb      	ldr	r3, [r7, #8]
 800f31e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	881a      	ldrh	r2, [r3, #0]
 800f324:	68bb      	ldr	r3, [r7, #8]
 800f326:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	881b      	ldrh	r3, [r3, #0]
 800f32c:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f330:	4293      	cmp	r3, r2
 800f332:	d00a      	beq.n	800f34a <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	881b      	ldrh	r3, [r3, #0]
 800f338:	4618      	mov	r0, r3
 800f33a:	f7ff ff53 	bl	800f1e4 <ptr_to_mem>
 800f33e:	4604      	mov	r4, r0
 800f340:	68b8      	ldr	r0, [r7, #8]
 800f342:	f7ff ff61 	bl	800f208 <mem_to_ptr>
 800f346:	4603      	mov	r3, r0
 800f348:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800f34a:	bf00      	nop
 800f34c:	3714      	adds	r7, #20
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd90      	pop	{r4, r7, pc}
 800f352:	bf00      	nop
 800f354:	20000918 	.word	0x20000918
 800f358:	0801b86c 	.word	0x0801b86c
 800f35c:	0801b89c 	.word	0x0801b89c
 800f360:	0801b8b4 	.word	0x0801b8b4
 800f364:	2000091c 	.word	0x2000091c
 800f368:	0801b8dc 	.word	0x0801b8dc
 800f36c:	0801b8f8 	.word	0x0801b8f8
 800f370:	0801b914 	.word	0x0801b914
 800f374:	20000920 	.word	0x20000920

0800f378 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b082      	sub	sp, #8
 800f37c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f37e:	4b18      	ldr	r3, [pc, #96]	; (800f3e0 <mem_init+0x68>)
 800f380:	3303      	adds	r3, #3
 800f382:	f023 0303 	bic.w	r3, r3, #3
 800f386:	461a      	mov	r2, r3
 800f388:	4b16      	ldr	r3, [pc, #88]	; (800f3e4 <mem_init+0x6c>)
 800f38a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f38c:	4b15      	ldr	r3, [pc, #84]	; (800f3e4 <mem_init+0x6c>)
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f398:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2200      	movs	r2, #0
 800f39e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f3a6:	f644 30c8 	movw	r0, #19400	; 0x4bc8
 800f3aa:	f7ff ff1b 	bl	800f1e4 <ptr_to_mem>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	4a0d      	ldr	r2, [pc, #52]	; (800f3e8 <mem_init+0x70>)
 800f3b2:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f3b4:	4b0c      	ldr	r3, [pc, #48]	; (800f3e8 <mem_init+0x70>)
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	2201      	movs	r2, #1
 800f3ba:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f3bc:	4b0a      	ldr	r3, [pc, #40]	; (800f3e8 <mem_init+0x70>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f3c4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f3c6:	4b08      	ldr	r3, [pc, #32]	; (800f3e8 <mem_init+0x70>)
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f3ce:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f3d0:	4b04      	ldr	r3, [pc, #16]	; (800f3e4 <mem_init+0x6c>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	4a05      	ldr	r2, [pc, #20]	; (800f3ec <mem_init+0x74>)
 800f3d6:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f3d8:	bf00      	nop
 800f3da:	3708      	adds	r7, #8
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	bd80      	pop	{r7, pc}
 800f3e0:	2000ec94 	.word	0x2000ec94
 800f3e4:	20000918 	.word	0x20000918
 800f3e8:	2000091c 	.word	0x2000091c
 800f3ec:	20000920 	.word	0x20000920

0800f3f0 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b086      	sub	sp, #24
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f7ff ff05 	bl	800f208 <mem_to_ptr>
 800f3fe:	4603      	mov	r3, r0
 800f400:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	881b      	ldrh	r3, [r3, #0]
 800f406:	4618      	mov	r0, r3
 800f408:	f7ff feec 	bl	800f1e4 <ptr_to_mem>
 800f40c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	885b      	ldrh	r3, [r3, #2]
 800f412:	4618      	mov	r0, r3
 800f414:	f7ff fee6 	bl	800f1e4 <ptr_to_mem>
 800f418:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	881b      	ldrh	r3, [r3, #0]
 800f41e:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f422:	4293      	cmp	r3, r2
 800f424:	d819      	bhi.n	800f45a <mem_link_valid+0x6a>
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	885b      	ldrh	r3, [r3, #2]
 800f42a:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f42e:	4293      	cmp	r3, r2
 800f430:	d813      	bhi.n	800f45a <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f436:	8afa      	ldrh	r2, [r7, #22]
 800f438:	429a      	cmp	r2, r3
 800f43a:	d004      	beq.n	800f446 <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	881b      	ldrh	r3, [r3, #0]
 800f440:	8afa      	ldrh	r2, [r7, #22]
 800f442:	429a      	cmp	r2, r3
 800f444:	d109      	bne.n	800f45a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f446:	4b08      	ldr	r3, [pc, #32]	; (800f468 <mem_link_valid+0x78>)
 800f448:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f44a:	693a      	ldr	r2, [r7, #16]
 800f44c:	429a      	cmp	r2, r3
 800f44e:	d006      	beq.n	800f45e <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f450:	693b      	ldr	r3, [r7, #16]
 800f452:	885b      	ldrh	r3, [r3, #2]
 800f454:	8afa      	ldrh	r2, [r7, #22]
 800f456:	429a      	cmp	r2, r3
 800f458:	d001      	beq.n	800f45e <mem_link_valid+0x6e>
    return 0;
 800f45a:	2300      	movs	r3, #0
 800f45c:	e000      	b.n	800f460 <mem_link_valid+0x70>
  }
  return 1;
 800f45e:	2301      	movs	r3, #1
}
 800f460:	4618      	mov	r0, r3
 800f462:	3718      	adds	r7, #24
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	2000091c 	.word	0x2000091c

0800f46c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b084      	sub	sp, #16
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2b00      	cmp	r3, #0
 800f478:	d04c      	beq.n	800f514 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f003 0303 	and.w	r3, r3, #3
 800f480:	2b00      	cmp	r3, #0
 800f482:	d007      	beq.n	800f494 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f484:	4b25      	ldr	r3, [pc, #148]	; (800f51c <mem_free+0xb0>)
 800f486:	f240 2273 	movw	r2, #627	; 0x273
 800f48a:	4925      	ldr	r1, [pc, #148]	; (800f520 <mem_free+0xb4>)
 800f48c:	4825      	ldr	r0, [pc, #148]	; (800f524 <mem_free+0xb8>)
 800f48e:	f00a fde9 	bl	801a064 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f492:	e040      	b.n	800f516 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	3b08      	subs	r3, #8
 800f498:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f49a:	4b23      	ldr	r3, [pc, #140]	; (800f528 <mem_free+0xbc>)
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	68fa      	ldr	r2, [r7, #12]
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	d306      	bcc.n	800f4b2 <mem_free+0x46>
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f103 020c 	add.w	r2, r3, #12
 800f4aa:	4b20      	ldr	r3, [pc, #128]	; (800f52c <mem_free+0xc0>)
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	429a      	cmp	r2, r3
 800f4b0:	d907      	bls.n	800f4c2 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f4b2:	4b1a      	ldr	r3, [pc, #104]	; (800f51c <mem_free+0xb0>)
 800f4b4:	f240 227f 	movw	r2, #639	; 0x27f
 800f4b8:	491d      	ldr	r1, [pc, #116]	; (800f530 <mem_free+0xc4>)
 800f4ba:	481a      	ldr	r0, [pc, #104]	; (800f524 <mem_free+0xb8>)
 800f4bc:	f00a fdd2 	bl	801a064 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f4c0:	e029      	b.n	800f516 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	791b      	ldrb	r3, [r3, #4]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d107      	bne.n	800f4da <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f4ca:	4b14      	ldr	r3, [pc, #80]	; (800f51c <mem_free+0xb0>)
 800f4cc:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f4d0:	4918      	ldr	r1, [pc, #96]	; (800f534 <mem_free+0xc8>)
 800f4d2:	4814      	ldr	r0, [pc, #80]	; (800f524 <mem_free+0xb8>)
 800f4d4:	f00a fdc6 	bl	801a064 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f4d8:	e01d      	b.n	800f516 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800f4da:	68f8      	ldr	r0, [r7, #12]
 800f4dc:	f7ff ff88 	bl	800f3f0 <mem_link_valid>
 800f4e0:	4603      	mov	r3, r0
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d107      	bne.n	800f4f6 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f4e6:	4b0d      	ldr	r3, [pc, #52]	; (800f51c <mem_free+0xb0>)
 800f4e8:	f240 2295 	movw	r2, #661	; 0x295
 800f4ec:	4912      	ldr	r1, [pc, #72]	; (800f538 <mem_free+0xcc>)
 800f4ee:	480d      	ldr	r0, [pc, #52]	; (800f524 <mem_free+0xb8>)
 800f4f0:	f00a fdb8 	bl	801a064 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f4f4:	e00f      	b.n	800f516 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f4fc:	4b0f      	ldr	r3, [pc, #60]	; (800f53c <mem_free+0xd0>)
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	68fa      	ldr	r2, [r7, #12]
 800f502:	429a      	cmp	r2, r3
 800f504:	d202      	bcs.n	800f50c <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f506:	4a0d      	ldr	r2, [pc, #52]	; (800f53c <mem_free+0xd0>)
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f50c:	68f8      	ldr	r0, [r7, #12]
 800f50e:	f7ff fe8d 	bl	800f22c <plug_holes>
 800f512:	e000      	b.n	800f516 <mem_free+0xaa>
    return;
 800f514:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f516:	3710      	adds	r7, #16
 800f518:	46bd      	mov	sp, r7
 800f51a:	bd80      	pop	{r7, pc}
 800f51c:	0801b86c 	.word	0x0801b86c
 800f520:	0801b940 	.word	0x0801b940
 800f524:	0801b8b4 	.word	0x0801b8b4
 800f528:	20000918 	.word	0x20000918
 800f52c:	2000091c 	.word	0x2000091c
 800f530:	0801b964 	.word	0x0801b964
 800f534:	0801b980 	.word	0x0801b980
 800f538:	0801b9a8 	.word	0x0801b9a8
 800f53c:	20000920 	.word	0x20000920

0800f540 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b088      	sub	sp, #32
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
 800f548:	460b      	mov	r3, r1
 800f54a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f54c:	887b      	ldrh	r3, [r7, #2]
 800f54e:	3303      	adds	r3, #3
 800f550:	b29b      	uxth	r3, r3
 800f552:	f023 0303 	bic.w	r3, r3, #3
 800f556:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800f558:	8bfb      	ldrh	r3, [r7, #30]
 800f55a:	2b0b      	cmp	r3, #11
 800f55c:	d801      	bhi.n	800f562 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f55e:	230c      	movs	r3, #12
 800f560:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f562:	8bfb      	ldrh	r3, [r7, #30]
 800f564:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f568:	4293      	cmp	r3, r2
 800f56a:	d803      	bhi.n	800f574 <mem_trim+0x34>
 800f56c:	8bfa      	ldrh	r2, [r7, #30]
 800f56e:	887b      	ldrh	r3, [r7, #2]
 800f570:	429a      	cmp	r2, r3
 800f572:	d201      	bcs.n	800f578 <mem_trim+0x38>
    return NULL;
 800f574:	2300      	movs	r3, #0
 800f576:	e0d0      	b.n	800f71a <mem_trim+0x1da>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f578:	4b6a      	ldr	r3, [pc, #424]	; (800f724 <mem_trim+0x1e4>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	429a      	cmp	r2, r3
 800f580:	d304      	bcc.n	800f58c <mem_trim+0x4c>
 800f582:	4b69      	ldr	r3, [pc, #420]	; (800f728 <mem_trim+0x1e8>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	687a      	ldr	r2, [r7, #4]
 800f588:	429a      	cmp	r2, r3
 800f58a:	d306      	bcc.n	800f59a <mem_trim+0x5a>
 800f58c:	4b67      	ldr	r3, [pc, #412]	; (800f72c <mem_trim+0x1ec>)
 800f58e:	f240 22d1 	movw	r2, #721	; 0x2d1
 800f592:	4967      	ldr	r1, [pc, #412]	; (800f730 <mem_trim+0x1f0>)
 800f594:	4867      	ldr	r0, [pc, #412]	; (800f734 <mem_trim+0x1f4>)
 800f596:	f00a fd65 	bl	801a064 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f59a:	4b62      	ldr	r3, [pc, #392]	; (800f724 <mem_trim+0x1e4>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	687a      	ldr	r2, [r7, #4]
 800f5a0:	429a      	cmp	r2, r3
 800f5a2:	d304      	bcc.n	800f5ae <mem_trim+0x6e>
 800f5a4:	4b60      	ldr	r3, [pc, #384]	; (800f728 <mem_trim+0x1e8>)
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	687a      	ldr	r2, [r7, #4]
 800f5aa:	429a      	cmp	r2, r3
 800f5ac:	d301      	bcc.n	800f5b2 <mem_trim+0x72>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	e0b3      	b.n	800f71a <mem_trim+0x1da>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	3b08      	subs	r3, #8
 800f5b6:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f5b8:	69b8      	ldr	r0, [r7, #24]
 800f5ba:	f7ff fe25 	bl	800f208 <mem_to_ptr>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f5c2:	69bb      	ldr	r3, [r7, #24]
 800f5c4:	881a      	ldrh	r2, [r3, #0]
 800f5c6:	8afb      	ldrh	r3, [r7, #22]
 800f5c8:	1ad3      	subs	r3, r2, r3
 800f5ca:	b29b      	uxth	r3, r3
 800f5cc:	3b08      	subs	r3, #8
 800f5ce:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f5d0:	8bfa      	ldrh	r2, [r7, #30]
 800f5d2:	8abb      	ldrh	r3, [r7, #20]
 800f5d4:	429a      	cmp	r2, r3
 800f5d6:	d906      	bls.n	800f5e6 <mem_trim+0xa6>
 800f5d8:	4b54      	ldr	r3, [pc, #336]	; (800f72c <mem_trim+0x1ec>)
 800f5da:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800f5de:	4956      	ldr	r1, [pc, #344]	; (800f738 <mem_trim+0x1f8>)
 800f5e0:	4854      	ldr	r0, [pc, #336]	; (800f734 <mem_trim+0x1f4>)
 800f5e2:	f00a fd3f 	bl	801a064 <iprintf>
  if (newsize > size) {
 800f5e6:	8bfa      	ldrh	r2, [r7, #30]
 800f5e8:	8abb      	ldrh	r3, [r7, #20]
 800f5ea:	429a      	cmp	r2, r3
 800f5ec:	d901      	bls.n	800f5f2 <mem_trim+0xb2>
    /* not supported */
    return NULL;
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	e093      	b.n	800f71a <mem_trim+0x1da>
  }
  if (newsize == size) {
 800f5f2:	8bfa      	ldrh	r2, [r7, #30]
 800f5f4:	8abb      	ldrh	r3, [r7, #20]
 800f5f6:	429a      	cmp	r2, r3
 800f5f8:	d101      	bne.n	800f5fe <mem_trim+0xbe>
    /* No change in size, simply return */
    return rmem;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	e08d      	b.n	800f71a <mem_trim+0x1da>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800f5fe:	69bb      	ldr	r3, [r7, #24]
 800f600:	881b      	ldrh	r3, [r3, #0]
 800f602:	4618      	mov	r0, r3
 800f604:	f7ff fdee 	bl	800f1e4 <ptr_to_mem>
 800f608:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	791b      	ldrb	r3, [r3, #4]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d141      	bne.n	800f696 <mem_trim+0x156>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f612:	69bb      	ldr	r3, [r7, #24]
 800f614:	881b      	ldrh	r3, [r3, #0]
 800f616:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f61a:	4293      	cmp	r3, r2
 800f61c:	d106      	bne.n	800f62c <mem_trim+0xec>
 800f61e:	4b43      	ldr	r3, [pc, #268]	; (800f72c <mem_trim+0x1ec>)
 800f620:	f240 22f5 	movw	r2, #757	; 0x2f5
 800f624:	4945      	ldr	r1, [pc, #276]	; (800f73c <mem_trim+0x1fc>)
 800f626:	4843      	ldr	r0, [pc, #268]	; (800f734 <mem_trim+0x1f4>)
 800f628:	f00a fd1c 	bl	801a064 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f62c:	693b      	ldr	r3, [r7, #16]
 800f62e:	881b      	ldrh	r3, [r3, #0]
 800f630:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f632:	8afa      	ldrh	r2, [r7, #22]
 800f634:	8bfb      	ldrh	r3, [r7, #30]
 800f636:	4413      	add	r3, r2
 800f638:	b29b      	uxth	r3, r3
 800f63a:	3308      	adds	r3, #8
 800f63c:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800f63e:	4b40      	ldr	r3, [pc, #256]	; (800f740 <mem_trim+0x200>)
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	693a      	ldr	r2, [r7, #16]
 800f644:	429a      	cmp	r2, r3
 800f646:	d106      	bne.n	800f656 <mem_trim+0x116>
      lfree = ptr_to_mem(ptr2);
 800f648:	89fb      	ldrh	r3, [r7, #14]
 800f64a:	4618      	mov	r0, r3
 800f64c:	f7ff fdca 	bl	800f1e4 <ptr_to_mem>
 800f650:	4603      	mov	r3, r0
 800f652:	4a3b      	ldr	r2, [pc, #236]	; (800f740 <mem_trim+0x200>)
 800f654:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f656:	89fb      	ldrh	r3, [r7, #14]
 800f658:	4618      	mov	r0, r3
 800f65a:	f7ff fdc3 	bl	800f1e4 <ptr_to_mem>
 800f65e:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	2200      	movs	r2, #0
 800f664:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f666:	693b      	ldr	r3, [r7, #16]
 800f668:	89ba      	ldrh	r2, [r7, #12]
 800f66a:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	8afa      	ldrh	r2, [r7, #22]
 800f670:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f672:	69bb      	ldr	r3, [r7, #24]
 800f674:	89fa      	ldrh	r2, [r7, #14]
 800f676:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f678:	693b      	ldr	r3, [r7, #16]
 800f67a:	881b      	ldrh	r3, [r3, #0]
 800f67c:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f680:	4293      	cmp	r3, r2
 800f682:	d049      	beq.n	800f718 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f684:	693b      	ldr	r3, [r7, #16]
 800f686:	881b      	ldrh	r3, [r3, #0]
 800f688:	4618      	mov	r0, r3
 800f68a:	f7ff fdab 	bl	800f1e4 <ptr_to_mem>
 800f68e:	4602      	mov	r2, r0
 800f690:	89fb      	ldrh	r3, [r7, #14]
 800f692:	8053      	strh	r3, [r2, #2]
 800f694:	e040      	b.n	800f718 <mem_trim+0x1d8>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f696:	8bfb      	ldrh	r3, [r7, #30]
 800f698:	f103 0214 	add.w	r2, r3, #20
 800f69c:	8abb      	ldrh	r3, [r7, #20]
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d83a      	bhi.n	800f718 <mem_trim+0x1d8>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f6a2:	8afa      	ldrh	r2, [r7, #22]
 800f6a4:	8bfb      	ldrh	r3, [r7, #30]
 800f6a6:	4413      	add	r3, r2
 800f6a8:	b29b      	uxth	r3, r3
 800f6aa:	3308      	adds	r3, #8
 800f6ac:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f6ae:	69bb      	ldr	r3, [r7, #24]
 800f6b0:	881b      	ldrh	r3, [r3, #0]
 800f6b2:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f6b6:	4293      	cmp	r3, r2
 800f6b8:	d106      	bne.n	800f6c8 <mem_trim+0x188>
 800f6ba:	4b1c      	ldr	r3, [pc, #112]	; (800f72c <mem_trim+0x1ec>)
 800f6bc:	f240 3216 	movw	r2, #790	; 0x316
 800f6c0:	491e      	ldr	r1, [pc, #120]	; (800f73c <mem_trim+0x1fc>)
 800f6c2:	481c      	ldr	r0, [pc, #112]	; (800f734 <mem_trim+0x1f4>)
 800f6c4:	f00a fcce 	bl	801a064 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f6c8:	89fb      	ldrh	r3, [r7, #14]
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	f7ff fd8a 	bl	800f1e4 <ptr_to_mem>
 800f6d0:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f6d2:	4b1b      	ldr	r3, [pc, #108]	; (800f740 <mem_trim+0x200>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	693a      	ldr	r2, [r7, #16]
 800f6d8:	429a      	cmp	r2, r3
 800f6da:	d202      	bcs.n	800f6e2 <mem_trim+0x1a2>
      lfree = mem2;
 800f6dc:	4a18      	ldr	r2, [pc, #96]	; (800f740 <mem_trim+0x200>)
 800f6de:	693b      	ldr	r3, [r7, #16]
 800f6e0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f6e2:	693b      	ldr	r3, [r7, #16]
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f6e8:	69bb      	ldr	r3, [r7, #24]
 800f6ea:	881a      	ldrh	r2, [r3, #0]
 800f6ec:	693b      	ldr	r3, [r7, #16]
 800f6ee:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f6f0:	693b      	ldr	r3, [r7, #16]
 800f6f2:	8afa      	ldrh	r2, [r7, #22]
 800f6f4:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f6f6:	69bb      	ldr	r3, [r7, #24]
 800f6f8:	89fa      	ldrh	r2, [r7, #14]
 800f6fa:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f6fc:	693b      	ldr	r3, [r7, #16]
 800f6fe:	881b      	ldrh	r3, [r3, #0]
 800f700:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f704:	4293      	cmp	r3, r2
 800f706:	d007      	beq.n	800f718 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f708:	693b      	ldr	r3, [r7, #16]
 800f70a:	881b      	ldrh	r3, [r3, #0]
 800f70c:	4618      	mov	r0, r3
 800f70e:	f7ff fd69 	bl	800f1e4 <ptr_to_mem>
 800f712:	4602      	mov	r2, r0
 800f714:	89fb      	ldrh	r3, [r7, #14]
 800f716:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f718:	687b      	ldr	r3, [r7, #4]
}
 800f71a:	4618      	mov	r0, r3
 800f71c:	3720      	adds	r7, #32
 800f71e:	46bd      	mov	sp, r7
 800f720:	bd80      	pop	{r7, pc}
 800f722:	bf00      	nop
 800f724:	20000918 	.word	0x20000918
 800f728:	2000091c 	.word	0x2000091c
 800f72c:	0801b86c 	.word	0x0801b86c
 800f730:	0801b9dc 	.word	0x0801b9dc
 800f734:	0801b8b4 	.word	0x0801b8b4
 800f738:	0801b9f4 	.word	0x0801b9f4
 800f73c:	0801ba14 	.word	0x0801ba14
 800f740:	20000920 	.word	0x20000920

0800f744 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f744:	b580      	push	{r7, lr}
 800f746:	b088      	sub	sp, #32
 800f748:	af00      	add	r7, sp, #0
 800f74a:	4603      	mov	r3, r0
 800f74c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f74e:	88fb      	ldrh	r3, [r7, #6]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d101      	bne.n	800f758 <mem_malloc+0x14>
    return NULL;
 800f754:	2300      	movs	r3, #0
 800f756:	e0dd      	b.n	800f914 <mem_malloc+0x1d0>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f758:	88fb      	ldrh	r3, [r7, #6]
 800f75a:	3303      	adds	r3, #3
 800f75c:	b29b      	uxth	r3, r3
 800f75e:	f023 0303 	bic.w	r3, r3, #3
 800f762:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f764:	8bbb      	ldrh	r3, [r7, #28]
 800f766:	2b0b      	cmp	r3, #11
 800f768:	d801      	bhi.n	800f76e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f76a:	230c      	movs	r3, #12
 800f76c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f76e:	8bbb      	ldrh	r3, [r7, #28]
 800f770:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f774:	4293      	cmp	r3, r2
 800f776:	d803      	bhi.n	800f780 <mem_malloc+0x3c>
 800f778:	8bba      	ldrh	r2, [r7, #28]
 800f77a:	88fb      	ldrh	r3, [r7, #6]
 800f77c:	429a      	cmp	r2, r3
 800f77e:	d201      	bcs.n	800f784 <mem_malloc+0x40>
    return NULL;
 800f780:	2300      	movs	r3, #0
 800f782:	e0c7      	b.n	800f914 <mem_malloc+0x1d0>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f784:	4b65      	ldr	r3, [pc, #404]	; (800f91c <mem_malloc+0x1d8>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4618      	mov	r0, r3
 800f78a:	f7ff fd3d 	bl	800f208 <mem_to_ptr>
 800f78e:	4603      	mov	r3, r0
 800f790:	83fb      	strh	r3, [r7, #30]
 800f792:	e0b6      	b.n	800f902 <mem_malloc+0x1be>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f794:	8bfb      	ldrh	r3, [r7, #30]
 800f796:	4618      	mov	r0, r3
 800f798:	f7ff fd24 	bl	800f1e4 <ptr_to_mem>
 800f79c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f79e:	697b      	ldr	r3, [r7, #20]
 800f7a0:	791b      	ldrb	r3, [r3, #4]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	f040 80a6 	bne.w	800f8f4 <mem_malloc+0x1b0>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	881b      	ldrh	r3, [r3, #0]
 800f7ac:	461a      	mov	r2, r3
 800f7ae:	8bfb      	ldrh	r3, [r7, #30]
 800f7b0:	1ad3      	subs	r3, r2, r3
 800f7b2:	f1a3 0208 	sub.w	r2, r3, #8
 800f7b6:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f7b8:	429a      	cmp	r2, r3
 800f7ba:	f0c0 809b 	bcc.w	800f8f4 <mem_malloc+0x1b0>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	881b      	ldrh	r3, [r3, #0]
 800f7c2:	461a      	mov	r2, r3
 800f7c4:	8bfb      	ldrh	r3, [r7, #30]
 800f7c6:	1ad3      	subs	r3, r2, r3
 800f7c8:	f1a3 0208 	sub.w	r2, r3, #8
 800f7cc:	8bbb      	ldrh	r3, [r7, #28]
 800f7ce:	3314      	adds	r3, #20
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	d335      	bcc.n	800f840 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f7d4:	8bfa      	ldrh	r2, [r7, #30]
 800f7d6:	8bbb      	ldrh	r3, [r7, #28]
 800f7d8:	4413      	add	r3, r2
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	3308      	adds	r3, #8
 800f7de:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f7e0:	8a7b      	ldrh	r3, [r7, #18]
 800f7e2:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f7e6:	4293      	cmp	r3, r2
 800f7e8:	d106      	bne.n	800f7f8 <mem_malloc+0xb4>
 800f7ea:	4b4d      	ldr	r3, [pc, #308]	; (800f920 <mem_malloc+0x1dc>)
 800f7ec:	f240 3287 	movw	r2, #903	; 0x387
 800f7f0:	494c      	ldr	r1, [pc, #304]	; (800f924 <mem_malloc+0x1e0>)
 800f7f2:	484d      	ldr	r0, [pc, #308]	; (800f928 <mem_malloc+0x1e4>)
 800f7f4:	f00a fc36 	bl	801a064 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f7f8:	8a7b      	ldrh	r3, [r7, #18]
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	f7ff fcf2 	bl	800f1e4 <ptr_to_mem>
 800f800:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	2200      	movs	r2, #0
 800f806:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	881a      	ldrh	r2, [r3, #0]
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	8bfa      	ldrh	r2, [r7, #30]
 800f814:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	8a7a      	ldrh	r2, [r7, #18]
 800f81a:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	2201      	movs	r2, #1
 800f820:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	881b      	ldrh	r3, [r3, #0]
 800f826:	f644 32c8 	movw	r2, #19400	; 0x4bc8
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d00b      	beq.n	800f846 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	881b      	ldrh	r3, [r3, #0]
 800f832:	4618      	mov	r0, r3
 800f834:	f7ff fcd6 	bl	800f1e4 <ptr_to_mem>
 800f838:	4602      	mov	r2, r0
 800f83a:	8a7b      	ldrh	r3, [r7, #18]
 800f83c:	8053      	strh	r3, [r2, #2]
 800f83e:	e002      	b.n	800f846 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	2201      	movs	r2, #1
 800f844:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f846:	4b35      	ldr	r3, [pc, #212]	; (800f91c <mem_malloc+0x1d8>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	697a      	ldr	r2, [r7, #20]
 800f84c:	429a      	cmp	r2, r3
 800f84e:	d127      	bne.n	800f8a0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800f850:	4b32      	ldr	r3, [pc, #200]	; (800f91c <mem_malloc+0x1d8>)
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f856:	e005      	b.n	800f864 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f858:	69bb      	ldr	r3, [r7, #24]
 800f85a:	881b      	ldrh	r3, [r3, #0]
 800f85c:	4618      	mov	r0, r3
 800f85e:	f7ff fcc1 	bl	800f1e4 <ptr_to_mem>
 800f862:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f864:	69bb      	ldr	r3, [r7, #24]
 800f866:	791b      	ldrb	r3, [r3, #4]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d004      	beq.n	800f876 <mem_malloc+0x132>
 800f86c:	4b2f      	ldr	r3, [pc, #188]	; (800f92c <mem_malloc+0x1e8>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	69ba      	ldr	r2, [r7, #24]
 800f872:	429a      	cmp	r2, r3
 800f874:	d1f0      	bne.n	800f858 <mem_malloc+0x114>
          }
          lfree = cur;
 800f876:	4a29      	ldr	r2, [pc, #164]	; (800f91c <mem_malloc+0x1d8>)
 800f878:	69bb      	ldr	r3, [r7, #24]
 800f87a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f87c:	4b27      	ldr	r3, [pc, #156]	; (800f91c <mem_malloc+0x1d8>)
 800f87e:	681a      	ldr	r2, [r3, #0]
 800f880:	4b2a      	ldr	r3, [pc, #168]	; (800f92c <mem_malloc+0x1e8>)
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	429a      	cmp	r2, r3
 800f886:	d00b      	beq.n	800f8a0 <mem_malloc+0x15c>
 800f888:	4b24      	ldr	r3, [pc, #144]	; (800f91c <mem_malloc+0x1d8>)
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	791b      	ldrb	r3, [r3, #4]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d006      	beq.n	800f8a0 <mem_malloc+0x15c>
 800f892:	4b23      	ldr	r3, [pc, #140]	; (800f920 <mem_malloc+0x1dc>)
 800f894:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f898:	4925      	ldr	r1, [pc, #148]	; (800f930 <mem_malloc+0x1ec>)
 800f89a:	4823      	ldr	r0, [pc, #140]	; (800f928 <mem_malloc+0x1e4>)
 800f89c:	f00a fbe2 	bl	801a064 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f8a0:	8bba      	ldrh	r2, [r7, #28]
 800f8a2:	697b      	ldr	r3, [r7, #20]
 800f8a4:	4413      	add	r3, r2
 800f8a6:	3308      	adds	r3, #8
 800f8a8:	4a20      	ldr	r2, [pc, #128]	; (800f92c <mem_malloc+0x1e8>)
 800f8aa:	6812      	ldr	r2, [r2, #0]
 800f8ac:	4293      	cmp	r3, r2
 800f8ae:	d906      	bls.n	800f8be <mem_malloc+0x17a>
 800f8b0:	4b1b      	ldr	r3, [pc, #108]	; (800f920 <mem_malloc+0x1dc>)
 800f8b2:	f240 32b9 	movw	r2, #953	; 0x3b9
 800f8b6:	491f      	ldr	r1, [pc, #124]	; (800f934 <mem_malloc+0x1f0>)
 800f8b8:	481b      	ldr	r0, [pc, #108]	; (800f928 <mem_malloc+0x1e4>)
 800f8ba:	f00a fbd3 	bl	801a064 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f8be:	697b      	ldr	r3, [r7, #20]
 800f8c0:	f003 0303 	and.w	r3, r3, #3
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d006      	beq.n	800f8d6 <mem_malloc+0x192>
 800f8c8:	4b15      	ldr	r3, [pc, #84]	; (800f920 <mem_malloc+0x1dc>)
 800f8ca:	f240 32bb 	movw	r2, #955	; 0x3bb
 800f8ce:	491a      	ldr	r1, [pc, #104]	; (800f938 <mem_malloc+0x1f4>)
 800f8d0:	4815      	ldr	r0, [pc, #84]	; (800f928 <mem_malloc+0x1e4>)
 800f8d2:	f00a fbc7 	bl	801a064 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f8d6:	697b      	ldr	r3, [r7, #20]
 800f8d8:	f003 0303 	and.w	r3, r3, #3
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d006      	beq.n	800f8ee <mem_malloc+0x1aa>
 800f8e0:	4b0f      	ldr	r3, [pc, #60]	; (800f920 <mem_malloc+0x1dc>)
 800f8e2:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f8e6:	4915      	ldr	r1, [pc, #84]	; (800f93c <mem_malloc+0x1f8>)
 800f8e8:	480f      	ldr	r0, [pc, #60]	; (800f928 <mem_malloc+0x1e4>)
 800f8ea:	f00a fbbb 	bl	801a064 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f8ee:	697b      	ldr	r3, [r7, #20]
 800f8f0:	3308      	adds	r3, #8
 800f8f2:	e00f      	b.n	800f914 <mem_malloc+0x1d0>
         ptr = ptr_to_mem(ptr)->next) {
 800f8f4:	8bfb      	ldrh	r3, [r7, #30]
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f7ff fc74 	bl	800f1e4 <ptr_to_mem>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	881b      	ldrh	r3, [r3, #0]
 800f900:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f902:	8bfa      	ldrh	r2, [r7, #30]
 800f904:	8bbb      	ldrh	r3, [r7, #28]
 800f906:	f5c3 4397 	rsb	r3, r3, #19328	; 0x4b80
 800f90a:	3348      	adds	r3, #72	; 0x48
 800f90c:	429a      	cmp	r2, r3
 800f90e:	f4ff af41 	bcc.w	800f794 <mem_malloc+0x50>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f912:	2300      	movs	r3, #0
}
 800f914:	4618      	mov	r0, r3
 800f916:	3720      	adds	r7, #32
 800f918:	46bd      	mov	sp, r7
 800f91a:	bd80      	pop	{r7, pc}
 800f91c:	20000920 	.word	0x20000920
 800f920:	0801b86c 	.word	0x0801b86c
 800f924:	0801ba14 	.word	0x0801ba14
 800f928:	0801b8b4 	.word	0x0801b8b4
 800f92c:	2000091c 	.word	0x2000091c
 800f930:	0801ba28 	.word	0x0801ba28
 800f934:	0801ba44 	.word	0x0801ba44
 800f938:	0801ba74 	.word	0x0801ba74
 800f93c:	0801baa4 	.word	0x0801baa4

0800f940 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f940:	b480      	push	{r7}
 800f942:	b085      	sub	sp, #20
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	689b      	ldr	r3, [r3, #8]
 800f94c:	2200      	movs	r2, #0
 800f94e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	685b      	ldr	r3, [r3, #4]
 800f954:	3303      	adds	r3, #3
 800f956:	f023 0303 	bic.w	r3, r3, #3
 800f95a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f95c:	2300      	movs	r3, #0
 800f95e:	60fb      	str	r3, [r7, #12]
 800f960:	e011      	b.n	800f986 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	689b      	ldr	r3, [r3, #8]
 800f966:	681a      	ldr	r2, [r3, #0]
 800f968:	68bb      	ldr	r3, [r7, #8]
 800f96a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	689b      	ldr	r3, [r3, #8]
 800f970:	68ba      	ldr	r2, [r7, #8]
 800f972:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	881b      	ldrh	r3, [r3, #0]
 800f978:	461a      	mov	r2, r3
 800f97a:	68bb      	ldr	r3, [r7, #8]
 800f97c:	4413      	add	r3, r2
 800f97e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	3301      	adds	r3, #1
 800f984:	60fb      	str	r3, [r7, #12]
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	885b      	ldrh	r3, [r3, #2]
 800f98a:	461a      	mov	r2, r3
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	4293      	cmp	r3, r2
 800f990:	dbe7      	blt.n	800f962 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f992:	bf00      	nop
 800f994:	bf00      	nop
 800f996:	3714      	adds	r7, #20
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr

0800f9a0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b082      	sub	sp, #8
 800f9a4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f9a6:	2300      	movs	r3, #0
 800f9a8:	80fb      	strh	r3, [r7, #6]
 800f9aa:	e009      	b.n	800f9c0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f9ac:	88fb      	ldrh	r3, [r7, #6]
 800f9ae:	4a08      	ldr	r2, [pc, #32]	; (800f9d0 <memp_init+0x30>)
 800f9b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f7ff ffc3 	bl	800f940 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f9ba:	88fb      	ldrh	r3, [r7, #6]
 800f9bc:	3301      	adds	r3, #1
 800f9be:	80fb      	strh	r3, [r7, #6]
 800f9c0:	88fb      	ldrh	r3, [r7, #6]
 800f9c2:	2b08      	cmp	r3, #8
 800f9c4:	d9f2      	bls.n	800f9ac <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f9c6:	bf00      	nop
 800f9c8:	bf00      	nop
 800f9ca:	3708      	adds	r7, #8
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}
 800f9d0:	08094c5c 	.word	0x08094c5c

0800f9d4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b084      	sub	sp, #16
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	689b      	ldr	r3, [r3, #8]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d012      	beq.n	800fa10 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	68fa      	ldr	r2, [r7, #12]
 800f9f0:	6812      	ldr	r2, [r2, #0]
 800f9f2:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	f003 0303 	and.w	r3, r3, #3
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d006      	beq.n	800fa0c <do_memp_malloc_pool+0x38>
 800f9fe:	4b07      	ldr	r3, [pc, #28]	; (800fa1c <do_memp_malloc_pool+0x48>)
 800fa00:	f44f 728c 	mov.w	r2, #280	; 0x118
 800fa04:	4906      	ldr	r1, [pc, #24]	; (800fa20 <do_memp_malloc_pool+0x4c>)
 800fa06:	4807      	ldr	r0, [pc, #28]	; (800fa24 <do_memp_malloc_pool+0x50>)
 800fa08:	f00a fb2c 	bl	801a064 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	e000      	b.n	800fa12 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800fa10:	2300      	movs	r3, #0
}
 800fa12:	4618      	mov	r0, r3
 800fa14:	3710      	adds	r7, #16
 800fa16:	46bd      	mov	sp, r7
 800fa18:	bd80      	pop	{r7, pc}
 800fa1a:	bf00      	nop
 800fa1c:	0801bac8 	.word	0x0801bac8
 800fa20:	0801baf8 	.word	0x0801baf8
 800fa24:	0801bb1c 	.word	0x0801bb1c

0800fa28 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b084      	sub	sp, #16
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	4603      	mov	r3, r0
 800fa30:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800fa32:	79fb      	ldrb	r3, [r7, #7]
 800fa34:	2b08      	cmp	r3, #8
 800fa36:	d908      	bls.n	800fa4a <memp_malloc+0x22>
 800fa38:	4b0a      	ldr	r3, [pc, #40]	; (800fa64 <memp_malloc+0x3c>)
 800fa3a:	f240 1257 	movw	r2, #343	; 0x157
 800fa3e:	490a      	ldr	r1, [pc, #40]	; (800fa68 <memp_malloc+0x40>)
 800fa40:	480a      	ldr	r0, [pc, #40]	; (800fa6c <memp_malloc+0x44>)
 800fa42:	f00a fb0f 	bl	801a064 <iprintf>
 800fa46:	2300      	movs	r3, #0
 800fa48:	e008      	b.n	800fa5c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800fa4a:	79fb      	ldrb	r3, [r7, #7]
 800fa4c:	4a08      	ldr	r2, [pc, #32]	; (800fa70 <memp_malloc+0x48>)
 800fa4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa52:	4618      	mov	r0, r3
 800fa54:	f7ff ffbe 	bl	800f9d4 <do_memp_malloc_pool>
 800fa58:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
}
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	3710      	adds	r7, #16
 800fa60:	46bd      	mov	sp, r7
 800fa62:	bd80      	pop	{r7, pc}
 800fa64:	0801bac8 	.word	0x0801bac8
 800fa68:	0801bb58 	.word	0x0801bb58
 800fa6c:	0801bb1c 	.word	0x0801bb1c
 800fa70:	08094c5c 	.word	0x08094c5c

0800fa74 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b084      	sub	sp, #16
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
 800fa7c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	f003 0303 	and.w	r3, r3, #3
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d006      	beq.n	800fa96 <do_memp_free_pool+0x22>
 800fa88:	4b0a      	ldr	r3, [pc, #40]	; (800fab4 <do_memp_free_pool+0x40>)
 800fa8a:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fa8e:	490a      	ldr	r1, [pc, #40]	; (800fab8 <do_memp_free_pool+0x44>)
 800fa90:	480a      	ldr	r0, [pc, #40]	; (800fabc <do_memp_free_pool+0x48>)
 800fa92:	f00a fae7 	bl	801a064 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800fa96:	683b      	ldr	r3, [r7, #0]
 800fa98:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	689b      	ldr	r3, [r3, #8]
 800fa9e:	681a      	ldr	r2, [r3, #0]
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	689b      	ldr	r3, [r3, #8]
 800faa8:	68fa      	ldr	r2, [r7, #12]
 800faaa:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800faac:	bf00      	nop
 800faae:	3710      	adds	r7, #16
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	0801bac8 	.word	0x0801bac8
 800fab8:	0801bb78 	.word	0x0801bb78
 800fabc:	0801bb1c 	.word	0x0801bb1c

0800fac0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fac0:	b580      	push	{r7, lr}
 800fac2:	b082      	sub	sp, #8
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	4603      	mov	r3, r0
 800fac8:	6039      	str	r1, [r7, #0]
 800faca:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800facc:	79fb      	ldrb	r3, [r7, #7]
 800face:	2b08      	cmp	r3, #8
 800fad0:	d907      	bls.n	800fae2 <memp_free+0x22>
 800fad2:	4b0c      	ldr	r3, [pc, #48]	; (800fb04 <memp_free+0x44>)
 800fad4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800fad8:	490b      	ldr	r1, [pc, #44]	; (800fb08 <memp_free+0x48>)
 800fada:	480c      	ldr	r0, [pc, #48]	; (800fb0c <memp_free+0x4c>)
 800fadc:	f00a fac2 	bl	801a064 <iprintf>
 800fae0:	e00c      	b.n	800fafc <memp_free+0x3c>

  if (mem == NULL) {
 800fae2:	683b      	ldr	r3, [r7, #0]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d008      	beq.n	800fafa <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fae8:	79fb      	ldrb	r3, [r7, #7]
 800faea:	4a09      	ldr	r2, [pc, #36]	; (800fb10 <memp_free+0x50>)
 800faec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800faf0:	6839      	ldr	r1, [r7, #0]
 800faf2:	4618      	mov	r0, r3
 800faf4:	f7ff ffbe 	bl	800fa74 <do_memp_free_pool>
 800faf8:	e000      	b.n	800fafc <memp_free+0x3c>
    return;
 800fafa:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fafc:	3708      	adds	r7, #8
 800fafe:	46bd      	mov	sp, r7
 800fb00:	bd80      	pop	{r7, pc}
 800fb02:	bf00      	nop
 800fb04:	0801bac8 	.word	0x0801bac8
 800fb08:	0801bb98 	.word	0x0801bb98
 800fb0c:	0801bb1c 	.word	0x0801bb1c
 800fb10:	08094c5c 	.word	0x08094c5c

0800fb14 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fb14:	b480      	push	{r7}
 800fb16:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fb18:	bf00      	nop
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb20:	4770      	bx	lr
	...

0800fb24 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b086      	sub	sp, #24
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	60f8      	str	r0, [r7, #12]
 800fb2c:	60b9      	str	r1, [r7, #8]
 800fb2e:	607a      	str	r2, [r7, #4]
 800fb30:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d108      	bne.n	800fb4a <netif_add+0x26>
 800fb38:	4b57      	ldr	r3, [pc, #348]	; (800fc98 <netif_add+0x174>)
 800fb3a:	f240 1227 	movw	r2, #295	; 0x127
 800fb3e:	4957      	ldr	r1, [pc, #348]	; (800fc9c <netif_add+0x178>)
 800fb40:	4857      	ldr	r0, [pc, #348]	; (800fca0 <netif_add+0x17c>)
 800fb42:	f00a fa8f 	bl	801a064 <iprintf>
 800fb46:	2300      	movs	r3, #0
 800fb48:	e0a2      	b.n	800fc90 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800fb4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d108      	bne.n	800fb62 <netif_add+0x3e>
 800fb50:	4b51      	ldr	r3, [pc, #324]	; (800fc98 <netif_add+0x174>)
 800fb52:	f44f 7294 	mov.w	r2, #296	; 0x128
 800fb56:	4953      	ldr	r1, [pc, #332]	; (800fca4 <netif_add+0x180>)
 800fb58:	4851      	ldr	r0, [pc, #324]	; (800fca0 <netif_add+0x17c>)
 800fb5a:	f00a fa83 	bl	801a064 <iprintf>
 800fb5e:	2300      	movs	r3, #0
 800fb60:	e096      	b.n	800fc90 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800fb62:	68bb      	ldr	r3, [r7, #8]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d101      	bne.n	800fb6c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800fb68:	4b4f      	ldr	r3, [pc, #316]	; (800fca8 <netif_add+0x184>)
 800fb6a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d101      	bne.n	800fb76 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800fb72:	4b4d      	ldr	r3, [pc, #308]	; (800fca8 <netif_add+0x184>)
 800fb74:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fb76:	683b      	ldr	r3, [r7, #0]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d101      	bne.n	800fb80 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800fb7c:	4b4a      	ldr	r3, [pc, #296]	; (800fca8 <netif_add+0x184>)
 800fb7e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	2200      	movs	r2, #0
 800fb84:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	2200      	movs	r2, #0
 800fb8a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	2200      	movs	r2, #0
 800fb90:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	4a45      	ldr	r2, [pc, #276]	; (800fcac <netif_add+0x188>)
 800fb96:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	2200      	movs	r2, #0
 800fba2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	2200      	movs	r2, #0
 800fbaa:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	6a3a      	ldr	r2, [r7, #32]
 800fbb0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fbb2:	4b3f      	ldr	r3, [pc, #252]	; (800fcb0 <netif_add+0x18c>)
 800fbb4:	781a      	ldrb	r2, [r3, #0]
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fbc0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fbc2:	683b      	ldr	r3, [r7, #0]
 800fbc4:	687a      	ldr	r2, [r7, #4]
 800fbc6:	68b9      	ldr	r1, [r7, #8]
 800fbc8:	68f8      	ldr	r0, [r7, #12]
 800fbca:	f000 f913 	bl	800fdf4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fbce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbd0:	68f8      	ldr	r0, [r7, #12]
 800fbd2:	4798      	blx	r3
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d001      	beq.n	800fbde <netif_add+0xba>
    return NULL;
 800fbda:	2300      	movs	r3, #0
 800fbdc:	e058      	b.n	800fc90 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fbe4:	2bff      	cmp	r3, #255	; 0xff
 800fbe6:	d103      	bne.n	800fbf0 <netif_add+0xcc>
        netif->num = 0;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	2200      	movs	r2, #0
 800fbec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fbf4:	4b2f      	ldr	r3, [pc, #188]	; (800fcb4 <netif_add+0x190>)
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	617b      	str	r3, [r7, #20]
 800fbfa:	e02b      	b.n	800fc54 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fbfc:	697a      	ldr	r2, [r7, #20]
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	429a      	cmp	r2, r3
 800fc02:	d106      	bne.n	800fc12 <netif_add+0xee>
 800fc04:	4b24      	ldr	r3, [pc, #144]	; (800fc98 <netif_add+0x174>)
 800fc06:	f240 128b 	movw	r2, #395	; 0x18b
 800fc0a:	492b      	ldr	r1, [pc, #172]	; (800fcb8 <netif_add+0x194>)
 800fc0c:	4824      	ldr	r0, [pc, #144]	; (800fca0 <netif_add+0x17c>)
 800fc0e:	f00a fa29 	bl	801a064 <iprintf>
        num_netifs++;
 800fc12:	693b      	ldr	r3, [r7, #16]
 800fc14:	3301      	adds	r3, #1
 800fc16:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	2bff      	cmp	r3, #255	; 0xff
 800fc1c:	dd06      	ble.n	800fc2c <netif_add+0x108>
 800fc1e:	4b1e      	ldr	r3, [pc, #120]	; (800fc98 <netif_add+0x174>)
 800fc20:	f240 128d 	movw	r2, #397	; 0x18d
 800fc24:	4925      	ldr	r1, [pc, #148]	; (800fcbc <netif_add+0x198>)
 800fc26:	481e      	ldr	r0, [pc, #120]	; (800fca0 <netif_add+0x17c>)
 800fc28:	f00a fa1c 	bl	801a064 <iprintf>
        if (netif2->num == netif->num) {
 800fc2c:	697b      	ldr	r3, [r7, #20]
 800fc2e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d108      	bne.n	800fc4e <netif_add+0x12a>
          netif->num++;
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fc42:	3301      	adds	r3, #1
 800fc44:	b2da      	uxtb	r2, r3
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800fc4c:	e005      	b.n	800fc5a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fc4e:	697b      	ldr	r3, [r7, #20]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	617b      	str	r3, [r7, #20]
 800fc54:	697b      	ldr	r3, [r7, #20]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d1d0      	bne.n	800fbfc <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d1be      	bne.n	800fbde <netif_add+0xba>
  }
  if (netif->num == 254) {
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fc66:	2bfe      	cmp	r3, #254	; 0xfe
 800fc68:	d103      	bne.n	800fc72 <netif_add+0x14e>
    netif_num = 0;
 800fc6a:	4b11      	ldr	r3, [pc, #68]	; (800fcb0 <netif_add+0x18c>)
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	701a      	strb	r2, [r3, #0]
 800fc70:	e006      	b.n	800fc80 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fc78:	3301      	adds	r3, #1
 800fc7a:	b2da      	uxtb	r2, r3
 800fc7c:	4b0c      	ldr	r3, [pc, #48]	; (800fcb0 <netif_add+0x18c>)
 800fc7e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fc80:	4b0c      	ldr	r3, [pc, #48]	; (800fcb4 <netif_add+0x190>)
 800fc82:	681a      	ldr	r2, [r3, #0]
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fc88:	4a0a      	ldr	r2, [pc, #40]	; (800fcb4 <netif_add+0x190>)
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800fc8e:	68fb      	ldr	r3, [r7, #12]
}
 800fc90:	4618      	mov	r0, r3
 800fc92:	3718      	adds	r7, #24
 800fc94:	46bd      	mov	sp, r7
 800fc96:	bd80      	pop	{r7, pc}
 800fc98:	0801bbb4 	.word	0x0801bbb4
 800fc9c:	0801bc48 	.word	0x0801bc48
 800fca0:	0801bc04 	.word	0x0801bc04
 800fca4:	0801bc64 	.word	0x0801bc64
 800fca8:	08094cc0 	.word	0x08094cc0
 800fcac:	08010007 	.word	0x08010007
 800fcb0:	20000948 	.word	0x20000948
 800fcb4:	2001bc78 	.word	0x2001bc78
 800fcb8:	0801bc88 	.word	0x0801bc88
 800fcbc:	0801bc9c 	.word	0x0801bc9c

0800fcc0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b082      	sub	sp, #8
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
 800fcc8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800fcca:	6839      	ldr	r1, [r7, #0]
 800fccc:	6878      	ldr	r0, [r7, #4]
 800fcce:	f002 fd83 	bl	80127d8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800fcd2:	6839      	ldr	r1, [r7, #0]
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f007 fac1 	bl	801725c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800fcda:	bf00      	nop
 800fcdc:	3708      	adds	r7, #8
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bd80      	pop	{r7, pc}
	...

0800fce4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b086      	sub	sp, #24
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	60f8      	str	r0, [r7, #12]
 800fcec:	60b9      	str	r1, [r7, #8]
 800fcee:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800fcf0:	68bb      	ldr	r3, [r7, #8]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d106      	bne.n	800fd04 <netif_do_set_ipaddr+0x20>
 800fcf6:	4b1d      	ldr	r3, [pc, #116]	; (800fd6c <netif_do_set_ipaddr+0x88>)
 800fcf8:	f240 12cb 	movw	r2, #459	; 0x1cb
 800fcfc:	491c      	ldr	r1, [pc, #112]	; (800fd70 <netif_do_set_ipaddr+0x8c>)
 800fcfe:	481d      	ldr	r0, [pc, #116]	; (800fd74 <netif_do_set_ipaddr+0x90>)
 800fd00:	f00a f9b0 	bl	801a064 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d106      	bne.n	800fd18 <netif_do_set_ipaddr+0x34>
 800fd0a:	4b18      	ldr	r3, [pc, #96]	; (800fd6c <netif_do_set_ipaddr+0x88>)
 800fd0c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800fd10:	4917      	ldr	r1, [pc, #92]	; (800fd70 <netif_do_set_ipaddr+0x8c>)
 800fd12:	4818      	ldr	r0, [pc, #96]	; (800fd74 <netif_do_set_ipaddr+0x90>)
 800fd14:	f00a f9a6 	bl	801a064 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800fd18:	68bb      	ldr	r3, [r7, #8]
 800fd1a:	681a      	ldr	r2, [r3, #0]
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	3304      	adds	r3, #4
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	429a      	cmp	r2, r3
 800fd24:	d01c      	beq.n	800fd60 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800fd26:	68bb      	ldr	r3, [r7, #8]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	3304      	adds	r3, #4
 800fd30:	681a      	ldr	r2, [r3, #0]
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800fd36:	f107 0314 	add.w	r3, r7, #20
 800fd3a:	4619      	mov	r1, r3
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	f7ff ffbf 	bl	800fcc0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fd42:	68bb      	ldr	r3, [r7, #8]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d002      	beq.n	800fd4e <netif_do_set_ipaddr+0x6a>
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	e000      	b.n	800fd50 <netif_do_set_ipaddr+0x6c>
 800fd4e:	2300      	movs	r3, #0
 800fd50:	68fa      	ldr	r2, [r7, #12]
 800fd52:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fd54:	2101      	movs	r1, #1
 800fd56:	68f8      	ldr	r0, [r7, #12]
 800fd58:	f000 f8d2 	bl	800ff00 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	e000      	b.n	800fd62 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800fd60:	2300      	movs	r3, #0
}
 800fd62:	4618      	mov	r0, r3
 800fd64:	3718      	adds	r7, #24
 800fd66:	46bd      	mov	sp, r7
 800fd68:	bd80      	pop	{r7, pc}
 800fd6a:	bf00      	nop
 800fd6c:	0801bbb4 	.word	0x0801bbb4
 800fd70:	0801bccc 	.word	0x0801bccc
 800fd74:	0801bc04 	.word	0x0801bc04

0800fd78 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800fd78:	b480      	push	{r7}
 800fd7a:	b085      	sub	sp, #20
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	60f8      	str	r0, [r7, #12]
 800fd80:	60b9      	str	r1, [r7, #8]
 800fd82:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800fd84:	68bb      	ldr	r3, [r7, #8]
 800fd86:	681a      	ldr	r2, [r3, #0]
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	3308      	adds	r3, #8
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	d00a      	beq.n	800fda8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fd92:	68bb      	ldr	r3, [r7, #8]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d002      	beq.n	800fd9e <netif_do_set_netmask+0x26>
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	e000      	b.n	800fda0 <netif_do_set_netmask+0x28>
 800fd9e:	2300      	movs	r3, #0
 800fda0:	68fa      	ldr	r2, [r7, #12]
 800fda2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800fda4:	2301      	movs	r3, #1
 800fda6:	e000      	b.n	800fdaa <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800fda8:	2300      	movs	r3, #0
}
 800fdaa:	4618      	mov	r0, r3
 800fdac:	3714      	adds	r7, #20
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb4:	4770      	bx	lr

0800fdb6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800fdb6:	b480      	push	{r7}
 800fdb8:	b085      	sub	sp, #20
 800fdba:	af00      	add	r7, sp, #0
 800fdbc:	60f8      	str	r0, [r7, #12]
 800fdbe:	60b9      	str	r1, [r7, #8]
 800fdc0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	681a      	ldr	r2, [r3, #0]
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	330c      	adds	r3, #12
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	429a      	cmp	r2, r3
 800fdce:	d00a      	beq.n	800fde6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fdd0:	68bb      	ldr	r3, [r7, #8]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d002      	beq.n	800fddc <netif_do_set_gw+0x26>
 800fdd6:	68bb      	ldr	r3, [r7, #8]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	e000      	b.n	800fdde <netif_do_set_gw+0x28>
 800fddc:	2300      	movs	r3, #0
 800fdde:	68fa      	ldr	r2, [r7, #12]
 800fde0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800fde2:	2301      	movs	r3, #1
 800fde4:	e000      	b.n	800fde8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800fde6:	2300      	movs	r3, #0
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3714      	adds	r7, #20
 800fdec:	46bd      	mov	sp, r7
 800fdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf2:	4770      	bx	lr

0800fdf4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b088      	sub	sp, #32
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	60f8      	str	r0, [r7, #12]
 800fdfc:	60b9      	str	r1, [r7, #8]
 800fdfe:	607a      	str	r2, [r7, #4]
 800fe00:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800fe02:	2300      	movs	r3, #0
 800fe04:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800fe06:	2300      	movs	r3, #0
 800fe08:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800fe0a:	68bb      	ldr	r3, [r7, #8]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d101      	bne.n	800fe14 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800fe10:	4b1c      	ldr	r3, [pc, #112]	; (800fe84 <netif_set_addr+0x90>)
 800fe12:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d101      	bne.n	800fe1e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800fe1a:	4b1a      	ldr	r3, [pc, #104]	; (800fe84 <netif_set_addr+0x90>)
 800fe1c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d101      	bne.n	800fe28 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800fe24:	4b17      	ldr	r3, [pc, #92]	; (800fe84 <netif_set_addr+0x90>)
 800fe26:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d003      	beq.n	800fe36 <netif_set_addr+0x42>
 800fe2e:	68bb      	ldr	r3, [r7, #8]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d101      	bne.n	800fe3a <netif_set_addr+0x46>
 800fe36:	2301      	movs	r3, #1
 800fe38:	e000      	b.n	800fe3c <netif_set_addr+0x48>
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800fe3e:	697b      	ldr	r3, [r7, #20]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d006      	beq.n	800fe52 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fe44:	f107 0310 	add.w	r3, r7, #16
 800fe48:	461a      	mov	r2, r3
 800fe4a:	68b9      	ldr	r1, [r7, #8]
 800fe4c:	68f8      	ldr	r0, [r7, #12]
 800fe4e:	f7ff ff49 	bl	800fce4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800fe52:	69fa      	ldr	r2, [r7, #28]
 800fe54:	6879      	ldr	r1, [r7, #4]
 800fe56:	68f8      	ldr	r0, [r7, #12]
 800fe58:	f7ff ff8e 	bl	800fd78 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800fe5c:	69ba      	ldr	r2, [r7, #24]
 800fe5e:	6839      	ldr	r1, [r7, #0]
 800fe60:	68f8      	ldr	r0, [r7, #12]
 800fe62:	f7ff ffa8 	bl	800fdb6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800fe66:	697b      	ldr	r3, [r7, #20]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d106      	bne.n	800fe7a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fe6c:	f107 0310 	add.w	r3, r7, #16
 800fe70:	461a      	mov	r2, r3
 800fe72:	68b9      	ldr	r1, [r7, #8]
 800fe74:	68f8      	ldr	r0, [r7, #12]
 800fe76:	f7ff ff35 	bl	800fce4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800fe7a:	bf00      	nop
 800fe7c:	3720      	adds	r7, #32
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	bd80      	pop	{r7, pc}
 800fe82:	bf00      	nop
 800fe84:	08094cc0 	.word	0x08094cc0

0800fe88 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800fe88:	b480      	push	{r7}
 800fe8a:	b083      	sub	sp, #12
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800fe90:	4a04      	ldr	r2, [pc, #16]	; (800fea4 <netif_set_default+0x1c>)
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800fe96:	bf00      	nop
 800fe98:	370c      	adds	r7, #12
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea0:	4770      	bx	lr
 800fea2:	bf00      	nop
 800fea4:	2001bc7c 	.word	0x2001bc7c

0800fea8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b082      	sub	sp, #8
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d107      	bne.n	800fec6 <netif_set_up+0x1e>
 800feb6:	4b0f      	ldr	r3, [pc, #60]	; (800fef4 <netif_set_up+0x4c>)
 800feb8:	f44f 7254 	mov.w	r2, #848	; 0x350
 800febc:	490e      	ldr	r1, [pc, #56]	; (800fef8 <netif_set_up+0x50>)
 800febe:	480f      	ldr	r0, [pc, #60]	; (800fefc <netif_set_up+0x54>)
 800fec0:	f00a f8d0 	bl	801a064 <iprintf>
 800fec4:	e013      	b.n	800feee <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fecc:	f003 0301 	and.w	r3, r3, #1
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d10c      	bne.n	800feee <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800feda:	f043 0301 	orr.w	r3, r3, #1
 800fede:	b2da      	uxtb	r2, r3
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800fee6:	2103      	movs	r1, #3
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f000 f809 	bl	800ff00 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800feee:	3708      	adds	r7, #8
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}
 800fef4:	0801bbb4 	.word	0x0801bbb4
 800fef8:	0801bd3c 	.word	0x0801bd3c
 800fefc:	0801bc04 	.word	0x0801bc04

0800ff00 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b082      	sub	sp, #8
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	460b      	mov	r3, r1
 800ff0a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d106      	bne.n	800ff20 <netif_issue_reports+0x20>
 800ff12:	4b18      	ldr	r3, [pc, #96]	; (800ff74 <netif_issue_reports+0x74>)
 800ff14:	f240 326d 	movw	r2, #877	; 0x36d
 800ff18:	4917      	ldr	r1, [pc, #92]	; (800ff78 <netif_issue_reports+0x78>)
 800ff1a:	4818      	ldr	r0, [pc, #96]	; (800ff7c <netif_issue_reports+0x7c>)
 800ff1c:	f00a f8a2 	bl	801a064 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff26:	f003 0304 	and.w	r3, r3, #4
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d01e      	beq.n	800ff6c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff34:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d017      	beq.n	800ff6c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ff3c:	78fb      	ldrb	r3, [r7, #3]
 800ff3e:	f003 0301 	and.w	r3, r3, #1
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d013      	beq.n	800ff6e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	3304      	adds	r3, #4
 800ff4a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d00e      	beq.n	800ff6e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff56:	f003 0308 	and.w	r3, r3, #8
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d007      	beq.n	800ff6e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	3304      	adds	r3, #4
 800ff62:	4619      	mov	r1, r3
 800ff64:	6878      	ldr	r0, [r7, #4]
 800ff66:	f008 f8e3 	bl	8018130 <etharp_request>
 800ff6a:	e000      	b.n	800ff6e <netif_issue_reports+0x6e>
    return;
 800ff6c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800ff6e:	3708      	adds	r7, #8
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}
 800ff74:	0801bbb4 	.word	0x0801bbb4
 800ff78:	0801bd58 	.word	0x0801bd58
 800ff7c:	0801bc04 	.word	0x0801bc04

0800ff80 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b082      	sub	sp, #8
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d107      	bne.n	800ff9e <netif_set_down+0x1e>
 800ff8e:	4b12      	ldr	r3, [pc, #72]	; (800ffd8 <netif_set_down+0x58>)
 800ff90:	f240 329b 	movw	r2, #923	; 0x39b
 800ff94:	4911      	ldr	r1, [pc, #68]	; (800ffdc <netif_set_down+0x5c>)
 800ff96:	4812      	ldr	r0, [pc, #72]	; (800ffe0 <netif_set_down+0x60>)
 800ff98:	f00a f864 	bl	801a064 <iprintf>
 800ff9c:	e019      	b.n	800ffd2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffa4:	f003 0301 	and.w	r3, r3, #1
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d012      	beq.n	800ffd2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffb2:	f023 0301 	bic.w	r3, r3, #1
 800ffb6:	b2da      	uxtb	r2, r3
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffc4:	f003 0308 	and.w	r3, r3, #8
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d002      	beq.n	800ffd2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800ffcc:	6878      	ldr	r0, [r7, #4]
 800ffce:	f007 fc6d 	bl	80178ac <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800ffd2:	3708      	adds	r7, #8
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	bd80      	pop	{r7, pc}
 800ffd8:	0801bbb4 	.word	0x0801bbb4
 800ffdc:	0801bd7c 	.word	0x0801bd7c
 800ffe0:	0801bc04 	.word	0x0801bc04

0800ffe4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b083      	sub	sp, #12
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
 800ffec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d002      	beq.n	800fffa <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	683a      	ldr	r2, [r7, #0]
 800fff8:	61da      	str	r2, [r3, #28]
  }
}
 800fffa:	bf00      	nop
 800fffc:	370c      	adds	r7, #12
 800fffe:	46bd      	mov	sp, r7
 8010000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010004:	4770      	bx	lr

08010006 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010006:	b480      	push	{r7}
 8010008:	b085      	sub	sp, #20
 801000a:	af00      	add	r7, sp, #0
 801000c:	60f8      	str	r0, [r7, #12]
 801000e:	60b9      	str	r1, [r7, #8]
 8010010:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8010012:	f06f 030b 	mvn.w	r3, #11
}
 8010016:	4618      	mov	r0, r3
 8010018:	3714      	adds	r7, #20
 801001a:	46bd      	mov	sp, r7
 801001c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010020:	4770      	bx	lr
	...

08010024 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8010024:	b480      	push	{r7}
 8010026:	b085      	sub	sp, #20
 8010028:	af00      	add	r7, sp, #0
 801002a:	4603      	mov	r3, r0
 801002c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801002e:	79fb      	ldrb	r3, [r7, #7]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d013      	beq.n	801005c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010034:	4b0d      	ldr	r3, [pc, #52]	; (801006c <netif_get_by_index+0x48>)
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	60fb      	str	r3, [r7, #12]
 801003a:	e00c      	b.n	8010056 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010042:	3301      	adds	r3, #1
 8010044:	b2db      	uxtb	r3, r3
 8010046:	79fa      	ldrb	r2, [r7, #7]
 8010048:	429a      	cmp	r2, r3
 801004a:	d101      	bne.n	8010050 <netif_get_by_index+0x2c>
        return netif; /* found! */
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	e006      	b.n	801005e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	60fb      	str	r3, [r7, #12]
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d1ef      	bne.n	801003c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 801005c:	2300      	movs	r3, #0
}
 801005e:	4618      	mov	r0, r3
 8010060:	3714      	adds	r7, #20
 8010062:	46bd      	mov	sp, r7
 8010064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010068:	4770      	bx	lr
 801006a:	bf00      	nop
 801006c:	2001bc78 	.word	0x2001bc78

08010070 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b082      	sub	sp, #8
 8010074:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010076:	4b0c      	ldr	r3, [pc, #48]	; (80100a8 <pbuf_free_ooseq+0x38>)
 8010078:	2200      	movs	r2, #0
 801007a:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801007c:	4b0b      	ldr	r3, [pc, #44]	; (80100ac <pbuf_free_ooseq+0x3c>)
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	607b      	str	r3, [r7, #4]
 8010082:	e00a      	b.n	801009a <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010088:	2b00      	cmp	r3, #0
 801008a:	d003      	beq.n	8010094 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801008c:	6878      	ldr	r0, [r7, #4]
 801008e:	f002 fbe1 	bl	8012854 <tcp_free_ooseq>
      return;
 8010092:	e005      	b.n	80100a0 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	68db      	ldr	r3, [r3, #12]
 8010098:	607b      	str	r3, [r7, #4]
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d1f1      	bne.n	8010084 <pbuf_free_ooseq+0x14>
    }
  }
}
 80100a0:	3708      	adds	r7, #8
 80100a2:	46bd      	mov	sp, r7
 80100a4:	bd80      	pop	{r7, pc}
 80100a6:	bf00      	nop
 80100a8:	2001bc80 	.word	0x2001bc80
 80100ac:	2001bc88 	.word	0x2001bc88

080100b0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80100b0:	b480      	push	{r7}
 80100b2:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 80100b4:	4b03      	ldr	r3, [pc, #12]	; (80100c4 <pbuf_pool_is_empty+0x14>)
 80100b6:	2201      	movs	r2, #1
 80100b8:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80100ba:	bf00      	nop
 80100bc:	46bd      	mov	sp, r7
 80100be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c2:	4770      	bx	lr
 80100c4:	2001bc80 	.word	0x2001bc80

080100c8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80100c8:	b480      	push	{r7}
 80100ca:	b085      	sub	sp, #20
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	60f8      	str	r0, [r7, #12]
 80100d0:	60b9      	str	r1, [r7, #8]
 80100d2:	4611      	mov	r1, r2
 80100d4:	461a      	mov	r2, r3
 80100d6:	460b      	mov	r3, r1
 80100d8:	80fb      	strh	r3, [r7, #6]
 80100da:	4613      	mov	r3, r2
 80100dc:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	2200      	movs	r2, #0
 80100e2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	68ba      	ldr	r2, [r7, #8]
 80100e8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	88fa      	ldrh	r2, [r7, #6]
 80100ee:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	88ba      	ldrh	r2, [r7, #4]
 80100f4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80100f6:	8b3b      	ldrh	r3, [r7, #24]
 80100f8:	b2da      	uxtb	r2, r3
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	7f3a      	ldrb	r2, [r7, #28]
 8010102:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	2201      	movs	r2, #1
 8010108:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	2200      	movs	r2, #0
 801010e:	73da      	strb	r2, [r3, #15]
}
 8010110:	bf00      	nop
 8010112:	3714      	adds	r7, #20
 8010114:	46bd      	mov	sp, r7
 8010116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011a:	4770      	bx	lr

0801011c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b08c      	sub	sp, #48	; 0x30
 8010120:	af02      	add	r7, sp, #8
 8010122:	4603      	mov	r3, r0
 8010124:	71fb      	strb	r3, [r7, #7]
 8010126:	460b      	mov	r3, r1
 8010128:	80bb      	strh	r3, [r7, #4]
 801012a:	4613      	mov	r3, r2
 801012c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801012e:	79fb      	ldrb	r3, [r7, #7]
 8010130:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010132:	887b      	ldrh	r3, [r7, #2]
 8010134:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010138:	d07f      	beq.n	801023a <pbuf_alloc+0x11e>
 801013a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801013e:	f300 80c8 	bgt.w	80102d2 <pbuf_alloc+0x1b6>
 8010142:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010146:	d010      	beq.n	801016a <pbuf_alloc+0x4e>
 8010148:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801014c:	f300 80c1 	bgt.w	80102d2 <pbuf_alloc+0x1b6>
 8010150:	2b01      	cmp	r3, #1
 8010152:	d002      	beq.n	801015a <pbuf_alloc+0x3e>
 8010154:	2b41      	cmp	r3, #65	; 0x41
 8010156:	f040 80bc 	bne.w	80102d2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801015a:	887a      	ldrh	r2, [r7, #2]
 801015c:	88bb      	ldrh	r3, [r7, #4]
 801015e:	4619      	mov	r1, r3
 8010160:	2000      	movs	r0, #0
 8010162:	f000 f8d1 	bl	8010308 <pbuf_alloc_reference>
 8010166:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8010168:	e0bd      	b.n	80102e6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801016a:	2300      	movs	r3, #0
 801016c:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 801016e:	2300      	movs	r3, #0
 8010170:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8010172:	88bb      	ldrh	r3, [r7, #4]
 8010174:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010176:	2008      	movs	r0, #8
 8010178:	f7ff fc56 	bl	800fa28 <memp_malloc>
 801017c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801017e:	693b      	ldr	r3, [r7, #16]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d109      	bne.n	8010198 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8010184:	f7ff ff94 	bl	80100b0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801018a:	2b00      	cmp	r3, #0
 801018c:	d002      	beq.n	8010194 <pbuf_alloc+0x78>
            pbuf_free(p);
 801018e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010190:	f000 faa8 	bl	80106e4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010194:	2300      	movs	r3, #0
 8010196:	e0a7      	b.n	80102e8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010198:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801019a:	3303      	adds	r3, #3
 801019c:	b29b      	uxth	r3, r3
 801019e:	f023 0303 	bic.w	r3, r3, #3
 80101a2:	b29b      	uxth	r3, r3
 80101a4:	f5c3 7373 	rsb	r3, r3, #972	; 0x3cc
 80101a8:	b29b      	uxth	r3, r3
 80101aa:	8b7a      	ldrh	r2, [r7, #26]
 80101ac:	4293      	cmp	r3, r2
 80101ae:	bf28      	it	cs
 80101b0:	4613      	movcs	r3, r2
 80101b2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80101b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80101b6:	3310      	adds	r3, #16
 80101b8:	693a      	ldr	r2, [r7, #16]
 80101ba:	4413      	add	r3, r2
 80101bc:	3303      	adds	r3, #3
 80101be:	f023 0303 	bic.w	r3, r3, #3
 80101c2:	4618      	mov	r0, r3
 80101c4:	89f9      	ldrh	r1, [r7, #14]
 80101c6:	8b7a      	ldrh	r2, [r7, #26]
 80101c8:	2300      	movs	r3, #0
 80101ca:	9301      	str	r3, [sp, #4]
 80101cc:	887b      	ldrh	r3, [r7, #2]
 80101ce:	9300      	str	r3, [sp, #0]
 80101d0:	460b      	mov	r3, r1
 80101d2:	4601      	mov	r1, r0
 80101d4:	6938      	ldr	r0, [r7, #16]
 80101d6:	f7ff ff77 	bl	80100c8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80101da:	693b      	ldr	r3, [r7, #16]
 80101dc:	685b      	ldr	r3, [r3, #4]
 80101de:	f003 0303 	and.w	r3, r3, #3
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d006      	beq.n	80101f4 <pbuf_alloc+0xd8>
 80101e6:	4b42      	ldr	r3, [pc, #264]	; (80102f0 <pbuf_alloc+0x1d4>)
 80101e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80101ec:	4941      	ldr	r1, [pc, #260]	; (80102f4 <pbuf_alloc+0x1d8>)
 80101ee:	4842      	ldr	r0, [pc, #264]	; (80102f8 <pbuf_alloc+0x1dc>)
 80101f0:	f009 ff38 	bl	801a064 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80101f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80101f6:	3303      	adds	r3, #3
 80101f8:	f023 0303 	bic.w	r3, r3, #3
 80101fc:	f5b3 7f73 	cmp.w	r3, #972	; 0x3cc
 8010200:	d106      	bne.n	8010210 <pbuf_alloc+0xf4>
 8010202:	4b3b      	ldr	r3, [pc, #236]	; (80102f0 <pbuf_alloc+0x1d4>)
 8010204:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010208:	493c      	ldr	r1, [pc, #240]	; (80102fc <pbuf_alloc+0x1e0>)
 801020a:	483b      	ldr	r0, [pc, #236]	; (80102f8 <pbuf_alloc+0x1dc>)
 801020c:	f009 ff2a 	bl	801a064 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010212:	2b00      	cmp	r3, #0
 8010214:	d102      	bne.n	801021c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010216:	693b      	ldr	r3, [r7, #16]
 8010218:	627b      	str	r3, [r7, #36]	; 0x24
 801021a:	e002      	b.n	8010222 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801021c:	69fb      	ldr	r3, [r7, #28]
 801021e:	693a      	ldr	r2, [r7, #16]
 8010220:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8010222:	693b      	ldr	r3, [r7, #16]
 8010224:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8010226:	8b7a      	ldrh	r2, [r7, #26]
 8010228:	89fb      	ldrh	r3, [r7, #14]
 801022a:	1ad3      	subs	r3, r2, r3
 801022c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801022e:	2300      	movs	r3, #0
 8010230:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8010232:	8b7b      	ldrh	r3, [r7, #26]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d19e      	bne.n	8010176 <pbuf_alloc+0x5a>
      break;
 8010238:	e055      	b.n	80102e6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801023a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801023c:	3303      	adds	r3, #3
 801023e:	b29b      	uxth	r3, r3
 8010240:	f023 0303 	bic.w	r3, r3, #3
 8010244:	b29a      	uxth	r2, r3
 8010246:	88bb      	ldrh	r3, [r7, #4]
 8010248:	3303      	adds	r3, #3
 801024a:	b29b      	uxth	r3, r3
 801024c:	f023 0303 	bic.w	r3, r3, #3
 8010250:	b29b      	uxth	r3, r3
 8010252:	4413      	add	r3, r2
 8010254:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8010256:	8b3b      	ldrh	r3, [r7, #24]
 8010258:	3310      	adds	r3, #16
 801025a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801025c:	8b3a      	ldrh	r2, [r7, #24]
 801025e:	88bb      	ldrh	r3, [r7, #4]
 8010260:	3303      	adds	r3, #3
 8010262:	f023 0303 	bic.w	r3, r3, #3
 8010266:	429a      	cmp	r2, r3
 8010268:	d306      	bcc.n	8010278 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801026a:	8afa      	ldrh	r2, [r7, #22]
 801026c:	88bb      	ldrh	r3, [r7, #4]
 801026e:	3303      	adds	r3, #3
 8010270:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010274:	429a      	cmp	r2, r3
 8010276:	d201      	bcs.n	801027c <pbuf_alloc+0x160>
        return NULL;
 8010278:	2300      	movs	r3, #0
 801027a:	e035      	b.n	80102e8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801027c:	8afb      	ldrh	r3, [r7, #22]
 801027e:	4618      	mov	r0, r3
 8010280:	f7ff fa60 	bl	800f744 <mem_malloc>
 8010284:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8010286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010288:	2b00      	cmp	r3, #0
 801028a:	d101      	bne.n	8010290 <pbuf_alloc+0x174>
        return NULL;
 801028c:	2300      	movs	r3, #0
 801028e:	e02b      	b.n	80102e8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010290:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010292:	3310      	adds	r3, #16
 8010294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010296:	4413      	add	r3, r2
 8010298:	3303      	adds	r3, #3
 801029a:	f023 0303 	bic.w	r3, r3, #3
 801029e:	4618      	mov	r0, r3
 80102a0:	88b9      	ldrh	r1, [r7, #4]
 80102a2:	88ba      	ldrh	r2, [r7, #4]
 80102a4:	2300      	movs	r3, #0
 80102a6:	9301      	str	r3, [sp, #4]
 80102a8:	887b      	ldrh	r3, [r7, #2]
 80102aa:	9300      	str	r3, [sp, #0]
 80102ac:	460b      	mov	r3, r1
 80102ae:	4601      	mov	r1, r0
 80102b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102b2:	f7ff ff09 	bl	80100c8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80102b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102b8:	685b      	ldr	r3, [r3, #4]
 80102ba:	f003 0303 	and.w	r3, r3, #3
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d010      	beq.n	80102e4 <pbuf_alloc+0x1c8>
 80102c2:	4b0b      	ldr	r3, [pc, #44]	; (80102f0 <pbuf_alloc+0x1d4>)
 80102c4:	f44f 7291 	mov.w	r2, #290	; 0x122
 80102c8:	490d      	ldr	r1, [pc, #52]	; (8010300 <pbuf_alloc+0x1e4>)
 80102ca:	480b      	ldr	r0, [pc, #44]	; (80102f8 <pbuf_alloc+0x1dc>)
 80102cc:	f009 feca 	bl	801a064 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80102d0:	e008      	b.n	80102e4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80102d2:	4b07      	ldr	r3, [pc, #28]	; (80102f0 <pbuf_alloc+0x1d4>)
 80102d4:	f240 1227 	movw	r2, #295	; 0x127
 80102d8:	490a      	ldr	r1, [pc, #40]	; (8010304 <pbuf_alloc+0x1e8>)
 80102da:	4807      	ldr	r0, [pc, #28]	; (80102f8 <pbuf_alloc+0x1dc>)
 80102dc:	f009 fec2 	bl	801a064 <iprintf>
      return NULL;
 80102e0:	2300      	movs	r3, #0
 80102e2:	e001      	b.n	80102e8 <pbuf_alloc+0x1cc>
      break;
 80102e4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80102e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80102e8:	4618      	mov	r0, r3
 80102ea:	3728      	adds	r7, #40	; 0x28
 80102ec:	46bd      	mov	sp, r7
 80102ee:	bd80      	pop	{r7, pc}
 80102f0:	0801bde4 	.word	0x0801bde4
 80102f4:	0801be14 	.word	0x0801be14
 80102f8:	0801be44 	.word	0x0801be44
 80102fc:	0801be6c 	.word	0x0801be6c
 8010300:	0801bea0 	.word	0x0801bea0
 8010304:	0801becc 	.word	0x0801becc

08010308 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b086      	sub	sp, #24
 801030c:	af02      	add	r7, sp, #8
 801030e:	6078      	str	r0, [r7, #4]
 8010310:	460b      	mov	r3, r1
 8010312:	807b      	strh	r3, [r7, #2]
 8010314:	4613      	mov	r3, r2
 8010316:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010318:	883b      	ldrh	r3, [r7, #0]
 801031a:	2b41      	cmp	r3, #65	; 0x41
 801031c:	d009      	beq.n	8010332 <pbuf_alloc_reference+0x2a>
 801031e:	883b      	ldrh	r3, [r7, #0]
 8010320:	2b01      	cmp	r3, #1
 8010322:	d006      	beq.n	8010332 <pbuf_alloc_reference+0x2a>
 8010324:	4b0f      	ldr	r3, [pc, #60]	; (8010364 <pbuf_alloc_reference+0x5c>)
 8010326:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801032a:	490f      	ldr	r1, [pc, #60]	; (8010368 <pbuf_alloc_reference+0x60>)
 801032c:	480f      	ldr	r0, [pc, #60]	; (801036c <pbuf_alloc_reference+0x64>)
 801032e:	f009 fe99 	bl	801a064 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010332:	2007      	movs	r0, #7
 8010334:	f7ff fb78 	bl	800fa28 <memp_malloc>
 8010338:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d101      	bne.n	8010344 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010340:	2300      	movs	r3, #0
 8010342:	e00b      	b.n	801035c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8010344:	8879      	ldrh	r1, [r7, #2]
 8010346:	887a      	ldrh	r2, [r7, #2]
 8010348:	2300      	movs	r3, #0
 801034a:	9301      	str	r3, [sp, #4]
 801034c:	883b      	ldrh	r3, [r7, #0]
 801034e:	9300      	str	r3, [sp, #0]
 8010350:	460b      	mov	r3, r1
 8010352:	6879      	ldr	r1, [r7, #4]
 8010354:	68f8      	ldr	r0, [r7, #12]
 8010356:	f7ff feb7 	bl	80100c8 <pbuf_init_alloced_pbuf>
  return p;
 801035a:	68fb      	ldr	r3, [r7, #12]
}
 801035c:	4618      	mov	r0, r3
 801035e:	3710      	adds	r7, #16
 8010360:	46bd      	mov	sp, r7
 8010362:	bd80      	pop	{r7, pc}
 8010364:	0801bde4 	.word	0x0801bde4
 8010368:	0801bee8 	.word	0x0801bee8
 801036c:	0801be44 	.word	0x0801be44

08010370 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b088      	sub	sp, #32
 8010374:	af02      	add	r7, sp, #8
 8010376:	607b      	str	r3, [r7, #4]
 8010378:	4603      	mov	r3, r0
 801037a:	73fb      	strb	r3, [r7, #15]
 801037c:	460b      	mov	r3, r1
 801037e:	81bb      	strh	r3, [r7, #12]
 8010380:	4613      	mov	r3, r2
 8010382:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8010384:	7bfb      	ldrb	r3, [r7, #15]
 8010386:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010388:	8a7b      	ldrh	r3, [r7, #18]
 801038a:	3303      	adds	r3, #3
 801038c:	f023 0203 	bic.w	r2, r3, #3
 8010390:	89bb      	ldrh	r3, [r7, #12]
 8010392:	441a      	add	r2, r3
 8010394:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010396:	429a      	cmp	r2, r3
 8010398:	d901      	bls.n	801039e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801039a:	2300      	movs	r3, #0
 801039c:	e018      	b.n	80103d0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801039e:	6a3b      	ldr	r3, [r7, #32]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d007      	beq.n	80103b4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80103a4:	8a7b      	ldrh	r3, [r7, #18]
 80103a6:	3303      	adds	r3, #3
 80103a8:	f023 0303 	bic.w	r3, r3, #3
 80103ac:	6a3a      	ldr	r2, [r7, #32]
 80103ae:	4413      	add	r3, r2
 80103b0:	617b      	str	r3, [r7, #20]
 80103b2:	e001      	b.n	80103b8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80103b4:	2300      	movs	r3, #0
 80103b6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80103b8:	6878      	ldr	r0, [r7, #4]
 80103ba:	89b9      	ldrh	r1, [r7, #12]
 80103bc:	89ba      	ldrh	r2, [r7, #12]
 80103be:	2302      	movs	r3, #2
 80103c0:	9301      	str	r3, [sp, #4]
 80103c2:	897b      	ldrh	r3, [r7, #10]
 80103c4:	9300      	str	r3, [sp, #0]
 80103c6:	460b      	mov	r3, r1
 80103c8:	6979      	ldr	r1, [r7, #20]
 80103ca:	f7ff fe7d 	bl	80100c8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80103ce:	687b      	ldr	r3, [r7, #4]
}
 80103d0:	4618      	mov	r0, r3
 80103d2:	3718      	adds	r7, #24
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bd80      	pop	{r7, pc}

080103d8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b084      	sub	sp, #16
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
 80103e0:	460b      	mov	r3, r1
 80103e2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d106      	bne.n	80103f8 <pbuf_realloc+0x20>
 80103ea:	4b3a      	ldr	r3, [pc, #232]	; (80104d4 <pbuf_realloc+0xfc>)
 80103ec:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80103f0:	4939      	ldr	r1, [pc, #228]	; (80104d8 <pbuf_realloc+0x100>)
 80103f2:	483a      	ldr	r0, [pc, #232]	; (80104dc <pbuf_realloc+0x104>)
 80103f4:	f009 fe36 	bl	801a064 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	891b      	ldrh	r3, [r3, #8]
 80103fc:	887a      	ldrh	r2, [r7, #2]
 80103fe:	429a      	cmp	r2, r3
 8010400:	d263      	bcs.n	80104ca <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	891a      	ldrh	r2, [r3, #8]
 8010406:	887b      	ldrh	r3, [r7, #2]
 8010408:	1ad3      	subs	r3, r2, r3
 801040a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801040c:	887b      	ldrh	r3, [r7, #2]
 801040e:	817b      	strh	r3, [r7, #10]
  q = p;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010414:	e018      	b.n	8010448 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	895b      	ldrh	r3, [r3, #10]
 801041a:	897a      	ldrh	r2, [r7, #10]
 801041c:	1ad3      	subs	r3, r2, r3
 801041e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	891a      	ldrh	r2, [r3, #8]
 8010424:	893b      	ldrh	r3, [r7, #8]
 8010426:	1ad3      	subs	r3, r2, r3
 8010428:	b29a      	uxth	r2, r3
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d106      	bne.n	8010448 <pbuf_realloc+0x70>
 801043a:	4b26      	ldr	r3, [pc, #152]	; (80104d4 <pbuf_realloc+0xfc>)
 801043c:	f240 12af 	movw	r2, #431	; 0x1af
 8010440:	4927      	ldr	r1, [pc, #156]	; (80104e0 <pbuf_realloc+0x108>)
 8010442:	4826      	ldr	r0, [pc, #152]	; (80104dc <pbuf_realloc+0x104>)
 8010444:	f009 fe0e 	bl	801a064 <iprintf>
  while (rem_len > q->len) {
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	895b      	ldrh	r3, [r3, #10]
 801044c:	897a      	ldrh	r2, [r7, #10]
 801044e:	429a      	cmp	r2, r3
 8010450:	d8e1      	bhi.n	8010416 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	7b1b      	ldrb	r3, [r3, #12]
 8010456:	f003 030f 	and.w	r3, r3, #15
 801045a:	2b00      	cmp	r3, #0
 801045c:	d121      	bne.n	80104a2 <pbuf_realloc+0xca>
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	895b      	ldrh	r3, [r3, #10]
 8010462:	897a      	ldrh	r2, [r7, #10]
 8010464:	429a      	cmp	r2, r3
 8010466:	d01c      	beq.n	80104a2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	7b5b      	ldrb	r3, [r3, #13]
 801046c:	f003 0302 	and.w	r3, r3, #2
 8010470:	2b00      	cmp	r3, #0
 8010472:	d116      	bne.n	80104a2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	685a      	ldr	r2, [r3, #4]
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	1ad3      	subs	r3, r2, r3
 801047c:	b29a      	uxth	r2, r3
 801047e:	897b      	ldrh	r3, [r7, #10]
 8010480:	4413      	add	r3, r2
 8010482:	b29b      	uxth	r3, r3
 8010484:	4619      	mov	r1, r3
 8010486:	68f8      	ldr	r0, [r7, #12]
 8010488:	f7ff f85a 	bl	800f540 <mem_trim>
 801048c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	2b00      	cmp	r3, #0
 8010492:	d106      	bne.n	80104a2 <pbuf_realloc+0xca>
 8010494:	4b0f      	ldr	r3, [pc, #60]	; (80104d4 <pbuf_realloc+0xfc>)
 8010496:	f240 12bd 	movw	r2, #445	; 0x1bd
 801049a:	4912      	ldr	r1, [pc, #72]	; (80104e4 <pbuf_realloc+0x10c>)
 801049c:	480f      	ldr	r0, [pc, #60]	; (80104dc <pbuf_realloc+0x104>)
 801049e:	f009 fde1 	bl	801a064 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	897a      	ldrh	r2, [r7, #10]
 80104a6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	895a      	ldrh	r2, [r3, #10]
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d004      	beq.n	80104c2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	4618      	mov	r0, r3
 80104be:	f000 f911 	bl	80106e4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	2200      	movs	r2, #0
 80104c6:	601a      	str	r2, [r3, #0]
 80104c8:	e000      	b.n	80104cc <pbuf_realloc+0xf4>
    return;
 80104ca:	bf00      	nop

}
 80104cc:	3710      	adds	r7, #16
 80104ce:	46bd      	mov	sp, r7
 80104d0:	bd80      	pop	{r7, pc}
 80104d2:	bf00      	nop
 80104d4:	0801bde4 	.word	0x0801bde4
 80104d8:	0801befc 	.word	0x0801befc
 80104dc:	0801be44 	.word	0x0801be44
 80104e0:	0801bf14 	.word	0x0801bf14
 80104e4:	0801bf2c 	.word	0x0801bf2c

080104e8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b086      	sub	sp, #24
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	60f8      	str	r0, [r7, #12]
 80104f0:	60b9      	str	r1, [r7, #8]
 80104f2:	4613      	mov	r3, r2
 80104f4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d106      	bne.n	801050a <pbuf_add_header_impl+0x22>
 80104fc:	4b2b      	ldr	r3, [pc, #172]	; (80105ac <pbuf_add_header_impl+0xc4>)
 80104fe:	f240 12df 	movw	r2, #479	; 0x1df
 8010502:	492b      	ldr	r1, [pc, #172]	; (80105b0 <pbuf_add_header_impl+0xc8>)
 8010504:	482b      	ldr	r0, [pc, #172]	; (80105b4 <pbuf_add_header_impl+0xcc>)
 8010506:	f009 fdad 	bl	801a064 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d003      	beq.n	8010518 <pbuf_add_header_impl+0x30>
 8010510:	68bb      	ldr	r3, [r7, #8]
 8010512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010516:	d301      	bcc.n	801051c <pbuf_add_header_impl+0x34>
    return 1;
 8010518:	2301      	movs	r3, #1
 801051a:	e043      	b.n	80105a4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d101      	bne.n	8010526 <pbuf_add_header_impl+0x3e>
    return 0;
 8010522:	2300      	movs	r3, #0
 8010524:	e03e      	b.n	80105a4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	891a      	ldrh	r2, [r3, #8]
 801052e:	8a7b      	ldrh	r3, [r7, #18]
 8010530:	4413      	add	r3, r2
 8010532:	b29b      	uxth	r3, r3
 8010534:	8a7a      	ldrh	r2, [r7, #18]
 8010536:	429a      	cmp	r2, r3
 8010538:	d901      	bls.n	801053e <pbuf_add_header_impl+0x56>
    return 1;
 801053a:	2301      	movs	r3, #1
 801053c:	e032      	b.n	80105a4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	7b1b      	ldrb	r3, [r3, #12]
 8010542:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8010544:	8a3b      	ldrh	r3, [r7, #16]
 8010546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801054a:	2b00      	cmp	r3, #0
 801054c:	d00c      	beq.n	8010568 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	685a      	ldr	r2, [r3, #4]
 8010552:	68bb      	ldr	r3, [r7, #8]
 8010554:	425b      	negs	r3, r3
 8010556:	4413      	add	r3, r2
 8010558:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	3310      	adds	r3, #16
 801055e:	697a      	ldr	r2, [r7, #20]
 8010560:	429a      	cmp	r2, r3
 8010562:	d20d      	bcs.n	8010580 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8010564:	2301      	movs	r3, #1
 8010566:	e01d      	b.n	80105a4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8010568:	79fb      	ldrb	r3, [r7, #7]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d006      	beq.n	801057c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	685a      	ldr	r2, [r3, #4]
 8010572:	68bb      	ldr	r3, [r7, #8]
 8010574:	425b      	negs	r3, r3
 8010576:	4413      	add	r3, r2
 8010578:	617b      	str	r3, [r7, #20]
 801057a:	e001      	b.n	8010580 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801057c:	2301      	movs	r3, #1
 801057e:	e011      	b.n	80105a4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	697a      	ldr	r2, [r7, #20]
 8010584:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	895a      	ldrh	r2, [r3, #10]
 801058a:	8a7b      	ldrh	r3, [r7, #18]
 801058c:	4413      	add	r3, r2
 801058e:	b29a      	uxth	r2, r3
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	891a      	ldrh	r2, [r3, #8]
 8010598:	8a7b      	ldrh	r3, [r7, #18]
 801059a:	4413      	add	r3, r2
 801059c:	b29a      	uxth	r2, r3
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	811a      	strh	r2, [r3, #8]


  return 0;
 80105a2:	2300      	movs	r3, #0
}
 80105a4:	4618      	mov	r0, r3
 80105a6:	3718      	adds	r7, #24
 80105a8:	46bd      	mov	sp, r7
 80105aa:	bd80      	pop	{r7, pc}
 80105ac:	0801bde4 	.word	0x0801bde4
 80105b0:	0801bf48 	.word	0x0801bf48
 80105b4:	0801be44 	.word	0x0801be44

080105b8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b082      	sub	sp, #8
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
 80105c0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80105c2:	2200      	movs	r2, #0
 80105c4:	6839      	ldr	r1, [r7, #0]
 80105c6:	6878      	ldr	r0, [r7, #4]
 80105c8:	f7ff ff8e 	bl	80104e8 <pbuf_add_header_impl>
 80105cc:	4603      	mov	r3, r0
}
 80105ce:	4618      	mov	r0, r3
 80105d0:	3708      	adds	r7, #8
 80105d2:	46bd      	mov	sp, r7
 80105d4:	bd80      	pop	{r7, pc}
	...

080105d8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b084      	sub	sp, #16
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
 80105e0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d106      	bne.n	80105f6 <pbuf_remove_header+0x1e>
 80105e8:	4b20      	ldr	r3, [pc, #128]	; (801066c <pbuf_remove_header+0x94>)
 80105ea:	f240 224b 	movw	r2, #587	; 0x24b
 80105ee:	4920      	ldr	r1, [pc, #128]	; (8010670 <pbuf_remove_header+0x98>)
 80105f0:	4820      	ldr	r0, [pc, #128]	; (8010674 <pbuf_remove_header+0x9c>)
 80105f2:	f009 fd37 	bl	801a064 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d003      	beq.n	8010604 <pbuf_remove_header+0x2c>
 80105fc:	683b      	ldr	r3, [r7, #0]
 80105fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010602:	d301      	bcc.n	8010608 <pbuf_remove_header+0x30>
    return 1;
 8010604:	2301      	movs	r3, #1
 8010606:	e02c      	b.n	8010662 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8010608:	683b      	ldr	r3, [r7, #0]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d101      	bne.n	8010612 <pbuf_remove_header+0x3a>
    return 0;
 801060e:	2300      	movs	r3, #0
 8010610:	e027      	b.n	8010662 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8010612:	683b      	ldr	r3, [r7, #0]
 8010614:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	895b      	ldrh	r3, [r3, #10]
 801061a:	89fa      	ldrh	r2, [r7, #14]
 801061c:	429a      	cmp	r2, r3
 801061e:	d908      	bls.n	8010632 <pbuf_remove_header+0x5a>
 8010620:	4b12      	ldr	r3, [pc, #72]	; (801066c <pbuf_remove_header+0x94>)
 8010622:	f240 2255 	movw	r2, #597	; 0x255
 8010626:	4914      	ldr	r1, [pc, #80]	; (8010678 <pbuf_remove_header+0xa0>)
 8010628:	4812      	ldr	r0, [pc, #72]	; (8010674 <pbuf_remove_header+0x9c>)
 801062a:	f009 fd1b 	bl	801a064 <iprintf>
 801062e:	2301      	movs	r3, #1
 8010630:	e017      	b.n	8010662 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	685b      	ldr	r3, [r3, #4]
 8010636:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	685a      	ldr	r2, [r3, #4]
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	441a      	add	r2, r3
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	895a      	ldrh	r2, [r3, #10]
 8010648:	89fb      	ldrh	r3, [r7, #14]
 801064a:	1ad3      	subs	r3, r2, r3
 801064c:	b29a      	uxth	r2, r3
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	891a      	ldrh	r2, [r3, #8]
 8010656:	89fb      	ldrh	r3, [r7, #14]
 8010658:	1ad3      	subs	r3, r2, r3
 801065a:	b29a      	uxth	r2, r3
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8010660:	2300      	movs	r3, #0
}
 8010662:	4618      	mov	r0, r3
 8010664:	3710      	adds	r7, #16
 8010666:	46bd      	mov	sp, r7
 8010668:	bd80      	pop	{r7, pc}
 801066a:	bf00      	nop
 801066c:	0801bde4 	.word	0x0801bde4
 8010670:	0801bf48 	.word	0x0801bf48
 8010674:	0801be44 	.word	0x0801be44
 8010678:	0801bf54 	.word	0x0801bf54

0801067c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b082      	sub	sp, #8
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
 8010684:	460b      	mov	r3, r1
 8010686:	807b      	strh	r3, [r7, #2]
 8010688:	4613      	mov	r3, r2
 801068a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801068c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010690:	2b00      	cmp	r3, #0
 8010692:	da08      	bge.n	80106a6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8010694:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010698:	425b      	negs	r3, r3
 801069a:	4619      	mov	r1, r3
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f7ff ff9b 	bl	80105d8 <pbuf_remove_header>
 80106a2:	4603      	mov	r3, r0
 80106a4:	e007      	b.n	80106b6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80106a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80106aa:	787a      	ldrb	r2, [r7, #1]
 80106ac:	4619      	mov	r1, r3
 80106ae:	6878      	ldr	r0, [r7, #4]
 80106b0:	f7ff ff1a 	bl	80104e8 <pbuf_add_header_impl>
 80106b4:	4603      	mov	r3, r0
  }
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3708      	adds	r7, #8
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}

080106be <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80106be:	b580      	push	{r7, lr}
 80106c0:	b082      	sub	sp, #8
 80106c2:	af00      	add	r7, sp, #0
 80106c4:	6078      	str	r0, [r7, #4]
 80106c6:	460b      	mov	r3, r1
 80106c8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80106ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80106ce:	2201      	movs	r2, #1
 80106d0:	4619      	mov	r1, r3
 80106d2:	6878      	ldr	r0, [r7, #4]
 80106d4:	f7ff ffd2 	bl	801067c <pbuf_header_impl>
 80106d8:	4603      	mov	r3, r0
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3708      	adds	r7, #8
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}
	...

080106e4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b086      	sub	sp, #24
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d10b      	bne.n	801070a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d106      	bne.n	8010706 <pbuf_free+0x22>
 80106f8:	4b38      	ldr	r3, [pc, #224]	; (80107dc <pbuf_free+0xf8>)
 80106fa:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80106fe:	4938      	ldr	r1, [pc, #224]	; (80107e0 <pbuf_free+0xfc>)
 8010700:	4838      	ldr	r0, [pc, #224]	; (80107e4 <pbuf_free+0x100>)
 8010702:	f009 fcaf 	bl	801a064 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8010706:	2300      	movs	r3, #0
 8010708:	e063      	b.n	80107d2 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801070a:	2300      	movs	r3, #0
 801070c:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801070e:	e05c      	b.n	80107ca <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	7b9b      	ldrb	r3, [r3, #14]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d106      	bne.n	8010726 <pbuf_free+0x42>
 8010718:	4b30      	ldr	r3, [pc, #192]	; (80107dc <pbuf_free+0xf8>)
 801071a:	f240 22f1 	movw	r2, #753	; 0x2f1
 801071e:	4932      	ldr	r1, [pc, #200]	; (80107e8 <pbuf_free+0x104>)
 8010720:	4830      	ldr	r0, [pc, #192]	; (80107e4 <pbuf_free+0x100>)
 8010722:	f009 fc9f 	bl	801a064 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	7b9b      	ldrb	r3, [r3, #14]
 801072a:	3b01      	subs	r3, #1
 801072c:	b2da      	uxtb	r2, r3
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	739a      	strb	r2, [r3, #14]
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	7b9b      	ldrb	r3, [r3, #14]
 8010736:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010738:	7dbb      	ldrb	r3, [r7, #22]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d143      	bne.n	80107c6 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	7b1b      	ldrb	r3, [r3, #12]
 8010748:	f003 030f 	and.w	r3, r3, #15
 801074c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	7b5b      	ldrb	r3, [r3, #13]
 8010752:	f003 0302 	and.w	r3, r3, #2
 8010756:	2b00      	cmp	r3, #0
 8010758:	d011      	beq.n	801077e <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	691b      	ldr	r3, [r3, #16]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d106      	bne.n	8010774 <pbuf_free+0x90>
 8010766:	4b1d      	ldr	r3, [pc, #116]	; (80107dc <pbuf_free+0xf8>)
 8010768:	f240 22ff 	movw	r2, #767	; 0x2ff
 801076c:	491f      	ldr	r1, [pc, #124]	; (80107ec <pbuf_free+0x108>)
 801076e:	481d      	ldr	r0, [pc, #116]	; (80107e4 <pbuf_free+0x100>)
 8010770:	f009 fc78 	bl	801a064 <iprintf>
        pc->custom_free_function(p);
 8010774:	68bb      	ldr	r3, [r7, #8]
 8010776:	691b      	ldr	r3, [r3, #16]
 8010778:	6878      	ldr	r0, [r7, #4]
 801077a:	4798      	blx	r3
 801077c:	e01d      	b.n	80107ba <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801077e:	7bfb      	ldrb	r3, [r7, #15]
 8010780:	2b02      	cmp	r3, #2
 8010782:	d104      	bne.n	801078e <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8010784:	6879      	ldr	r1, [r7, #4]
 8010786:	2008      	movs	r0, #8
 8010788:	f7ff f99a 	bl	800fac0 <memp_free>
 801078c:	e015      	b.n	80107ba <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801078e:	7bfb      	ldrb	r3, [r7, #15]
 8010790:	2b01      	cmp	r3, #1
 8010792:	d104      	bne.n	801079e <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8010794:	6879      	ldr	r1, [r7, #4]
 8010796:	2007      	movs	r0, #7
 8010798:	f7ff f992 	bl	800fac0 <memp_free>
 801079c:	e00d      	b.n	80107ba <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801079e:	7bfb      	ldrb	r3, [r7, #15]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d103      	bne.n	80107ac <pbuf_free+0xc8>
          mem_free(p);
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f7fe fe61 	bl	800f46c <mem_free>
 80107aa:	e006      	b.n	80107ba <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80107ac:	4b0b      	ldr	r3, [pc, #44]	; (80107dc <pbuf_free+0xf8>)
 80107ae:	f240 320f 	movw	r2, #783	; 0x30f
 80107b2:	490f      	ldr	r1, [pc, #60]	; (80107f0 <pbuf_free+0x10c>)
 80107b4:	480b      	ldr	r0, [pc, #44]	; (80107e4 <pbuf_free+0x100>)
 80107b6:	f009 fc55 	bl	801a064 <iprintf>
        }
      }
      count++;
 80107ba:	7dfb      	ldrb	r3, [r7, #23]
 80107bc:	3301      	adds	r3, #1
 80107be:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80107c0:	693b      	ldr	r3, [r7, #16]
 80107c2:	607b      	str	r3, [r7, #4]
 80107c4:	e001      	b.n	80107ca <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80107c6:	2300      	movs	r3, #0
 80107c8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d19f      	bne.n	8010710 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80107d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80107d2:	4618      	mov	r0, r3
 80107d4:	3718      	adds	r7, #24
 80107d6:	46bd      	mov	sp, r7
 80107d8:	bd80      	pop	{r7, pc}
 80107da:	bf00      	nop
 80107dc:	0801bde4 	.word	0x0801bde4
 80107e0:	0801bf48 	.word	0x0801bf48
 80107e4:	0801be44 	.word	0x0801be44
 80107e8:	0801bf74 	.word	0x0801bf74
 80107ec:	0801bf8c 	.word	0x0801bf8c
 80107f0:	0801bfb0 	.word	0x0801bfb0

080107f4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80107f4:	b480      	push	{r7}
 80107f6:	b085      	sub	sp, #20
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80107fc:	2300      	movs	r3, #0
 80107fe:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010800:	e005      	b.n	801080e <pbuf_clen+0x1a>
    ++len;
 8010802:	89fb      	ldrh	r3, [r7, #14]
 8010804:	3301      	adds	r3, #1
 8010806:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	2b00      	cmp	r3, #0
 8010812:	d1f6      	bne.n	8010802 <pbuf_clen+0xe>
  }
  return len;
 8010814:	89fb      	ldrh	r3, [r7, #14]
}
 8010816:	4618      	mov	r0, r3
 8010818:	3714      	adds	r7, #20
 801081a:	46bd      	mov	sp, r7
 801081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010820:	4770      	bx	lr
	...

08010824 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b082      	sub	sp, #8
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d010      	beq.n	8010854 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	7b9b      	ldrb	r3, [r3, #14]
 8010836:	3301      	adds	r3, #1
 8010838:	b2da      	uxtb	r2, r3
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	7b9b      	ldrb	r3, [r3, #14]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d106      	bne.n	8010854 <pbuf_ref+0x30>
 8010846:	4b05      	ldr	r3, [pc, #20]	; (801085c <pbuf_ref+0x38>)
 8010848:	f240 3242 	movw	r2, #834	; 0x342
 801084c:	4904      	ldr	r1, [pc, #16]	; (8010860 <pbuf_ref+0x3c>)
 801084e:	4805      	ldr	r0, [pc, #20]	; (8010864 <pbuf_ref+0x40>)
 8010850:	f009 fc08 	bl	801a064 <iprintf>
  }
}
 8010854:	bf00      	nop
 8010856:	3708      	adds	r7, #8
 8010858:	46bd      	mov	sp, r7
 801085a:	bd80      	pop	{r7, pc}
 801085c:	0801bde4 	.word	0x0801bde4
 8010860:	0801bfc4 	.word	0x0801bfc4
 8010864:	0801be44 	.word	0x0801be44

08010868 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b084      	sub	sp, #16
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
 8010870:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d002      	beq.n	801087e <pbuf_cat+0x16>
 8010878:	683b      	ldr	r3, [r7, #0]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d107      	bne.n	801088e <pbuf_cat+0x26>
 801087e:	4b20      	ldr	r3, [pc, #128]	; (8010900 <pbuf_cat+0x98>)
 8010880:	f240 3259 	movw	r2, #857	; 0x359
 8010884:	491f      	ldr	r1, [pc, #124]	; (8010904 <pbuf_cat+0x9c>)
 8010886:	4820      	ldr	r0, [pc, #128]	; (8010908 <pbuf_cat+0xa0>)
 8010888:	f009 fbec 	bl	801a064 <iprintf>
 801088c:	e034      	b.n	80108f8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	60fb      	str	r3, [r7, #12]
 8010892:	e00a      	b.n	80108aa <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	891a      	ldrh	r2, [r3, #8]
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	891b      	ldrh	r3, [r3, #8]
 801089c:	4413      	add	r3, r2
 801089e:	b29a      	uxth	r2, r3
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	60fb      	str	r3, [r7, #12]
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d1f0      	bne.n	8010894 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	891a      	ldrh	r2, [r3, #8]
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	895b      	ldrh	r3, [r3, #10]
 80108ba:	429a      	cmp	r2, r3
 80108bc:	d006      	beq.n	80108cc <pbuf_cat+0x64>
 80108be:	4b10      	ldr	r3, [pc, #64]	; (8010900 <pbuf_cat+0x98>)
 80108c0:	f240 3262 	movw	r2, #866	; 0x362
 80108c4:	4911      	ldr	r1, [pc, #68]	; (801090c <pbuf_cat+0xa4>)
 80108c6:	4810      	ldr	r0, [pc, #64]	; (8010908 <pbuf_cat+0xa0>)
 80108c8:	f009 fbcc 	bl	801a064 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d006      	beq.n	80108e2 <pbuf_cat+0x7a>
 80108d4:	4b0a      	ldr	r3, [pc, #40]	; (8010900 <pbuf_cat+0x98>)
 80108d6:	f240 3263 	movw	r2, #867	; 0x363
 80108da:	490d      	ldr	r1, [pc, #52]	; (8010910 <pbuf_cat+0xa8>)
 80108dc:	480a      	ldr	r0, [pc, #40]	; (8010908 <pbuf_cat+0xa0>)
 80108de:	f009 fbc1 	bl	801a064 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	891a      	ldrh	r2, [r3, #8]
 80108e6:	683b      	ldr	r3, [r7, #0]
 80108e8:	891b      	ldrh	r3, [r3, #8]
 80108ea:	4413      	add	r3, r2
 80108ec:	b29a      	uxth	r2, r3
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	683a      	ldr	r2, [r7, #0]
 80108f6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80108f8:	3710      	adds	r7, #16
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}
 80108fe:	bf00      	nop
 8010900:	0801bde4 	.word	0x0801bde4
 8010904:	0801bfd8 	.word	0x0801bfd8
 8010908:	0801be44 	.word	0x0801be44
 801090c:	0801c010 	.word	0x0801c010
 8010910:	0801c040 	.word	0x0801c040

08010914 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b086      	sub	sp, #24
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
 801091c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801091e:	2300      	movs	r3, #0
 8010920:	617b      	str	r3, [r7, #20]
 8010922:	2300      	movs	r3, #0
 8010924:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d008      	beq.n	801093e <pbuf_copy+0x2a>
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d005      	beq.n	801093e <pbuf_copy+0x2a>
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	891a      	ldrh	r2, [r3, #8]
 8010936:	683b      	ldr	r3, [r7, #0]
 8010938:	891b      	ldrh	r3, [r3, #8]
 801093a:	429a      	cmp	r2, r3
 801093c:	d209      	bcs.n	8010952 <pbuf_copy+0x3e>
 801093e:	4b57      	ldr	r3, [pc, #348]	; (8010a9c <pbuf_copy+0x188>)
 8010940:	f240 32c9 	movw	r2, #969	; 0x3c9
 8010944:	4956      	ldr	r1, [pc, #344]	; (8010aa0 <pbuf_copy+0x18c>)
 8010946:	4857      	ldr	r0, [pc, #348]	; (8010aa4 <pbuf_copy+0x190>)
 8010948:	f009 fb8c 	bl	801a064 <iprintf>
 801094c:	f06f 030f 	mvn.w	r3, #15
 8010950:	e09f      	b.n	8010a92 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	895b      	ldrh	r3, [r3, #10]
 8010956:	461a      	mov	r2, r3
 8010958:	697b      	ldr	r3, [r7, #20]
 801095a:	1ad2      	subs	r2, r2, r3
 801095c:	683b      	ldr	r3, [r7, #0]
 801095e:	895b      	ldrh	r3, [r3, #10]
 8010960:	4619      	mov	r1, r3
 8010962:	693b      	ldr	r3, [r7, #16]
 8010964:	1acb      	subs	r3, r1, r3
 8010966:	429a      	cmp	r2, r3
 8010968:	d306      	bcc.n	8010978 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	895b      	ldrh	r3, [r3, #10]
 801096e:	461a      	mov	r2, r3
 8010970:	693b      	ldr	r3, [r7, #16]
 8010972:	1ad3      	subs	r3, r2, r3
 8010974:	60fb      	str	r3, [r7, #12]
 8010976:	e005      	b.n	8010984 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	895b      	ldrh	r3, [r3, #10]
 801097c:	461a      	mov	r2, r3
 801097e:	697b      	ldr	r3, [r7, #20]
 8010980:	1ad3      	subs	r3, r2, r3
 8010982:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	685a      	ldr	r2, [r3, #4]
 8010988:	697b      	ldr	r3, [r7, #20]
 801098a:	18d0      	adds	r0, r2, r3
 801098c:	683b      	ldr	r3, [r7, #0]
 801098e:	685a      	ldr	r2, [r3, #4]
 8010990:	693b      	ldr	r3, [r7, #16]
 8010992:	4413      	add	r3, r2
 8010994:	68fa      	ldr	r2, [r7, #12]
 8010996:	4619      	mov	r1, r3
 8010998:	f009 faa4 	bl	8019ee4 <memcpy>
    offset_to += len;
 801099c:	697a      	ldr	r2, [r7, #20]
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	4413      	add	r3, r2
 80109a2:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80109a4:	693a      	ldr	r2, [r7, #16]
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	4413      	add	r3, r2
 80109aa:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	895b      	ldrh	r3, [r3, #10]
 80109b0:	461a      	mov	r2, r3
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	4293      	cmp	r3, r2
 80109b6:	d906      	bls.n	80109c6 <pbuf_copy+0xb2>
 80109b8:	4b38      	ldr	r3, [pc, #224]	; (8010a9c <pbuf_copy+0x188>)
 80109ba:	f240 32d9 	movw	r2, #985	; 0x3d9
 80109be:	493a      	ldr	r1, [pc, #232]	; (8010aa8 <pbuf_copy+0x194>)
 80109c0:	4838      	ldr	r0, [pc, #224]	; (8010aa4 <pbuf_copy+0x190>)
 80109c2:	f009 fb4f 	bl	801a064 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	895b      	ldrh	r3, [r3, #10]
 80109ca:	461a      	mov	r2, r3
 80109cc:	693b      	ldr	r3, [r7, #16]
 80109ce:	4293      	cmp	r3, r2
 80109d0:	d906      	bls.n	80109e0 <pbuf_copy+0xcc>
 80109d2:	4b32      	ldr	r3, [pc, #200]	; (8010a9c <pbuf_copy+0x188>)
 80109d4:	f240 32da 	movw	r2, #986	; 0x3da
 80109d8:	4934      	ldr	r1, [pc, #208]	; (8010aac <pbuf_copy+0x198>)
 80109da:	4832      	ldr	r0, [pc, #200]	; (8010aa4 <pbuf_copy+0x190>)
 80109dc:	f009 fb42 	bl	801a064 <iprintf>
    if (offset_from >= p_from->len) {
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	895b      	ldrh	r3, [r3, #10]
 80109e4:	461a      	mov	r2, r3
 80109e6:	693b      	ldr	r3, [r7, #16]
 80109e8:	4293      	cmp	r3, r2
 80109ea:	d304      	bcc.n	80109f6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80109ec:	2300      	movs	r3, #0
 80109ee:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	895b      	ldrh	r3, [r3, #10]
 80109fa:	461a      	mov	r2, r3
 80109fc:	697b      	ldr	r3, [r7, #20]
 80109fe:	4293      	cmp	r3, r2
 8010a00:	d114      	bne.n	8010a2c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010a02:	2300      	movs	r3, #0
 8010a04:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d10c      	bne.n	8010a2c <pbuf_copy+0x118>
 8010a12:	683b      	ldr	r3, [r7, #0]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d009      	beq.n	8010a2c <pbuf_copy+0x118>
 8010a18:	4b20      	ldr	r3, [pc, #128]	; (8010a9c <pbuf_copy+0x188>)
 8010a1a:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010a1e:	4924      	ldr	r1, [pc, #144]	; (8010ab0 <pbuf_copy+0x19c>)
 8010a20:	4820      	ldr	r0, [pc, #128]	; (8010aa4 <pbuf_copy+0x190>)
 8010a22:	f009 fb1f 	bl	801a064 <iprintf>
 8010a26:	f06f 030f 	mvn.w	r3, #15
 8010a2a:	e032      	b.n	8010a92 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010a2c:	683b      	ldr	r3, [r7, #0]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d013      	beq.n	8010a5a <pbuf_copy+0x146>
 8010a32:	683b      	ldr	r3, [r7, #0]
 8010a34:	895a      	ldrh	r2, [r3, #10]
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	891b      	ldrh	r3, [r3, #8]
 8010a3a:	429a      	cmp	r2, r3
 8010a3c:	d10d      	bne.n	8010a5a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a3e:	683b      	ldr	r3, [r7, #0]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d009      	beq.n	8010a5a <pbuf_copy+0x146>
 8010a46:	4b15      	ldr	r3, [pc, #84]	; (8010a9c <pbuf_copy+0x188>)
 8010a48:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8010a4c:	4919      	ldr	r1, [pc, #100]	; (8010ab4 <pbuf_copy+0x1a0>)
 8010a4e:	4815      	ldr	r0, [pc, #84]	; (8010aa4 <pbuf_copy+0x190>)
 8010a50:	f009 fb08 	bl	801a064 <iprintf>
 8010a54:	f06f 0305 	mvn.w	r3, #5
 8010a58:	e01b      	b.n	8010a92 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d013      	beq.n	8010a88 <pbuf_copy+0x174>
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	895a      	ldrh	r2, [r3, #10]
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	891b      	ldrh	r3, [r3, #8]
 8010a68:	429a      	cmp	r2, r3
 8010a6a:	d10d      	bne.n	8010a88 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d009      	beq.n	8010a88 <pbuf_copy+0x174>
 8010a74:	4b09      	ldr	r3, [pc, #36]	; (8010a9c <pbuf_copy+0x188>)
 8010a76:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8010a7a:	490e      	ldr	r1, [pc, #56]	; (8010ab4 <pbuf_copy+0x1a0>)
 8010a7c:	4809      	ldr	r0, [pc, #36]	; (8010aa4 <pbuf_copy+0x190>)
 8010a7e:	f009 faf1 	bl	801a064 <iprintf>
 8010a82:	f06f 0305 	mvn.w	r3, #5
 8010a86:	e004      	b.n	8010a92 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010a88:	683b      	ldr	r3, [r7, #0]
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	f47f af61 	bne.w	8010952 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010a90:	2300      	movs	r3, #0
}
 8010a92:	4618      	mov	r0, r3
 8010a94:	3718      	adds	r7, #24
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}
 8010a9a:	bf00      	nop
 8010a9c:	0801bde4 	.word	0x0801bde4
 8010aa0:	0801c08c 	.word	0x0801c08c
 8010aa4:	0801be44 	.word	0x0801be44
 8010aa8:	0801c0bc 	.word	0x0801c0bc
 8010aac:	0801c0d4 	.word	0x0801c0d4
 8010ab0:	0801c0f0 	.word	0x0801c0f0
 8010ab4:	0801c100 	.word	0x0801c100

08010ab8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b088      	sub	sp, #32
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	60f8      	str	r0, [r7, #12]
 8010ac0:	60b9      	str	r1, [r7, #8]
 8010ac2:	4611      	mov	r1, r2
 8010ac4:	461a      	mov	r2, r3
 8010ac6:	460b      	mov	r3, r1
 8010ac8:	80fb      	strh	r3, [r7, #6]
 8010aca:	4613      	mov	r3, r2
 8010acc:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010ace:	2300      	movs	r3, #0
 8010ad0:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d108      	bne.n	8010aee <pbuf_copy_partial+0x36>
 8010adc:	4b2b      	ldr	r3, [pc, #172]	; (8010b8c <pbuf_copy_partial+0xd4>)
 8010ade:	f240 420a 	movw	r2, #1034	; 0x40a
 8010ae2:	492b      	ldr	r1, [pc, #172]	; (8010b90 <pbuf_copy_partial+0xd8>)
 8010ae4:	482b      	ldr	r0, [pc, #172]	; (8010b94 <pbuf_copy_partial+0xdc>)
 8010ae6:	f009 fabd 	bl	801a064 <iprintf>
 8010aea:	2300      	movs	r3, #0
 8010aec:	e04a      	b.n	8010b84 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010aee:	68bb      	ldr	r3, [r7, #8]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d108      	bne.n	8010b06 <pbuf_copy_partial+0x4e>
 8010af4:	4b25      	ldr	r3, [pc, #148]	; (8010b8c <pbuf_copy_partial+0xd4>)
 8010af6:	f240 420b 	movw	r2, #1035	; 0x40b
 8010afa:	4927      	ldr	r1, [pc, #156]	; (8010b98 <pbuf_copy_partial+0xe0>)
 8010afc:	4825      	ldr	r0, [pc, #148]	; (8010b94 <pbuf_copy_partial+0xdc>)
 8010afe:	f009 fab1 	bl	801a064 <iprintf>
 8010b02:	2300      	movs	r3, #0
 8010b04:	e03e      	b.n	8010b84 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	61fb      	str	r3, [r7, #28]
 8010b0a:	e034      	b.n	8010b76 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010b0c:	88bb      	ldrh	r3, [r7, #4]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d00a      	beq.n	8010b28 <pbuf_copy_partial+0x70>
 8010b12:	69fb      	ldr	r3, [r7, #28]
 8010b14:	895b      	ldrh	r3, [r3, #10]
 8010b16:	88ba      	ldrh	r2, [r7, #4]
 8010b18:	429a      	cmp	r2, r3
 8010b1a:	d305      	bcc.n	8010b28 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010b1c:	69fb      	ldr	r3, [r7, #28]
 8010b1e:	895b      	ldrh	r3, [r3, #10]
 8010b20:	88ba      	ldrh	r2, [r7, #4]
 8010b22:	1ad3      	subs	r3, r2, r3
 8010b24:	80bb      	strh	r3, [r7, #4]
 8010b26:	e023      	b.n	8010b70 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010b28:	69fb      	ldr	r3, [r7, #28]
 8010b2a:	895a      	ldrh	r2, [r3, #10]
 8010b2c:	88bb      	ldrh	r3, [r7, #4]
 8010b2e:	1ad3      	subs	r3, r2, r3
 8010b30:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010b32:	8b3a      	ldrh	r2, [r7, #24]
 8010b34:	88fb      	ldrh	r3, [r7, #6]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d901      	bls.n	8010b3e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010b3a:	88fb      	ldrh	r3, [r7, #6]
 8010b3c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010b3e:	8b7b      	ldrh	r3, [r7, #26]
 8010b40:	68ba      	ldr	r2, [r7, #8]
 8010b42:	18d0      	adds	r0, r2, r3
 8010b44:	69fb      	ldr	r3, [r7, #28]
 8010b46:	685a      	ldr	r2, [r3, #4]
 8010b48:	88bb      	ldrh	r3, [r7, #4]
 8010b4a:	4413      	add	r3, r2
 8010b4c:	8b3a      	ldrh	r2, [r7, #24]
 8010b4e:	4619      	mov	r1, r3
 8010b50:	f009 f9c8 	bl	8019ee4 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010b54:	8afa      	ldrh	r2, [r7, #22]
 8010b56:	8b3b      	ldrh	r3, [r7, #24]
 8010b58:	4413      	add	r3, r2
 8010b5a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010b5c:	8b7a      	ldrh	r2, [r7, #26]
 8010b5e:	8b3b      	ldrh	r3, [r7, #24]
 8010b60:	4413      	add	r3, r2
 8010b62:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010b64:	88fa      	ldrh	r2, [r7, #6]
 8010b66:	8b3b      	ldrh	r3, [r7, #24]
 8010b68:	1ad3      	subs	r3, r2, r3
 8010b6a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010b6c:	2300      	movs	r3, #0
 8010b6e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b70:	69fb      	ldr	r3, [r7, #28]
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	61fb      	str	r3, [r7, #28]
 8010b76:	88fb      	ldrh	r3, [r7, #6]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d002      	beq.n	8010b82 <pbuf_copy_partial+0xca>
 8010b7c:	69fb      	ldr	r3, [r7, #28]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d1c4      	bne.n	8010b0c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010b82:	8afb      	ldrh	r3, [r7, #22]
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	3720      	adds	r7, #32
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd80      	pop	{r7, pc}
 8010b8c:	0801bde4 	.word	0x0801bde4
 8010b90:	0801c12c 	.word	0x0801c12c
 8010b94:	0801be44 	.word	0x0801be44
 8010b98:	0801c14c 	.word	0x0801c14c

08010b9c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b088      	sub	sp, #32
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	60f8      	str	r0, [r7, #12]
 8010ba4:	60b9      	str	r1, [r7, #8]
 8010ba6:	4613      	mov	r3, r2
 8010ba8:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8010baa:	88fb      	ldrh	r3, [r7, #6]
 8010bac:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8010bae:	2300      	movs	r3, #0
 8010bb0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d109      	bne.n	8010bcc <pbuf_take+0x30>
 8010bb8:	4b3a      	ldr	r3, [pc, #232]	; (8010ca4 <pbuf_take+0x108>)
 8010bba:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8010bbe:	493a      	ldr	r1, [pc, #232]	; (8010ca8 <pbuf_take+0x10c>)
 8010bc0:	483a      	ldr	r0, [pc, #232]	; (8010cac <pbuf_take+0x110>)
 8010bc2:	f009 fa4f 	bl	801a064 <iprintf>
 8010bc6:	f06f 030f 	mvn.w	r3, #15
 8010bca:	e067      	b.n	8010c9c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8010bcc:	68bb      	ldr	r3, [r7, #8]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d109      	bne.n	8010be6 <pbuf_take+0x4a>
 8010bd2:	4b34      	ldr	r3, [pc, #208]	; (8010ca4 <pbuf_take+0x108>)
 8010bd4:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8010bd8:	4935      	ldr	r1, [pc, #212]	; (8010cb0 <pbuf_take+0x114>)
 8010bda:	4834      	ldr	r0, [pc, #208]	; (8010cac <pbuf_take+0x110>)
 8010bdc:	f009 fa42 	bl	801a064 <iprintf>
 8010be0:	f06f 030f 	mvn.w	r3, #15
 8010be4:	e05a      	b.n	8010c9c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	891b      	ldrh	r3, [r3, #8]
 8010bea:	88fa      	ldrh	r2, [r7, #6]
 8010bec:	429a      	cmp	r2, r3
 8010bee:	d909      	bls.n	8010c04 <pbuf_take+0x68>
 8010bf0:	4b2c      	ldr	r3, [pc, #176]	; (8010ca4 <pbuf_take+0x108>)
 8010bf2:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8010bf6:	492f      	ldr	r1, [pc, #188]	; (8010cb4 <pbuf_take+0x118>)
 8010bf8:	482c      	ldr	r0, [pc, #176]	; (8010cac <pbuf_take+0x110>)
 8010bfa:	f009 fa33 	bl	801a064 <iprintf>
 8010bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8010c02:	e04b      	b.n	8010c9c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d007      	beq.n	8010c1a <pbuf_take+0x7e>
 8010c0a:	68bb      	ldr	r3, [r7, #8]
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d004      	beq.n	8010c1a <pbuf_take+0x7e>
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	891b      	ldrh	r3, [r3, #8]
 8010c14:	88fa      	ldrh	r2, [r7, #6]
 8010c16:	429a      	cmp	r2, r3
 8010c18:	d902      	bls.n	8010c20 <pbuf_take+0x84>
    return ERR_ARG;
 8010c1a:	f06f 030f 	mvn.w	r3, #15
 8010c1e:	e03d      	b.n	8010c9c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	61fb      	str	r3, [r7, #28]
 8010c24:	e028      	b.n	8010c78 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8010c26:	69fb      	ldr	r3, [r7, #28]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d106      	bne.n	8010c3a <pbuf_take+0x9e>
 8010c2c:	4b1d      	ldr	r3, [pc, #116]	; (8010ca4 <pbuf_take+0x108>)
 8010c2e:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8010c32:	4921      	ldr	r1, [pc, #132]	; (8010cb8 <pbuf_take+0x11c>)
 8010c34:	481d      	ldr	r0, [pc, #116]	; (8010cac <pbuf_take+0x110>)
 8010c36:	f009 fa15 	bl	801a064 <iprintf>
    buf_copy_len = total_copy_len;
 8010c3a:	697b      	ldr	r3, [r7, #20]
 8010c3c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8010c3e:	69fb      	ldr	r3, [r7, #28]
 8010c40:	895b      	ldrh	r3, [r3, #10]
 8010c42:	461a      	mov	r2, r3
 8010c44:	69bb      	ldr	r3, [r7, #24]
 8010c46:	4293      	cmp	r3, r2
 8010c48:	d902      	bls.n	8010c50 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 8010c4a:	69fb      	ldr	r3, [r7, #28]
 8010c4c:	895b      	ldrh	r3, [r3, #10]
 8010c4e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8010c50:	69fb      	ldr	r3, [r7, #28]
 8010c52:	6858      	ldr	r0, [r3, #4]
 8010c54:	68ba      	ldr	r2, [r7, #8]
 8010c56:	693b      	ldr	r3, [r7, #16]
 8010c58:	4413      	add	r3, r2
 8010c5a:	69ba      	ldr	r2, [r7, #24]
 8010c5c:	4619      	mov	r1, r3
 8010c5e:	f009 f941 	bl	8019ee4 <memcpy>
    total_copy_len -= buf_copy_len;
 8010c62:	697a      	ldr	r2, [r7, #20]
 8010c64:	69bb      	ldr	r3, [r7, #24]
 8010c66:	1ad3      	subs	r3, r2, r3
 8010c68:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 8010c6a:	693a      	ldr	r2, [r7, #16]
 8010c6c:	69bb      	ldr	r3, [r7, #24]
 8010c6e:	4413      	add	r3, r2
 8010c70:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8010c72:	69fb      	ldr	r3, [r7, #28]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	61fb      	str	r3, [r7, #28]
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d1d3      	bne.n	8010c26 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8010c7e:	697b      	ldr	r3, [r7, #20]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d103      	bne.n	8010c8c <pbuf_take+0xf0>
 8010c84:	88fb      	ldrh	r3, [r7, #6]
 8010c86:	693a      	ldr	r2, [r7, #16]
 8010c88:	429a      	cmp	r2, r3
 8010c8a:	d006      	beq.n	8010c9a <pbuf_take+0xfe>
 8010c8c:	4b05      	ldr	r3, [pc, #20]	; (8010ca4 <pbuf_take+0x108>)
 8010c8e:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8010c92:	490a      	ldr	r1, [pc, #40]	; (8010cbc <pbuf_take+0x120>)
 8010c94:	4805      	ldr	r0, [pc, #20]	; (8010cac <pbuf_take+0x110>)
 8010c96:	f009 f9e5 	bl	801a064 <iprintf>
  return ERR_OK;
 8010c9a:	2300      	movs	r3, #0
}
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	3720      	adds	r7, #32
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bd80      	pop	{r7, pc}
 8010ca4:	0801bde4 	.word	0x0801bde4
 8010ca8:	0801c1bc 	.word	0x0801c1bc
 8010cac:	0801be44 	.word	0x0801be44
 8010cb0:	0801c1d4 	.word	0x0801c1d4
 8010cb4:	0801c1f0 	.word	0x0801c1f0
 8010cb8:	0801c210 	.word	0x0801c210
 8010cbc:	0801c228 	.word	0x0801c228

08010cc0 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	b084      	sub	sp, #16
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	4603      	mov	r3, r0
 8010cc8:	603a      	str	r2, [r7, #0]
 8010cca:	71fb      	strb	r3, [r7, #7]
 8010ccc:	460b      	mov	r3, r1
 8010cce:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010cd0:	683b      	ldr	r3, [r7, #0]
 8010cd2:	8919      	ldrh	r1, [r3, #8]
 8010cd4:	88ba      	ldrh	r2, [r7, #4]
 8010cd6:	79fb      	ldrb	r3, [r7, #7]
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f7ff fa1f 	bl	801011c <pbuf_alloc>
 8010cde:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d101      	bne.n	8010cea <pbuf_clone+0x2a>
    return NULL;
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	e011      	b.n	8010d0e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010cea:	6839      	ldr	r1, [r7, #0]
 8010cec:	68f8      	ldr	r0, [r7, #12]
 8010cee:	f7ff fe11 	bl	8010914 <pbuf_copy>
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010cf6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d006      	beq.n	8010d0c <pbuf_clone+0x4c>
 8010cfe:	4b06      	ldr	r3, [pc, #24]	; (8010d18 <pbuf_clone+0x58>)
 8010d00:	f240 5224 	movw	r2, #1316	; 0x524
 8010d04:	4905      	ldr	r1, [pc, #20]	; (8010d1c <pbuf_clone+0x5c>)
 8010d06:	4806      	ldr	r0, [pc, #24]	; (8010d20 <pbuf_clone+0x60>)
 8010d08:	f009 f9ac 	bl	801a064 <iprintf>
  return q;
 8010d0c:	68fb      	ldr	r3, [r7, #12]
}
 8010d0e:	4618      	mov	r0, r3
 8010d10:	3710      	adds	r7, #16
 8010d12:	46bd      	mov	sp, r7
 8010d14:	bd80      	pop	{r7, pc}
 8010d16:	bf00      	nop
 8010d18:	0801bde4 	.word	0x0801bde4
 8010d1c:	0801c258 	.word	0x0801c258
 8010d20:	0801be44 	.word	0x0801be44

08010d24 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010d28:	f009 fa40 	bl	801a1ac <rand>
 8010d2c:	4603      	mov	r3, r0
 8010d2e:	b29b      	uxth	r3, r3
 8010d30:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010d34:	b29b      	uxth	r3, r3
 8010d36:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010d3a:	b29a      	uxth	r2, r3
 8010d3c:	4b01      	ldr	r3, [pc, #4]	; (8010d44 <tcp_init+0x20>)
 8010d3e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010d40:	bf00      	nop
 8010d42:	bd80      	pop	{r7, pc}
 8010d44:	200000a8 	.word	0x200000a8

08010d48 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b082      	sub	sp, #8
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	7d1b      	ldrb	r3, [r3, #20]
 8010d54:	2b01      	cmp	r3, #1
 8010d56:	d105      	bne.n	8010d64 <tcp_free+0x1c>
 8010d58:	4b06      	ldr	r3, [pc, #24]	; (8010d74 <tcp_free+0x2c>)
 8010d5a:	22d4      	movs	r2, #212	; 0xd4
 8010d5c:	4906      	ldr	r1, [pc, #24]	; (8010d78 <tcp_free+0x30>)
 8010d5e:	4807      	ldr	r0, [pc, #28]	; (8010d7c <tcp_free+0x34>)
 8010d60:	f009 f980 	bl	801a064 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010d64:	6879      	ldr	r1, [r7, #4]
 8010d66:	2001      	movs	r0, #1
 8010d68:	f7fe feaa 	bl	800fac0 <memp_free>
}
 8010d6c:	bf00      	nop
 8010d6e:	3708      	adds	r7, #8
 8010d70:	46bd      	mov	sp, r7
 8010d72:	bd80      	pop	{r7, pc}
 8010d74:	0801c2e4 	.word	0x0801c2e4
 8010d78:	0801c314 	.word	0x0801c314
 8010d7c:	0801c328 	.word	0x0801c328

08010d80 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b082      	sub	sp, #8
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	7d1b      	ldrb	r3, [r3, #20]
 8010d8c:	2b01      	cmp	r3, #1
 8010d8e:	d105      	bne.n	8010d9c <tcp_free_listen+0x1c>
 8010d90:	4b06      	ldr	r3, [pc, #24]	; (8010dac <tcp_free_listen+0x2c>)
 8010d92:	22df      	movs	r2, #223	; 0xdf
 8010d94:	4906      	ldr	r1, [pc, #24]	; (8010db0 <tcp_free_listen+0x30>)
 8010d96:	4807      	ldr	r0, [pc, #28]	; (8010db4 <tcp_free_listen+0x34>)
 8010d98:	f009 f964 	bl	801a064 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010d9c:	6879      	ldr	r1, [r7, #4]
 8010d9e:	2002      	movs	r0, #2
 8010da0:	f7fe fe8e 	bl	800fac0 <memp_free>
}
 8010da4:	bf00      	nop
 8010da6:	3708      	adds	r7, #8
 8010da8:	46bd      	mov	sp, r7
 8010daa:	bd80      	pop	{r7, pc}
 8010dac:	0801c2e4 	.word	0x0801c2e4
 8010db0:	0801c350 	.word	0x0801c350
 8010db4:	0801c328 	.word	0x0801c328

08010db8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010dbc:	f001 f802 	bl	8011dc4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010dc0:	4b07      	ldr	r3, [pc, #28]	; (8010de0 <tcp_tmr+0x28>)
 8010dc2:	781b      	ldrb	r3, [r3, #0]
 8010dc4:	3301      	adds	r3, #1
 8010dc6:	b2da      	uxtb	r2, r3
 8010dc8:	4b05      	ldr	r3, [pc, #20]	; (8010de0 <tcp_tmr+0x28>)
 8010dca:	701a      	strb	r2, [r3, #0]
 8010dcc:	4b04      	ldr	r3, [pc, #16]	; (8010de0 <tcp_tmr+0x28>)
 8010dce:	781b      	ldrb	r3, [r3, #0]
 8010dd0:	f003 0301 	and.w	r3, r3, #1
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d001      	beq.n	8010ddc <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010dd8:	f000 fcb4 	bl	8011744 <tcp_slowtmr>
  }
}
 8010ddc:	bf00      	nop
 8010dde:	bd80      	pop	{r7, pc}
 8010de0:	20000949 	.word	0x20000949

08010de4 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b084      	sub	sp, #16
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	6078      	str	r0, [r7, #4]
 8010dec:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d105      	bne.n	8010e00 <tcp_remove_listener+0x1c>
 8010df4:	4b0d      	ldr	r3, [pc, #52]	; (8010e2c <tcp_remove_listener+0x48>)
 8010df6:	22ff      	movs	r2, #255	; 0xff
 8010df8:	490d      	ldr	r1, [pc, #52]	; (8010e30 <tcp_remove_listener+0x4c>)
 8010dfa:	480e      	ldr	r0, [pc, #56]	; (8010e34 <tcp_remove_listener+0x50>)
 8010dfc:	f009 f932 	bl	801a064 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	60fb      	str	r3, [r7, #12]
 8010e04:	e00a      	b.n	8010e1c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010e0a:	683a      	ldr	r2, [r7, #0]
 8010e0c:	429a      	cmp	r2, r3
 8010e0e:	d102      	bne.n	8010e16 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	2200      	movs	r2, #0
 8010e14:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	68db      	ldr	r3, [r3, #12]
 8010e1a:	60fb      	str	r3, [r7, #12]
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d1f1      	bne.n	8010e06 <tcp_remove_listener+0x22>
    }
  }
}
 8010e22:	bf00      	nop
 8010e24:	bf00      	nop
 8010e26:	3710      	adds	r7, #16
 8010e28:	46bd      	mov	sp, r7
 8010e2a:	bd80      	pop	{r7, pc}
 8010e2c:	0801c2e4 	.word	0x0801c2e4
 8010e30:	0801c36c 	.word	0x0801c36c
 8010e34:	0801c328 	.word	0x0801c328

08010e38 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b084      	sub	sp, #16
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d106      	bne.n	8010e54 <tcp_listen_closed+0x1c>
 8010e46:	4b14      	ldr	r3, [pc, #80]	; (8010e98 <tcp_listen_closed+0x60>)
 8010e48:	f240 1211 	movw	r2, #273	; 0x111
 8010e4c:	4913      	ldr	r1, [pc, #76]	; (8010e9c <tcp_listen_closed+0x64>)
 8010e4e:	4814      	ldr	r0, [pc, #80]	; (8010ea0 <tcp_listen_closed+0x68>)
 8010e50:	f009 f908 	bl	801a064 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	7d1b      	ldrb	r3, [r3, #20]
 8010e58:	2b01      	cmp	r3, #1
 8010e5a:	d006      	beq.n	8010e6a <tcp_listen_closed+0x32>
 8010e5c:	4b0e      	ldr	r3, [pc, #56]	; (8010e98 <tcp_listen_closed+0x60>)
 8010e5e:	f44f 7289 	mov.w	r2, #274	; 0x112
 8010e62:	4910      	ldr	r1, [pc, #64]	; (8010ea4 <tcp_listen_closed+0x6c>)
 8010e64:	480e      	ldr	r0, [pc, #56]	; (8010ea0 <tcp_listen_closed+0x68>)
 8010e66:	f009 f8fd 	bl	801a064 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010e6a:	2301      	movs	r3, #1
 8010e6c:	60fb      	str	r3, [r7, #12]
 8010e6e:	e00b      	b.n	8010e88 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8010e70:	4a0d      	ldr	r2, [pc, #52]	; (8010ea8 <tcp_listen_closed+0x70>)
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	6879      	ldr	r1, [r7, #4]
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7ff ffb1 	bl	8010de4 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	3301      	adds	r3, #1
 8010e86:	60fb      	str	r3, [r7, #12]
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	2b03      	cmp	r3, #3
 8010e8c:	d9f0      	bls.n	8010e70 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010e8e:	bf00      	nop
 8010e90:	bf00      	nop
 8010e92:	3710      	adds	r7, #16
 8010e94:	46bd      	mov	sp, r7
 8010e96:	bd80      	pop	{r7, pc}
 8010e98:	0801c2e4 	.word	0x0801c2e4
 8010e9c:	0801c394 	.word	0x0801c394
 8010ea0:	0801c328 	.word	0x0801c328
 8010ea4:	0801c3a0 	.word	0x0801c3a0
 8010ea8:	08094c98 	.word	0x08094c98

08010eac <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010eac:	b5b0      	push	{r4, r5, r7, lr}
 8010eae:	b088      	sub	sp, #32
 8010eb0:	af04      	add	r7, sp, #16
 8010eb2:	6078      	str	r0, [r7, #4]
 8010eb4:	460b      	mov	r3, r1
 8010eb6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d106      	bne.n	8010ecc <tcp_close_shutdown+0x20>
 8010ebe:	4b63      	ldr	r3, [pc, #396]	; (801104c <tcp_close_shutdown+0x1a0>)
 8010ec0:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010ec4:	4962      	ldr	r1, [pc, #392]	; (8011050 <tcp_close_shutdown+0x1a4>)
 8010ec6:	4863      	ldr	r0, [pc, #396]	; (8011054 <tcp_close_shutdown+0x1a8>)
 8010ec8:	f009 f8cc 	bl	801a064 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010ecc:	78fb      	ldrb	r3, [r7, #3]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d067      	beq.n	8010fa2 <tcp_close_shutdown+0xf6>
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	7d1b      	ldrb	r3, [r3, #20]
 8010ed6:	2b04      	cmp	r3, #4
 8010ed8:	d003      	beq.n	8010ee2 <tcp_close_shutdown+0x36>
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	7d1b      	ldrb	r3, [r3, #20]
 8010ede:	2b07      	cmp	r3, #7
 8010ee0:	d15f      	bne.n	8010fa2 <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d105      	bne.n	8010ef6 <tcp_close_shutdown+0x4a>
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010eee:	f640 7228 	movw	r2, #3880	; 0xf28
 8010ef2:	4293      	cmp	r3, r2
 8010ef4:	d055      	beq.n	8010fa2 <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	8b5b      	ldrh	r3, [r3, #26]
 8010efa:	f003 0310 	and.w	r3, r3, #16
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d106      	bne.n	8010f10 <tcp_close_shutdown+0x64>
 8010f02:	4b52      	ldr	r3, [pc, #328]	; (801104c <tcp_close_shutdown+0x1a0>)
 8010f04:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010f08:	4953      	ldr	r1, [pc, #332]	; (8011058 <tcp_close_shutdown+0x1ac>)
 8010f0a:	4852      	ldr	r0, [pc, #328]	; (8011054 <tcp_close_shutdown+0x1a8>)
 8010f0c:	f009 f8aa 	bl	801a064 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010f18:	687d      	ldr	r5, [r7, #4]
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	3304      	adds	r3, #4
 8010f1e:	687a      	ldr	r2, [r7, #4]
 8010f20:	8ad2      	ldrh	r2, [r2, #22]
 8010f22:	6879      	ldr	r1, [r7, #4]
 8010f24:	8b09      	ldrh	r1, [r1, #24]
 8010f26:	9102      	str	r1, [sp, #8]
 8010f28:	9201      	str	r2, [sp, #4]
 8010f2a:	9300      	str	r3, [sp, #0]
 8010f2c:	462b      	mov	r3, r5
 8010f2e:	4622      	mov	r2, r4
 8010f30:	4601      	mov	r1, r0
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f005 fcfc 	bl	8016930 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010f38:	6878      	ldr	r0, [r7, #4]
 8010f3a:	f001 fad7 	bl	80124ec <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010f3e:	4b47      	ldr	r3, [pc, #284]	; (801105c <tcp_close_shutdown+0x1b0>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	687a      	ldr	r2, [r7, #4]
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d105      	bne.n	8010f54 <tcp_close_shutdown+0xa8>
 8010f48:	4b44      	ldr	r3, [pc, #272]	; (801105c <tcp_close_shutdown+0x1b0>)
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	68db      	ldr	r3, [r3, #12]
 8010f4e:	4a43      	ldr	r2, [pc, #268]	; (801105c <tcp_close_shutdown+0x1b0>)
 8010f50:	6013      	str	r3, [r2, #0]
 8010f52:	e013      	b.n	8010f7c <tcp_close_shutdown+0xd0>
 8010f54:	4b41      	ldr	r3, [pc, #260]	; (801105c <tcp_close_shutdown+0x1b0>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	60fb      	str	r3, [r7, #12]
 8010f5a:	e00c      	b.n	8010f76 <tcp_close_shutdown+0xca>
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	68db      	ldr	r3, [r3, #12]
 8010f60:	687a      	ldr	r2, [r7, #4]
 8010f62:	429a      	cmp	r2, r3
 8010f64:	d104      	bne.n	8010f70 <tcp_close_shutdown+0xc4>
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	68da      	ldr	r2, [r3, #12]
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	60da      	str	r2, [r3, #12]
 8010f6e:	e005      	b.n	8010f7c <tcp_close_shutdown+0xd0>
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	68db      	ldr	r3, [r3, #12]
 8010f74:	60fb      	str	r3, [r7, #12]
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d1ef      	bne.n	8010f5c <tcp_close_shutdown+0xb0>
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2200      	movs	r2, #0
 8010f80:	60da      	str	r2, [r3, #12]
 8010f82:	4b37      	ldr	r3, [pc, #220]	; (8011060 <tcp_close_shutdown+0x1b4>)
 8010f84:	2201      	movs	r2, #1
 8010f86:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010f88:	4b36      	ldr	r3, [pc, #216]	; (8011064 <tcp_close_shutdown+0x1b8>)
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	687a      	ldr	r2, [r7, #4]
 8010f8e:	429a      	cmp	r2, r3
 8010f90:	d102      	bne.n	8010f98 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8010f92:	f003 ff6d 	bl	8014e70 <tcp_trigger_input_pcb_close>
 8010f96:	e002      	b.n	8010f9e <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8010f98:	6878      	ldr	r0, [r7, #4]
 8010f9a:	f7ff fed5 	bl	8010d48 <tcp_free>
      }
      return ERR_OK;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	e050      	b.n	8011044 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	7d1b      	ldrb	r3, [r3, #20]
 8010fa6:	2b02      	cmp	r3, #2
 8010fa8:	d03b      	beq.n	8011022 <tcp_close_shutdown+0x176>
 8010faa:	2b02      	cmp	r3, #2
 8010fac:	dc44      	bgt.n	8011038 <tcp_close_shutdown+0x18c>
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d002      	beq.n	8010fb8 <tcp_close_shutdown+0x10c>
 8010fb2:	2b01      	cmp	r3, #1
 8010fb4:	d02a      	beq.n	801100c <tcp_close_shutdown+0x160>
 8010fb6:	e03f      	b.n	8011038 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	8adb      	ldrh	r3, [r3, #22]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d021      	beq.n	8011004 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010fc0:	4b29      	ldr	r3, [pc, #164]	; (8011068 <tcp_close_shutdown+0x1bc>)
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	687a      	ldr	r2, [r7, #4]
 8010fc6:	429a      	cmp	r2, r3
 8010fc8:	d105      	bne.n	8010fd6 <tcp_close_shutdown+0x12a>
 8010fca:	4b27      	ldr	r3, [pc, #156]	; (8011068 <tcp_close_shutdown+0x1bc>)
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	68db      	ldr	r3, [r3, #12]
 8010fd0:	4a25      	ldr	r2, [pc, #148]	; (8011068 <tcp_close_shutdown+0x1bc>)
 8010fd2:	6013      	str	r3, [r2, #0]
 8010fd4:	e013      	b.n	8010ffe <tcp_close_shutdown+0x152>
 8010fd6:	4b24      	ldr	r3, [pc, #144]	; (8011068 <tcp_close_shutdown+0x1bc>)
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	60bb      	str	r3, [r7, #8]
 8010fdc:	e00c      	b.n	8010ff8 <tcp_close_shutdown+0x14c>
 8010fde:	68bb      	ldr	r3, [r7, #8]
 8010fe0:	68db      	ldr	r3, [r3, #12]
 8010fe2:	687a      	ldr	r2, [r7, #4]
 8010fe4:	429a      	cmp	r2, r3
 8010fe6:	d104      	bne.n	8010ff2 <tcp_close_shutdown+0x146>
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	68da      	ldr	r2, [r3, #12]
 8010fec:	68bb      	ldr	r3, [r7, #8]
 8010fee:	60da      	str	r2, [r3, #12]
 8010ff0:	e005      	b.n	8010ffe <tcp_close_shutdown+0x152>
 8010ff2:	68bb      	ldr	r3, [r7, #8]
 8010ff4:	68db      	ldr	r3, [r3, #12]
 8010ff6:	60bb      	str	r3, [r7, #8]
 8010ff8:	68bb      	ldr	r3, [r7, #8]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d1ef      	bne.n	8010fde <tcp_close_shutdown+0x132>
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	2200      	movs	r2, #0
 8011002:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011004:	6878      	ldr	r0, [r7, #4]
 8011006:	f7ff fe9f 	bl	8010d48 <tcp_free>
      break;
 801100a:	e01a      	b.n	8011042 <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 801100c:	6878      	ldr	r0, [r7, #4]
 801100e:	f7ff ff13 	bl	8010e38 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011012:	6879      	ldr	r1, [r7, #4]
 8011014:	4815      	ldr	r0, [pc, #84]	; (801106c <tcp_close_shutdown+0x1c0>)
 8011016:	f001 fab9 	bl	801258c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801101a:	6878      	ldr	r0, [r7, #4]
 801101c:	f7ff feb0 	bl	8010d80 <tcp_free_listen>
      break;
 8011020:	e00f      	b.n	8011042 <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011022:	6879      	ldr	r1, [r7, #4]
 8011024:	480d      	ldr	r0, [pc, #52]	; (801105c <tcp_close_shutdown+0x1b0>)
 8011026:	f001 fab1 	bl	801258c <tcp_pcb_remove>
 801102a:	4b0d      	ldr	r3, [pc, #52]	; (8011060 <tcp_close_shutdown+0x1b4>)
 801102c:	2201      	movs	r2, #1
 801102e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011030:	6878      	ldr	r0, [r7, #4]
 8011032:	f7ff fe89 	bl	8010d48 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011036:	e004      	b.n	8011042 <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011038:	6878      	ldr	r0, [r7, #4]
 801103a:	f000 f819 	bl	8011070 <tcp_close_shutdown_fin>
 801103e:	4603      	mov	r3, r0
 8011040:	e000      	b.n	8011044 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8011042:	2300      	movs	r3, #0
}
 8011044:	4618      	mov	r0, r3
 8011046:	3710      	adds	r7, #16
 8011048:	46bd      	mov	sp, r7
 801104a:	bdb0      	pop	{r4, r5, r7, pc}
 801104c:	0801c2e4 	.word	0x0801c2e4
 8011050:	0801c3b8 	.word	0x0801c3b8
 8011054:	0801c328 	.word	0x0801c328
 8011058:	0801c3d8 	.word	0x0801c3d8
 801105c:	2001bc88 	.word	0x2001bc88
 8011060:	2001bc84 	.word	0x2001bc84
 8011064:	2001bc9c 	.word	0x2001bc9c
 8011068:	2001bc94 	.word	0x2001bc94
 801106c:	2001bc90 	.word	0x2001bc90

08011070 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b084      	sub	sp, #16
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d106      	bne.n	801108c <tcp_close_shutdown_fin+0x1c>
 801107e:	4b2e      	ldr	r3, [pc, #184]	; (8011138 <tcp_close_shutdown_fin+0xc8>)
 8011080:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8011084:	492d      	ldr	r1, [pc, #180]	; (801113c <tcp_close_shutdown_fin+0xcc>)
 8011086:	482e      	ldr	r0, [pc, #184]	; (8011140 <tcp_close_shutdown_fin+0xd0>)
 8011088:	f008 ffec 	bl	801a064 <iprintf>

  switch (pcb->state) {
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	7d1b      	ldrb	r3, [r3, #20]
 8011090:	2b07      	cmp	r3, #7
 8011092:	d020      	beq.n	80110d6 <tcp_close_shutdown_fin+0x66>
 8011094:	2b07      	cmp	r3, #7
 8011096:	dc2b      	bgt.n	80110f0 <tcp_close_shutdown_fin+0x80>
 8011098:	2b03      	cmp	r3, #3
 801109a:	d002      	beq.n	80110a2 <tcp_close_shutdown_fin+0x32>
 801109c:	2b04      	cmp	r3, #4
 801109e:	d00d      	beq.n	80110bc <tcp_close_shutdown_fin+0x4c>
 80110a0:	e026      	b.n	80110f0 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80110a2:	6878      	ldr	r0, [r7, #4]
 80110a4:	f004 fd52 	bl	8015b4c <tcp_send_fin>
 80110a8:	4603      	mov	r3, r0
 80110aa:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80110ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d11f      	bne.n	80110f4 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	2205      	movs	r2, #5
 80110b8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80110ba:	e01b      	b.n	80110f4 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f004 fd45 	bl	8015b4c <tcp_send_fin>
 80110c2:	4603      	mov	r3, r0
 80110c4:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80110c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d114      	bne.n	80110f8 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	2205      	movs	r2, #5
 80110d2:	751a      	strb	r2, [r3, #20]
      }
      break;
 80110d4:	e010      	b.n	80110f8 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f004 fd38 	bl	8015b4c <tcp_send_fin>
 80110dc:	4603      	mov	r3, r0
 80110de:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80110e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d109      	bne.n	80110fc <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2209      	movs	r2, #9
 80110ec:	751a      	strb	r2, [r3, #20]
      }
      break;
 80110ee:	e005      	b.n	80110fc <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80110f0:	2300      	movs	r3, #0
 80110f2:	e01c      	b.n	801112e <tcp_close_shutdown_fin+0xbe>
      break;
 80110f4:	bf00      	nop
 80110f6:	e002      	b.n	80110fe <tcp_close_shutdown_fin+0x8e>
      break;
 80110f8:	bf00      	nop
 80110fa:	e000      	b.n	80110fe <tcp_close_shutdown_fin+0x8e>
      break;
 80110fc:	bf00      	nop
  }

  if (err == ERR_OK) {
 80110fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011102:	2b00      	cmp	r3, #0
 8011104:	d103      	bne.n	801110e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011106:	6878      	ldr	r0, [r7, #4]
 8011108:	f004 fe5e 	bl	8015dc8 <tcp_output>
 801110c:	e00d      	b.n	801112a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801110e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011116:	d108      	bne.n	801112a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	8b5b      	ldrh	r3, [r3, #26]
 801111c:	f043 0308 	orr.w	r3, r3, #8
 8011120:	b29a      	uxth	r2, r3
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011126:	2300      	movs	r3, #0
 8011128:	e001      	b.n	801112e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801112a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801112e:	4618      	mov	r0, r3
 8011130:	3710      	adds	r7, #16
 8011132:	46bd      	mov	sp, r7
 8011134:	bd80      	pop	{r7, pc}
 8011136:	bf00      	nop
 8011138:	0801c2e4 	.word	0x0801c2e4
 801113c:	0801c394 	.word	0x0801c394
 8011140:	0801c328 	.word	0x0801c328

08011144 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b082      	sub	sp, #8
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d109      	bne.n	8011166 <tcp_close+0x22>
 8011152:	4b0f      	ldr	r3, [pc, #60]	; (8011190 <tcp_close+0x4c>)
 8011154:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8011158:	490e      	ldr	r1, [pc, #56]	; (8011194 <tcp_close+0x50>)
 801115a:	480f      	ldr	r0, [pc, #60]	; (8011198 <tcp_close+0x54>)
 801115c:	f008 ff82 	bl	801a064 <iprintf>
 8011160:	f06f 030f 	mvn.w	r3, #15
 8011164:	e00f      	b.n	8011186 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	7d1b      	ldrb	r3, [r3, #20]
 801116a:	2b01      	cmp	r3, #1
 801116c:	d006      	beq.n	801117c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	8b5b      	ldrh	r3, [r3, #26]
 8011172:	f043 0310 	orr.w	r3, r3, #16
 8011176:	b29a      	uxth	r2, r3
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 801117c:	2101      	movs	r1, #1
 801117e:	6878      	ldr	r0, [r7, #4]
 8011180:	f7ff fe94 	bl	8010eac <tcp_close_shutdown>
 8011184:	4603      	mov	r3, r0
}
 8011186:	4618      	mov	r0, r3
 8011188:	3708      	adds	r7, #8
 801118a:	46bd      	mov	sp, r7
 801118c:	bd80      	pop	{r7, pc}
 801118e:	bf00      	nop
 8011190:	0801c2e4 	.word	0x0801c2e4
 8011194:	0801c3f4 	.word	0x0801c3f4
 8011198:	0801c328 	.word	0x0801c328

0801119c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b08e      	sub	sp, #56	; 0x38
 80111a0:	af04      	add	r7, sp, #16
 80111a2:	6078      	str	r0, [r7, #4]
 80111a4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d107      	bne.n	80111bc <tcp_abandon+0x20>
 80111ac:	4b52      	ldr	r3, [pc, #328]	; (80112f8 <tcp_abandon+0x15c>)
 80111ae:	f240 223d 	movw	r2, #573	; 0x23d
 80111b2:	4952      	ldr	r1, [pc, #328]	; (80112fc <tcp_abandon+0x160>)
 80111b4:	4852      	ldr	r0, [pc, #328]	; (8011300 <tcp_abandon+0x164>)
 80111b6:	f008 ff55 	bl	801a064 <iprintf>
 80111ba:	e099      	b.n	80112f0 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	7d1b      	ldrb	r3, [r3, #20]
 80111c0:	2b01      	cmp	r3, #1
 80111c2:	d106      	bne.n	80111d2 <tcp_abandon+0x36>
 80111c4:	4b4c      	ldr	r3, [pc, #304]	; (80112f8 <tcp_abandon+0x15c>)
 80111c6:	f44f 7210 	mov.w	r2, #576	; 0x240
 80111ca:	494e      	ldr	r1, [pc, #312]	; (8011304 <tcp_abandon+0x168>)
 80111cc:	484c      	ldr	r0, [pc, #304]	; (8011300 <tcp_abandon+0x164>)
 80111ce:	f008 ff49 	bl	801a064 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	7d1b      	ldrb	r3, [r3, #20]
 80111d6:	2b0a      	cmp	r3, #10
 80111d8:	d107      	bne.n	80111ea <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80111da:	6879      	ldr	r1, [r7, #4]
 80111dc:	484a      	ldr	r0, [pc, #296]	; (8011308 <tcp_abandon+0x16c>)
 80111de:	f001 f9d5 	bl	801258c <tcp_pcb_remove>
    tcp_free(pcb);
 80111e2:	6878      	ldr	r0, [r7, #4]
 80111e4:	f7ff fdb0 	bl	8010d48 <tcp_free>
 80111e8:	e082      	b.n	80112f0 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80111ea:	2300      	movs	r3, #0
 80111ec:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 80111ee:	2300      	movs	r3, #0
 80111f0:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80111f6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111fc:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011204:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	691b      	ldr	r3, [r3, #16]
 801120a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	7d1b      	ldrb	r3, [r3, #20]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d126      	bne.n	8011262 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	8adb      	ldrh	r3, [r3, #22]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d02e      	beq.n	801127a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801121c:	4b3b      	ldr	r3, [pc, #236]	; (801130c <tcp_abandon+0x170>)
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	687a      	ldr	r2, [r7, #4]
 8011222:	429a      	cmp	r2, r3
 8011224:	d105      	bne.n	8011232 <tcp_abandon+0x96>
 8011226:	4b39      	ldr	r3, [pc, #228]	; (801130c <tcp_abandon+0x170>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	68db      	ldr	r3, [r3, #12]
 801122c:	4a37      	ldr	r2, [pc, #220]	; (801130c <tcp_abandon+0x170>)
 801122e:	6013      	str	r3, [r2, #0]
 8011230:	e013      	b.n	801125a <tcp_abandon+0xbe>
 8011232:	4b36      	ldr	r3, [pc, #216]	; (801130c <tcp_abandon+0x170>)
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	61fb      	str	r3, [r7, #28]
 8011238:	e00c      	b.n	8011254 <tcp_abandon+0xb8>
 801123a:	69fb      	ldr	r3, [r7, #28]
 801123c:	68db      	ldr	r3, [r3, #12]
 801123e:	687a      	ldr	r2, [r7, #4]
 8011240:	429a      	cmp	r2, r3
 8011242:	d104      	bne.n	801124e <tcp_abandon+0xb2>
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	68da      	ldr	r2, [r3, #12]
 8011248:	69fb      	ldr	r3, [r7, #28]
 801124a:	60da      	str	r2, [r3, #12]
 801124c:	e005      	b.n	801125a <tcp_abandon+0xbe>
 801124e:	69fb      	ldr	r3, [r7, #28]
 8011250:	68db      	ldr	r3, [r3, #12]
 8011252:	61fb      	str	r3, [r7, #28]
 8011254:	69fb      	ldr	r3, [r7, #28]
 8011256:	2b00      	cmp	r3, #0
 8011258:	d1ef      	bne.n	801123a <tcp_abandon+0x9e>
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	2200      	movs	r2, #0
 801125e:	60da      	str	r2, [r3, #12]
 8011260:	e00b      	b.n	801127a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	8adb      	ldrh	r3, [r3, #22]
 801126a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801126c:	6879      	ldr	r1, [r7, #4]
 801126e:	4828      	ldr	r0, [pc, #160]	; (8011310 <tcp_abandon+0x174>)
 8011270:	f001 f98c 	bl	801258c <tcp_pcb_remove>
 8011274:	4b27      	ldr	r3, [pc, #156]	; (8011314 <tcp_abandon+0x178>)
 8011276:	2201      	movs	r2, #1
 8011278:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801127e:	2b00      	cmp	r3, #0
 8011280:	d004      	beq.n	801128c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011286:	4618      	mov	r0, r3
 8011288:	f000 fe7e 	bl	8011f88 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011290:	2b00      	cmp	r3, #0
 8011292:	d004      	beq.n	801129e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011298:	4618      	mov	r0, r3
 801129a:	f000 fe75 	bl	8011f88 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d004      	beq.n	80112b0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112aa:	4618      	mov	r0, r3
 80112ac:	f000 fe6c 	bl	8011f88 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80112b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d00e      	beq.n	80112d4 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80112b6:	6879      	ldr	r1, [r7, #4]
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	3304      	adds	r3, #4
 80112bc:	687a      	ldr	r2, [r7, #4]
 80112be:	8b12      	ldrh	r2, [r2, #24]
 80112c0:	9202      	str	r2, [sp, #8]
 80112c2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80112c4:	9201      	str	r2, [sp, #4]
 80112c6:	9300      	str	r3, [sp, #0]
 80112c8:	460b      	mov	r3, r1
 80112ca:	697a      	ldr	r2, [r7, #20]
 80112cc:	69b9      	ldr	r1, [r7, #24]
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f005 fb2e 	bl	8016930 <tcp_rst>
    }
    last_state = pcb->state;
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	7d1b      	ldrb	r3, [r3, #20]
 80112d8:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80112da:	6878      	ldr	r0, [r7, #4]
 80112dc:	f7ff fd34 	bl	8010d48 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80112e0:	693b      	ldr	r3, [r7, #16]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d004      	beq.n	80112f0 <tcp_abandon+0x154>
 80112e6:	693b      	ldr	r3, [r7, #16]
 80112e8:	f06f 010c 	mvn.w	r1, #12
 80112ec:	68f8      	ldr	r0, [r7, #12]
 80112ee:	4798      	blx	r3
  }
}
 80112f0:	3728      	adds	r7, #40	; 0x28
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop
 80112f8:	0801c2e4 	.word	0x0801c2e4
 80112fc:	0801c428 	.word	0x0801c428
 8011300:	0801c328 	.word	0x0801c328
 8011304:	0801c444 	.word	0x0801c444
 8011308:	2001bc98 	.word	0x2001bc98
 801130c:	2001bc94 	.word	0x2001bc94
 8011310:	2001bc88 	.word	0x2001bc88
 8011314:	2001bc84 	.word	0x2001bc84

08011318 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b082      	sub	sp, #8
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011320:	2101      	movs	r1, #1
 8011322:	6878      	ldr	r0, [r7, #4]
 8011324:	f7ff ff3a 	bl	801119c <tcp_abandon>
}
 8011328:	bf00      	nop
 801132a:	3708      	adds	r7, #8
 801132c:	46bd      	mov	sp, r7
 801132e:	bd80      	pop	{r7, pc}

08011330 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011330:	b580      	push	{r7, lr}
 8011332:	b084      	sub	sp, #16
 8011334:	af00      	add	r7, sp, #0
 8011336:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d106      	bne.n	801134c <tcp_update_rcv_ann_wnd+0x1c>
 801133e:	4b25      	ldr	r3, [pc, #148]	; (80113d4 <tcp_update_rcv_ann_wnd+0xa4>)
 8011340:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011344:	4924      	ldr	r1, [pc, #144]	; (80113d8 <tcp_update_rcv_ann_wnd+0xa8>)
 8011346:	4825      	ldr	r0, [pc, #148]	; (80113dc <tcp_update_rcv_ann_wnd+0xac>)
 8011348:	f008 fe8c 	bl	801a064 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011350:	687a      	ldr	r2, [r7, #4]
 8011352:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011354:	4413      	add	r3, r2
 8011356:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801135c:	687a      	ldr	r2, [r7, #4]
 801135e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8011360:	f240 7194 	movw	r1, #1940	; 0x794
 8011364:	428a      	cmp	r2, r1
 8011366:	bf28      	it	cs
 8011368:	460a      	movcs	r2, r1
 801136a:	b292      	uxth	r2, r2
 801136c:	4413      	add	r3, r2
 801136e:	68fa      	ldr	r2, [r7, #12]
 8011370:	1ad3      	subs	r3, r2, r3
 8011372:	2b00      	cmp	r3, #0
 8011374:	db08      	blt.n	8011388 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011382:	68fa      	ldr	r2, [r7, #12]
 8011384:	1ad3      	subs	r3, r2, r3
 8011386:	e020      	b.n	80113ca <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011390:	1ad3      	subs	r3, r2, r3
 8011392:	2b00      	cmp	r3, #0
 8011394:	dd03      	ble.n	801139e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	2200      	movs	r2, #0
 801139a:	855a      	strh	r2, [r3, #42]	; 0x2a
 801139c:	e014      	b.n	80113c8 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113a6:	1ad3      	subs	r3, r2, r3
 80113a8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80113b0:	d306      	bcc.n	80113c0 <tcp_update_rcv_ann_wnd+0x90>
 80113b2:	4b08      	ldr	r3, [pc, #32]	; (80113d4 <tcp_update_rcv_ann_wnd+0xa4>)
 80113b4:	f240 32b6 	movw	r2, #950	; 0x3b6
 80113b8:	4909      	ldr	r1, [pc, #36]	; (80113e0 <tcp_update_rcv_ann_wnd+0xb0>)
 80113ba:	4808      	ldr	r0, [pc, #32]	; (80113dc <tcp_update_rcv_ann_wnd+0xac>)
 80113bc:	f008 fe52 	bl	801a064 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	b29a      	uxth	r2, r3
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80113c8:	2300      	movs	r3, #0
  }
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	3710      	adds	r7, #16
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bd80      	pop	{r7, pc}
 80113d2:	bf00      	nop
 80113d4:	0801c2e4 	.word	0x0801c2e4
 80113d8:	0801c540 	.word	0x0801c540
 80113dc:	0801c328 	.word	0x0801c328
 80113e0:	0801c564 	.word	0x0801c564

080113e4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80113e4:	b580      	push	{r7, lr}
 80113e6:	b084      	sub	sp, #16
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
 80113ec:	460b      	mov	r3, r1
 80113ee:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d107      	bne.n	8011406 <tcp_recved+0x22>
 80113f6:	4b20      	ldr	r3, [pc, #128]	; (8011478 <tcp_recved+0x94>)
 80113f8:	f240 32cf 	movw	r2, #975	; 0x3cf
 80113fc:	491f      	ldr	r1, [pc, #124]	; (801147c <tcp_recved+0x98>)
 80113fe:	4820      	ldr	r0, [pc, #128]	; (8011480 <tcp_recved+0x9c>)
 8011400:	f008 fe30 	bl	801a064 <iprintf>
 8011404:	e034      	b.n	8011470 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	7d1b      	ldrb	r3, [r3, #20]
 801140a:	2b01      	cmp	r3, #1
 801140c:	d106      	bne.n	801141c <tcp_recved+0x38>
 801140e:	4b1a      	ldr	r3, [pc, #104]	; (8011478 <tcp_recved+0x94>)
 8011410:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011414:	491b      	ldr	r1, [pc, #108]	; (8011484 <tcp_recved+0xa0>)
 8011416:	481a      	ldr	r0, [pc, #104]	; (8011480 <tcp_recved+0x9c>)
 8011418:	f008 fe24 	bl	801a064 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011420:	887b      	ldrh	r3, [r7, #2]
 8011422:	4413      	add	r3, r2
 8011424:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8011426:	89fb      	ldrh	r3, [r7, #14]
 8011428:	f640 7228 	movw	r2, #3880	; 0xf28
 801142c:	4293      	cmp	r3, r2
 801142e:	d804      	bhi.n	801143a <tcp_recved+0x56>
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011434:	89fa      	ldrh	r2, [r7, #14]
 8011436:	429a      	cmp	r2, r3
 8011438:	d204      	bcs.n	8011444 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	f640 7228 	movw	r2, #3880	; 0xf28
 8011440:	851a      	strh	r2, [r3, #40]	; 0x28
 8011442:	e002      	b.n	801144a <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	89fa      	ldrh	r2, [r7, #14]
 8011448:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801144a:	6878      	ldr	r0, [r7, #4]
 801144c:	f7ff ff70 	bl	8011330 <tcp_update_rcv_ann_wnd>
 8011450:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8011452:	68bb      	ldr	r3, [r7, #8]
 8011454:	f240 32c9 	movw	r2, #969	; 0x3c9
 8011458:	4293      	cmp	r3, r2
 801145a:	d909      	bls.n	8011470 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	8b5b      	ldrh	r3, [r3, #26]
 8011460:	f043 0302 	orr.w	r3, r3, #2
 8011464:	b29a      	uxth	r2, r3
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801146a:	6878      	ldr	r0, [r7, #4]
 801146c:	f004 fcac 	bl	8015dc8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8011470:	3710      	adds	r7, #16
 8011472:	46bd      	mov	sp, r7
 8011474:	bd80      	pop	{r7, pc}
 8011476:	bf00      	nop
 8011478:	0801c2e4 	.word	0x0801c2e4
 801147c:	0801c580 	.word	0x0801c580
 8011480:	0801c328 	.word	0x0801c328
 8011484:	0801c598 	.word	0x0801c598

08011488 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8011488:	b480      	push	{r7}
 801148a:	b083      	sub	sp, #12
 801148c:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801148e:	2300      	movs	r3, #0
 8011490:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8011492:	4b1e      	ldr	r3, [pc, #120]	; (801150c <tcp_new_port+0x84>)
 8011494:	881b      	ldrh	r3, [r3, #0]
 8011496:	3301      	adds	r3, #1
 8011498:	b29a      	uxth	r2, r3
 801149a:	4b1c      	ldr	r3, [pc, #112]	; (801150c <tcp_new_port+0x84>)
 801149c:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801149e:	4b1b      	ldr	r3, [pc, #108]	; (801150c <tcp_new_port+0x84>)
 80114a0:	881b      	ldrh	r3, [r3, #0]
 80114a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80114a6:	4293      	cmp	r3, r2
 80114a8:	d103      	bne.n	80114b2 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80114aa:	4b18      	ldr	r3, [pc, #96]	; (801150c <tcp_new_port+0x84>)
 80114ac:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80114b0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80114b2:	2300      	movs	r3, #0
 80114b4:	71fb      	strb	r3, [r7, #7]
 80114b6:	e01e      	b.n	80114f6 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80114b8:	79fb      	ldrb	r3, [r7, #7]
 80114ba:	4a15      	ldr	r2, [pc, #84]	; (8011510 <tcp_new_port+0x88>)
 80114bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	603b      	str	r3, [r7, #0]
 80114c4:	e011      	b.n	80114ea <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 80114c6:	683b      	ldr	r3, [r7, #0]
 80114c8:	8ada      	ldrh	r2, [r3, #22]
 80114ca:	4b10      	ldr	r3, [pc, #64]	; (801150c <tcp_new_port+0x84>)
 80114cc:	881b      	ldrh	r3, [r3, #0]
 80114ce:	429a      	cmp	r2, r3
 80114d0:	d108      	bne.n	80114e4 <tcp_new_port+0x5c>
        n++;
 80114d2:	88bb      	ldrh	r3, [r7, #4]
 80114d4:	3301      	adds	r3, #1
 80114d6:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80114d8:	88bb      	ldrh	r3, [r7, #4]
 80114da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80114de:	d3d8      	bcc.n	8011492 <tcp_new_port+0xa>
          return 0;
 80114e0:	2300      	movs	r3, #0
 80114e2:	e00d      	b.n	8011500 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	68db      	ldr	r3, [r3, #12]
 80114e8:	603b      	str	r3, [r7, #0]
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d1ea      	bne.n	80114c6 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80114f0:	79fb      	ldrb	r3, [r7, #7]
 80114f2:	3301      	adds	r3, #1
 80114f4:	71fb      	strb	r3, [r7, #7]
 80114f6:	79fb      	ldrb	r3, [r7, #7]
 80114f8:	2b03      	cmp	r3, #3
 80114fa:	d9dd      	bls.n	80114b8 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80114fc:	4b03      	ldr	r3, [pc, #12]	; (801150c <tcp_new_port+0x84>)
 80114fe:	881b      	ldrh	r3, [r3, #0]
}
 8011500:	4618      	mov	r0, r3
 8011502:	370c      	adds	r7, #12
 8011504:	46bd      	mov	sp, r7
 8011506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150a:	4770      	bx	lr
 801150c:	200000a8 	.word	0x200000a8
 8011510:	08094c98 	.word	0x08094c98

08011514 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b08a      	sub	sp, #40	; 0x28
 8011518:	af00      	add	r7, sp, #0
 801151a:	60f8      	str	r0, [r7, #12]
 801151c:	60b9      	str	r1, [r7, #8]
 801151e:	603b      	str	r3, [r7, #0]
 8011520:	4613      	mov	r3, r2
 8011522:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8011524:	2300      	movs	r3, #0
 8011526:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	2b00      	cmp	r3, #0
 801152c:	d109      	bne.n	8011542 <tcp_connect+0x2e>
 801152e:	4b7d      	ldr	r3, [pc, #500]	; (8011724 <tcp_connect+0x210>)
 8011530:	f240 4235 	movw	r2, #1077	; 0x435
 8011534:	497c      	ldr	r1, [pc, #496]	; (8011728 <tcp_connect+0x214>)
 8011536:	487d      	ldr	r0, [pc, #500]	; (801172c <tcp_connect+0x218>)
 8011538:	f008 fd94 	bl	801a064 <iprintf>
 801153c:	f06f 030f 	mvn.w	r3, #15
 8011540:	e0ec      	b.n	801171c <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8011542:	68bb      	ldr	r3, [r7, #8]
 8011544:	2b00      	cmp	r3, #0
 8011546:	d109      	bne.n	801155c <tcp_connect+0x48>
 8011548:	4b76      	ldr	r3, [pc, #472]	; (8011724 <tcp_connect+0x210>)
 801154a:	f240 4236 	movw	r2, #1078	; 0x436
 801154e:	4978      	ldr	r1, [pc, #480]	; (8011730 <tcp_connect+0x21c>)
 8011550:	4876      	ldr	r0, [pc, #472]	; (801172c <tcp_connect+0x218>)
 8011552:	f008 fd87 	bl	801a064 <iprintf>
 8011556:	f06f 030f 	mvn.w	r3, #15
 801155a:	e0df      	b.n	801171c <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	7d1b      	ldrb	r3, [r3, #20]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d009      	beq.n	8011578 <tcp_connect+0x64>
 8011564:	4b6f      	ldr	r3, [pc, #444]	; (8011724 <tcp_connect+0x210>)
 8011566:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801156a:	4972      	ldr	r1, [pc, #456]	; (8011734 <tcp_connect+0x220>)
 801156c:	486f      	ldr	r0, [pc, #444]	; (801172c <tcp_connect+0x218>)
 801156e:	f008 fd79 	bl	801a064 <iprintf>
 8011572:	f06f 0309 	mvn.w	r3, #9
 8011576:	e0d1      	b.n	801171c <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8011578:	68bb      	ldr	r3, [r7, #8]
 801157a:	2b00      	cmp	r3, #0
 801157c:	d002      	beq.n	8011584 <tcp_connect+0x70>
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	e000      	b.n	8011586 <tcp_connect+0x72>
 8011584:	2300      	movs	r3, #0
 8011586:	68fa      	ldr	r2, [r7, #12]
 8011588:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	88fa      	ldrh	r2, [r7, #6]
 801158e:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	7a1b      	ldrb	r3, [r3, #8]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d006      	beq.n	80115a6 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	7a1b      	ldrb	r3, [r3, #8]
 801159c:	4618      	mov	r0, r3
 801159e:	f7fe fd41 	bl	8010024 <netif_get_by_index>
 80115a2:	6278      	str	r0, [r7, #36]	; 0x24
 80115a4:	e005      	b.n	80115b2 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	3304      	adds	r3, #4
 80115aa:	4618      	mov	r0, r3
 80115ac:	f006 ff60 	bl	8018470 <ip4_route>
 80115b0:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 80115b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d102      	bne.n	80115be <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 80115b8:	f06f 0303 	mvn.w	r3, #3
 80115bc:	e0ae      	b.n	801171c <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d003      	beq.n	80115cc <tcp_connect+0xb8>
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d111      	bne.n	80115f0 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 80115cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d002      	beq.n	80115d8 <tcp_connect+0xc4>
 80115d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115d4:	3304      	adds	r3, #4
 80115d6:	e000      	b.n	80115da <tcp_connect+0xc6>
 80115d8:	2300      	movs	r3, #0
 80115da:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 80115dc:	69fb      	ldr	r3, [r7, #28]
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d102      	bne.n	80115e8 <tcp_connect+0xd4>
      return ERR_RTE;
 80115e2:	f06f 0303 	mvn.w	r3, #3
 80115e6:	e099      	b.n	801171c <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80115e8:	69fb      	ldr	r3, [r7, #28]
 80115ea:	681a      	ldr	r2, [r3, #0]
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	8adb      	ldrh	r3, [r3, #22]
 80115f4:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	8adb      	ldrh	r3, [r3, #22]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d10c      	bne.n	8011618 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 80115fe:	f7ff ff43 	bl	8011488 <tcp_new_port>
 8011602:	4603      	mov	r3, r0
 8011604:	461a      	mov	r2, r3
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	8adb      	ldrh	r3, [r3, #22]
 801160e:	2b00      	cmp	r3, #0
 8011610:	d102      	bne.n	8011618 <tcp_connect+0x104>
      return ERR_BUF;
 8011612:	f06f 0301 	mvn.w	r3, #1
 8011616:	e081      	b.n	801171c <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8011618:	68f8      	ldr	r0, [r7, #12]
 801161a:	f001 f84b 	bl	80126b4 <tcp_next_iss>
 801161e:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	2200      	movs	r2, #0
 8011624:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	697a      	ldr	r2, [r7, #20]
 801162a:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	1e5a      	subs	r2, r3, #1
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8011634:	697b      	ldr	r3, [r7, #20]
 8011636:	1e5a      	subs	r2, r3, #1
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 801163c:	697b      	ldr	r3, [r7, #20]
 801163e:	1e5a      	subs	r2, r3, #1
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	f640 7228 	movw	r2, #3880	; 0xf28
 801164a:	855a      	strh	r2, [r3, #42]	; 0x2a
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	f640 7228 	movw	r2, #3880	; 0xf28
 8011662:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	f44f 7206 	mov.w	r2, #536	; 0x218
 801166c:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	3304      	adds	r3, #4
 8011676:	461a      	mov	r2, r3
 8011678:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801167a:	f001 f841 	bl	8012700 <tcp_eff_send_mss_netif>
 801167e:	4603      	mov	r3, r0
 8011680:	461a      	mov	r2, r3
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	2201      	movs	r2, #1
 801168a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	683a      	ldr	r2, [r7, #0]
 8011692:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8011696:	2102      	movs	r1, #2
 8011698:	68f8      	ldr	r0, [r7, #12]
 801169a:	f004 faa7 	bl	8015bec <tcp_enqueue_flags>
 801169e:	4603      	mov	r3, r0
 80116a0:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 80116a2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d136      	bne.n	8011718 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	2202      	movs	r2, #2
 80116ae:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 80116b0:	8b7b      	ldrh	r3, [r7, #26]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d021      	beq.n	80116fa <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80116b6:	4b20      	ldr	r3, [pc, #128]	; (8011738 <tcp_connect+0x224>)
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	68fa      	ldr	r2, [r7, #12]
 80116bc:	429a      	cmp	r2, r3
 80116be:	d105      	bne.n	80116cc <tcp_connect+0x1b8>
 80116c0:	4b1d      	ldr	r3, [pc, #116]	; (8011738 <tcp_connect+0x224>)
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	68db      	ldr	r3, [r3, #12]
 80116c6:	4a1c      	ldr	r2, [pc, #112]	; (8011738 <tcp_connect+0x224>)
 80116c8:	6013      	str	r3, [r2, #0]
 80116ca:	e013      	b.n	80116f4 <tcp_connect+0x1e0>
 80116cc:	4b1a      	ldr	r3, [pc, #104]	; (8011738 <tcp_connect+0x224>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	623b      	str	r3, [r7, #32]
 80116d2:	e00c      	b.n	80116ee <tcp_connect+0x1da>
 80116d4:	6a3b      	ldr	r3, [r7, #32]
 80116d6:	68db      	ldr	r3, [r3, #12]
 80116d8:	68fa      	ldr	r2, [r7, #12]
 80116da:	429a      	cmp	r2, r3
 80116dc:	d104      	bne.n	80116e8 <tcp_connect+0x1d4>
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	68da      	ldr	r2, [r3, #12]
 80116e2:	6a3b      	ldr	r3, [r7, #32]
 80116e4:	60da      	str	r2, [r3, #12]
 80116e6:	e005      	b.n	80116f4 <tcp_connect+0x1e0>
 80116e8:	6a3b      	ldr	r3, [r7, #32]
 80116ea:	68db      	ldr	r3, [r3, #12]
 80116ec:	623b      	str	r3, [r7, #32]
 80116ee:	6a3b      	ldr	r3, [r7, #32]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d1ef      	bne.n	80116d4 <tcp_connect+0x1c0>
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	2200      	movs	r2, #0
 80116f8:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 80116fa:	4b10      	ldr	r3, [pc, #64]	; (801173c <tcp_connect+0x228>)
 80116fc:	681a      	ldr	r2, [r3, #0]
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	60da      	str	r2, [r3, #12]
 8011702:	4a0e      	ldr	r2, [pc, #56]	; (801173c <tcp_connect+0x228>)
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	6013      	str	r3, [r2, #0]
 8011708:	f005 fad4 	bl	8016cb4 <tcp_timer_needed>
 801170c:	4b0c      	ldr	r3, [pc, #48]	; (8011740 <tcp_connect+0x22c>)
 801170e:	2201      	movs	r2, #1
 8011710:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8011712:	68f8      	ldr	r0, [r7, #12]
 8011714:	f004 fb58 	bl	8015dc8 <tcp_output>
  }
  return ret;
 8011718:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 801171c:	4618      	mov	r0, r3
 801171e:	3728      	adds	r7, #40	; 0x28
 8011720:	46bd      	mov	sp, r7
 8011722:	bd80      	pop	{r7, pc}
 8011724:	0801c2e4 	.word	0x0801c2e4
 8011728:	0801c5c0 	.word	0x0801c5c0
 801172c:	0801c328 	.word	0x0801c328
 8011730:	0801c5dc 	.word	0x0801c5dc
 8011734:	0801c5f8 	.word	0x0801c5f8
 8011738:	2001bc94 	.word	0x2001bc94
 801173c:	2001bc88 	.word	0x2001bc88
 8011740:	2001bc84 	.word	0x2001bc84

08011744 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011744:	b5b0      	push	{r4, r5, r7, lr}
 8011746:	b090      	sub	sp, #64	; 0x40
 8011748:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801174a:	2300      	movs	r3, #0
 801174c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8011750:	4b94      	ldr	r3, [pc, #592]	; (80119a4 <tcp_slowtmr+0x260>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	3301      	adds	r3, #1
 8011756:	4a93      	ldr	r2, [pc, #588]	; (80119a4 <tcp_slowtmr+0x260>)
 8011758:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801175a:	4b93      	ldr	r3, [pc, #588]	; (80119a8 <tcp_slowtmr+0x264>)
 801175c:	781b      	ldrb	r3, [r3, #0]
 801175e:	3301      	adds	r3, #1
 8011760:	b2da      	uxtb	r2, r3
 8011762:	4b91      	ldr	r3, [pc, #580]	; (80119a8 <tcp_slowtmr+0x264>)
 8011764:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8011766:	2300      	movs	r3, #0
 8011768:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 801176a:	4b90      	ldr	r3, [pc, #576]	; (80119ac <tcp_slowtmr+0x268>)
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8011770:	e29f      	b.n	8011cb2 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8011772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011774:	7d1b      	ldrb	r3, [r3, #20]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d106      	bne.n	8011788 <tcp_slowtmr+0x44>
 801177a:	4b8d      	ldr	r3, [pc, #564]	; (80119b0 <tcp_slowtmr+0x26c>)
 801177c:	f240 42be 	movw	r2, #1214	; 0x4be
 8011780:	498c      	ldr	r1, [pc, #560]	; (80119b4 <tcp_slowtmr+0x270>)
 8011782:	488d      	ldr	r0, [pc, #564]	; (80119b8 <tcp_slowtmr+0x274>)
 8011784:	f008 fc6e 	bl	801a064 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801178a:	7d1b      	ldrb	r3, [r3, #20]
 801178c:	2b01      	cmp	r3, #1
 801178e:	d106      	bne.n	801179e <tcp_slowtmr+0x5a>
 8011790:	4b87      	ldr	r3, [pc, #540]	; (80119b0 <tcp_slowtmr+0x26c>)
 8011792:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011796:	4989      	ldr	r1, [pc, #548]	; (80119bc <tcp_slowtmr+0x278>)
 8011798:	4887      	ldr	r0, [pc, #540]	; (80119b8 <tcp_slowtmr+0x274>)
 801179a:	f008 fc63 	bl	801a064 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801179e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117a0:	7d1b      	ldrb	r3, [r3, #20]
 80117a2:	2b0a      	cmp	r3, #10
 80117a4:	d106      	bne.n	80117b4 <tcp_slowtmr+0x70>
 80117a6:	4b82      	ldr	r3, [pc, #520]	; (80119b0 <tcp_slowtmr+0x26c>)
 80117a8:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80117ac:	4984      	ldr	r1, [pc, #528]	; (80119c0 <tcp_slowtmr+0x27c>)
 80117ae:	4882      	ldr	r0, [pc, #520]	; (80119b8 <tcp_slowtmr+0x274>)
 80117b0:	f008 fc58 	bl	801a064 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80117b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117b6:	7f9a      	ldrb	r2, [r3, #30]
 80117b8:	4b7b      	ldr	r3, [pc, #492]	; (80119a8 <tcp_slowtmr+0x264>)
 80117ba:	781b      	ldrb	r3, [r3, #0]
 80117bc:	429a      	cmp	r2, r3
 80117be:	d105      	bne.n	80117cc <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80117c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117c2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80117c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117c6:	68db      	ldr	r3, [r3, #12]
 80117c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80117ca:	e272      	b.n	8011cb2 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 80117cc:	4b76      	ldr	r3, [pc, #472]	; (80119a8 <tcp_slowtmr+0x264>)
 80117ce:	781a      	ldrb	r2, [r3, #0]
 80117d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117d2:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80117d4:	2300      	movs	r3, #0
 80117d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80117da:	2300      	movs	r3, #0
 80117dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80117e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117e2:	7d1b      	ldrb	r3, [r3, #20]
 80117e4:	2b02      	cmp	r3, #2
 80117e6:	d10a      	bne.n	80117fe <tcp_slowtmr+0xba>
 80117e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80117ee:	2b05      	cmp	r3, #5
 80117f0:	d905      	bls.n	80117fe <tcp_slowtmr+0xba>
      ++pcb_remove;
 80117f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117f6:	3301      	adds	r3, #1
 80117f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80117fc:	e11e      	b.n	8011a3c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80117fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011800:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011804:	2b0b      	cmp	r3, #11
 8011806:	d905      	bls.n	8011814 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8011808:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801180c:	3301      	adds	r3, #1
 801180e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011812:	e113      	b.n	8011a3c <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011816:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801181a:	2b00      	cmp	r3, #0
 801181c:	d075      	beq.n	801190a <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801181e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011822:	2b00      	cmp	r3, #0
 8011824:	d006      	beq.n	8011834 <tcp_slowtmr+0xf0>
 8011826:	4b62      	ldr	r3, [pc, #392]	; (80119b0 <tcp_slowtmr+0x26c>)
 8011828:	f240 42d4 	movw	r2, #1236	; 0x4d4
 801182c:	4965      	ldr	r1, [pc, #404]	; (80119c4 <tcp_slowtmr+0x280>)
 801182e:	4862      	ldr	r0, [pc, #392]	; (80119b8 <tcp_slowtmr+0x274>)
 8011830:	f008 fc18 	bl	801a064 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8011834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011836:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011838:	2b00      	cmp	r3, #0
 801183a:	d106      	bne.n	801184a <tcp_slowtmr+0x106>
 801183c:	4b5c      	ldr	r3, [pc, #368]	; (80119b0 <tcp_slowtmr+0x26c>)
 801183e:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8011842:	4961      	ldr	r1, [pc, #388]	; (80119c8 <tcp_slowtmr+0x284>)
 8011844:	485c      	ldr	r0, [pc, #368]	; (80119b8 <tcp_slowtmr+0x274>)
 8011846:	f008 fc0d 	bl	801a064 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801184a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801184c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011850:	2b0b      	cmp	r3, #11
 8011852:	d905      	bls.n	8011860 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011854:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011858:	3301      	adds	r3, #1
 801185a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801185e:	e0ed      	b.n	8011a3c <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8011860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011862:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011866:	3b01      	subs	r3, #1
 8011868:	4a58      	ldr	r2, [pc, #352]	; (80119cc <tcp_slowtmr+0x288>)
 801186a:	5cd3      	ldrb	r3, [r2, r3]
 801186c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011870:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011874:	7c7a      	ldrb	r2, [r7, #17]
 8011876:	429a      	cmp	r2, r3
 8011878:	d907      	bls.n	801188a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 801187a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801187c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011880:	3301      	adds	r3, #1
 8011882:	b2da      	uxtb	r2, r3
 8011884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011886:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 801188a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801188c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011890:	7c7a      	ldrb	r2, [r7, #17]
 8011892:	429a      	cmp	r2, r3
 8011894:	f200 80d2 	bhi.w	8011a3c <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011898:	2301      	movs	r3, #1
 801189a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 801189c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801189e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d108      	bne.n	80118b8 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80118a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80118a8:	f005 f936 	bl	8016b18 <tcp_zero_window_probe>
 80118ac:	4603      	mov	r3, r0
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d014      	beq.n	80118dc <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80118b2:	2300      	movs	r3, #0
 80118b4:	623b      	str	r3, [r7, #32]
 80118b6:	e011      	b.n	80118dc <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80118b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80118be:	4619      	mov	r1, r3
 80118c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80118c2:	f003 fffb 	bl	80158bc <tcp_split_unsent_seg>
 80118c6:	4603      	mov	r3, r0
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d107      	bne.n	80118dc <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 80118cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80118ce:	f004 fa7b 	bl	8015dc8 <tcp_output>
 80118d2:	4603      	mov	r3, r0
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d101      	bne.n	80118dc <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80118d8:	2300      	movs	r3, #0
 80118da:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80118dc:	6a3b      	ldr	r3, [r7, #32]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	f000 80ac 	beq.w	8011a3c <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80118e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118e6:	2200      	movs	r2, #0
 80118e8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80118ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118ee:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80118f2:	2b06      	cmp	r3, #6
 80118f4:	f200 80a2 	bhi.w	8011a3c <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80118f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118fa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80118fe:	3301      	adds	r3, #1
 8011900:	b2da      	uxtb	r2, r3
 8011902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011904:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011908:	e098      	b.n	8011a3c <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801190a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801190c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011910:	2b00      	cmp	r3, #0
 8011912:	db0f      	blt.n	8011934 <tcp_slowtmr+0x1f0>
 8011914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011916:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801191a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801191e:	4293      	cmp	r3, r2
 8011920:	d008      	beq.n	8011934 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8011922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011924:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011928:	b29b      	uxth	r3, r3
 801192a:	3301      	adds	r3, #1
 801192c:	b29b      	uxth	r3, r3
 801192e:	b21a      	sxth	r2, r3
 8011930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011932:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011936:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801193a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801193c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011940:	429a      	cmp	r2, r3
 8011942:	db7b      	blt.n	8011a3c <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011944:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011946:	f004 fd31 	bl	80163ac <tcp_rexmit_rto_prepare>
 801194a:	4603      	mov	r3, r0
 801194c:	2b00      	cmp	r3, #0
 801194e:	d007      	beq.n	8011960 <tcp_slowtmr+0x21c>
 8011950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011954:	2b00      	cmp	r3, #0
 8011956:	d171      	bne.n	8011a3c <tcp_slowtmr+0x2f8>
 8011958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801195a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801195c:	2b00      	cmp	r3, #0
 801195e:	d06d      	beq.n	8011a3c <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8011960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011962:	7d1b      	ldrb	r3, [r3, #20]
 8011964:	2b02      	cmp	r3, #2
 8011966:	d03a      	beq.n	80119de <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8011968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801196a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801196e:	2b0c      	cmp	r3, #12
 8011970:	bf28      	it	cs
 8011972:	230c      	movcs	r3, #12
 8011974:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011978:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801197c:	10db      	asrs	r3, r3, #3
 801197e:	b21b      	sxth	r3, r3
 8011980:	461a      	mov	r2, r3
 8011982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011984:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011988:	4413      	add	r3, r2
 801198a:	7efa      	ldrb	r2, [r7, #27]
 801198c:	4910      	ldr	r1, [pc, #64]	; (80119d0 <tcp_slowtmr+0x28c>)
 801198e:	5c8a      	ldrb	r2, [r1, r2]
 8011990:	4093      	lsls	r3, r2
 8011992:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011994:	697b      	ldr	r3, [r7, #20]
 8011996:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 801199a:	4293      	cmp	r3, r2
 801199c:	dc1a      	bgt.n	80119d4 <tcp_slowtmr+0x290>
 801199e:	697b      	ldr	r3, [r7, #20]
 80119a0:	b21a      	sxth	r2, r3
 80119a2:	e019      	b.n	80119d8 <tcp_slowtmr+0x294>
 80119a4:	2001bc8c 	.word	0x2001bc8c
 80119a8:	2000094a 	.word	0x2000094a
 80119ac:	2001bc88 	.word	0x2001bc88
 80119b0:	0801c2e4 	.word	0x0801c2e4
 80119b4:	0801c628 	.word	0x0801c628
 80119b8:	0801c328 	.word	0x0801c328
 80119bc:	0801c654 	.word	0x0801c654
 80119c0:	0801c680 	.word	0x0801c680
 80119c4:	0801c6b0 	.word	0x0801c6b0
 80119c8:	0801c6e4 	.word	0x0801c6e4
 80119cc:	08094c90 	.word	0x08094c90
 80119d0:	08094c80 	.word	0x08094c80
 80119d4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80119d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80119de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119e0:	2200      	movs	r2, #0
 80119e2:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80119e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80119ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80119f0:	4293      	cmp	r3, r2
 80119f2:	bf28      	it	cs
 80119f4:	4613      	movcs	r3, r2
 80119f6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80119f8:	8a7b      	ldrh	r3, [r7, #18]
 80119fa:	085b      	lsrs	r3, r3, #1
 80119fc:	b29a      	uxth	r2, r3
 80119fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a00:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a06:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011a0e:	005b      	lsls	r3, r3, #1
 8011a10:	b29b      	uxth	r3, r3
 8011a12:	429a      	cmp	r2, r3
 8011a14:	d206      	bcs.n	8011a24 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011a1a:	005b      	lsls	r3, r3, #1
 8011a1c:	b29a      	uxth	r2, r3
 8011a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a20:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a26:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a2a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8011a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a30:	2200      	movs	r2, #0
 8011a32:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8011a36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a38:	f004 fd28 	bl	801648c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a3e:	7d1b      	ldrb	r3, [r3, #20]
 8011a40:	2b06      	cmp	r3, #6
 8011a42:	d111      	bne.n	8011a68 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a46:	8b5b      	ldrh	r3, [r3, #26]
 8011a48:	f003 0310 	and.w	r3, r3, #16
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d00b      	beq.n	8011a68 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a50:	4b9d      	ldr	r3, [pc, #628]	; (8011cc8 <tcp_slowtmr+0x584>)
 8011a52:	681a      	ldr	r2, [r3, #0]
 8011a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a56:	6a1b      	ldr	r3, [r3, #32]
 8011a58:	1ad3      	subs	r3, r2, r3
 8011a5a:	2b28      	cmp	r3, #40	; 0x28
 8011a5c:	d904      	bls.n	8011a68 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8011a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a62:	3301      	adds	r3, #1
 8011a64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a6a:	7a5b      	ldrb	r3, [r3, #9]
 8011a6c:	f003 0308 	and.w	r3, r3, #8
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d04c      	beq.n	8011b0e <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8011a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a76:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011a78:	2b04      	cmp	r3, #4
 8011a7a:	d003      	beq.n	8011a84 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8011a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a7e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8011a80:	2b07      	cmp	r3, #7
 8011a82:	d144      	bne.n	8011b0e <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a84:	4b90      	ldr	r3, [pc, #576]	; (8011cc8 <tcp_slowtmr+0x584>)
 8011a86:	681a      	ldr	r2, [r3, #0]
 8011a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a8a:	6a1b      	ldr	r3, [r3, #32]
 8011a8c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8011a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011a94:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8011a98:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8011a9c:	498b      	ldr	r1, [pc, #556]	; (8011ccc <tcp_slowtmr+0x588>)
 8011a9e:	fba1 1303 	umull	r1, r3, r1, r3
 8011aa2:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011aa4:	429a      	cmp	r2, r3
 8011aa6:	d90a      	bls.n	8011abe <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011aac:	3301      	adds	r3, #1
 8011aae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011ab2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011ab6:	3301      	adds	r3, #1
 8011ab8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011abc:	e027      	b.n	8011b0e <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011abe:	4b82      	ldr	r3, [pc, #520]	; (8011cc8 <tcp_slowtmr+0x584>)
 8011ac0:	681a      	ldr	r2, [r3, #0]
 8011ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ac4:	6a1b      	ldr	r3, [r3, #32]
 8011ac6:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aca:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad0:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	4b7e      	ldr	r3, [pc, #504]	; (8011cd0 <tcp_slowtmr+0x58c>)
 8011ad8:	fb03 f300 	mul.w	r3, r3, r0
 8011adc:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011ade:	497b      	ldr	r1, [pc, #492]	; (8011ccc <tcp_slowtmr+0x588>)
 8011ae0:	fba1 1303 	umull	r1, r3, r1, r3
 8011ae4:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011ae6:	429a      	cmp	r2, r3
 8011ae8:	d911      	bls.n	8011b0e <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8011aea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011aec:	f004 ffd4 	bl	8016a98 <tcp_keepalive>
 8011af0:	4603      	mov	r3, r0
 8011af2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8011af6:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d107      	bne.n	8011b0e <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8011afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b00:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011b04:	3301      	adds	r3, #1
 8011b06:	b2da      	uxtb	r2, r3
 8011b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b0a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d011      	beq.n	8011b3a <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011b16:	4b6c      	ldr	r3, [pc, #432]	; (8011cc8 <tcp_slowtmr+0x584>)
 8011b18:	681a      	ldr	r2, [r3, #0]
 8011b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b1c:	6a1b      	ldr	r3, [r3, #32]
 8011b1e:	1ad2      	subs	r2, r2, r3
 8011b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b22:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011b26:	4619      	mov	r1, r3
 8011b28:	460b      	mov	r3, r1
 8011b2a:	005b      	lsls	r3, r3, #1
 8011b2c:	440b      	add	r3, r1
 8011b2e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011b30:	429a      	cmp	r2, r3
 8011b32:	d302      	bcc.n	8011b3a <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8011b34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011b36:	f000 fe8d 	bl	8012854 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b3c:	7d1b      	ldrb	r3, [r3, #20]
 8011b3e:	2b03      	cmp	r3, #3
 8011b40:	d10b      	bne.n	8011b5a <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011b42:	4b61      	ldr	r3, [pc, #388]	; (8011cc8 <tcp_slowtmr+0x584>)
 8011b44:	681a      	ldr	r2, [r3, #0]
 8011b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b48:	6a1b      	ldr	r3, [r3, #32]
 8011b4a:	1ad3      	subs	r3, r2, r3
 8011b4c:	2b28      	cmp	r3, #40	; 0x28
 8011b4e:	d904      	bls.n	8011b5a <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011b50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011b54:	3301      	adds	r3, #1
 8011b56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b5c:	7d1b      	ldrb	r3, [r3, #20]
 8011b5e:	2b09      	cmp	r3, #9
 8011b60:	d10b      	bne.n	8011b7a <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011b62:	4b59      	ldr	r3, [pc, #356]	; (8011cc8 <tcp_slowtmr+0x584>)
 8011b64:	681a      	ldr	r2, [r3, #0]
 8011b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b68:	6a1b      	ldr	r3, [r3, #32]
 8011b6a:	1ad3      	subs	r3, r2, r3
 8011b6c:	2bf0      	cmp	r3, #240	; 0xf0
 8011b6e:	d904      	bls.n	8011b7a <tcp_slowtmr+0x436>
        ++pcb_remove;
 8011b70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011b74:	3301      	adds	r3, #1
 8011b76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011b7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d060      	beq.n	8011c44 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8011b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011b88:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011b8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011b8c:	f000 fcae 	bl	80124ec <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d010      	beq.n	8011bb8 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011b96:	4b4f      	ldr	r3, [pc, #316]	; (8011cd4 <tcp_slowtmr+0x590>)
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b9c:	429a      	cmp	r2, r3
 8011b9e:	d106      	bne.n	8011bae <tcp_slowtmr+0x46a>
 8011ba0:	4b4d      	ldr	r3, [pc, #308]	; (8011cd8 <tcp_slowtmr+0x594>)
 8011ba2:	f240 526d 	movw	r2, #1389	; 0x56d
 8011ba6:	494d      	ldr	r1, [pc, #308]	; (8011cdc <tcp_slowtmr+0x598>)
 8011ba8:	484d      	ldr	r0, [pc, #308]	; (8011ce0 <tcp_slowtmr+0x59c>)
 8011baa:	f008 fa5b 	bl	801a064 <iprintf>
        prev->next = pcb->next;
 8011bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb0:	68da      	ldr	r2, [r3, #12]
 8011bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bb4:	60da      	str	r2, [r3, #12]
 8011bb6:	e00f      	b.n	8011bd8 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011bb8:	4b46      	ldr	r3, [pc, #280]	; (8011cd4 <tcp_slowtmr+0x590>)
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	d006      	beq.n	8011bd0 <tcp_slowtmr+0x48c>
 8011bc2:	4b45      	ldr	r3, [pc, #276]	; (8011cd8 <tcp_slowtmr+0x594>)
 8011bc4:	f240 5271 	movw	r2, #1393	; 0x571
 8011bc8:	4946      	ldr	r1, [pc, #280]	; (8011ce4 <tcp_slowtmr+0x5a0>)
 8011bca:	4845      	ldr	r0, [pc, #276]	; (8011ce0 <tcp_slowtmr+0x59c>)
 8011bcc:	f008 fa4a 	bl	801a064 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bd2:	68db      	ldr	r3, [r3, #12]
 8011bd4:	4a3f      	ldr	r2, [pc, #252]	; (8011cd4 <tcp_slowtmr+0x590>)
 8011bd6:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011bd8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d013      	beq.n	8011c08 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011be2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011be6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011be8:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8011bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bec:	3304      	adds	r3, #4
 8011bee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bf0:	8ad2      	ldrh	r2, [r2, #22]
 8011bf2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011bf4:	8b09      	ldrh	r1, [r1, #24]
 8011bf6:	9102      	str	r1, [sp, #8]
 8011bf8:	9201      	str	r2, [sp, #4]
 8011bfa:	9300      	str	r3, [sp, #0]
 8011bfc:	462b      	mov	r3, r5
 8011bfe:	4622      	mov	r2, r4
 8011c00:	4601      	mov	r1, r0
 8011c02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c04:	f004 fe94 	bl	8016930 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c0a:	691b      	ldr	r3, [r3, #16]
 8011c0c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c10:	7d1b      	ldrb	r3, [r3, #20]
 8011c12:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c16:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c1a:	68db      	ldr	r3, [r3, #12]
 8011c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011c1e:	6838      	ldr	r0, [r7, #0]
 8011c20:	f7ff f892 	bl	8010d48 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011c24:	4b30      	ldr	r3, [pc, #192]	; (8011ce8 <tcp_slowtmr+0x5a4>)
 8011c26:	2200      	movs	r2, #0
 8011c28:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d004      	beq.n	8011c3a <tcp_slowtmr+0x4f6>
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	f06f 010c 	mvn.w	r1, #12
 8011c36:	68b8      	ldr	r0, [r7, #8]
 8011c38:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011c3a:	4b2b      	ldr	r3, [pc, #172]	; (8011ce8 <tcp_slowtmr+0x5a4>)
 8011c3c:	781b      	ldrb	r3, [r3, #0]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d037      	beq.n	8011cb2 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8011c42:	e590      	b.n	8011766 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8011c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c46:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c4a:	68db      	ldr	r3, [r3, #12]
 8011c4c:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c50:	7f1b      	ldrb	r3, [r3, #28]
 8011c52:	3301      	adds	r3, #1
 8011c54:	b2da      	uxtb	r2, r3
 8011c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c58:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c5c:	7f1a      	ldrb	r2, [r3, #28]
 8011c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c60:	7f5b      	ldrb	r3, [r3, #29]
 8011c62:	429a      	cmp	r2, r3
 8011c64:	d325      	bcc.n	8011cb2 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8011c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c68:	2200      	movs	r2, #0
 8011c6a:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011c6c:	4b1e      	ldr	r3, [pc, #120]	; (8011ce8 <tcp_slowtmr+0x5a4>)
 8011c6e:	2200      	movs	r2, #0
 8011c70:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d00b      	beq.n	8011c94 <tcp_slowtmr+0x550>
 8011c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011c84:	6912      	ldr	r2, [r2, #16]
 8011c86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011c88:	4610      	mov	r0, r2
 8011c8a:	4798      	blx	r3
 8011c8c:	4603      	mov	r3, r0
 8011c8e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8011c92:	e002      	b.n	8011c9a <tcp_slowtmr+0x556>
 8011c94:	2300      	movs	r3, #0
 8011c96:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011c9a:	4b13      	ldr	r3, [pc, #76]	; (8011ce8 <tcp_slowtmr+0x5a4>)
 8011c9c:	781b      	ldrb	r3, [r3, #0]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d000      	beq.n	8011ca4 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8011ca2:	e560      	b.n	8011766 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011ca4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d102      	bne.n	8011cb2 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8011cac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011cae:	f004 f88b 	bl	8015dc8 <tcp_output>
  while (pcb != NULL) {
 8011cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	f47f ad5c 	bne.w	8011772 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011cba:	2300      	movs	r3, #0
 8011cbc:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011cbe:	4b0b      	ldr	r3, [pc, #44]	; (8011cec <tcp_slowtmr+0x5a8>)
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011cc4:	e067      	b.n	8011d96 <tcp_slowtmr+0x652>
 8011cc6:	bf00      	nop
 8011cc8:	2001bc8c 	.word	0x2001bc8c
 8011ccc:	10624dd3 	.word	0x10624dd3
 8011cd0:	000124f8 	.word	0x000124f8
 8011cd4:	2001bc88 	.word	0x2001bc88
 8011cd8:	0801c2e4 	.word	0x0801c2e4
 8011cdc:	0801c71c 	.word	0x0801c71c
 8011ce0:	0801c328 	.word	0x0801c328
 8011ce4:	0801c748 	.word	0x0801c748
 8011ce8:	2001bc84 	.word	0x2001bc84
 8011cec:	2001bc98 	.word	0x2001bc98
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cf2:	7d1b      	ldrb	r3, [r3, #20]
 8011cf4:	2b0a      	cmp	r3, #10
 8011cf6:	d006      	beq.n	8011d06 <tcp_slowtmr+0x5c2>
 8011cf8:	4b2b      	ldr	r3, [pc, #172]	; (8011da8 <tcp_slowtmr+0x664>)
 8011cfa:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011cfe:	492b      	ldr	r1, [pc, #172]	; (8011dac <tcp_slowtmr+0x668>)
 8011d00:	482b      	ldr	r0, [pc, #172]	; (8011db0 <tcp_slowtmr+0x66c>)
 8011d02:	f008 f9af 	bl	801a064 <iprintf>
    pcb_remove = 0;
 8011d06:	2300      	movs	r3, #0
 8011d08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011d0c:	4b29      	ldr	r3, [pc, #164]	; (8011db4 <tcp_slowtmr+0x670>)
 8011d0e:	681a      	ldr	r2, [r3, #0]
 8011d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d12:	6a1b      	ldr	r3, [r3, #32]
 8011d14:	1ad3      	subs	r3, r2, r3
 8011d16:	2bf0      	cmp	r3, #240	; 0xf0
 8011d18:	d904      	bls.n	8011d24 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011d1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d1e:	3301      	adds	r3, #1
 8011d20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011d24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d02f      	beq.n	8011d8c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011d2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011d2e:	f000 fbdd 	bl	80124ec <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d010      	beq.n	8011d5a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011d38:	4b1f      	ldr	r3, [pc, #124]	; (8011db8 <tcp_slowtmr+0x674>)
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d3e:	429a      	cmp	r2, r3
 8011d40:	d106      	bne.n	8011d50 <tcp_slowtmr+0x60c>
 8011d42:	4b19      	ldr	r3, [pc, #100]	; (8011da8 <tcp_slowtmr+0x664>)
 8011d44:	f240 52af 	movw	r2, #1455	; 0x5af
 8011d48:	491c      	ldr	r1, [pc, #112]	; (8011dbc <tcp_slowtmr+0x678>)
 8011d4a:	4819      	ldr	r0, [pc, #100]	; (8011db0 <tcp_slowtmr+0x66c>)
 8011d4c:	f008 f98a 	bl	801a064 <iprintf>
        prev->next = pcb->next;
 8011d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d52:	68da      	ldr	r2, [r3, #12]
 8011d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d56:	60da      	str	r2, [r3, #12]
 8011d58:	e00f      	b.n	8011d7a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011d5a:	4b17      	ldr	r3, [pc, #92]	; (8011db8 <tcp_slowtmr+0x674>)
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d60:	429a      	cmp	r2, r3
 8011d62:	d006      	beq.n	8011d72 <tcp_slowtmr+0x62e>
 8011d64:	4b10      	ldr	r3, [pc, #64]	; (8011da8 <tcp_slowtmr+0x664>)
 8011d66:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011d6a:	4915      	ldr	r1, [pc, #84]	; (8011dc0 <tcp_slowtmr+0x67c>)
 8011d6c:	4810      	ldr	r0, [pc, #64]	; (8011db0 <tcp_slowtmr+0x66c>)
 8011d6e:	f008 f979 	bl	801a064 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d74:	68db      	ldr	r3, [r3, #12]
 8011d76:	4a10      	ldr	r2, [pc, #64]	; (8011db8 <tcp_slowtmr+0x674>)
 8011d78:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d7c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d80:	68db      	ldr	r3, [r3, #12]
 8011d82:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011d84:	69f8      	ldr	r0, [r7, #28]
 8011d86:	f7fe ffdf 	bl	8010d48 <tcp_free>
 8011d8a:	e004      	b.n	8011d96 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d8e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d92:	68db      	ldr	r3, [r3, #12]
 8011d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d1a9      	bne.n	8011cf0 <tcp_slowtmr+0x5ac>
    }
  }
}
 8011d9c:	bf00      	nop
 8011d9e:	bf00      	nop
 8011da0:	3730      	adds	r7, #48	; 0x30
 8011da2:	46bd      	mov	sp, r7
 8011da4:	bdb0      	pop	{r4, r5, r7, pc}
 8011da6:	bf00      	nop
 8011da8:	0801c2e4 	.word	0x0801c2e4
 8011dac:	0801c774 	.word	0x0801c774
 8011db0:	0801c328 	.word	0x0801c328
 8011db4:	2001bc8c 	.word	0x2001bc8c
 8011db8:	2001bc98 	.word	0x2001bc98
 8011dbc:	0801c7a4 	.word	0x0801c7a4
 8011dc0:	0801c7cc 	.word	0x0801c7cc

08011dc4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011dc4:	b580      	push	{r7, lr}
 8011dc6:	b082      	sub	sp, #8
 8011dc8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011dca:	4b2d      	ldr	r3, [pc, #180]	; (8011e80 <tcp_fasttmr+0xbc>)
 8011dcc:	781b      	ldrb	r3, [r3, #0]
 8011dce:	3301      	adds	r3, #1
 8011dd0:	b2da      	uxtb	r2, r3
 8011dd2:	4b2b      	ldr	r3, [pc, #172]	; (8011e80 <tcp_fasttmr+0xbc>)
 8011dd4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011dd6:	4b2b      	ldr	r3, [pc, #172]	; (8011e84 <tcp_fasttmr+0xc0>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011ddc:	e048      	b.n	8011e70 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	7f9a      	ldrb	r2, [r3, #30]
 8011de2:	4b27      	ldr	r3, [pc, #156]	; (8011e80 <tcp_fasttmr+0xbc>)
 8011de4:	781b      	ldrb	r3, [r3, #0]
 8011de6:	429a      	cmp	r2, r3
 8011de8:	d03f      	beq.n	8011e6a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011dea:	4b25      	ldr	r3, [pc, #148]	; (8011e80 <tcp_fasttmr+0xbc>)
 8011dec:	781a      	ldrb	r2, [r3, #0]
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	8b5b      	ldrh	r3, [r3, #26]
 8011df6:	f003 0301 	and.w	r3, r3, #1
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d010      	beq.n	8011e20 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	8b5b      	ldrh	r3, [r3, #26]
 8011e02:	f043 0302 	orr.w	r3, r3, #2
 8011e06:	b29a      	uxth	r2, r3
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011e0c:	6878      	ldr	r0, [r7, #4]
 8011e0e:	f003 ffdb 	bl	8015dc8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	8b5b      	ldrh	r3, [r3, #26]
 8011e16:	f023 0303 	bic.w	r3, r3, #3
 8011e1a:	b29a      	uxth	r2, r3
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	8b5b      	ldrh	r3, [r3, #26]
 8011e24:	f003 0308 	and.w	r3, r3, #8
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d009      	beq.n	8011e40 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	8b5b      	ldrh	r3, [r3, #26]
 8011e30:	f023 0308 	bic.w	r3, r3, #8
 8011e34:	b29a      	uxth	r2, r3
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011e3a:	6878      	ldr	r0, [r7, #4]
 8011e3c:	f7ff f918 	bl	8011070 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	68db      	ldr	r3, [r3, #12]
 8011e44:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d00a      	beq.n	8011e64 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011e4e:	4b0e      	ldr	r3, [pc, #56]	; (8011e88 <tcp_fasttmr+0xc4>)
 8011e50:	2200      	movs	r2, #0
 8011e52:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011e54:	6878      	ldr	r0, [r7, #4]
 8011e56:	f000 f819 	bl	8011e8c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011e5a:	4b0b      	ldr	r3, [pc, #44]	; (8011e88 <tcp_fasttmr+0xc4>)
 8011e5c:	781b      	ldrb	r3, [r3, #0]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d000      	beq.n	8011e64 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011e62:	e7b8      	b.n	8011dd6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011e64:	683b      	ldr	r3, [r7, #0]
 8011e66:	607b      	str	r3, [r7, #4]
 8011e68:	e002      	b.n	8011e70 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	68db      	ldr	r3, [r3, #12]
 8011e6e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d1b3      	bne.n	8011dde <tcp_fasttmr+0x1a>
    }
  }
}
 8011e76:	bf00      	nop
 8011e78:	bf00      	nop
 8011e7a:	3708      	adds	r7, #8
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}
 8011e80:	2000094a 	.word	0x2000094a
 8011e84:	2001bc88 	.word	0x2001bc88
 8011e88:	2001bc84 	.word	0x2001bc84

08011e8c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011e8c:	b590      	push	{r4, r7, lr}
 8011e8e:	b085      	sub	sp, #20
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d109      	bne.n	8011eae <tcp_process_refused_data+0x22>
 8011e9a:	4b38      	ldr	r3, [pc, #224]	; (8011f7c <tcp_process_refused_data+0xf0>)
 8011e9c:	f240 6209 	movw	r2, #1545	; 0x609
 8011ea0:	4937      	ldr	r1, [pc, #220]	; (8011f80 <tcp_process_refused_data+0xf4>)
 8011ea2:	4838      	ldr	r0, [pc, #224]	; (8011f84 <tcp_process_refused_data+0xf8>)
 8011ea4:	f008 f8de 	bl	801a064 <iprintf>
 8011ea8:	f06f 030f 	mvn.w	r3, #15
 8011eac:	e061      	b.n	8011f72 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011eb2:	7b5b      	ldrb	r3, [r3, #13]
 8011eb4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011eba:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d00b      	beq.n	8011ee4 <tcp_process_refused_data+0x58>
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	6918      	ldr	r0, [r3, #16]
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	68ba      	ldr	r2, [r7, #8]
 8011eda:	6879      	ldr	r1, [r7, #4]
 8011edc:	47a0      	blx	r4
 8011ede:	4603      	mov	r3, r0
 8011ee0:	73fb      	strb	r3, [r7, #15]
 8011ee2:	e007      	b.n	8011ef4 <tcp_process_refused_data+0x68>
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	68ba      	ldr	r2, [r7, #8]
 8011ee8:	6879      	ldr	r1, [r7, #4]
 8011eea:	2000      	movs	r0, #0
 8011eec:	f000 f8a6 	bl	801203c <tcp_recv_null>
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011ef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d12b      	bne.n	8011f54 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011efc:	7bbb      	ldrb	r3, [r7, #14]
 8011efe:	f003 0320 	and.w	r3, r3, #32
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d034      	beq.n	8011f70 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f0a:	f640 7228 	movw	r2, #3880	; 0xf28
 8011f0e:	4293      	cmp	r3, r2
 8011f10:	d005      	beq.n	8011f1e <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f16:	3301      	adds	r3, #1
 8011f18:	b29a      	uxth	r2, r3
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d00b      	beq.n	8011f40 <tcp_process_refused_data+0xb4>
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	6918      	ldr	r0, [r3, #16]
 8011f32:	2300      	movs	r3, #0
 8011f34:	2200      	movs	r2, #0
 8011f36:	6879      	ldr	r1, [r7, #4]
 8011f38:	47a0      	blx	r4
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	73fb      	strb	r3, [r7, #15]
 8011f3e:	e001      	b.n	8011f44 <tcp_process_refused_data+0xb8>
 8011f40:	2300      	movs	r3, #0
 8011f42:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011f44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f48:	f113 0f0d 	cmn.w	r3, #13
 8011f4c:	d110      	bne.n	8011f70 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 8011f4e:	f06f 030c 	mvn.w	r3, #12
 8011f52:	e00e      	b.n	8011f72 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8011f54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f58:	f113 0f0d 	cmn.w	r3, #13
 8011f5c:	d102      	bne.n	8011f64 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011f5e:	f06f 030c 	mvn.w	r3, #12
 8011f62:	e006      	b.n	8011f72 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	68ba      	ldr	r2, [r7, #8]
 8011f68:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011f6a:	f06f 0304 	mvn.w	r3, #4
 8011f6e:	e000      	b.n	8011f72 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8011f70:	2300      	movs	r3, #0
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	3714      	adds	r7, #20
 8011f76:	46bd      	mov	sp, r7
 8011f78:	bd90      	pop	{r4, r7, pc}
 8011f7a:	bf00      	nop
 8011f7c:	0801c2e4 	.word	0x0801c2e4
 8011f80:	0801c7f4 	.word	0x0801c7f4
 8011f84:	0801c328 	.word	0x0801c328

08011f88 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b084      	sub	sp, #16
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011f90:	e007      	b.n	8011fa2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011f98:	6878      	ldr	r0, [r7, #4]
 8011f9a:	f000 f80a 	bl	8011fb2 <tcp_seg_free>
    seg = next;
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d1f4      	bne.n	8011f92 <tcp_segs_free+0xa>
  }
}
 8011fa8:	bf00      	nop
 8011faa:	bf00      	nop
 8011fac:	3710      	adds	r7, #16
 8011fae:	46bd      	mov	sp, r7
 8011fb0:	bd80      	pop	{r7, pc}

08011fb2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011fb2:	b580      	push	{r7, lr}
 8011fb4:	b082      	sub	sp, #8
 8011fb6:	af00      	add	r7, sp, #0
 8011fb8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d00c      	beq.n	8011fda <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	685b      	ldr	r3, [r3, #4]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d004      	beq.n	8011fd2 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	685b      	ldr	r3, [r3, #4]
 8011fcc:	4618      	mov	r0, r3
 8011fce:	f7fe fb89 	bl	80106e4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011fd2:	6879      	ldr	r1, [r7, #4]
 8011fd4:	2003      	movs	r0, #3
 8011fd6:	f7fd fd73 	bl	800fac0 <memp_free>
  }
}
 8011fda:	bf00      	nop
 8011fdc:	3708      	adds	r7, #8
 8011fde:	46bd      	mov	sp, r7
 8011fe0:	bd80      	pop	{r7, pc}
	...

08011fe4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b084      	sub	sp, #16
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d106      	bne.n	8012000 <tcp_seg_copy+0x1c>
 8011ff2:	4b0f      	ldr	r3, [pc, #60]	; (8012030 <tcp_seg_copy+0x4c>)
 8011ff4:	f240 6282 	movw	r2, #1666	; 0x682
 8011ff8:	490e      	ldr	r1, [pc, #56]	; (8012034 <tcp_seg_copy+0x50>)
 8011ffa:	480f      	ldr	r0, [pc, #60]	; (8012038 <tcp_seg_copy+0x54>)
 8011ffc:	f008 f832 	bl	801a064 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012000:	2003      	movs	r0, #3
 8012002:	f7fd fd11 	bl	800fa28 <memp_malloc>
 8012006:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	2b00      	cmp	r3, #0
 801200c:	d101      	bne.n	8012012 <tcp_seg_copy+0x2e>
    return NULL;
 801200e:	2300      	movs	r3, #0
 8012010:	e00a      	b.n	8012028 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012012:	2210      	movs	r2, #16
 8012014:	6879      	ldr	r1, [r7, #4]
 8012016:	68f8      	ldr	r0, [r7, #12]
 8012018:	f007 ff64 	bl	8019ee4 <memcpy>
  pbuf_ref(cseg->p);
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	685b      	ldr	r3, [r3, #4]
 8012020:	4618      	mov	r0, r3
 8012022:	f7fe fbff 	bl	8010824 <pbuf_ref>
  return cseg;
 8012026:	68fb      	ldr	r3, [r7, #12]
}
 8012028:	4618      	mov	r0, r3
 801202a:	3710      	adds	r7, #16
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}
 8012030:	0801c2e4 	.word	0x0801c2e4
 8012034:	0801c838 	.word	0x0801c838
 8012038:	0801c328 	.word	0x0801c328

0801203c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b084      	sub	sp, #16
 8012040:	af00      	add	r7, sp, #0
 8012042:	60f8      	str	r0, [r7, #12]
 8012044:	60b9      	str	r1, [r7, #8]
 8012046:	607a      	str	r2, [r7, #4]
 8012048:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d109      	bne.n	8012064 <tcp_recv_null+0x28>
 8012050:	4b12      	ldr	r3, [pc, #72]	; (801209c <tcp_recv_null+0x60>)
 8012052:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012056:	4912      	ldr	r1, [pc, #72]	; (80120a0 <tcp_recv_null+0x64>)
 8012058:	4812      	ldr	r0, [pc, #72]	; (80120a4 <tcp_recv_null+0x68>)
 801205a:	f008 f803 	bl	801a064 <iprintf>
 801205e:	f06f 030f 	mvn.w	r3, #15
 8012062:	e016      	b.n	8012092 <tcp_recv_null+0x56>

  if (p != NULL) {
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2b00      	cmp	r3, #0
 8012068:	d009      	beq.n	801207e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	891b      	ldrh	r3, [r3, #8]
 801206e:	4619      	mov	r1, r3
 8012070:	68b8      	ldr	r0, [r7, #8]
 8012072:	f7ff f9b7 	bl	80113e4 <tcp_recved>
    pbuf_free(p);
 8012076:	6878      	ldr	r0, [r7, #4]
 8012078:	f7fe fb34 	bl	80106e4 <pbuf_free>
 801207c:	e008      	b.n	8012090 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 801207e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d104      	bne.n	8012090 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012086:	68b8      	ldr	r0, [r7, #8]
 8012088:	f7ff f85c 	bl	8011144 <tcp_close>
 801208c:	4603      	mov	r3, r0
 801208e:	e000      	b.n	8012092 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012090:	2300      	movs	r3, #0
}
 8012092:	4618      	mov	r0, r3
 8012094:	3710      	adds	r7, #16
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}
 801209a:	bf00      	nop
 801209c:	0801c2e4 	.word	0x0801c2e4
 80120a0:	0801c854 	.word	0x0801c854
 80120a4:	0801c328 	.word	0x0801c328

080120a8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b086      	sub	sp, #24
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	4603      	mov	r3, r0
 80120b0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80120b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	db01      	blt.n	80120be <tcp_kill_prio+0x16>
 80120ba:	79fb      	ldrb	r3, [r7, #7]
 80120bc:	e000      	b.n	80120c0 <tcp_kill_prio+0x18>
 80120be:	237f      	movs	r3, #127	; 0x7f
 80120c0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80120c2:	7afb      	ldrb	r3, [r7, #11]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d034      	beq.n	8012132 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80120c8:	7afb      	ldrb	r3, [r7, #11]
 80120ca:	3b01      	subs	r3, #1
 80120cc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80120ce:	2300      	movs	r3, #0
 80120d0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80120d2:	2300      	movs	r3, #0
 80120d4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80120d6:	4b19      	ldr	r3, [pc, #100]	; (801213c <tcp_kill_prio+0x94>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	617b      	str	r3, [r7, #20]
 80120dc:	e01f      	b.n	801211e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80120de:	697b      	ldr	r3, [r7, #20]
 80120e0:	7d5b      	ldrb	r3, [r3, #21]
 80120e2:	7afa      	ldrb	r2, [r7, #11]
 80120e4:	429a      	cmp	r2, r3
 80120e6:	d80c      	bhi.n	8012102 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80120e8:	697b      	ldr	r3, [r7, #20]
 80120ea:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80120ec:	7afa      	ldrb	r2, [r7, #11]
 80120ee:	429a      	cmp	r2, r3
 80120f0:	d112      	bne.n	8012118 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80120f2:	4b13      	ldr	r3, [pc, #76]	; (8012140 <tcp_kill_prio+0x98>)
 80120f4:	681a      	ldr	r2, [r3, #0]
 80120f6:	697b      	ldr	r3, [r7, #20]
 80120f8:	6a1b      	ldr	r3, [r3, #32]
 80120fa:	1ad3      	subs	r3, r2, r3
 80120fc:	68fa      	ldr	r2, [r7, #12]
 80120fe:	429a      	cmp	r2, r3
 8012100:	d80a      	bhi.n	8012118 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012102:	4b0f      	ldr	r3, [pc, #60]	; (8012140 <tcp_kill_prio+0x98>)
 8012104:	681a      	ldr	r2, [r3, #0]
 8012106:	697b      	ldr	r3, [r7, #20]
 8012108:	6a1b      	ldr	r3, [r3, #32]
 801210a:	1ad3      	subs	r3, r2, r3
 801210c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801210e:	697b      	ldr	r3, [r7, #20]
 8012110:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8012112:	697b      	ldr	r3, [r7, #20]
 8012114:	7d5b      	ldrb	r3, [r3, #21]
 8012116:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012118:	697b      	ldr	r3, [r7, #20]
 801211a:	68db      	ldr	r3, [r3, #12]
 801211c:	617b      	str	r3, [r7, #20]
 801211e:	697b      	ldr	r3, [r7, #20]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d1dc      	bne.n	80120de <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012124:	693b      	ldr	r3, [r7, #16]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d004      	beq.n	8012134 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801212a:	6938      	ldr	r0, [r7, #16]
 801212c:	f7ff f8f4 	bl	8011318 <tcp_abort>
 8012130:	e000      	b.n	8012134 <tcp_kill_prio+0x8c>
    return;
 8012132:	bf00      	nop
  }
}
 8012134:	3718      	adds	r7, #24
 8012136:	46bd      	mov	sp, r7
 8012138:	bd80      	pop	{r7, pc}
 801213a:	bf00      	nop
 801213c:	2001bc88 	.word	0x2001bc88
 8012140:	2001bc8c 	.word	0x2001bc8c

08012144 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b086      	sub	sp, #24
 8012148:	af00      	add	r7, sp, #0
 801214a:	4603      	mov	r3, r0
 801214c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801214e:	79fb      	ldrb	r3, [r7, #7]
 8012150:	2b08      	cmp	r3, #8
 8012152:	d009      	beq.n	8012168 <tcp_kill_state+0x24>
 8012154:	79fb      	ldrb	r3, [r7, #7]
 8012156:	2b09      	cmp	r3, #9
 8012158:	d006      	beq.n	8012168 <tcp_kill_state+0x24>
 801215a:	4b1a      	ldr	r3, [pc, #104]	; (80121c4 <tcp_kill_state+0x80>)
 801215c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8012160:	4919      	ldr	r1, [pc, #100]	; (80121c8 <tcp_kill_state+0x84>)
 8012162:	481a      	ldr	r0, [pc, #104]	; (80121cc <tcp_kill_state+0x88>)
 8012164:	f007 ff7e 	bl	801a064 <iprintf>

  inactivity = 0;
 8012168:	2300      	movs	r3, #0
 801216a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801216c:	2300      	movs	r3, #0
 801216e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012170:	4b17      	ldr	r3, [pc, #92]	; (80121d0 <tcp_kill_state+0x8c>)
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	617b      	str	r3, [r7, #20]
 8012176:	e017      	b.n	80121a8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012178:	697b      	ldr	r3, [r7, #20]
 801217a:	7d1b      	ldrb	r3, [r3, #20]
 801217c:	79fa      	ldrb	r2, [r7, #7]
 801217e:	429a      	cmp	r2, r3
 8012180:	d10f      	bne.n	80121a2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012182:	4b14      	ldr	r3, [pc, #80]	; (80121d4 <tcp_kill_state+0x90>)
 8012184:	681a      	ldr	r2, [r3, #0]
 8012186:	697b      	ldr	r3, [r7, #20]
 8012188:	6a1b      	ldr	r3, [r3, #32]
 801218a:	1ad3      	subs	r3, r2, r3
 801218c:	68fa      	ldr	r2, [r7, #12]
 801218e:	429a      	cmp	r2, r3
 8012190:	d807      	bhi.n	80121a2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012192:	4b10      	ldr	r3, [pc, #64]	; (80121d4 <tcp_kill_state+0x90>)
 8012194:	681a      	ldr	r2, [r3, #0]
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	6a1b      	ldr	r3, [r3, #32]
 801219a:	1ad3      	subs	r3, r2, r3
 801219c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801219e:	697b      	ldr	r3, [r7, #20]
 80121a0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80121a2:	697b      	ldr	r3, [r7, #20]
 80121a4:	68db      	ldr	r3, [r3, #12]
 80121a6:	617b      	str	r3, [r7, #20]
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d1e4      	bne.n	8012178 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80121ae:	693b      	ldr	r3, [r7, #16]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d003      	beq.n	80121bc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80121b4:	2100      	movs	r1, #0
 80121b6:	6938      	ldr	r0, [r7, #16]
 80121b8:	f7fe fff0 	bl	801119c <tcp_abandon>
  }
}
 80121bc:	bf00      	nop
 80121be:	3718      	adds	r7, #24
 80121c0:	46bd      	mov	sp, r7
 80121c2:	bd80      	pop	{r7, pc}
 80121c4:	0801c2e4 	.word	0x0801c2e4
 80121c8:	0801c870 	.word	0x0801c870
 80121cc:	0801c328 	.word	0x0801c328
 80121d0:	2001bc88 	.word	0x2001bc88
 80121d4:	2001bc8c 	.word	0x2001bc8c

080121d8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80121d8:	b580      	push	{r7, lr}
 80121da:	b084      	sub	sp, #16
 80121dc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80121de:	2300      	movs	r3, #0
 80121e0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80121e2:	2300      	movs	r3, #0
 80121e4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80121e6:	4b12      	ldr	r3, [pc, #72]	; (8012230 <tcp_kill_timewait+0x58>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	60fb      	str	r3, [r7, #12]
 80121ec:	e012      	b.n	8012214 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80121ee:	4b11      	ldr	r3, [pc, #68]	; (8012234 <tcp_kill_timewait+0x5c>)
 80121f0:	681a      	ldr	r2, [r3, #0]
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	6a1b      	ldr	r3, [r3, #32]
 80121f6:	1ad3      	subs	r3, r2, r3
 80121f8:	687a      	ldr	r2, [r7, #4]
 80121fa:	429a      	cmp	r2, r3
 80121fc:	d807      	bhi.n	801220e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80121fe:	4b0d      	ldr	r3, [pc, #52]	; (8012234 <tcp_kill_timewait+0x5c>)
 8012200:	681a      	ldr	r2, [r3, #0]
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	6a1b      	ldr	r3, [r3, #32]
 8012206:	1ad3      	subs	r3, r2, r3
 8012208:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	68db      	ldr	r3, [r3, #12]
 8012212:	60fb      	str	r3, [r7, #12]
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	2b00      	cmp	r3, #0
 8012218:	d1e9      	bne.n	80121ee <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801221a:	68bb      	ldr	r3, [r7, #8]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d002      	beq.n	8012226 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012220:	68b8      	ldr	r0, [r7, #8]
 8012222:	f7ff f879 	bl	8011318 <tcp_abort>
  }
}
 8012226:	bf00      	nop
 8012228:	3710      	adds	r7, #16
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}
 801222e:	bf00      	nop
 8012230:	2001bc98 	.word	0x2001bc98
 8012234:	2001bc8c 	.word	0x2001bc8c

08012238 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b082      	sub	sp, #8
 801223c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801223e:	4b10      	ldr	r3, [pc, #64]	; (8012280 <tcp_handle_closepend+0x48>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012244:	e014      	b.n	8012270 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	68db      	ldr	r3, [r3, #12]
 801224a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	8b5b      	ldrh	r3, [r3, #26]
 8012250:	f003 0308 	and.w	r3, r3, #8
 8012254:	2b00      	cmp	r3, #0
 8012256:	d009      	beq.n	801226c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	8b5b      	ldrh	r3, [r3, #26]
 801225c:	f023 0308 	bic.w	r3, r3, #8
 8012260:	b29a      	uxth	r2, r3
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f7fe ff02 	bl	8011070 <tcp_close_shutdown_fin>
    }
    pcb = next;
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d1e7      	bne.n	8012246 <tcp_handle_closepend+0xe>
  }
}
 8012276:	bf00      	nop
 8012278:	bf00      	nop
 801227a:	3708      	adds	r7, #8
 801227c:	46bd      	mov	sp, r7
 801227e:	bd80      	pop	{r7, pc}
 8012280:	2001bc88 	.word	0x2001bc88

08012284 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012284:	b580      	push	{r7, lr}
 8012286:	b084      	sub	sp, #16
 8012288:	af00      	add	r7, sp, #0
 801228a:	4603      	mov	r3, r0
 801228c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801228e:	2001      	movs	r0, #1
 8012290:	f7fd fbca 	bl	800fa28 <memp_malloc>
 8012294:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	2b00      	cmp	r3, #0
 801229a:	d126      	bne.n	80122ea <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 801229c:	f7ff ffcc 	bl	8012238 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80122a0:	f7ff ff9a 	bl	80121d8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80122a4:	2001      	movs	r0, #1
 80122a6:	f7fd fbbf 	bl	800fa28 <memp_malloc>
 80122aa:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d11b      	bne.n	80122ea <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80122b2:	2009      	movs	r0, #9
 80122b4:	f7ff ff46 	bl	8012144 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80122b8:	2001      	movs	r0, #1
 80122ba:	f7fd fbb5 	bl	800fa28 <memp_malloc>
 80122be:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d111      	bne.n	80122ea <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80122c6:	2008      	movs	r0, #8
 80122c8:	f7ff ff3c 	bl	8012144 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80122cc:	2001      	movs	r0, #1
 80122ce:	f7fd fbab 	bl	800fa28 <memp_malloc>
 80122d2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d107      	bne.n	80122ea <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80122da:	79fb      	ldrb	r3, [r7, #7]
 80122dc:	4618      	mov	r0, r3
 80122de:	f7ff fee3 	bl	80120a8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80122e2:	2001      	movs	r0, #1
 80122e4:	f7fd fba0 	bl	800fa28 <memp_malloc>
 80122e8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d03f      	beq.n	8012370 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80122f0:	229c      	movs	r2, #156	; 0x9c
 80122f2:	2100      	movs	r1, #0
 80122f4:	68f8      	ldr	r0, [r7, #12]
 80122f6:	f007 fe03 	bl	8019f00 <memset>
    pcb->prio = prio;
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	79fa      	ldrb	r2, [r7, #7]
 80122fe:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	f640 7228 	movw	r2, #3880	; 0xf28
 8012306:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	f640 7228 	movw	r2, #3880	; 0xf28
 8012310:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	22ff      	movs	r2, #255	; 0xff
 801231e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012320:	68fb      	ldr	r3, [r7, #12]
 8012322:	f44f 7206 	mov.w	r2, #536	; 0x218
 8012326:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	2206      	movs	r2, #6
 801232c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	2206      	movs	r2, #6
 8012334:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801233c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	2201      	movs	r2, #1
 8012342:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8012346:	4b0d      	ldr	r3, [pc, #52]	; (801237c <tcp_alloc+0xf8>)
 8012348:	681a      	ldr	r2, [r3, #0]
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801234e:	4b0c      	ldr	r3, [pc, #48]	; (8012380 <tcp_alloc+0xfc>)
 8012350:	781a      	ldrb	r2, [r3, #0]
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	f640 7228 	movw	r2, #3880	; 0xf28
 801235c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	4a08      	ldr	r2, [pc, #32]	; (8012384 <tcp_alloc+0x100>)
 8012364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	4a07      	ldr	r2, [pc, #28]	; (8012388 <tcp_alloc+0x104>)
 801236c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012370:	68fb      	ldr	r3, [r7, #12]
}
 8012372:	4618      	mov	r0, r3
 8012374:	3710      	adds	r7, #16
 8012376:	46bd      	mov	sp, r7
 8012378:	bd80      	pop	{r7, pc}
 801237a:	bf00      	nop
 801237c:	2001bc8c 	.word	0x2001bc8c
 8012380:	2000094a 	.word	0x2000094a
 8012384:	0801203d 	.word	0x0801203d
 8012388:	006ddd00 	.word	0x006ddd00

0801238c <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 801238c:	b580      	push	{r7, lr}
 801238e:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 8012390:	2040      	movs	r0, #64	; 0x40
 8012392:	f7ff ff77 	bl	8012284 <tcp_alloc>
 8012396:	4603      	mov	r3, r0
}
 8012398:	4618      	mov	r0, r3
 801239a:	bd80      	pop	{r7, pc}

0801239c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 801239c:	b480      	push	{r7}
 801239e:	b083      	sub	sp, #12
 80123a0:	af00      	add	r7, sp, #0
 80123a2:	6078      	str	r0, [r7, #4]
 80123a4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d002      	beq.n	80123b2 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	683a      	ldr	r2, [r7, #0]
 80123b0:	611a      	str	r2, [r3, #16]
  }
}
 80123b2:	bf00      	nop
 80123b4:	370c      	adds	r7, #12
 80123b6:	46bd      	mov	sp, r7
 80123b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123bc:	4770      	bx	lr
	...

080123c0 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b082      	sub	sp, #8
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
 80123c8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d00e      	beq.n	80123ee <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	7d1b      	ldrb	r3, [r3, #20]
 80123d4:	2b01      	cmp	r3, #1
 80123d6:	d106      	bne.n	80123e6 <tcp_recv+0x26>
 80123d8:	4b07      	ldr	r3, [pc, #28]	; (80123f8 <tcp_recv+0x38>)
 80123da:	f240 72df 	movw	r2, #2015	; 0x7df
 80123de:	4907      	ldr	r1, [pc, #28]	; (80123fc <tcp_recv+0x3c>)
 80123e0:	4807      	ldr	r0, [pc, #28]	; (8012400 <tcp_recv+0x40>)
 80123e2:	f007 fe3f 	bl	801a064 <iprintf>
    pcb->recv = recv;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	683a      	ldr	r2, [r7, #0]
 80123ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 80123ee:	bf00      	nop
 80123f0:	3708      	adds	r7, #8
 80123f2:	46bd      	mov	sp, r7
 80123f4:	bd80      	pop	{r7, pc}
 80123f6:	bf00      	nop
 80123f8:	0801c2e4 	.word	0x0801c2e4
 80123fc:	0801c880 	.word	0x0801c880
 8012400:	0801c328 	.word	0x0801c328

08012404 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8012404:	b580      	push	{r7, lr}
 8012406:	b082      	sub	sp, #8
 8012408:	af00      	add	r7, sp, #0
 801240a:	6078      	str	r0, [r7, #4]
 801240c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	2b00      	cmp	r3, #0
 8012412:	d00e      	beq.n	8012432 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	7d1b      	ldrb	r3, [r3, #20]
 8012418:	2b01      	cmp	r3, #1
 801241a:	d106      	bne.n	801242a <tcp_sent+0x26>
 801241c:	4b07      	ldr	r3, [pc, #28]	; (801243c <tcp_sent+0x38>)
 801241e:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8012422:	4907      	ldr	r1, [pc, #28]	; (8012440 <tcp_sent+0x3c>)
 8012424:	4807      	ldr	r0, [pc, #28]	; (8012444 <tcp_sent+0x40>)
 8012426:	f007 fe1d 	bl	801a064 <iprintf>
    pcb->sent = sent;
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	683a      	ldr	r2, [r7, #0]
 801242e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8012432:	bf00      	nop
 8012434:	3708      	adds	r7, #8
 8012436:	46bd      	mov	sp, r7
 8012438:	bd80      	pop	{r7, pc}
 801243a:	bf00      	nop
 801243c:	0801c2e4 	.word	0x0801c2e4
 8012440:	0801c8a8 	.word	0x0801c8a8
 8012444:	0801c328 	.word	0x0801c328

08012448 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8012448:	b580      	push	{r7, lr}
 801244a:	b082      	sub	sp, #8
 801244c:	af00      	add	r7, sp, #0
 801244e:	6078      	str	r0, [r7, #4]
 8012450:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	2b00      	cmp	r3, #0
 8012456:	d00e      	beq.n	8012476 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	7d1b      	ldrb	r3, [r3, #20]
 801245c:	2b01      	cmp	r3, #1
 801245e:	d106      	bne.n	801246e <tcp_err+0x26>
 8012460:	4b07      	ldr	r3, [pc, #28]	; (8012480 <tcp_err+0x38>)
 8012462:	f640 020d 	movw	r2, #2061	; 0x80d
 8012466:	4907      	ldr	r1, [pc, #28]	; (8012484 <tcp_err+0x3c>)
 8012468:	4807      	ldr	r0, [pc, #28]	; (8012488 <tcp_err+0x40>)
 801246a:	f007 fdfb 	bl	801a064 <iprintf>
    pcb->errf = err;
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	683a      	ldr	r2, [r7, #0]
 8012472:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8012476:	bf00      	nop
 8012478:	3708      	adds	r7, #8
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	bf00      	nop
 8012480:	0801c2e4 	.word	0x0801c2e4
 8012484:	0801c8d0 	.word	0x0801c8d0
 8012488:	0801c328 	.word	0x0801c328

0801248c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801248c:	b580      	push	{r7, lr}
 801248e:	b084      	sub	sp, #16
 8012490:	af00      	add	r7, sp, #0
 8012492:	60f8      	str	r0, [r7, #12]
 8012494:	60b9      	str	r1, [r7, #8]
 8012496:	4613      	mov	r3, r2
 8012498:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	2b00      	cmp	r3, #0
 801249e:	d107      	bne.n	80124b0 <tcp_poll+0x24>
 80124a0:	4b0e      	ldr	r3, [pc, #56]	; (80124dc <tcp_poll+0x50>)
 80124a2:	f640 023d 	movw	r2, #2109	; 0x83d
 80124a6:	490e      	ldr	r1, [pc, #56]	; (80124e0 <tcp_poll+0x54>)
 80124a8:	480e      	ldr	r0, [pc, #56]	; (80124e4 <tcp_poll+0x58>)
 80124aa:	f007 fddb 	bl	801a064 <iprintf>
 80124ae:	e011      	b.n	80124d4 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	7d1b      	ldrb	r3, [r3, #20]
 80124b4:	2b01      	cmp	r3, #1
 80124b6:	d106      	bne.n	80124c6 <tcp_poll+0x3a>
 80124b8:	4b08      	ldr	r3, [pc, #32]	; (80124dc <tcp_poll+0x50>)
 80124ba:	f640 023e 	movw	r2, #2110	; 0x83e
 80124be:	490a      	ldr	r1, [pc, #40]	; (80124e8 <tcp_poll+0x5c>)
 80124c0:	4808      	ldr	r0, [pc, #32]	; (80124e4 <tcp_poll+0x58>)
 80124c2:	f007 fdcf 	bl	801a064 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	68ba      	ldr	r2, [r7, #8]
 80124ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	79fa      	ldrb	r2, [r7, #7]
 80124d2:	775a      	strb	r2, [r3, #29]
}
 80124d4:	3710      	adds	r7, #16
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bd80      	pop	{r7, pc}
 80124da:	bf00      	nop
 80124dc:	0801c2e4 	.word	0x0801c2e4
 80124e0:	0801c8f8 	.word	0x0801c8f8
 80124e4:	0801c328 	.word	0x0801c328
 80124e8:	0801c910 	.word	0x0801c910

080124ec <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80124ec:	b580      	push	{r7, lr}
 80124ee:	b082      	sub	sp, #8
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d107      	bne.n	801250a <tcp_pcb_purge+0x1e>
 80124fa:	4b21      	ldr	r3, [pc, #132]	; (8012580 <tcp_pcb_purge+0x94>)
 80124fc:	f640 0251 	movw	r2, #2129	; 0x851
 8012500:	4920      	ldr	r1, [pc, #128]	; (8012584 <tcp_pcb_purge+0x98>)
 8012502:	4821      	ldr	r0, [pc, #132]	; (8012588 <tcp_pcb_purge+0x9c>)
 8012504:	f007 fdae 	bl	801a064 <iprintf>
 8012508:	e037      	b.n	801257a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	7d1b      	ldrb	r3, [r3, #20]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d033      	beq.n	801257a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012516:	2b0a      	cmp	r3, #10
 8012518:	d02f      	beq.n	801257a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801251e:	2b01      	cmp	r3, #1
 8012520:	d02b      	beq.n	801257a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012526:	2b00      	cmp	r3, #0
 8012528:	d007      	beq.n	801253a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801252e:	4618      	mov	r0, r3
 8012530:	f7fe f8d8 	bl	80106e4 <pbuf_free>
      pcb->refused_data = NULL;
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	2200      	movs	r2, #0
 8012538:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801253e:	2b00      	cmp	r3, #0
 8012540:	d002      	beq.n	8012548 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012542:	6878      	ldr	r0, [r7, #4]
 8012544:	f000 f986 	bl	8012854 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801254e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012554:	4618      	mov	r0, r3
 8012556:	f7ff fd17 	bl	8011f88 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801255e:	4618      	mov	r0, r3
 8012560:	f7ff fd12 	bl	8011f88 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	2200      	movs	r2, #0
 8012568:	66da      	str	r2, [r3, #108]	; 0x6c
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	2200      	movs	r2, #0
 8012576:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801257a:	3708      	adds	r7, #8
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}
 8012580:	0801c2e4 	.word	0x0801c2e4
 8012584:	0801c930 	.word	0x0801c930
 8012588:	0801c328 	.word	0x0801c328

0801258c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b084      	sub	sp, #16
 8012590:	af00      	add	r7, sp, #0
 8012592:	6078      	str	r0, [r7, #4]
 8012594:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8012596:	683b      	ldr	r3, [r7, #0]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d106      	bne.n	80125aa <tcp_pcb_remove+0x1e>
 801259c:	4b3e      	ldr	r3, [pc, #248]	; (8012698 <tcp_pcb_remove+0x10c>)
 801259e:	f640 0283 	movw	r2, #2179	; 0x883
 80125a2:	493e      	ldr	r1, [pc, #248]	; (801269c <tcp_pcb_remove+0x110>)
 80125a4:	483e      	ldr	r0, [pc, #248]	; (80126a0 <tcp_pcb_remove+0x114>)
 80125a6:	f007 fd5d 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d106      	bne.n	80125be <tcp_pcb_remove+0x32>
 80125b0:	4b39      	ldr	r3, [pc, #228]	; (8012698 <tcp_pcb_remove+0x10c>)
 80125b2:	f640 0284 	movw	r2, #2180	; 0x884
 80125b6:	493b      	ldr	r1, [pc, #236]	; (80126a4 <tcp_pcb_remove+0x118>)
 80125b8:	4839      	ldr	r0, [pc, #228]	; (80126a0 <tcp_pcb_remove+0x114>)
 80125ba:	f007 fd53 	bl	801a064 <iprintf>

  TCP_RMV(pcblist, pcb);
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	683a      	ldr	r2, [r7, #0]
 80125c4:	429a      	cmp	r2, r3
 80125c6:	d105      	bne.n	80125d4 <tcp_pcb_remove+0x48>
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	68da      	ldr	r2, [r3, #12]
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	601a      	str	r2, [r3, #0]
 80125d2:	e013      	b.n	80125fc <tcp_pcb_remove+0x70>
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	60fb      	str	r3, [r7, #12]
 80125da:	e00c      	b.n	80125f6 <tcp_pcb_remove+0x6a>
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	68db      	ldr	r3, [r3, #12]
 80125e0:	683a      	ldr	r2, [r7, #0]
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d104      	bne.n	80125f0 <tcp_pcb_remove+0x64>
 80125e6:	683b      	ldr	r3, [r7, #0]
 80125e8:	68da      	ldr	r2, [r3, #12]
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	60da      	str	r2, [r3, #12]
 80125ee:	e005      	b.n	80125fc <tcp_pcb_remove+0x70>
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	68db      	ldr	r3, [r3, #12]
 80125f4:	60fb      	str	r3, [r7, #12]
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d1ef      	bne.n	80125dc <tcp_pcb_remove+0x50>
 80125fc:	683b      	ldr	r3, [r7, #0]
 80125fe:	2200      	movs	r2, #0
 8012600:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012602:	6838      	ldr	r0, [r7, #0]
 8012604:	f7ff ff72 	bl	80124ec <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012608:	683b      	ldr	r3, [r7, #0]
 801260a:	7d1b      	ldrb	r3, [r3, #20]
 801260c:	2b0a      	cmp	r3, #10
 801260e:	d013      	beq.n	8012638 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012610:	683b      	ldr	r3, [r7, #0]
 8012612:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012614:	2b01      	cmp	r3, #1
 8012616:	d00f      	beq.n	8012638 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	8b5b      	ldrh	r3, [r3, #26]
 801261c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012620:	2b00      	cmp	r3, #0
 8012622:	d009      	beq.n	8012638 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012624:	683b      	ldr	r3, [r7, #0]
 8012626:	8b5b      	ldrh	r3, [r3, #26]
 8012628:	f043 0302 	orr.w	r3, r3, #2
 801262c:	b29a      	uxth	r2, r3
 801262e:	683b      	ldr	r3, [r7, #0]
 8012630:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012632:	6838      	ldr	r0, [r7, #0]
 8012634:	f003 fbc8 	bl	8015dc8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012638:	683b      	ldr	r3, [r7, #0]
 801263a:	7d1b      	ldrb	r3, [r3, #20]
 801263c:	2b01      	cmp	r3, #1
 801263e:	d020      	beq.n	8012682 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012640:	683b      	ldr	r3, [r7, #0]
 8012642:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012644:	2b00      	cmp	r3, #0
 8012646:	d006      	beq.n	8012656 <tcp_pcb_remove+0xca>
 8012648:	4b13      	ldr	r3, [pc, #76]	; (8012698 <tcp_pcb_remove+0x10c>)
 801264a:	f640 0293 	movw	r2, #2195	; 0x893
 801264e:	4916      	ldr	r1, [pc, #88]	; (80126a8 <tcp_pcb_remove+0x11c>)
 8012650:	4813      	ldr	r0, [pc, #76]	; (80126a0 <tcp_pcb_remove+0x114>)
 8012652:	f007 fd07 	bl	801a064 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012656:	683b      	ldr	r3, [r7, #0]
 8012658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801265a:	2b00      	cmp	r3, #0
 801265c:	d006      	beq.n	801266c <tcp_pcb_remove+0xe0>
 801265e:	4b0e      	ldr	r3, [pc, #56]	; (8012698 <tcp_pcb_remove+0x10c>)
 8012660:	f640 0294 	movw	r2, #2196	; 0x894
 8012664:	4911      	ldr	r1, [pc, #68]	; (80126ac <tcp_pcb_remove+0x120>)
 8012666:	480e      	ldr	r0, [pc, #56]	; (80126a0 <tcp_pcb_remove+0x114>)
 8012668:	f007 fcfc 	bl	801a064 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801266c:	683b      	ldr	r3, [r7, #0]
 801266e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012670:	2b00      	cmp	r3, #0
 8012672:	d006      	beq.n	8012682 <tcp_pcb_remove+0xf6>
 8012674:	4b08      	ldr	r3, [pc, #32]	; (8012698 <tcp_pcb_remove+0x10c>)
 8012676:	f640 0296 	movw	r2, #2198	; 0x896
 801267a:	490d      	ldr	r1, [pc, #52]	; (80126b0 <tcp_pcb_remove+0x124>)
 801267c:	4808      	ldr	r0, [pc, #32]	; (80126a0 <tcp_pcb_remove+0x114>)
 801267e:	f007 fcf1 	bl	801a064 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012682:	683b      	ldr	r3, [r7, #0]
 8012684:	2200      	movs	r2, #0
 8012686:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	2200      	movs	r2, #0
 801268c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801268e:	bf00      	nop
 8012690:	3710      	adds	r7, #16
 8012692:	46bd      	mov	sp, r7
 8012694:	bd80      	pop	{r7, pc}
 8012696:	bf00      	nop
 8012698:	0801c2e4 	.word	0x0801c2e4
 801269c:	0801c94c 	.word	0x0801c94c
 80126a0:	0801c328 	.word	0x0801c328
 80126a4:	0801c968 	.word	0x0801c968
 80126a8:	0801c988 	.word	0x0801c988
 80126ac:	0801c9a0 	.word	0x0801c9a0
 80126b0:	0801c9bc 	.word	0x0801c9bc

080126b4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	b082      	sub	sp, #8
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d106      	bne.n	80126d0 <tcp_next_iss+0x1c>
 80126c2:	4b0a      	ldr	r3, [pc, #40]	; (80126ec <tcp_next_iss+0x38>)
 80126c4:	f640 02af 	movw	r2, #2223	; 0x8af
 80126c8:	4909      	ldr	r1, [pc, #36]	; (80126f0 <tcp_next_iss+0x3c>)
 80126ca:	480a      	ldr	r0, [pc, #40]	; (80126f4 <tcp_next_iss+0x40>)
 80126cc:	f007 fcca 	bl	801a064 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80126d0:	4b09      	ldr	r3, [pc, #36]	; (80126f8 <tcp_next_iss+0x44>)
 80126d2:	681a      	ldr	r2, [r3, #0]
 80126d4:	4b09      	ldr	r3, [pc, #36]	; (80126fc <tcp_next_iss+0x48>)
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	4413      	add	r3, r2
 80126da:	4a07      	ldr	r2, [pc, #28]	; (80126f8 <tcp_next_iss+0x44>)
 80126dc:	6013      	str	r3, [r2, #0]
  return iss;
 80126de:	4b06      	ldr	r3, [pc, #24]	; (80126f8 <tcp_next_iss+0x44>)
 80126e0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80126e2:	4618      	mov	r0, r3
 80126e4:	3708      	adds	r7, #8
 80126e6:	46bd      	mov	sp, r7
 80126e8:	bd80      	pop	{r7, pc}
 80126ea:	bf00      	nop
 80126ec:	0801c2e4 	.word	0x0801c2e4
 80126f0:	0801c9d4 	.word	0x0801c9d4
 80126f4:	0801c328 	.word	0x0801c328
 80126f8:	200000ac 	.word	0x200000ac
 80126fc:	2001bc8c 	.word	0x2001bc8c

08012700 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8012700:	b580      	push	{r7, lr}
 8012702:	b086      	sub	sp, #24
 8012704:	af00      	add	r7, sp, #0
 8012706:	4603      	mov	r3, r0
 8012708:	60b9      	str	r1, [r7, #8]
 801270a:	607a      	str	r2, [r7, #4]
 801270c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	2b00      	cmp	r3, #0
 8012712:	d106      	bne.n	8012722 <tcp_eff_send_mss_netif+0x22>
 8012714:	4b14      	ldr	r3, [pc, #80]	; (8012768 <tcp_eff_send_mss_netif+0x68>)
 8012716:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801271a:	4914      	ldr	r1, [pc, #80]	; (801276c <tcp_eff_send_mss_netif+0x6c>)
 801271c:	4814      	ldr	r0, [pc, #80]	; (8012770 <tcp_eff_send_mss_netif+0x70>)
 801271e:	f007 fca1 	bl	801a064 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8012722:	68bb      	ldr	r3, [r7, #8]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d101      	bne.n	801272c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012728:	89fb      	ldrh	r3, [r7, #14]
 801272a:	e019      	b.n	8012760 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801272c:	68bb      	ldr	r3, [r7, #8]
 801272e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012730:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012732:	8afb      	ldrh	r3, [r7, #22]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d012      	beq.n	801275e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012738:	2328      	movs	r3, #40	; 0x28
 801273a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801273c:	8afa      	ldrh	r2, [r7, #22]
 801273e:	8abb      	ldrh	r3, [r7, #20]
 8012740:	429a      	cmp	r2, r3
 8012742:	d904      	bls.n	801274e <tcp_eff_send_mss_netif+0x4e>
 8012744:	8afa      	ldrh	r2, [r7, #22]
 8012746:	8abb      	ldrh	r3, [r7, #20]
 8012748:	1ad3      	subs	r3, r2, r3
 801274a:	b29b      	uxth	r3, r3
 801274c:	e000      	b.n	8012750 <tcp_eff_send_mss_netif+0x50>
 801274e:	2300      	movs	r3, #0
 8012750:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8012752:	8a7a      	ldrh	r2, [r7, #18]
 8012754:	89fb      	ldrh	r3, [r7, #14]
 8012756:	4293      	cmp	r3, r2
 8012758:	bf28      	it	cs
 801275a:	4613      	movcs	r3, r2
 801275c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801275e:	89fb      	ldrh	r3, [r7, #14]
}
 8012760:	4618      	mov	r0, r3
 8012762:	3718      	adds	r7, #24
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}
 8012768:	0801c2e4 	.word	0x0801c2e4
 801276c:	0801c9f0 	.word	0x0801c9f0
 8012770:	0801c328 	.word	0x0801c328

08012774 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b084      	sub	sp, #16
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
 801277c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	2b00      	cmp	r3, #0
 8012786:	d119      	bne.n	80127bc <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012788:	4b10      	ldr	r3, [pc, #64]	; (80127cc <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801278a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801278e:	4910      	ldr	r1, [pc, #64]	; (80127d0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8012790:	4810      	ldr	r0, [pc, #64]	; (80127d4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8012792:	f007 fc67 	bl	801a064 <iprintf>

  while (pcb != NULL) {
 8012796:	e011      	b.n	80127bc <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	681a      	ldr	r2, [r3, #0]
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	429a      	cmp	r2, r3
 80127a2:	d108      	bne.n	80127b6 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	68db      	ldr	r3, [r3, #12]
 80127a8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80127aa:	68f8      	ldr	r0, [r7, #12]
 80127ac:	f7fe fdb4 	bl	8011318 <tcp_abort>
      pcb = next;
 80127b0:	68bb      	ldr	r3, [r7, #8]
 80127b2:	60fb      	str	r3, [r7, #12]
 80127b4:	e002      	b.n	80127bc <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	68db      	ldr	r3, [r3, #12]
 80127ba:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d1ea      	bne.n	8012798 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80127c2:	bf00      	nop
 80127c4:	bf00      	nop
 80127c6:	3710      	adds	r7, #16
 80127c8:	46bd      	mov	sp, r7
 80127ca:	bd80      	pop	{r7, pc}
 80127cc:	0801c2e4 	.word	0x0801c2e4
 80127d0:	0801ca18 	.word	0x0801ca18
 80127d4:	0801c328 	.word	0x0801c328

080127d8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80127d8:	b580      	push	{r7, lr}
 80127da:	b084      	sub	sp, #16
 80127dc:	af00      	add	r7, sp, #0
 80127de:	6078      	str	r0, [r7, #4]
 80127e0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d02a      	beq.n	801283e <tcp_netif_ip_addr_changed+0x66>
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d026      	beq.n	801283e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80127f0:	4b15      	ldr	r3, [pc, #84]	; (8012848 <tcp_netif_ip_addr_changed+0x70>)
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	4619      	mov	r1, r3
 80127f6:	6878      	ldr	r0, [r7, #4]
 80127f8:	f7ff ffbc 	bl	8012774 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80127fc:	4b13      	ldr	r3, [pc, #76]	; (801284c <tcp_netif_ip_addr_changed+0x74>)
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	4619      	mov	r1, r3
 8012802:	6878      	ldr	r0, [r7, #4]
 8012804:	f7ff ffb6 	bl	8012774 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012808:	683b      	ldr	r3, [r7, #0]
 801280a:	2b00      	cmp	r3, #0
 801280c:	d017      	beq.n	801283e <tcp_netif_ip_addr_changed+0x66>
 801280e:	683b      	ldr	r3, [r7, #0]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d013      	beq.n	801283e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012816:	4b0e      	ldr	r3, [pc, #56]	; (8012850 <tcp_netif_ip_addr_changed+0x78>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	60fb      	str	r3, [r7, #12]
 801281c:	e00c      	b.n	8012838 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	681a      	ldr	r2, [r3, #0]
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	429a      	cmp	r2, r3
 8012828:	d103      	bne.n	8012832 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801282a:	683b      	ldr	r3, [r7, #0]
 801282c:	681a      	ldr	r2, [r3, #0]
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	68db      	ldr	r3, [r3, #12]
 8012836:	60fb      	str	r3, [r7, #12]
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d1ef      	bne.n	801281e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801283e:	bf00      	nop
 8012840:	3710      	adds	r7, #16
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
 8012846:	bf00      	nop
 8012848:	2001bc88 	.word	0x2001bc88
 801284c:	2001bc94 	.word	0x2001bc94
 8012850:	2001bc90 	.word	0x2001bc90

08012854 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b082      	sub	sp, #8
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012860:	2b00      	cmp	r3, #0
 8012862:	d007      	beq.n	8012874 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012868:	4618      	mov	r0, r3
 801286a:	f7ff fb8d 	bl	8011f88 <tcp_segs_free>
    pcb->ooseq = NULL;
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	2200      	movs	r2, #0
 8012872:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012874:	bf00      	nop
 8012876:	3708      	adds	r7, #8
 8012878:	46bd      	mov	sp, r7
 801287a:	bd80      	pop	{r7, pc}

0801287c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801287c:	b590      	push	{r4, r7, lr}
 801287e:	b08d      	sub	sp, #52	; 0x34
 8012880:	af04      	add	r7, sp, #16
 8012882:	6078      	str	r0, [r7, #4]
 8012884:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d105      	bne.n	8012898 <tcp_input+0x1c>
 801288c:	4b9b      	ldr	r3, [pc, #620]	; (8012afc <tcp_input+0x280>)
 801288e:	2283      	movs	r2, #131	; 0x83
 8012890:	499b      	ldr	r1, [pc, #620]	; (8012b00 <tcp_input+0x284>)
 8012892:	489c      	ldr	r0, [pc, #624]	; (8012b04 <tcp_input+0x288>)
 8012894:	f007 fbe6 	bl	801a064 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	685b      	ldr	r3, [r3, #4]
 801289c:	4a9a      	ldr	r2, [pc, #616]	; (8012b08 <tcp_input+0x28c>)
 801289e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	895b      	ldrh	r3, [r3, #10]
 80128a4:	2b13      	cmp	r3, #19
 80128a6:	f240 83c5 	bls.w	8013034 <tcp_input+0x7b8>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80128aa:	4b98      	ldr	r3, [pc, #608]	; (8012b0c <tcp_input+0x290>)
 80128ac:	695b      	ldr	r3, [r3, #20]
 80128ae:	4a97      	ldr	r2, [pc, #604]	; (8012b0c <tcp_input+0x290>)
 80128b0:	6812      	ldr	r2, [r2, #0]
 80128b2:	4611      	mov	r1, r2
 80128b4:	4618      	mov	r0, r3
 80128b6:	f006 f871 	bl	801899c <ip4_addr_isbroadcast_u32>
 80128ba:	4603      	mov	r3, r0
 80128bc:	2b00      	cmp	r3, #0
 80128be:	f040 83bb 	bne.w	8013038 <tcp_input+0x7bc>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80128c2:	4b92      	ldr	r3, [pc, #584]	; (8012b0c <tcp_input+0x290>)
 80128c4:	695b      	ldr	r3, [r3, #20]
 80128c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80128ca:	2be0      	cmp	r3, #224	; 0xe0
 80128cc:	f000 83b4 	beq.w	8013038 <tcp_input+0x7bc>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80128d0:	4b8d      	ldr	r3, [pc, #564]	; (8012b08 <tcp_input+0x28c>)
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	899b      	ldrh	r3, [r3, #12]
 80128d6:	b29b      	uxth	r3, r3
 80128d8:	4618      	mov	r0, r3
 80128da:	f7fc fc40 	bl	800f15e <lwip_htons>
 80128de:	4603      	mov	r3, r0
 80128e0:	0b1b      	lsrs	r3, r3, #12
 80128e2:	b29b      	uxth	r3, r3
 80128e4:	b2db      	uxtb	r3, r3
 80128e6:	009b      	lsls	r3, r3, #2
 80128e8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80128ea:	7cbb      	ldrb	r3, [r7, #18]
 80128ec:	2b13      	cmp	r3, #19
 80128ee:	f240 83a5 	bls.w	801303c <tcp_input+0x7c0>
 80128f2:	7cbb      	ldrb	r3, [r7, #18]
 80128f4:	b29a      	uxth	r2, r3
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	891b      	ldrh	r3, [r3, #8]
 80128fa:	429a      	cmp	r2, r3
 80128fc:	f200 839e 	bhi.w	801303c <tcp_input+0x7c0>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8012900:	7cbb      	ldrb	r3, [r7, #18]
 8012902:	b29b      	uxth	r3, r3
 8012904:	3b14      	subs	r3, #20
 8012906:	b29a      	uxth	r2, r3
 8012908:	4b81      	ldr	r3, [pc, #516]	; (8012b10 <tcp_input+0x294>)
 801290a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801290c:	4b81      	ldr	r3, [pc, #516]	; (8012b14 <tcp_input+0x298>)
 801290e:	2200      	movs	r2, #0
 8012910:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	895a      	ldrh	r2, [r3, #10]
 8012916:	7cbb      	ldrb	r3, [r7, #18]
 8012918:	b29b      	uxth	r3, r3
 801291a:	429a      	cmp	r2, r3
 801291c:	d309      	bcc.n	8012932 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801291e:	4b7c      	ldr	r3, [pc, #496]	; (8012b10 <tcp_input+0x294>)
 8012920:	881a      	ldrh	r2, [r3, #0]
 8012922:	4b7d      	ldr	r3, [pc, #500]	; (8012b18 <tcp_input+0x29c>)
 8012924:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012926:	7cbb      	ldrb	r3, [r7, #18]
 8012928:	4619      	mov	r1, r3
 801292a:	6878      	ldr	r0, [r7, #4]
 801292c:	f7fd fe54 	bl	80105d8 <pbuf_remove_header>
 8012930:	e04e      	b.n	80129d0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	2b00      	cmp	r3, #0
 8012938:	d105      	bne.n	8012946 <tcp_input+0xca>
 801293a:	4b70      	ldr	r3, [pc, #448]	; (8012afc <tcp_input+0x280>)
 801293c:	22c2      	movs	r2, #194	; 0xc2
 801293e:	4977      	ldr	r1, [pc, #476]	; (8012b1c <tcp_input+0x2a0>)
 8012940:	4870      	ldr	r0, [pc, #448]	; (8012b04 <tcp_input+0x288>)
 8012942:	f007 fb8f 	bl	801a064 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012946:	2114      	movs	r1, #20
 8012948:	6878      	ldr	r0, [r7, #4]
 801294a:	f7fd fe45 	bl	80105d8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	895a      	ldrh	r2, [r3, #10]
 8012952:	4b71      	ldr	r3, [pc, #452]	; (8012b18 <tcp_input+0x29c>)
 8012954:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012956:	4b6e      	ldr	r3, [pc, #440]	; (8012b10 <tcp_input+0x294>)
 8012958:	881a      	ldrh	r2, [r3, #0]
 801295a:	4b6f      	ldr	r3, [pc, #444]	; (8012b18 <tcp_input+0x29c>)
 801295c:	881b      	ldrh	r3, [r3, #0]
 801295e:	1ad3      	subs	r3, r2, r3
 8012960:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8012962:	4b6d      	ldr	r3, [pc, #436]	; (8012b18 <tcp_input+0x29c>)
 8012964:	881b      	ldrh	r3, [r3, #0]
 8012966:	4619      	mov	r1, r3
 8012968:	6878      	ldr	r0, [r7, #4]
 801296a:	f7fd fe35 	bl	80105d8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	895b      	ldrh	r3, [r3, #10]
 8012974:	8a3a      	ldrh	r2, [r7, #16]
 8012976:	429a      	cmp	r2, r3
 8012978:	f200 8362 	bhi.w	8013040 <tcp_input+0x7c4>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	685b      	ldr	r3, [r3, #4]
 8012982:	4a64      	ldr	r2, [pc, #400]	; (8012b14 <tcp_input+0x298>)
 8012984:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	8a3a      	ldrh	r2, [r7, #16]
 801298c:	4611      	mov	r1, r2
 801298e:	4618      	mov	r0, r3
 8012990:	f7fd fe22 	bl	80105d8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	891a      	ldrh	r2, [r3, #8]
 8012998:	8a3b      	ldrh	r3, [r7, #16]
 801299a:	1ad3      	subs	r3, r2, r3
 801299c:	b29a      	uxth	r2, r3
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	895b      	ldrh	r3, [r3, #10]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d005      	beq.n	80129b6 <tcp_input+0x13a>
 80129aa:	4b54      	ldr	r3, [pc, #336]	; (8012afc <tcp_input+0x280>)
 80129ac:	22df      	movs	r2, #223	; 0xdf
 80129ae:	495c      	ldr	r1, [pc, #368]	; (8012b20 <tcp_input+0x2a4>)
 80129b0:	4854      	ldr	r0, [pc, #336]	; (8012b04 <tcp_input+0x288>)
 80129b2:	f007 fb57 	bl	801a064 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	891a      	ldrh	r2, [r3, #8]
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	891b      	ldrh	r3, [r3, #8]
 80129c0:	429a      	cmp	r2, r3
 80129c2:	d005      	beq.n	80129d0 <tcp_input+0x154>
 80129c4:	4b4d      	ldr	r3, [pc, #308]	; (8012afc <tcp_input+0x280>)
 80129c6:	22e0      	movs	r2, #224	; 0xe0
 80129c8:	4956      	ldr	r1, [pc, #344]	; (8012b24 <tcp_input+0x2a8>)
 80129ca:	484e      	ldr	r0, [pc, #312]	; (8012b04 <tcp_input+0x288>)
 80129cc:	f007 fb4a 	bl	801a064 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80129d0:	4b4d      	ldr	r3, [pc, #308]	; (8012b08 <tcp_input+0x28c>)
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	881b      	ldrh	r3, [r3, #0]
 80129d6:	b29b      	uxth	r3, r3
 80129d8:	4a4b      	ldr	r2, [pc, #300]	; (8012b08 <tcp_input+0x28c>)
 80129da:	6814      	ldr	r4, [r2, #0]
 80129dc:	4618      	mov	r0, r3
 80129de:	f7fc fbbe 	bl	800f15e <lwip_htons>
 80129e2:	4603      	mov	r3, r0
 80129e4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80129e6:	4b48      	ldr	r3, [pc, #288]	; (8012b08 <tcp_input+0x28c>)
 80129e8:	681b      	ldr	r3, [r3, #0]
 80129ea:	885b      	ldrh	r3, [r3, #2]
 80129ec:	b29b      	uxth	r3, r3
 80129ee:	4a46      	ldr	r2, [pc, #280]	; (8012b08 <tcp_input+0x28c>)
 80129f0:	6814      	ldr	r4, [r2, #0]
 80129f2:	4618      	mov	r0, r3
 80129f4:	f7fc fbb3 	bl	800f15e <lwip_htons>
 80129f8:	4603      	mov	r3, r0
 80129fa:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80129fc:	4b42      	ldr	r3, [pc, #264]	; (8012b08 <tcp_input+0x28c>)
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	685b      	ldr	r3, [r3, #4]
 8012a02:	4a41      	ldr	r2, [pc, #260]	; (8012b08 <tcp_input+0x28c>)
 8012a04:	6814      	ldr	r4, [r2, #0]
 8012a06:	4618      	mov	r0, r3
 8012a08:	f7fc fbbe 	bl	800f188 <lwip_htonl>
 8012a0c:	4603      	mov	r3, r0
 8012a0e:	6063      	str	r3, [r4, #4]
 8012a10:	6863      	ldr	r3, [r4, #4]
 8012a12:	4a45      	ldr	r2, [pc, #276]	; (8012b28 <tcp_input+0x2ac>)
 8012a14:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012a16:	4b3c      	ldr	r3, [pc, #240]	; (8012b08 <tcp_input+0x28c>)
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	689b      	ldr	r3, [r3, #8]
 8012a1c:	4a3a      	ldr	r2, [pc, #232]	; (8012b08 <tcp_input+0x28c>)
 8012a1e:	6814      	ldr	r4, [r2, #0]
 8012a20:	4618      	mov	r0, r3
 8012a22:	f7fc fbb1 	bl	800f188 <lwip_htonl>
 8012a26:	4603      	mov	r3, r0
 8012a28:	60a3      	str	r3, [r4, #8]
 8012a2a:	68a3      	ldr	r3, [r4, #8]
 8012a2c:	4a3f      	ldr	r2, [pc, #252]	; (8012b2c <tcp_input+0x2b0>)
 8012a2e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012a30:	4b35      	ldr	r3, [pc, #212]	; (8012b08 <tcp_input+0x28c>)
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	89db      	ldrh	r3, [r3, #14]
 8012a36:	b29b      	uxth	r3, r3
 8012a38:	4a33      	ldr	r2, [pc, #204]	; (8012b08 <tcp_input+0x28c>)
 8012a3a:	6814      	ldr	r4, [r2, #0]
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	f7fc fb8e 	bl	800f15e <lwip_htons>
 8012a42:	4603      	mov	r3, r0
 8012a44:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012a46:	4b30      	ldr	r3, [pc, #192]	; (8012b08 <tcp_input+0x28c>)
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	899b      	ldrh	r3, [r3, #12]
 8012a4c:	b29b      	uxth	r3, r3
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f7fc fb85 	bl	800f15e <lwip_htons>
 8012a54:	4603      	mov	r3, r0
 8012a56:	b2db      	uxtb	r3, r3
 8012a58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012a5c:	b2da      	uxtb	r2, r3
 8012a5e:	4b34      	ldr	r3, [pc, #208]	; (8012b30 <tcp_input+0x2b4>)
 8012a60:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	891a      	ldrh	r2, [r3, #8]
 8012a66:	4b33      	ldr	r3, [pc, #204]	; (8012b34 <tcp_input+0x2b8>)
 8012a68:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012a6a:	4b31      	ldr	r3, [pc, #196]	; (8012b30 <tcp_input+0x2b4>)
 8012a6c:	781b      	ldrb	r3, [r3, #0]
 8012a6e:	f003 0303 	and.w	r3, r3, #3
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d00c      	beq.n	8012a90 <tcp_input+0x214>
    tcplen++;
 8012a76:	4b2f      	ldr	r3, [pc, #188]	; (8012b34 <tcp_input+0x2b8>)
 8012a78:	881b      	ldrh	r3, [r3, #0]
 8012a7a:	3301      	adds	r3, #1
 8012a7c:	b29a      	uxth	r2, r3
 8012a7e:	4b2d      	ldr	r3, [pc, #180]	; (8012b34 <tcp_input+0x2b8>)
 8012a80:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	891a      	ldrh	r2, [r3, #8]
 8012a86:	4b2b      	ldr	r3, [pc, #172]	; (8012b34 <tcp_input+0x2b8>)
 8012a88:	881b      	ldrh	r3, [r3, #0]
 8012a8a:	429a      	cmp	r2, r3
 8012a8c:	f200 82da 	bhi.w	8013044 <tcp_input+0x7c8>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012a90:	2300      	movs	r3, #0
 8012a92:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012a94:	4b28      	ldr	r3, [pc, #160]	; (8012b38 <tcp_input+0x2bc>)
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	61fb      	str	r3, [r7, #28]
 8012a9a:	e09d      	b.n	8012bd8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012a9c:	69fb      	ldr	r3, [r7, #28]
 8012a9e:	7d1b      	ldrb	r3, [r3, #20]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d105      	bne.n	8012ab0 <tcp_input+0x234>
 8012aa4:	4b15      	ldr	r3, [pc, #84]	; (8012afc <tcp_input+0x280>)
 8012aa6:	22fb      	movs	r2, #251	; 0xfb
 8012aa8:	4924      	ldr	r1, [pc, #144]	; (8012b3c <tcp_input+0x2c0>)
 8012aaa:	4816      	ldr	r0, [pc, #88]	; (8012b04 <tcp_input+0x288>)
 8012aac:	f007 fada 	bl	801a064 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012ab0:	69fb      	ldr	r3, [r7, #28]
 8012ab2:	7d1b      	ldrb	r3, [r3, #20]
 8012ab4:	2b0a      	cmp	r3, #10
 8012ab6:	d105      	bne.n	8012ac4 <tcp_input+0x248>
 8012ab8:	4b10      	ldr	r3, [pc, #64]	; (8012afc <tcp_input+0x280>)
 8012aba:	22fc      	movs	r2, #252	; 0xfc
 8012abc:	4920      	ldr	r1, [pc, #128]	; (8012b40 <tcp_input+0x2c4>)
 8012abe:	4811      	ldr	r0, [pc, #68]	; (8012b04 <tcp_input+0x288>)
 8012ac0:	f007 fad0 	bl	801a064 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012ac4:	69fb      	ldr	r3, [r7, #28]
 8012ac6:	7d1b      	ldrb	r3, [r3, #20]
 8012ac8:	2b01      	cmp	r3, #1
 8012aca:	d105      	bne.n	8012ad8 <tcp_input+0x25c>
 8012acc:	4b0b      	ldr	r3, [pc, #44]	; (8012afc <tcp_input+0x280>)
 8012ace:	22fd      	movs	r2, #253	; 0xfd
 8012ad0:	491c      	ldr	r1, [pc, #112]	; (8012b44 <tcp_input+0x2c8>)
 8012ad2:	480c      	ldr	r0, [pc, #48]	; (8012b04 <tcp_input+0x288>)
 8012ad4:	f007 fac6 	bl	801a064 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012ad8:	69fb      	ldr	r3, [r7, #28]
 8012ada:	7a1b      	ldrb	r3, [r3, #8]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d033      	beq.n	8012b48 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012ae0:	69fb      	ldr	r3, [r7, #28]
 8012ae2:	7a1a      	ldrb	r2, [r3, #8]
 8012ae4:	4b09      	ldr	r3, [pc, #36]	; (8012b0c <tcp_input+0x290>)
 8012ae6:	685b      	ldr	r3, [r3, #4]
 8012ae8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012aec:	3301      	adds	r3, #1
 8012aee:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012af0:	429a      	cmp	r2, r3
 8012af2:	d029      	beq.n	8012b48 <tcp_input+0x2cc>
      prev = pcb;
 8012af4:	69fb      	ldr	r3, [r7, #28]
 8012af6:	61bb      	str	r3, [r7, #24]
      continue;
 8012af8:	e06b      	b.n	8012bd2 <tcp_input+0x356>
 8012afa:	bf00      	nop
 8012afc:	0801ca4c 	.word	0x0801ca4c
 8012b00:	0801ca80 	.word	0x0801ca80
 8012b04:	0801ca98 	.word	0x0801ca98
 8012b08:	2000095c 	.word	0x2000095c
 8012b0c:	2000ec7c 	.word	0x2000ec7c
 8012b10:	20000960 	.word	0x20000960
 8012b14:	20000964 	.word	0x20000964
 8012b18:	20000962 	.word	0x20000962
 8012b1c:	0801cac0 	.word	0x0801cac0
 8012b20:	0801cad0 	.word	0x0801cad0
 8012b24:	0801cadc 	.word	0x0801cadc
 8012b28:	2000096c 	.word	0x2000096c
 8012b2c:	20000970 	.word	0x20000970
 8012b30:	20000978 	.word	0x20000978
 8012b34:	20000976 	.word	0x20000976
 8012b38:	2001bc88 	.word	0x2001bc88
 8012b3c:	0801cafc 	.word	0x0801cafc
 8012b40:	0801cb24 	.word	0x0801cb24
 8012b44:	0801cb50 	.word	0x0801cb50
    }

    if (pcb->remote_port == tcphdr->src &&
 8012b48:	69fb      	ldr	r3, [r7, #28]
 8012b4a:	8b1a      	ldrh	r2, [r3, #24]
 8012b4c:	4b94      	ldr	r3, [pc, #592]	; (8012da0 <tcp_input+0x524>)
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	881b      	ldrh	r3, [r3, #0]
 8012b52:	b29b      	uxth	r3, r3
 8012b54:	429a      	cmp	r2, r3
 8012b56:	d13a      	bne.n	8012bce <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012b58:	69fb      	ldr	r3, [r7, #28]
 8012b5a:	8ada      	ldrh	r2, [r3, #22]
 8012b5c:	4b90      	ldr	r3, [pc, #576]	; (8012da0 <tcp_input+0x524>)
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	885b      	ldrh	r3, [r3, #2]
 8012b62:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d132      	bne.n	8012bce <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012b68:	69fb      	ldr	r3, [r7, #28]
 8012b6a:	685a      	ldr	r2, [r3, #4]
 8012b6c:	4b8d      	ldr	r3, [pc, #564]	; (8012da4 <tcp_input+0x528>)
 8012b6e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012b70:	429a      	cmp	r2, r3
 8012b72:	d12c      	bne.n	8012bce <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012b74:	69fb      	ldr	r3, [r7, #28]
 8012b76:	681a      	ldr	r2, [r3, #0]
 8012b78:	4b8a      	ldr	r3, [pc, #552]	; (8012da4 <tcp_input+0x528>)
 8012b7a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012b7c:	429a      	cmp	r2, r3
 8012b7e:	d126      	bne.n	8012bce <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012b80:	69fb      	ldr	r3, [r7, #28]
 8012b82:	68db      	ldr	r3, [r3, #12]
 8012b84:	69fa      	ldr	r2, [r7, #28]
 8012b86:	429a      	cmp	r2, r3
 8012b88:	d106      	bne.n	8012b98 <tcp_input+0x31c>
 8012b8a:	4b87      	ldr	r3, [pc, #540]	; (8012da8 <tcp_input+0x52c>)
 8012b8c:	f240 120d 	movw	r2, #269	; 0x10d
 8012b90:	4986      	ldr	r1, [pc, #536]	; (8012dac <tcp_input+0x530>)
 8012b92:	4887      	ldr	r0, [pc, #540]	; (8012db0 <tcp_input+0x534>)
 8012b94:	f007 fa66 	bl	801a064 <iprintf>
      if (prev != NULL) {
 8012b98:	69bb      	ldr	r3, [r7, #24]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d00a      	beq.n	8012bb4 <tcp_input+0x338>
        prev->next = pcb->next;
 8012b9e:	69fb      	ldr	r3, [r7, #28]
 8012ba0:	68da      	ldr	r2, [r3, #12]
 8012ba2:	69bb      	ldr	r3, [r7, #24]
 8012ba4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012ba6:	4b83      	ldr	r3, [pc, #524]	; (8012db4 <tcp_input+0x538>)
 8012ba8:	681a      	ldr	r2, [r3, #0]
 8012baa:	69fb      	ldr	r3, [r7, #28]
 8012bac:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012bae:	4a81      	ldr	r2, [pc, #516]	; (8012db4 <tcp_input+0x538>)
 8012bb0:	69fb      	ldr	r3, [r7, #28]
 8012bb2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012bb4:	69fb      	ldr	r3, [r7, #28]
 8012bb6:	68db      	ldr	r3, [r3, #12]
 8012bb8:	69fa      	ldr	r2, [r7, #28]
 8012bba:	429a      	cmp	r2, r3
 8012bbc:	d111      	bne.n	8012be2 <tcp_input+0x366>
 8012bbe:	4b7a      	ldr	r3, [pc, #488]	; (8012da8 <tcp_input+0x52c>)
 8012bc0:	f240 1215 	movw	r2, #277	; 0x115
 8012bc4:	497c      	ldr	r1, [pc, #496]	; (8012db8 <tcp_input+0x53c>)
 8012bc6:	487a      	ldr	r0, [pc, #488]	; (8012db0 <tcp_input+0x534>)
 8012bc8:	f007 fa4c 	bl	801a064 <iprintf>
      break;
 8012bcc:	e009      	b.n	8012be2 <tcp_input+0x366>
    }
    prev = pcb;
 8012bce:	69fb      	ldr	r3, [r7, #28]
 8012bd0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012bd2:	69fb      	ldr	r3, [r7, #28]
 8012bd4:	68db      	ldr	r3, [r3, #12]
 8012bd6:	61fb      	str	r3, [r7, #28]
 8012bd8:	69fb      	ldr	r3, [r7, #28]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	f47f af5e 	bne.w	8012a9c <tcp_input+0x220>
 8012be0:	e000      	b.n	8012be4 <tcp_input+0x368>
      break;
 8012be2:	bf00      	nop
  }

  if (pcb == NULL) {
 8012be4:	69fb      	ldr	r3, [r7, #28]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	f040 8095 	bne.w	8012d16 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012bec:	4b73      	ldr	r3, [pc, #460]	; (8012dbc <tcp_input+0x540>)
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	61fb      	str	r3, [r7, #28]
 8012bf2:	e03f      	b.n	8012c74 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012bf4:	69fb      	ldr	r3, [r7, #28]
 8012bf6:	7d1b      	ldrb	r3, [r3, #20]
 8012bf8:	2b0a      	cmp	r3, #10
 8012bfa:	d006      	beq.n	8012c0a <tcp_input+0x38e>
 8012bfc:	4b6a      	ldr	r3, [pc, #424]	; (8012da8 <tcp_input+0x52c>)
 8012bfe:	f240 121f 	movw	r2, #287	; 0x11f
 8012c02:	496f      	ldr	r1, [pc, #444]	; (8012dc0 <tcp_input+0x544>)
 8012c04:	486a      	ldr	r0, [pc, #424]	; (8012db0 <tcp_input+0x534>)
 8012c06:	f007 fa2d 	bl	801a064 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012c0a:	69fb      	ldr	r3, [r7, #28]
 8012c0c:	7a1b      	ldrb	r3, [r3, #8]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d009      	beq.n	8012c26 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012c12:	69fb      	ldr	r3, [r7, #28]
 8012c14:	7a1a      	ldrb	r2, [r3, #8]
 8012c16:	4b63      	ldr	r3, [pc, #396]	; (8012da4 <tcp_input+0x528>)
 8012c18:	685b      	ldr	r3, [r3, #4]
 8012c1a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012c1e:	3301      	adds	r3, #1
 8012c20:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012c22:	429a      	cmp	r2, r3
 8012c24:	d122      	bne.n	8012c6c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012c26:	69fb      	ldr	r3, [r7, #28]
 8012c28:	8b1a      	ldrh	r2, [r3, #24]
 8012c2a:	4b5d      	ldr	r3, [pc, #372]	; (8012da0 <tcp_input+0x524>)
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	881b      	ldrh	r3, [r3, #0]
 8012c30:	b29b      	uxth	r3, r3
 8012c32:	429a      	cmp	r2, r3
 8012c34:	d11b      	bne.n	8012c6e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012c36:	69fb      	ldr	r3, [r7, #28]
 8012c38:	8ada      	ldrh	r2, [r3, #22]
 8012c3a:	4b59      	ldr	r3, [pc, #356]	; (8012da0 <tcp_input+0x524>)
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	885b      	ldrh	r3, [r3, #2]
 8012c40:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012c42:	429a      	cmp	r2, r3
 8012c44:	d113      	bne.n	8012c6e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012c46:	69fb      	ldr	r3, [r7, #28]
 8012c48:	685a      	ldr	r2, [r3, #4]
 8012c4a:	4b56      	ldr	r3, [pc, #344]	; (8012da4 <tcp_input+0x528>)
 8012c4c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8012c4e:	429a      	cmp	r2, r3
 8012c50:	d10d      	bne.n	8012c6e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012c52:	69fb      	ldr	r3, [r7, #28]
 8012c54:	681a      	ldr	r2, [r3, #0]
 8012c56:	4b53      	ldr	r3, [pc, #332]	; (8012da4 <tcp_input+0x528>)
 8012c58:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012c5a:	429a      	cmp	r2, r3
 8012c5c:	d107      	bne.n	8012c6e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8012c5e:	69f8      	ldr	r0, [r7, #28]
 8012c60:	f000 fb56 	bl	8013310 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012c64:	6878      	ldr	r0, [r7, #4]
 8012c66:	f7fd fd3d 	bl	80106e4 <pbuf_free>
        return;
 8012c6a:	e1f1      	b.n	8013050 <tcp_input+0x7d4>
        continue;
 8012c6c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c6e:	69fb      	ldr	r3, [r7, #28]
 8012c70:	68db      	ldr	r3, [r3, #12]
 8012c72:	61fb      	str	r3, [r7, #28]
 8012c74:	69fb      	ldr	r3, [r7, #28]
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d1bc      	bne.n	8012bf4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012c7e:	4b51      	ldr	r3, [pc, #324]	; (8012dc4 <tcp_input+0x548>)
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	617b      	str	r3, [r7, #20]
 8012c84:	e02a      	b.n	8012cdc <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	7a1b      	ldrb	r3, [r3, #8]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d00c      	beq.n	8012ca8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012c8e:	697b      	ldr	r3, [r7, #20]
 8012c90:	7a1a      	ldrb	r2, [r3, #8]
 8012c92:	4b44      	ldr	r3, [pc, #272]	; (8012da4 <tcp_input+0x528>)
 8012c94:	685b      	ldr	r3, [r3, #4]
 8012c96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012c9a:	3301      	adds	r3, #1
 8012c9c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012c9e:	429a      	cmp	r2, r3
 8012ca0:	d002      	beq.n	8012ca8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012ca2:	697b      	ldr	r3, [r7, #20]
 8012ca4:	61bb      	str	r3, [r7, #24]
        continue;
 8012ca6:	e016      	b.n	8012cd6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012ca8:	697b      	ldr	r3, [r7, #20]
 8012caa:	8ada      	ldrh	r2, [r3, #22]
 8012cac:	4b3c      	ldr	r3, [pc, #240]	; (8012da0 <tcp_input+0x524>)
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	885b      	ldrh	r3, [r3, #2]
 8012cb2:	b29b      	uxth	r3, r3
 8012cb4:	429a      	cmp	r2, r3
 8012cb6:	d10c      	bne.n	8012cd2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012cb8:	697b      	ldr	r3, [r7, #20]
 8012cba:	681a      	ldr	r2, [r3, #0]
 8012cbc:	4b39      	ldr	r3, [pc, #228]	; (8012da4 <tcp_input+0x528>)
 8012cbe:	695b      	ldr	r3, [r3, #20]
 8012cc0:	429a      	cmp	r2, r3
 8012cc2:	d00f      	beq.n	8012ce4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012cc4:	697b      	ldr	r3, [r7, #20]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d00d      	beq.n	8012ce6 <tcp_input+0x46a>
 8012cca:	697b      	ldr	r3, [r7, #20]
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d009      	beq.n	8012ce6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012cd2:	697b      	ldr	r3, [r7, #20]
 8012cd4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012cd6:	697b      	ldr	r3, [r7, #20]
 8012cd8:	68db      	ldr	r3, [r3, #12]
 8012cda:	617b      	str	r3, [r7, #20]
 8012cdc:	697b      	ldr	r3, [r7, #20]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d1d1      	bne.n	8012c86 <tcp_input+0x40a>
 8012ce2:	e000      	b.n	8012ce6 <tcp_input+0x46a>
            break;
 8012ce4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012ce6:	697b      	ldr	r3, [r7, #20]
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d014      	beq.n	8012d16 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012cec:	69bb      	ldr	r3, [r7, #24]
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d00a      	beq.n	8012d08 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012cf2:	697b      	ldr	r3, [r7, #20]
 8012cf4:	68da      	ldr	r2, [r3, #12]
 8012cf6:	69bb      	ldr	r3, [r7, #24]
 8012cf8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012cfa:	4b32      	ldr	r3, [pc, #200]	; (8012dc4 <tcp_input+0x548>)
 8012cfc:	681a      	ldr	r2, [r3, #0]
 8012cfe:	697b      	ldr	r3, [r7, #20]
 8012d00:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012d02:	4a30      	ldr	r2, [pc, #192]	; (8012dc4 <tcp_input+0x548>)
 8012d04:	697b      	ldr	r3, [r7, #20]
 8012d06:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012d08:	6978      	ldr	r0, [r7, #20]
 8012d0a:	f000 fa03 	bl	8013114 <tcp_listen_input>
      }
      pbuf_free(p);
 8012d0e:	6878      	ldr	r0, [r7, #4]
 8012d10:	f7fd fce8 	bl	80106e4 <pbuf_free>
      return;
 8012d14:	e19c      	b.n	8013050 <tcp_input+0x7d4>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012d16:	69fb      	ldr	r3, [r7, #28]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	f000 8161 	beq.w	8012fe0 <tcp_input+0x764>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012d1e:	4b2a      	ldr	r3, [pc, #168]	; (8012dc8 <tcp_input+0x54c>)
 8012d20:	2200      	movs	r2, #0
 8012d22:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	891a      	ldrh	r2, [r3, #8]
 8012d28:	4b27      	ldr	r3, [pc, #156]	; (8012dc8 <tcp_input+0x54c>)
 8012d2a:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012d2c:	4a26      	ldr	r2, [pc, #152]	; (8012dc8 <tcp_input+0x54c>)
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012d32:	4b1b      	ldr	r3, [pc, #108]	; (8012da0 <tcp_input+0x524>)
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	4a24      	ldr	r2, [pc, #144]	; (8012dc8 <tcp_input+0x54c>)
 8012d38:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012d3a:	4b24      	ldr	r3, [pc, #144]	; (8012dcc <tcp_input+0x550>)
 8012d3c:	2200      	movs	r2, #0
 8012d3e:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8012d40:	4b23      	ldr	r3, [pc, #140]	; (8012dd0 <tcp_input+0x554>)
 8012d42:	2200      	movs	r2, #0
 8012d44:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012d46:	4b23      	ldr	r3, [pc, #140]	; (8012dd4 <tcp_input+0x558>)
 8012d48:	2200      	movs	r2, #0
 8012d4a:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012d4c:	4b22      	ldr	r3, [pc, #136]	; (8012dd8 <tcp_input+0x55c>)
 8012d4e:	781b      	ldrb	r3, [r3, #0]
 8012d50:	f003 0308 	and.w	r3, r3, #8
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d006      	beq.n	8012d66 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	7b5b      	ldrb	r3, [r3, #13]
 8012d5c:	f043 0301 	orr.w	r3, r3, #1
 8012d60:	b2da      	uxtb	r2, r3
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012d66:	69fb      	ldr	r3, [r7, #28]
 8012d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d038      	beq.n	8012de0 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012d6e:	69f8      	ldr	r0, [r7, #28]
 8012d70:	f7ff f88c 	bl	8011e8c <tcp_process_refused_data>
 8012d74:	4603      	mov	r3, r0
 8012d76:	f113 0f0d 	cmn.w	r3, #13
 8012d7a:	d007      	beq.n	8012d8c <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012d7c:	69fb      	ldr	r3, [r7, #28]
 8012d7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d02d      	beq.n	8012de0 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012d84:	4b15      	ldr	r3, [pc, #84]	; (8012ddc <tcp_input+0x560>)
 8012d86:	881b      	ldrh	r3, [r3, #0]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d029      	beq.n	8012de0 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012d8c:	69fb      	ldr	r3, [r7, #28]
 8012d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	f040 8105 	bne.w	8012fa0 <tcp_input+0x724>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012d96:	69f8      	ldr	r0, [r7, #28]
 8012d98:	f003 fe1c 	bl	80169d4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012d9c:	e100      	b.n	8012fa0 <tcp_input+0x724>
 8012d9e:	bf00      	nop
 8012da0:	2000095c 	.word	0x2000095c
 8012da4:	2000ec7c 	.word	0x2000ec7c
 8012da8:	0801ca4c 	.word	0x0801ca4c
 8012dac:	0801cb78 	.word	0x0801cb78
 8012db0:	0801ca98 	.word	0x0801ca98
 8012db4:	2001bc88 	.word	0x2001bc88
 8012db8:	0801cba4 	.word	0x0801cba4
 8012dbc:	2001bc98 	.word	0x2001bc98
 8012dc0:	0801cbd0 	.word	0x0801cbd0
 8012dc4:	2001bc90 	.word	0x2001bc90
 8012dc8:	2000094c 	.word	0x2000094c
 8012dcc:	2000097c 	.word	0x2000097c
 8012dd0:	20000979 	.word	0x20000979
 8012dd4:	20000974 	.word	0x20000974
 8012dd8:	20000978 	.word	0x20000978
 8012ddc:	20000976 	.word	0x20000976
      }
    }
    tcp_input_pcb = pcb;
 8012de0:	4a9d      	ldr	r2, [pc, #628]	; (8013058 <tcp_input+0x7dc>)
 8012de2:	69fb      	ldr	r3, [r7, #28]
 8012de4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012de6:	69f8      	ldr	r0, [r7, #28]
 8012de8:	f000 fb0c 	bl	8013404 <tcp_process>
 8012dec:	4603      	mov	r3, r0
 8012dee:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012df0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012df4:	f113 0f0d 	cmn.w	r3, #13
 8012df8:	f000 80d4 	beq.w	8012fa4 <tcp_input+0x728>
      if (recv_flags & TF_RESET) {
 8012dfc:	4b97      	ldr	r3, [pc, #604]	; (801305c <tcp_input+0x7e0>)
 8012dfe:	781b      	ldrb	r3, [r3, #0]
 8012e00:	f003 0308 	and.w	r3, r3, #8
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d015      	beq.n	8012e34 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012e08:	69fb      	ldr	r3, [r7, #28]
 8012e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d008      	beq.n	8012e24 <tcp_input+0x5a8>
 8012e12:	69fb      	ldr	r3, [r7, #28]
 8012e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e18:	69fa      	ldr	r2, [r7, #28]
 8012e1a:	6912      	ldr	r2, [r2, #16]
 8012e1c:	f06f 010d 	mvn.w	r1, #13
 8012e20:	4610      	mov	r0, r2
 8012e22:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012e24:	69f9      	ldr	r1, [r7, #28]
 8012e26:	488e      	ldr	r0, [pc, #568]	; (8013060 <tcp_input+0x7e4>)
 8012e28:	f7ff fbb0 	bl	801258c <tcp_pcb_remove>
        tcp_free(pcb);
 8012e2c:	69f8      	ldr	r0, [r7, #28]
 8012e2e:	f7fd ff8b 	bl	8010d48 <tcp_free>
 8012e32:	e0c2      	b.n	8012fba <tcp_input+0x73e>
      } else {
        err = ERR_OK;
 8012e34:	2300      	movs	r3, #0
 8012e36:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012e38:	4b8a      	ldr	r3, [pc, #552]	; (8013064 <tcp_input+0x7e8>)
 8012e3a:	881b      	ldrh	r3, [r3, #0]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d01d      	beq.n	8012e7c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8012e40:	4b88      	ldr	r3, [pc, #544]	; (8013064 <tcp_input+0x7e8>)
 8012e42:	881b      	ldrh	r3, [r3, #0]
 8012e44:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012e46:	69fb      	ldr	r3, [r7, #28]
 8012e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d00a      	beq.n	8012e66 <tcp_input+0x5ea>
 8012e50:	69fb      	ldr	r3, [r7, #28]
 8012e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012e56:	69fa      	ldr	r2, [r7, #28]
 8012e58:	6910      	ldr	r0, [r2, #16]
 8012e5a:	89fa      	ldrh	r2, [r7, #14]
 8012e5c:	69f9      	ldr	r1, [r7, #28]
 8012e5e:	4798      	blx	r3
 8012e60:	4603      	mov	r3, r0
 8012e62:	74fb      	strb	r3, [r7, #19]
 8012e64:	e001      	b.n	8012e6a <tcp_input+0x5ee>
 8012e66:	2300      	movs	r3, #0
 8012e68:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012e6a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012e6e:	f113 0f0d 	cmn.w	r3, #13
 8012e72:	f000 8099 	beq.w	8012fa8 <tcp_input+0x72c>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012e76:	4b7b      	ldr	r3, [pc, #492]	; (8013064 <tcp_input+0x7e8>)
 8012e78:	2200      	movs	r2, #0
 8012e7a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012e7c:	69f8      	ldr	r0, [r7, #28]
 8012e7e:	f000 f909 	bl	8013094 <tcp_input_delayed_close>
 8012e82:	4603      	mov	r3, r0
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	f040 8091 	bne.w	8012fac <tcp_input+0x730>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012e8a:	4b77      	ldr	r3, [pc, #476]	; (8013068 <tcp_input+0x7ec>)
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d041      	beq.n	8012f16 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012e92:	69fb      	ldr	r3, [r7, #28]
 8012e94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d006      	beq.n	8012ea8 <tcp_input+0x62c>
 8012e9a:	4b74      	ldr	r3, [pc, #464]	; (801306c <tcp_input+0x7f0>)
 8012e9c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012ea0:	4973      	ldr	r1, [pc, #460]	; (8013070 <tcp_input+0x7f4>)
 8012ea2:	4874      	ldr	r0, [pc, #464]	; (8013074 <tcp_input+0x7f8>)
 8012ea4:	f007 f8de 	bl	801a064 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012ea8:	69fb      	ldr	r3, [r7, #28]
 8012eaa:	8b5b      	ldrh	r3, [r3, #26]
 8012eac:	f003 0310 	and.w	r3, r3, #16
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d008      	beq.n	8012ec6 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012eb4:	4b6c      	ldr	r3, [pc, #432]	; (8013068 <tcp_input+0x7ec>)
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	4618      	mov	r0, r3
 8012eba:	f7fd fc13 	bl	80106e4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012ebe:	69f8      	ldr	r0, [r7, #28]
 8012ec0:	f7fe fa2a 	bl	8011318 <tcp_abort>
            goto aborted;
 8012ec4:	e079      	b.n	8012fba <tcp_input+0x73e>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012ec6:	69fb      	ldr	r3, [r7, #28]
 8012ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d00c      	beq.n	8012eea <tcp_input+0x66e>
 8012ed0:	69fb      	ldr	r3, [r7, #28]
 8012ed2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012ed6:	69fb      	ldr	r3, [r7, #28]
 8012ed8:	6918      	ldr	r0, [r3, #16]
 8012eda:	4b63      	ldr	r3, [pc, #396]	; (8013068 <tcp_input+0x7ec>)
 8012edc:	681a      	ldr	r2, [r3, #0]
 8012ede:	2300      	movs	r3, #0
 8012ee0:	69f9      	ldr	r1, [r7, #28]
 8012ee2:	47a0      	blx	r4
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	74fb      	strb	r3, [r7, #19]
 8012ee8:	e008      	b.n	8012efc <tcp_input+0x680>
 8012eea:	4b5f      	ldr	r3, [pc, #380]	; (8013068 <tcp_input+0x7ec>)
 8012eec:	681a      	ldr	r2, [r3, #0]
 8012eee:	2300      	movs	r3, #0
 8012ef0:	69f9      	ldr	r1, [r7, #28]
 8012ef2:	2000      	movs	r0, #0
 8012ef4:	f7ff f8a2 	bl	801203c <tcp_recv_null>
 8012ef8:	4603      	mov	r3, r0
 8012efa:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012efc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f00:	f113 0f0d 	cmn.w	r3, #13
 8012f04:	d054      	beq.n	8012fb0 <tcp_input+0x734>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012f06:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d003      	beq.n	8012f16 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012f0e:	4b56      	ldr	r3, [pc, #344]	; (8013068 <tcp_input+0x7ec>)
 8012f10:	681a      	ldr	r2, [r3, #0]
 8012f12:	69fb      	ldr	r3, [r7, #28]
 8012f14:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012f16:	4b51      	ldr	r3, [pc, #324]	; (801305c <tcp_input+0x7e0>)
 8012f18:	781b      	ldrb	r3, [r3, #0]
 8012f1a:	f003 0320 	and.w	r3, r3, #32
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d031      	beq.n	8012f86 <tcp_input+0x70a>
          if (pcb->refused_data != NULL) {
 8012f22:	69fb      	ldr	r3, [r7, #28]
 8012f24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d009      	beq.n	8012f3e <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012f2a:	69fb      	ldr	r3, [r7, #28]
 8012f2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f2e:	7b5a      	ldrb	r2, [r3, #13]
 8012f30:	69fb      	ldr	r3, [r7, #28]
 8012f32:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f34:	f042 0220 	orr.w	r2, r2, #32
 8012f38:	b2d2      	uxtb	r2, r2
 8012f3a:	735a      	strb	r2, [r3, #13]
 8012f3c:	e023      	b.n	8012f86 <tcp_input+0x70a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012f3e:	69fb      	ldr	r3, [r7, #28]
 8012f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012f42:	f640 7228 	movw	r2, #3880	; 0xf28
 8012f46:	4293      	cmp	r3, r2
 8012f48:	d005      	beq.n	8012f56 <tcp_input+0x6da>
              pcb->rcv_wnd++;
 8012f4a:	69fb      	ldr	r3, [r7, #28]
 8012f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012f4e:	3301      	adds	r3, #1
 8012f50:	b29a      	uxth	r2, r3
 8012f52:	69fb      	ldr	r3, [r7, #28]
 8012f54:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012f56:	69fb      	ldr	r3, [r7, #28]
 8012f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d00b      	beq.n	8012f78 <tcp_input+0x6fc>
 8012f60:	69fb      	ldr	r3, [r7, #28]
 8012f62:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012f66:	69fb      	ldr	r3, [r7, #28]
 8012f68:	6918      	ldr	r0, [r3, #16]
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	69f9      	ldr	r1, [r7, #28]
 8012f70:	47a0      	blx	r4
 8012f72:	4603      	mov	r3, r0
 8012f74:	74fb      	strb	r3, [r7, #19]
 8012f76:	e001      	b.n	8012f7c <tcp_input+0x700>
 8012f78:	2300      	movs	r3, #0
 8012f7a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012f7c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f80:	f113 0f0d 	cmn.w	r3, #13
 8012f84:	d016      	beq.n	8012fb4 <tcp_input+0x738>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012f86:	4b34      	ldr	r3, [pc, #208]	; (8013058 <tcp_input+0x7dc>)
 8012f88:	2200      	movs	r2, #0
 8012f8a:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012f8c:	69f8      	ldr	r0, [r7, #28]
 8012f8e:	f000 f881 	bl	8013094 <tcp_input_delayed_close>
 8012f92:	4603      	mov	r3, r0
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d10f      	bne.n	8012fb8 <tcp_input+0x73c>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012f98:	69f8      	ldr	r0, [r7, #28]
 8012f9a:	f002 ff15 	bl	8015dc8 <tcp_output>
 8012f9e:	e00c      	b.n	8012fba <tcp_input+0x73e>
        goto aborted;
 8012fa0:	bf00      	nop
 8012fa2:	e00a      	b.n	8012fba <tcp_input+0x73e>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012fa4:	bf00      	nop
 8012fa6:	e008      	b.n	8012fba <tcp_input+0x73e>
              goto aborted;
 8012fa8:	bf00      	nop
 8012faa:	e006      	b.n	8012fba <tcp_input+0x73e>
          goto aborted;
 8012fac:	bf00      	nop
 8012fae:	e004      	b.n	8012fba <tcp_input+0x73e>
            goto aborted;
 8012fb0:	bf00      	nop
 8012fb2:	e002      	b.n	8012fba <tcp_input+0x73e>
              goto aborted;
 8012fb4:	bf00      	nop
 8012fb6:	e000      	b.n	8012fba <tcp_input+0x73e>
          goto aborted;
 8012fb8:	bf00      	nop
    tcp_input_pcb = NULL;
 8012fba:	4b27      	ldr	r3, [pc, #156]	; (8013058 <tcp_input+0x7dc>)
 8012fbc:	2200      	movs	r2, #0
 8012fbe:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012fc0:	4b29      	ldr	r3, [pc, #164]	; (8013068 <tcp_input+0x7ec>)
 8012fc2:	2200      	movs	r2, #0
 8012fc4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8012fc6:	4b2c      	ldr	r3, [pc, #176]	; (8013078 <tcp_input+0x7fc>)
 8012fc8:	685b      	ldr	r3, [r3, #4]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d03f      	beq.n	801304e <tcp_input+0x7d2>
      pbuf_free(inseg.p);
 8012fce:	4b2a      	ldr	r3, [pc, #168]	; (8013078 <tcp_input+0x7fc>)
 8012fd0:	685b      	ldr	r3, [r3, #4]
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	f7fd fb86 	bl	80106e4 <pbuf_free>
      inseg.p = NULL;
 8012fd8:	4b27      	ldr	r3, [pc, #156]	; (8013078 <tcp_input+0x7fc>)
 8012fda:	2200      	movs	r2, #0
 8012fdc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012fde:	e036      	b.n	801304e <tcp_input+0x7d2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012fe0:	4b26      	ldr	r3, [pc, #152]	; (801307c <tcp_input+0x800>)
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	899b      	ldrh	r3, [r3, #12]
 8012fe6:	b29b      	uxth	r3, r3
 8012fe8:	4618      	mov	r0, r3
 8012fea:	f7fc f8b8 	bl	800f15e <lwip_htons>
 8012fee:	4603      	mov	r3, r0
 8012ff0:	b2db      	uxtb	r3, r3
 8012ff2:	f003 0304 	and.w	r3, r3, #4
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d118      	bne.n	801302c <tcp_input+0x7b0>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ffa:	4b21      	ldr	r3, [pc, #132]	; (8013080 <tcp_input+0x804>)
 8012ffc:	6819      	ldr	r1, [r3, #0]
 8012ffe:	4b21      	ldr	r3, [pc, #132]	; (8013084 <tcp_input+0x808>)
 8013000:	881b      	ldrh	r3, [r3, #0]
 8013002:	461a      	mov	r2, r3
 8013004:	4b20      	ldr	r3, [pc, #128]	; (8013088 <tcp_input+0x80c>)
 8013006:	681b      	ldr	r3, [r3, #0]
 8013008:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801300a:	4b1c      	ldr	r3, [pc, #112]	; (801307c <tcp_input+0x800>)
 801300c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801300e:	885b      	ldrh	r3, [r3, #2]
 8013010:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013012:	4a1a      	ldr	r2, [pc, #104]	; (801307c <tcp_input+0x800>)
 8013014:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013016:	8812      	ldrh	r2, [r2, #0]
 8013018:	b292      	uxth	r2, r2
 801301a:	9202      	str	r2, [sp, #8]
 801301c:	9301      	str	r3, [sp, #4]
 801301e:	4b1b      	ldr	r3, [pc, #108]	; (801308c <tcp_input+0x810>)
 8013020:	9300      	str	r3, [sp, #0]
 8013022:	4b1b      	ldr	r3, [pc, #108]	; (8013090 <tcp_input+0x814>)
 8013024:	4602      	mov	r2, r0
 8013026:	2000      	movs	r0, #0
 8013028:	f003 fc82 	bl	8016930 <tcp_rst>
    pbuf_free(p);
 801302c:	6878      	ldr	r0, [r7, #4]
 801302e:	f7fd fb59 	bl	80106e4 <pbuf_free>
  return;
 8013032:	e00c      	b.n	801304e <tcp_input+0x7d2>
    goto dropped;
 8013034:	bf00      	nop
 8013036:	e006      	b.n	8013046 <tcp_input+0x7ca>
    goto dropped;
 8013038:	bf00      	nop
 801303a:	e004      	b.n	8013046 <tcp_input+0x7ca>
    goto dropped;
 801303c:	bf00      	nop
 801303e:	e002      	b.n	8013046 <tcp_input+0x7ca>
      goto dropped;
 8013040:	bf00      	nop
 8013042:	e000      	b.n	8013046 <tcp_input+0x7ca>
      goto dropped;
 8013044:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013046:	6878      	ldr	r0, [r7, #4]
 8013048:	f7fd fb4c 	bl	80106e4 <pbuf_free>
 801304c:	e000      	b.n	8013050 <tcp_input+0x7d4>
  return;
 801304e:	bf00      	nop
}
 8013050:	3724      	adds	r7, #36	; 0x24
 8013052:	46bd      	mov	sp, r7
 8013054:	bd90      	pop	{r4, r7, pc}
 8013056:	bf00      	nop
 8013058:	2001bc9c 	.word	0x2001bc9c
 801305c:	20000979 	.word	0x20000979
 8013060:	2001bc88 	.word	0x2001bc88
 8013064:	20000974 	.word	0x20000974
 8013068:	2000097c 	.word	0x2000097c
 801306c:	0801ca4c 	.word	0x0801ca4c
 8013070:	0801cc00 	.word	0x0801cc00
 8013074:	0801ca98 	.word	0x0801ca98
 8013078:	2000094c 	.word	0x2000094c
 801307c:	2000095c 	.word	0x2000095c
 8013080:	20000970 	.word	0x20000970
 8013084:	20000976 	.word	0x20000976
 8013088:	2000096c 	.word	0x2000096c
 801308c:	2000ec8c 	.word	0x2000ec8c
 8013090:	2000ec90 	.word	0x2000ec90

08013094 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b082      	sub	sp, #8
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d106      	bne.n	80130b0 <tcp_input_delayed_close+0x1c>
 80130a2:	4b17      	ldr	r3, [pc, #92]	; (8013100 <tcp_input_delayed_close+0x6c>)
 80130a4:	f240 225a 	movw	r2, #602	; 0x25a
 80130a8:	4916      	ldr	r1, [pc, #88]	; (8013104 <tcp_input_delayed_close+0x70>)
 80130aa:	4817      	ldr	r0, [pc, #92]	; (8013108 <tcp_input_delayed_close+0x74>)
 80130ac:	f006 ffda 	bl	801a064 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80130b0:	4b16      	ldr	r3, [pc, #88]	; (801310c <tcp_input_delayed_close+0x78>)
 80130b2:	781b      	ldrb	r3, [r3, #0]
 80130b4:	f003 0310 	and.w	r3, r3, #16
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d01c      	beq.n	80130f6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	8b5b      	ldrh	r3, [r3, #26]
 80130c0:	f003 0310 	and.w	r3, r3, #16
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d10d      	bne.n	80130e4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d008      	beq.n	80130e4 <tcp_input_delayed_close+0x50>
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80130d8:	687a      	ldr	r2, [r7, #4]
 80130da:	6912      	ldr	r2, [r2, #16]
 80130dc:	f06f 010e 	mvn.w	r1, #14
 80130e0:	4610      	mov	r0, r2
 80130e2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80130e4:	6879      	ldr	r1, [r7, #4]
 80130e6:	480a      	ldr	r0, [pc, #40]	; (8013110 <tcp_input_delayed_close+0x7c>)
 80130e8:	f7ff fa50 	bl	801258c <tcp_pcb_remove>
    tcp_free(pcb);
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f7fd fe2b 	bl	8010d48 <tcp_free>
    return 1;
 80130f2:	2301      	movs	r3, #1
 80130f4:	e000      	b.n	80130f8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80130f6:	2300      	movs	r3, #0
}
 80130f8:	4618      	mov	r0, r3
 80130fa:	3708      	adds	r7, #8
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bd80      	pop	{r7, pc}
 8013100:	0801ca4c 	.word	0x0801ca4c
 8013104:	0801cc1c 	.word	0x0801cc1c
 8013108:	0801ca98 	.word	0x0801ca98
 801310c:	20000979 	.word	0x20000979
 8013110:	2001bc88 	.word	0x2001bc88

08013114 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013114:	b590      	push	{r4, r7, lr}
 8013116:	b08b      	sub	sp, #44	; 0x2c
 8013118:	af04      	add	r7, sp, #16
 801311a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801311c:	4b6f      	ldr	r3, [pc, #444]	; (80132dc <tcp_listen_input+0x1c8>)
 801311e:	781b      	ldrb	r3, [r3, #0]
 8013120:	f003 0304 	and.w	r3, r3, #4
 8013124:	2b00      	cmp	r3, #0
 8013126:	f040 80d2 	bne.w	80132ce <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d106      	bne.n	801313e <tcp_listen_input+0x2a>
 8013130:	4b6b      	ldr	r3, [pc, #428]	; (80132e0 <tcp_listen_input+0x1cc>)
 8013132:	f240 2281 	movw	r2, #641	; 0x281
 8013136:	496b      	ldr	r1, [pc, #428]	; (80132e4 <tcp_listen_input+0x1d0>)
 8013138:	486b      	ldr	r0, [pc, #428]	; (80132e8 <tcp_listen_input+0x1d4>)
 801313a:	f006 ff93 	bl	801a064 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801313e:	4b67      	ldr	r3, [pc, #412]	; (80132dc <tcp_listen_input+0x1c8>)
 8013140:	781b      	ldrb	r3, [r3, #0]
 8013142:	f003 0310 	and.w	r3, r3, #16
 8013146:	2b00      	cmp	r3, #0
 8013148:	d019      	beq.n	801317e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801314a:	4b68      	ldr	r3, [pc, #416]	; (80132ec <tcp_listen_input+0x1d8>)
 801314c:	6819      	ldr	r1, [r3, #0]
 801314e:	4b68      	ldr	r3, [pc, #416]	; (80132f0 <tcp_listen_input+0x1dc>)
 8013150:	881b      	ldrh	r3, [r3, #0]
 8013152:	461a      	mov	r2, r3
 8013154:	4b67      	ldr	r3, [pc, #412]	; (80132f4 <tcp_listen_input+0x1e0>)
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801315a:	4b67      	ldr	r3, [pc, #412]	; (80132f8 <tcp_listen_input+0x1e4>)
 801315c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801315e:	885b      	ldrh	r3, [r3, #2]
 8013160:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013162:	4a65      	ldr	r2, [pc, #404]	; (80132f8 <tcp_listen_input+0x1e4>)
 8013164:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013166:	8812      	ldrh	r2, [r2, #0]
 8013168:	b292      	uxth	r2, r2
 801316a:	9202      	str	r2, [sp, #8]
 801316c:	9301      	str	r3, [sp, #4]
 801316e:	4b63      	ldr	r3, [pc, #396]	; (80132fc <tcp_listen_input+0x1e8>)
 8013170:	9300      	str	r3, [sp, #0]
 8013172:	4b63      	ldr	r3, [pc, #396]	; (8013300 <tcp_listen_input+0x1ec>)
 8013174:	4602      	mov	r2, r0
 8013176:	6878      	ldr	r0, [r7, #4]
 8013178:	f003 fbda 	bl	8016930 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801317c:	e0a9      	b.n	80132d2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 801317e:	4b57      	ldr	r3, [pc, #348]	; (80132dc <tcp_listen_input+0x1c8>)
 8013180:	781b      	ldrb	r3, [r3, #0]
 8013182:	f003 0302 	and.w	r3, r3, #2
 8013186:	2b00      	cmp	r3, #0
 8013188:	f000 80a3 	beq.w	80132d2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	7d5b      	ldrb	r3, [r3, #21]
 8013190:	4618      	mov	r0, r3
 8013192:	f7ff f877 	bl	8012284 <tcp_alloc>
 8013196:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013198:	697b      	ldr	r3, [r7, #20]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d111      	bne.n	80131c2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	699b      	ldr	r3, [r3, #24]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d00a      	beq.n	80131bc <tcp_listen_input+0xa8>
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	699b      	ldr	r3, [r3, #24]
 80131aa:	687a      	ldr	r2, [r7, #4]
 80131ac:	6910      	ldr	r0, [r2, #16]
 80131ae:	f04f 32ff 	mov.w	r2, #4294967295
 80131b2:	2100      	movs	r1, #0
 80131b4:	4798      	blx	r3
 80131b6:	4603      	mov	r3, r0
 80131b8:	73bb      	strb	r3, [r7, #14]
      return;
 80131ba:	e08b      	b.n	80132d4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80131bc:	23f0      	movs	r3, #240	; 0xf0
 80131be:	73bb      	strb	r3, [r7, #14]
      return;
 80131c0:	e088      	b.n	80132d4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80131c2:	4b50      	ldr	r3, [pc, #320]	; (8013304 <tcp_listen_input+0x1f0>)
 80131c4:	695a      	ldr	r2, [r3, #20]
 80131c6:	697b      	ldr	r3, [r7, #20]
 80131c8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80131ca:	4b4e      	ldr	r3, [pc, #312]	; (8013304 <tcp_listen_input+0x1f0>)
 80131cc:	691a      	ldr	r2, [r3, #16]
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	8ada      	ldrh	r2, [r3, #22]
 80131d6:	697b      	ldr	r3, [r7, #20]
 80131d8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80131da:	4b47      	ldr	r3, [pc, #284]	; (80132f8 <tcp_listen_input+0x1e4>)
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	881b      	ldrh	r3, [r3, #0]
 80131e0:	b29a      	uxth	r2, r3
 80131e2:	697b      	ldr	r3, [r7, #20]
 80131e4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80131e6:	697b      	ldr	r3, [r7, #20]
 80131e8:	2203      	movs	r2, #3
 80131ea:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80131ec:	4b41      	ldr	r3, [pc, #260]	; (80132f4 <tcp_listen_input+0x1e0>)
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	1c5a      	adds	r2, r3, #1
 80131f2:	697b      	ldr	r3, [r7, #20]
 80131f4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80131f6:	697b      	ldr	r3, [r7, #20]
 80131f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80131fe:	6978      	ldr	r0, [r7, #20]
 8013200:	f7ff fa58 	bl	80126b4 <tcp_next_iss>
 8013204:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013206:	697b      	ldr	r3, [r7, #20]
 8013208:	693a      	ldr	r2, [r7, #16]
 801320a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 801320c:	697b      	ldr	r3, [r7, #20]
 801320e:	693a      	ldr	r2, [r7, #16]
 8013210:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8013212:	697b      	ldr	r3, [r7, #20]
 8013214:	693a      	ldr	r2, [r7, #16]
 8013216:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8013218:	697b      	ldr	r3, [r7, #20]
 801321a:	693a      	ldr	r2, [r7, #16]
 801321c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801321e:	4b35      	ldr	r3, [pc, #212]	; (80132f4 <tcp_listen_input+0x1e0>)
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	1e5a      	subs	r2, r3, #1
 8013224:	697b      	ldr	r3, [r7, #20]
 8013226:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	691a      	ldr	r2, [r3, #16]
 801322c:	697b      	ldr	r3, [r7, #20]
 801322e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013230:	697b      	ldr	r3, [r7, #20]
 8013232:	687a      	ldr	r2, [r7, #4]
 8013234:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	7a5b      	ldrb	r3, [r3, #9]
 801323a:	f003 030c 	and.w	r3, r3, #12
 801323e:	b2da      	uxtb	r2, r3
 8013240:	697b      	ldr	r3, [r7, #20]
 8013242:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	7a1a      	ldrb	r2, [r3, #8]
 8013248:	697b      	ldr	r3, [r7, #20]
 801324a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801324c:	4b2e      	ldr	r3, [pc, #184]	; (8013308 <tcp_listen_input+0x1f4>)
 801324e:	681a      	ldr	r2, [r3, #0]
 8013250:	697b      	ldr	r3, [r7, #20]
 8013252:	60da      	str	r2, [r3, #12]
 8013254:	4a2c      	ldr	r2, [pc, #176]	; (8013308 <tcp_listen_input+0x1f4>)
 8013256:	697b      	ldr	r3, [r7, #20]
 8013258:	6013      	str	r3, [r2, #0]
 801325a:	f003 fd2b 	bl	8016cb4 <tcp_timer_needed>
 801325e:	4b2b      	ldr	r3, [pc, #172]	; (801330c <tcp_listen_input+0x1f8>)
 8013260:	2201      	movs	r2, #1
 8013262:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8013264:	6978      	ldr	r0, [r7, #20]
 8013266:	f001 fd8d 	bl	8014d84 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801326a:	4b23      	ldr	r3, [pc, #140]	; (80132f8 <tcp_listen_input+0x1e4>)
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	89db      	ldrh	r3, [r3, #14]
 8013270:	b29a      	uxth	r2, r3
 8013272:	697b      	ldr	r3, [r7, #20]
 8013274:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013278:	697b      	ldr	r3, [r7, #20]
 801327a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801327e:	697b      	ldr	r3, [r7, #20]
 8013280:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8013284:	697b      	ldr	r3, [r7, #20]
 8013286:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013288:	697b      	ldr	r3, [r7, #20]
 801328a:	3304      	adds	r3, #4
 801328c:	4618      	mov	r0, r3
 801328e:	f005 f8ef 	bl	8018470 <ip4_route>
 8013292:	4601      	mov	r1, r0
 8013294:	697b      	ldr	r3, [r7, #20]
 8013296:	3304      	adds	r3, #4
 8013298:	461a      	mov	r2, r3
 801329a:	4620      	mov	r0, r4
 801329c:	f7ff fa30 	bl	8012700 <tcp_eff_send_mss_netif>
 80132a0:	4603      	mov	r3, r0
 80132a2:	461a      	mov	r2, r3
 80132a4:	697b      	ldr	r3, [r7, #20]
 80132a6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80132a8:	2112      	movs	r1, #18
 80132aa:	6978      	ldr	r0, [r7, #20]
 80132ac:	f002 fc9e 	bl	8015bec <tcp_enqueue_flags>
 80132b0:	4603      	mov	r3, r0
 80132b2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80132b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d004      	beq.n	80132c6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80132bc:	2100      	movs	r1, #0
 80132be:	6978      	ldr	r0, [r7, #20]
 80132c0:	f7fd ff6c 	bl	801119c <tcp_abandon>
      return;
 80132c4:	e006      	b.n	80132d4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80132c6:	6978      	ldr	r0, [r7, #20]
 80132c8:	f002 fd7e 	bl	8015dc8 <tcp_output>
  return;
 80132cc:	e001      	b.n	80132d2 <tcp_listen_input+0x1be>
    return;
 80132ce:	bf00      	nop
 80132d0:	e000      	b.n	80132d4 <tcp_listen_input+0x1c0>
  return;
 80132d2:	bf00      	nop
}
 80132d4:	371c      	adds	r7, #28
 80132d6:	46bd      	mov	sp, r7
 80132d8:	bd90      	pop	{r4, r7, pc}
 80132da:	bf00      	nop
 80132dc:	20000978 	.word	0x20000978
 80132e0:	0801ca4c 	.word	0x0801ca4c
 80132e4:	0801cc44 	.word	0x0801cc44
 80132e8:	0801ca98 	.word	0x0801ca98
 80132ec:	20000970 	.word	0x20000970
 80132f0:	20000976 	.word	0x20000976
 80132f4:	2000096c 	.word	0x2000096c
 80132f8:	2000095c 	.word	0x2000095c
 80132fc:	2000ec8c 	.word	0x2000ec8c
 8013300:	2000ec90 	.word	0x2000ec90
 8013304:	2000ec7c 	.word	0x2000ec7c
 8013308:	2001bc88 	.word	0x2001bc88
 801330c:	2001bc84 	.word	0x2001bc84

08013310 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b086      	sub	sp, #24
 8013314:	af04      	add	r7, sp, #16
 8013316:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013318:	4b2f      	ldr	r3, [pc, #188]	; (80133d8 <tcp_timewait_input+0xc8>)
 801331a:	781b      	ldrb	r3, [r3, #0]
 801331c:	f003 0304 	and.w	r3, r3, #4
 8013320:	2b00      	cmp	r3, #0
 8013322:	d153      	bne.n	80133cc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	2b00      	cmp	r3, #0
 8013328:	d106      	bne.n	8013338 <tcp_timewait_input+0x28>
 801332a:	4b2c      	ldr	r3, [pc, #176]	; (80133dc <tcp_timewait_input+0xcc>)
 801332c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8013330:	492b      	ldr	r1, [pc, #172]	; (80133e0 <tcp_timewait_input+0xd0>)
 8013332:	482c      	ldr	r0, [pc, #176]	; (80133e4 <tcp_timewait_input+0xd4>)
 8013334:	f006 fe96 	bl	801a064 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013338:	4b27      	ldr	r3, [pc, #156]	; (80133d8 <tcp_timewait_input+0xc8>)
 801333a:	781b      	ldrb	r3, [r3, #0]
 801333c:	f003 0302 	and.w	r3, r3, #2
 8013340:	2b00      	cmp	r3, #0
 8013342:	d02a      	beq.n	801339a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8013344:	4b28      	ldr	r3, [pc, #160]	; (80133e8 <tcp_timewait_input+0xd8>)
 8013346:	681a      	ldr	r2, [r3, #0]
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801334c:	1ad3      	subs	r3, r2, r3
 801334e:	2b00      	cmp	r3, #0
 8013350:	db2d      	blt.n	80133ae <tcp_timewait_input+0x9e>
 8013352:	4b25      	ldr	r3, [pc, #148]	; (80133e8 <tcp_timewait_input+0xd8>)
 8013354:	681a      	ldr	r2, [r3, #0]
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801335a:	6879      	ldr	r1, [r7, #4]
 801335c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801335e:	440b      	add	r3, r1
 8013360:	1ad3      	subs	r3, r2, r3
 8013362:	2b00      	cmp	r3, #0
 8013364:	dc23      	bgt.n	80133ae <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013366:	4b21      	ldr	r3, [pc, #132]	; (80133ec <tcp_timewait_input+0xdc>)
 8013368:	6819      	ldr	r1, [r3, #0]
 801336a:	4b21      	ldr	r3, [pc, #132]	; (80133f0 <tcp_timewait_input+0xe0>)
 801336c:	881b      	ldrh	r3, [r3, #0]
 801336e:	461a      	mov	r2, r3
 8013370:	4b1d      	ldr	r3, [pc, #116]	; (80133e8 <tcp_timewait_input+0xd8>)
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013376:	4b1f      	ldr	r3, [pc, #124]	; (80133f4 <tcp_timewait_input+0xe4>)
 8013378:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801337a:	885b      	ldrh	r3, [r3, #2]
 801337c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801337e:	4a1d      	ldr	r2, [pc, #116]	; (80133f4 <tcp_timewait_input+0xe4>)
 8013380:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013382:	8812      	ldrh	r2, [r2, #0]
 8013384:	b292      	uxth	r2, r2
 8013386:	9202      	str	r2, [sp, #8]
 8013388:	9301      	str	r3, [sp, #4]
 801338a:	4b1b      	ldr	r3, [pc, #108]	; (80133f8 <tcp_timewait_input+0xe8>)
 801338c:	9300      	str	r3, [sp, #0]
 801338e:	4b1b      	ldr	r3, [pc, #108]	; (80133fc <tcp_timewait_input+0xec>)
 8013390:	4602      	mov	r2, r0
 8013392:	6878      	ldr	r0, [r7, #4]
 8013394:	f003 facc 	bl	8016930 <tcp_rst>
      return;
 8013398:	e01b      	b.n	80133d2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801339a:	4b0f      	ldr	r3, [pc, #60]	; (80133d8 <tcp_timewait_input+0xc8>)
 801339c:	781b      	ldrb	r3, [r3, #0]
 801339e:	f003 0301 	and.w	r3, r3, #1
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d003      	beq.n	80133ae <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80133a6:	4b16      	ldr	r3, [pc, #88]	; (8013400 <tcp_timewait_input+0xf0>)
 80133a8:	681a      	ldr	r2, [r3, #0]
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80133ae:	4b10      	ldr	r3, [pc, #64]	; (80133f0 <tcp_timewait_input+0xe0>)
 80133b0:	881b      	ldrh	r3, [r3, #0]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d00c      	beq.n	80133d0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	8b5b      	ldrh	r3, [r3, #26]
 80133ba:	f043 0302 	orr.w	r3, r3, #2
 80133be:	b29a      	uxth	r2, r3
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80133c4:	6878      	ldr	r0, [r7, #4]
 80133c6:	f002 fcff 	bl	8015dc8 <tcp_output>
  }
  return;
 80133ca:	e001      	b.n	80133d0 <tcp_timewait_input+0xc0>
    return;
 80133cc:	bf00      	nop
 80133ce:	e000      	b.n	80133d2 <tcp_timewait_input+0xc2>
  return;
 80133d0:	bf00      	nop
}
 80133d2:	3708      	adds	r7, #8
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}
 80133d8:	20000978 	.word	0x20000978
 80133dc:	0801ca4c 	.word	0x0801ca4c
 80133e0:	0801cc64 	.word	0x0801cc64
 80133e4:	0801ca98 	.word	0x0801ca98
 80133e8:	2000096c 	.word	0x2000096c
 80133ec:	20000970 	.word	0x20000970
 80133f0:	20000976 	.word	0x20000976
 80133f4:	2000095c 	.word	0x2000095c
 80133f8:	2000ec8c 	.word	0x2000ec8c
 80133fc:	2000ec90 	.word	0x2000ec90
 8013400:	2001bc8c 	.word	0x2001bc8c

08013404 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013404:	b590      	push	{r4, r7, lr}
 8013406:	b08d      	sub	sp, #52	; 0x34
 8013408:	af04      	add	r7, sp, #16
 801340a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801340c:	2300      	movs	r3, #0
 801340e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013410:	2300      	movs	r3, #0
 8013412:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d106      	bne.n	8013428 <tcp_process+0x24>
 801341a:	4ba5      	ldr	r3, [pc, #660]	; (80136b0 <tcp_process+0x2ac>)
 801341c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8013420:	49a4      	ldr	r1, [pc, #656]	; (80136b4 <tcp_process+0x2b0>)
 8013422:	48a5      	ldr	r0, [pc, #660]	; (80136b8 <tcp_process+0x2b4>)
 8013424:	f006 fe1e 	bl	801a064 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013428:	4ba4      	ldr	r3, [pc, #656]	; (80136bc <tcp_process+0x2b8>)
 801342a:	781b      	ldrb	r3, [r3, #0]
 801342c:	f003 0304 	and.w	r3, r3, #4
 8013430:	2b00      	cmp	r3, #0
 8013432:	d04e      	beq.n	80134d2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	7d1b      	ldrb	r3, [r3, #20]
 8013438:	2b02      	cmp	r3, #2
 801343a:	d108      	bne.n	801344e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013440:	4b9f      	ldr	r3, [pc, #636]	; (80136c0 <tcp_process+0x2bc>)
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	429a      	cmp	r2, r3
 8013446:	d123      	bne.n	8013490 <tcp_process+0x8c>
        acceptable = 1;
 8013448:	2301      	movs	r3, #1
 801344a:	76fb      	strb	r3, [r7, #27]
 801344c:	e020      	b.n	8013490 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013452:	4b9c      	ldr	r3, [pc, #624]	; (80136c4 <tcp_process+0x2c0>)
 8013454:	681b      	ldr	r3, [r3, #0]
 8013456:	429a      	cmp	r2, r3
 8013458:	d102      	bne.n	8013460 <tcp_process+0x5c>
        acceptable = 1;
 801345a:	2301      	movs	r3, #1
 801345c:	76fb      	strb	r3, [r7, #27]
 801345e:	e017      	b.n	8013490 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013460:	4b98      	ldr	r3, [pc, #608]	; (80136c4 <tcp_process+0x2c0>)
 8013462:	681a      	ldr	r2, [r3, #0]
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013468:	1ad3      	subs	r3, r2, r3
 801346a:	2b00      	cmp	r3, #0
 801346c:	db10      	blt.n	8013490 <tcp_process+0x8c>
 801346e:	4b95      	ldr	r3, [pc, #596]	; (80136c4 <tcp_process+0x2c0>)
 8013470:	681a      	ldr	r2, [r3, #0]
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013476:	6879      	ldr	r1, [r7, #4]
 8013478:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801347a:	440b      	add	r3, r1
 801347c:	1ad3      	subs	r3, r2, r3
 801347e:	2b00      	cmp	r3, #0
 8013480:	dc06      	bgt.n	8013490 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	8b5b      	ldrh	r3, [r3, #26]
 8013486:	f043 0302 	orr.w	r3, r3, #2
 801348a:	b29a      	uxth	r2, r3
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8013490:	7efb      	ldrb	r3, [r7, #27]
 8013492:	2b00      	cmp	r3, #0
 8013494:	d01b      	beq.n	80134ce <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	7d1b      	ldrb	r3, [r3, #20]
 801349a:	2b00      	cmp	r3, #0
 801349c:	d106      	bne.n	80134ac <tcp_process+0xa8>
 801349e:	4b84      	ldr	r3, [pc, #528]	; (80136b0 <tcp_process+0x2ac>)
 80134a0:	f44f 724e 	mov.w	r2, #824	; 0x338
 80134a4:	4988      	ldr	r1, [pc, #544]	; (80136c8 <tcp_process+0x2c4>)
 80134a6:	4884      	ldr	r0, [pc, #528]	; (80136b8 <tcp_process+0x2b4>)
 80134a8:	f006 fddc 	bl	801a064 <iprintf>
      recv_flags |= TF_RESET;
 80134ac:	4b87      	ldr	r3, [pc, #540]	; (80136cc <tcp_process+0x2c8>)
 80134ae:	781b      	ldrb	r3, [r3, #0]
 80134b0:	f043 0308 	orr.w	r3, r3, #8
 80134b4:	b2da      	uxtb	r2, r3
 80134b6:	4b85      	ldr	r3, [pc, #532]	; (80136cc <tcp_process+0x2c8>)
 80134b8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	8b5b      	ldrh	r3, [r3, #26]
 80134be:	f023 0301 	bic.w	r3, r3, #1
 80134c2:	b29a      	uxth	r2, r3
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80134c8:	f06f 030d 	mvn.w	r3, #13
 80134cc:	e37a      	b.n	8013bc4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80134ce:	2300      	movs	r3, #0
 80134d0:	e378      	b.n	8013bc4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80134d2:	4b7a      	ldr	r3, [pc, #488]	; (80136bc <tcp_process+0x2b8>)
 80134d4:	781b      	ldrb	r3, [r3, #0]
 80134d6:	f003 0302 	and.w	r3, r3, #2
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d010      	beq.n	8013500 <tcp_process+0xfc>
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	7d1b      	ldrb	r3, [r3, #20]
 80134e2:	2b02      	cmp	r3, #2
 80134e4:	d00c      	beq.n	8013500 <tcp_process+0xfc>
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	7d1b      	ldrb	r3, [r3, #20]
 80134ea:	2b03      	cmp	r3, #3
 80134ec:	d008      	beq.n	8013500 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	8b5b      	ldrh	r3, [r3, #26]
 80134f2:	f043 0302 	orr.w	r3, r3, #2
 80134f6:	b29a      	uxth	r2, r3
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80134fc:	2300      	movs	r3, #0
 80134fe:	e361      	b.n	8013bc4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	8b5b      	ldrh	r3, [r3, #26]
 8013504:	f003 0310 	and.w	r3, r3, #16
 8013508:	2b00      	cmp	r3, #0
 801350a:	d103      	bne.n	8013514 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801350c:	4b70      	ldr	r3, [pc, #448]	; (80136d0 <tcp_process+0x2cc>)
 801350e:	681a      	ldr	r2, [r3, #0]
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	2200      	movs	r2, #0
 8013518:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	2200      	movs	r2, #0
 8013520:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f001 fc2d 	bl	8014d84 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	7d1b      	ldrb	r3, [r3, #20]
 801352e:	3b02      	subs	r3, #2
 8013530:	2b07      	cmp	r3, #7
 8013532:	f200 8337 	bhi.w	8013ba4 <tcp_process+0x7a0>
 8013536:	a201      	add	r2, pc, #4	; (adr r2, 801353c <tcp_process+0x138>)
 8013538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801353c:	0801355d 	.word	0x0801355d
 8013540:	0801378d 	.word	0x0801378d
 8013544:	08013905 	.word	0x08013905
 8013548:	0801392f 	.word	0x0801392f
 801354c:	08013a53 	.word	0x08013a53
 8013550:	08013905 	.word	0x08013905
 8013554:	08013adf 	.word	0x08013adf
 8013558:	08013b6f 	.word	0x08013b6f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801355c:	4b57      	ldr	r3, [pc, #348]	; (80136bc <tcp_process+0x2b8>)
 801355e:	781b      	ldrb	r3, [r3, #0]
 8013560:	f003 0310 	and.w	r3, r3, #16
 8013564:	2b00      	cmp	r3, #0
 8013566:	f000 80e4 	beq.w	8013732 <tcp_process+0x32e>
 801356a:	4b54      	ldr	r3, [pc, #336]	; (80136bc <tcp_process+0x2b8>)
 801356c:	781b      	ldrb	r3, [r3, #0]
 801356e:	f003 0302 	and.w	r3, r3, #2
 8013572:	2b00      	cmp	r3, #0
 8013574:	f000 80dd 	beq.w	8013732 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801357c:	1c5a      	adds	r2, r3, #1
 801357e:	4b50      	ldr	r3, [pc, #320]	; (80136c0 <tcp_process+0x2bc>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	429a      	cmp	r2, r3
 8013584:	f040 80d5 	bne.w	8013732 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013588:	4b4e      	ldr	r3, [pc, #312]	; (80136c4 <tcp_process+0x2c0>)
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	1c5a      	adds	r2, r3, #1
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801359a:	4b49      	ldr	r3, [pc, #292]	; (80136c0 <tcp_process+0x2bc>)
 801359c:	681a      	ldr	r2, [r3, #0]
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80135a2:	4b4c      	ldr	r3, [pc, #304]	; (80136d4 <tcp_process+0x2d0>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	89db      	ldrh	r3, [r3, #14]
 80135a8:	b29a      	uxth	r2, r3
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80135bc:	4b41      	ldr	r3, [pc, #260]	; (80136c4 <tcp_process+0x2c0>)
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	1e5a      	subs	r2, r3, #1
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	2204      	movs	r2, #4
 80135ca:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	3304      	adds	r3, #4
 80135d4:	4618      	mov	r0, r3
 80135d6:	f004 ff4b 	bl	8018470 <ip4_route>
 80135da:	4601      	mov	r1, r0
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	3304      	adds	r3, #4
 80135e0:	461a      	mov	r2, r3
 80135e2:	4620      	mov	r0, r4
 80135e4:	f7ff f88c 	bl	8012700 <tcp_eff_send_mss_netif>
 80135e8:	4603      	mov	r3, r0
 80135ea:	461a      	mov	r2, r3
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80135f4:	009a      	lsls	r2, r3, #2
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80135fa:	005b      	lsls	r3, r3, #1
 80135fc:	f241 111c 	movw	r1, #4380	; 0x111c
 8013600:	428b      	cmp	r3, r1
 8013602:	bf38      	it	cc
 8013604:	460b      	movcc	r3, r1
 8013606:	429a      	cmp	r2, r3
 8013608:	d204      	bcs.n	8013614 <tcp_process+0x210>
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801360e:	009b      	lsls	r3, r3, #2
 8013610:	b29b      	uxth	r3, r3
 8013612:	e00d      	b.n	8013630 <tcp_process+0x22c>
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013618:	005b      	lsls	r3, r3, #1
 801361a:	f241 121c 	movw	r2, #4380	; 0x111c
 801361e:	4293      	cmp	r3, r2
 8013620:	d904      	bls.n	801362c <tcp_process+0x228>
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013626:	005b      	lsls	r3, r3, #1
 8013628:	b29b      	uxth	r3, r3
 801362a:	e001      	b.n	8013630 <tcp_process+0x22c>
 801362c:	f241 131c 	movw	r3, #4380	; 0x111c
 8013630:	687a      	ldr	r2, [r7, #4]
 8013632:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801363c:	2b00      	cmp	r3, #0
 801363e:	d106      	bne.n	801364e <tcp_process+0x24a>
 8013640:	4b1b      	ldr	r3, [pc, #108]	; (80136b0 <tcp_process+0x2ac>)
 8013642:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8013646:	4924      	ldr	r1, [pc, #144]	; (80136d8 <tcp_process+0x2d4>)
 8013648:	481b      	ldr	r0, [pc, #108]	; (80136b8 <tcp_process+0x2b4>)
 801364a:	f006 fd0b 	bl	801a064 <iprintf>
        --pcb->snd_queuelen;
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013654:	3b01      	subs	r3, #1
 8013656:	b29a      	uxth	r2, r3
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013662:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013664:	69fb      	ldr	r3, [r7, #28]
 8013666:	2b00      	cmp	r3, #0
 8013668:	d111      	bne.n	801368e <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801366e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013670:	69fb      	ldr	r3, [r7, #28]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d106      	bne.n	8013684 <tcp_process+0x280>
 8013676:	4b0e      	ldr	r3, [pc, #56]	; (80136b0 <tcp_process+0x2ac>)
 8013678:	f44f 725d 	mov.w	r2, #884	; 0x374
 801367c:	4917      	ldr	r1, [pc, #92]	; (80136dc <tcp_process+0x2d8>)
 801367e:	480e      	ldr	r0, [pc, #56]	; (80136b8 <tcp_process+0x2b4>)
 8013680:	f006 fcf0 	bl	801a064 <iprintf>
          pcb->unsent = rseg->next;
 8013684:	69fb      	ldr	r3, [r7, #28]
 8013686:	681a      	ldr	r2, [r3, #0]
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	66da      	str	r2, [r3, #108]	; 0x6c
 801368c:	e003      	b.n	8013696 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801368e:	69fb      	ldr	r3, [r7, #28]
 8013690:	681a      	ldr	r2, [r3, #0]
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8013696:	69f8      	ldr	r0, [r7, #28]
 8013698:	f7fe fc8b 	bl	8011fb2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d11d      	bne.n	80136e0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80136aa:	861a      	strh	r2, [r3, #48]	; 0x30
 80136ac:	e01f      	b.n	80136ee <tcp_process+0x2ea>
 80136ae:	bf00      	nop
 80136b0:	0801ca4c 	.word	0x0801ca4c
 80136b4:	0801cc84 	.word	0x0801cc84
 80136b8:	0801ca98 	.word	0x0801ca98
 80136bc:	20000978 	.word	0x20000978
 80136c0:	20000970 	.word	0x20000970
 80136c4:	2000096c 	.word	0x2000096c
 80136c8:	0801cca0 	.word	0x0801cca0
 80136cc:	20000979 	.word	0x20000979
 80136d0:	2001bc8c 	.word	0x2001bc8c
 80136d4:	2000095c 	.word	0x2000095c
 80136d8:	0801ccc0 	.word	0x0801ccc0
 80136dc:	0801ccd8 	.word	0x0801ccd8
        } else {
          pcb->rtime = 0;
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	2200      	movs	r2, #0
 80136e4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2200      	movs	r2, #0
 80136ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d00a      	beq.n	801370e <tcp_process+0x30a>
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80136fe:	687a      	ldr	r2, [r7, #4]
 8013700:	6910      	ldr	r0, [r2, #16]
 8013702:	2200      	movs	r2, #0
 8013704:	6879      	ldr	r1, [r7, #4]
 8013706:	4798      	blx	r3
 8013708:	4603      	mov	r3, r0
 801370a:	76bb      	strb	r3, [r7, #26]
 801370c:	e001      	b.n	8013712 <tcp_process+0x30e>
 801370e:	2300      	movs	r3, #0
 8013710:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8013712:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013716:	f113 0f0d 	cmn.w	r3, #13
 801371a:	d102      	bne.n	8013722 <tcp_process+0x31e>
          return ERR_ABRT;
 801371c:	f06f 030c 	mvn.w	r3, #12
 8013720:	e250      	b.n	8013bc4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	8b5b      	ldrh	r3, [r3, #26]
 8013726:	f043 0302 	orr.w	r3, r3, #2
 801372a:	b29a      	uxth	r2, r3
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013730:	e23a      	b.n	8013ba8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8013732:	4b9d      	ldr	r3, [pc, #628]	; (80139a8 <tcp_process+0x5a4>)
 8013734:	781b      	ldrb	r3, [r3, #0]
 8013736:	f003 0310 	and.w	r3, r3, #16
 801373a:	2b00      	cmp	r3, #0
 801373c:	f000 8234 	beq.w	8013ba8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013740:	4b9a      	ldr	r3, [pc, #616]	; (80139ac <tcp_process+0x5a8>)
 8013742:	6819      	ldr	r1, [r3, #0]
 8013744:	4b9a      	ldr	r3, [pc, #616]	; (80139b0 <tcp_process+0x5ac>)
 8013746:	881b      	ldrh	r3, [r3, #0]
 8013748:	461a      	mov	r2, r3
 801374a:	4b9a      	ldr	r3, [pc, #616]	; (80139b4 <tcp_process+0x5b0>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013750:	4b99      	ldr	r3, [pc, #612]	; (80139b8 <tcp_process+0x5b4>)
 8013752:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013754:	885b      	ldrh	r3, [r3, #2]
 8013756:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013758:	4a97      	ldr	r2, [pc, #604]	; (80139b8 <tcp_process+0x5b4>)
 801375a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801375c:	8812      	ldrh	r2, [r2, #0]
 801375e:	b292      	uxth	r2, r2
 8013760:	9202      	str	r2, [sp, #8]
 8013762:	9301      	str	r3, [sp, #4]
 8013764:	4b95      	ldr	r3, [pc, #596]	; (80139bc <tcp_process+0x5b8>)
 8013766:	9300      	str	r3, [sp, #0]
 8013768:	4b95      	ldr	r3, [pc, #596]	; (80139c0 <tcp_process+0x5bc>)
 801376a:	4602      	mov	r2, r0
 801376c:	6878      	ldr	r0, [r7, #4]
 801376e:	f003 f8df 	bl	8016930 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013778:	2b05      	cmp	r3, #5
 801377a:	f200 8215 	bhi.w	8013ba8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	2200      	movs	r2, #0
 8013782:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8013784:	6878      	ldr	r0, [r7, #4]
 8013786:	f002 fea9 	bl	80164dc <tcp_rexmit_rto>
      break;
 801378a:	e20d      	b.n	8013ba8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801378c:	4b86      	ldr	r3, [pc, #536]	; (80139a8 <tcp_process+0x5a4>)
 801378e:	781b      	ldrb	r3, [r3, #0]
 8013790:	f003 0310 	and.w	r3, r3, #16
 8013794:	2b00      	cmp	r3, #0
 8013796:	f000 80a1 	beq.w	80138dc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801379a:	4b84      	ldr	r3, [pc, #528]	; (80139ac <tcp_process+0x5a8>)
 801379c:	681a      	ldr	r2, [r3, #0]
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80137a2:	1ad3      	subs	r3, r2, r3
 80137a4:	3b01      	subs	r3, #1
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	db7e      	blt.n	80138a8 <tcp_process+0x4a4>
 80137aa:	4b80      	ldr	r3, [pc, #512]	; (80139ac <tcp_process+0x5a8>)
 80137ac:	681a      	ldr	r2, [r3, #0]
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80137b2:	1ad3      	subs	r3, r2, r3
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	dc77      	bgt.n	80138a8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	2204      	movs	r2, #4
 80137bc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d102      	bne.n	80137cc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80137c6:	23fa      	movs	r3, #250	; 0xfa
 80137c8:	76bb      	strb	r3, [r7, #26]
 80137ca:	e01d      	b.n	8013808 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137d0:	699b      	ldr	r3, [r3, #24]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d106      	bne.n	80137e4 <tcp_process+0x3e0>
 80137d6:	4b7b      	ldr	r3, [pc, #492]	; (80139c4 <tcp_process+0x5c0>)
 80137d8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80137dc:	497a      	ldr	r1, [pc, #488]	; (80139c8 <tcp_process+0x5c4>)
 80137de:	487b      	ldr	r0, [pc, #492]	; (80139cc <tcp_process+0x5c8>)
 80137e0:	f006 fc40 	bl	801a064 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137e8:	699b      	ldr	r3, [r3, #24]
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d00a      	beq.n	8013804 <tcp_process+0x400>
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137f2:	699b      	ldr	r3, [r3, #24]
 80137f4:	687a      	ldr	r2, [r7, #4]
 80137f6:	6910      	ldr	r0, [r2, #16]
 80137f8:	2200      	movs	r2, #0
 80137fa:	6879      	ldr	r1, [r7, #4]
 80137fc:	4798      	blx	r3
 80137fe:	4603      	mov	r3, r0
 8013800:	76bb      	strb	r3, [r7, #26]
 8013802:	e001      	b.n	8013808 <tcp_process+0x404>
 8013804:	23f0      	movs	r3, #240	; 0xf0
 8013806:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013808:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801380c:	2b00      	cmp	r3, #0
 801380e:	d00a      	beq.n	8013826 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013810:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013814:	f113 0f0d 	cmn.w	r3, #13
 8013818:	d002      	beq.n	8013820 <tcp_process+0x41c>
              tcp_abort(pcb);
 801381a:	6878      	ldr	r0, [r7, #4]
 801381c:	f7fd fd7c 	bl	8011318 <tcp_abort>
            }
            return ERR_ABRT;
 8013820:	f06f 030c 	mvn.w	r3, #12
 8013824:	e1ce      	b.n	8013bc4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8013826:	6878      	ldr	r0, [r7, #4]
 8013828:	f000 fae0 	bl	8013dec <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801382c:	4b68      	ldr	r3, [pc, #416]	; (80139d0 <tcp_process+0x5cc>)
 801382e:	881b      	ldrh	r3, [r3, #0]
 8013830:	2b00      	cmp	r3, #0
 8013832:	d005      	beq.n	8013840 <tcp_process+0x43c>
            recv_acked--;
 8013834:	4b66      	ldr	r3, [pc, #408]	; (80139d0 <tcp_process+0x5cc>)
 8013836:	881b      	ldrh	r3, [r3, #0]
 8013838:	3b01      	subs	r3, #1
 801383a:	b29a      	uxth	r2, r3
 801383c:	4b64      	ldr	r3, [pc, #400]	; (80139d0 <tcp_process+0x5cc>)
 801383e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013844:	009a      	lsls	r2, r3, #2
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801384a:	005b      	lsls	r3, r3, #1
 801384c:	f241 111c 	movw	r1, #4380	; 0x111c
 8013850:	428b      	cmp	r3, r1
 8013852:	bf38      	it	cc
 8013854:	460b      	movcc	r3, r1
 8013856:	429a      	cmp	r2, r3
 8013858:	d204      	bcs.n	8013864 <tcp_process+0x460>
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801385e:	009b      	lsls	r3, r3, #2
 8013860:	b29b      	uxth	r3, r3
 8013862:	e00d      	b.n	8013880 <tcp_process+0x47c>
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013868:	005b      	lsls	r3, r3, #1
 801386a:	f241 121c 	movw	r2, #4380	; 0x111c
 801386e:	4293      	cmp	r3, r2
 8013870:	d904      	bls.n	801387c <tcp_process+0x478>
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013876:	005b      	lsls	r3, r3, #1
 8013878:	b29b      	uxth	r3, r3
 801387a:	e001      	b.n	8013880 <tcp_process+0x47c>
 801387c:	f241 131c 	movw	r3, #4380	; 0x111c
 8013880:	687a      	ldr	r2, [r7, #4]
 8013882:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8013886:	4b53      	ldr	r3, [pc, #332]	; (80139d4 <tcp_process+0x5d0>)
 8013888:	781b      	ldrb	r3, [r3, #0]
 801388a:	f003 0320 	and.w	r3, r3, #32
 801388e:	2b00      	cmp	r3, #0
 8013890:	d037      	beq.n	8013902 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	8b5b      	ldrh	r3, [r3, #26]
 8013896:	f043 0302 	orr.w	r3, r3, #2
 801389a:	b29a      	uxth	r2, r3
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	2207      	movs	r2, #7
 80138a4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80138a6:	e02c      	b.n	8013902 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138a8:	4b40      	ldr	r3, [pc, #256]	; (80139ac <tcp_process+0x5a8>)
 80138aa:	6819      	ldr	r1, [r3, #0]
 80138ac:	4b40      	ldr	r3, [pc, #256]	; (80139b0 <tcp_process+0x5ac>)
 80138ae:	881b      	ldrh	r3, [r3, #0]
 80138b0:	461a      	mov	r2, r3
 80138b2:	4b40      	ldr	r3, [pc, #256]	; (80139b4 <tcp_process+0x5b0>)
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80138b8:	4b3f      	ldr	r3, [pc, #252]	; (80139b8 <tcp_process+0x5b4>)
 80138ba:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138bc:	885b      	ldrh	r3, [r3, #2]
 80138be:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80138c0:	4a3d      	ldr	r2, [pc, #244]	; (80139b8 <tcp_process+0x5b4>)
 80138c2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138c4:	8812      	ldrh	r2, [r2, #0]
 80138c6:	b292      	uxth	r2, r2
 80138c8:	9202      	str	r2, [sp, #8]
 80138ca:	9301      	str	r3, [sp, #4]
 80138cc:	4b3b      	ldr	r3, [pc, #236]	; (80139bc <tcp_process+0x5b8>)
 80138ce:	9300      	str	r3, [sp, #0]
 80138d0:	4b3b      	ldr	r3, [pc, #236]	; (80139c0 <tcp_process+0x5bc>)
 80138d2:	4602      	mov	r2, r0
 80138d4:	6878      	ldr	r0, [r7, #4]
 80138d6:	f003 f82b 	bl	8016930 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80138da:	e167      	b.n	8013bac <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80138dc:	4b32      	ldr	r3, [pc, #200]	; (80139a8 <tcp_process+0x5a4>)
 80138de:	781b      	ldrb	r3, [r3, #0]
 80138e0:	f003 0302 	and.w	r3, r3, #2
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	f000 8161 	beq.w	8013bac <tcp_process+0x7a8>
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138ee:	1e5a      	subs	r2, r3, #1
 80138f0:	4b30      	ldr	r3, [pc, #192]	; (80139b4 <tcp_process+0x5b0>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	429a      	cmp	r2, r3
 80138f6:	f040 8159 	bne.w	8013bac <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80138fa:	6878      	ldr	r0, [r7, #4]
 80138fc:	f002 fe10 	bl	8016520 <tcp_rexmit>
      break;
 8013900:	e154      	b.n	8013bac <tcp_process+0x7a8>
 8013902:	e153      	b.n	8013bac <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8013904:	6878      	ldr	r0, [r7, #4]
 8013906:	f000 fa71 	bl	8013dec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801390a:	4b32      	ldr	r3, [pc, #200]	; (80139d4 <tcp_process+0x5d0>)
 801390c:	781b      	ldrb	r3, [r3, #0]
 801390e:	f003 0320 	and.w	r3, r3, #32
 8013912:	2b00      	cmp	r3, #0
 8013914:	f000 814c 	beq.w	8013bb0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	8b5b      	ldrh	r3, [r3, #26]
 801391c:	f043 0302 	orr.w	r3, r3, #2
 8013920:	b29a      	uxth	r2, r3
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	2207      	movs	r2, #7
 801392a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801392c:	e140      	b.n	8013bb0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801392e:	6878      	ldr	r0, [r7, #4]
 8013930:	f000 fa5c 	bl	8013dec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013934:	4b27      	ldr	r3, [pc, #156]	; (80139d4 <tcp_process+0x5d0>)
 8013936:	781b      	ldrb	r3, [r3, #0]
 8013938:	f003 0320 	and.w	r3, r3, #32
 801393c:	2b00      	cmp	r3, #0
 801393e:	d071      	beq.n	8013a24 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013940:	4b19      	ldr	r3, [pc, #100]	; (80139a8 <tcp_process+0x5a4>)
 8013942:	781b      	ldrb	r3, [r3, #0]
 8013944:	f003 0310 	and.w	r3, r3, #16
 8013948:	2b00      	cmp	r3, #0
 801394a:	d060      	beq.n	8013a0e <tcp_process+0x60a>
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013950:	4b16      	ldr	r3, [pc, #88]	; (80139ac <tcp_process+0x5a8>)
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	429a      	cmp	r2, r3
 8013956:	d15a      	bne.n	8013a0e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801395c:	2b00      	cmp	r3, #0
 801395e:	d156      	bne.n	8013a0e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	8b5b      	ldrh	r3, [r3, #26]
 8013964:	f043 0302 	orr.w	r3, r3, #2
 8013968:	b29a      	uxth	r2, r3
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801396e:	6878      	ldr	r0, [r7, #4]
 8013970:	f7fe fdbc 	bl	80124ec <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8013974:	4b18      	ldr	r3, [pc, #96]	; (80139d8 <tcp_process+0x5d4>)
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	687a      	ldr	r2, [r7, #4]
 801397a:	429a      	cmp	r2, r3
 801397c:	d105      	bne.n	801398a <tcp_process+0x586>
 801397e:	4b16      	ldr	r3, [pc, #88]	; (80139d8 <tcp_process+0x5d4>)
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	68db      	ldr	r3, [r3, #12]
 8013984:	4a14      	ldr	r2, [pc, #80]	; (80139d8 <tcp_process+0x5d4>)
 8013986:	6013      	str	r3, [r2, #0]
 8013988:	e02e      	b.n	80139e8 <tcp_process+0x5e4>
 801398a:	4b13      	ldr	r3, [pc, #76]	; (80139d8 <tcp_process+0x5d4>)
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	617b      	str	r3, [r7, #20]
 8013990:	e027      	b.n	80139e2 <tcp_process+0x5de>
 8013992:	697b      	ldr	r3, [r7, #20]
 8013994:	68db      	ldr	r3, [r3, #12]
 8013996:	687a      	ldr	r2, [r7, #4]
 8013998:	429a      	cmp	r2, r3
 801399a:	d11f      	bne.n	80139dc <tcp_process+0x5d8>
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	68da      	ldr	r2, [r3, #12]
 80139a0:	697b      	ldr	r3, [r7, #20]
 80139a2:	60da      	str	r2, [r3, #12]
 80139a4:	e020      	b.n	80139e8 <tcp_process+0x5e4>
 80139a6:	bf00      	nop
 80139a8:	20000978 	.word	0x20000978
 80139ac:	20000970 	.word	0x20000970
 80139b0:	20000976 	.word	0x20000976
 80139b4:	2000096c 	.word	0x2000096c
 80139b8:	2000095c 	.word	0x2000095c
 80139bc:	2000ec8c 	.word	0x2000ec8c
 80139c0:	2000ec90 	.word	0x2000ec90
 80139c4:	0801ca4c 	.word	0x0801ca4c
 80139c8:	0801ccec 	.word	0x0801ccec
 80139cc:	0801ca98 	.word	0x0801ca98
 80139d0:	20000974 	.word	0x20000974
 80139d4:	20000979 	.word	0x20000979
 80139d8:	2001bc88 	.word	0x2001bc88
 80139dc:	697b      	ldr	r3, [r7, #20]
 80139de:	68db      	ldr	r3, [r3, #12]
 80139e0:	617b      	str	r3, [r7, #20]
 80139e2:	697b      	ldr	r3, [r7, #20]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d1d4      	bne.n	8013992 <tcp_process+0x58e>
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	2200      	movs	r2, #0
 80139ec:	60da      	str	r2, [r3, #12]
 80139ee:	4b77      	ldr	r3, [pc, #476]	; (8013bcc <tcp_process+0x7c8>)
 80139f0:	2201      	movs	r2, #1
 80139f2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	220a      	movs	r2, #10
 80139f8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80139fa:	4b75      	ldr	r3, [pc, #468]	; (8013bd0 <tcp_process+0x7cc>)
 80139fc:	681a      	ldr	r2, [r3, #0]
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	60da      	str	r2, [r3, #12]
 8013a02:	4a73      	ldr	r2, [pc, #460]	; (8013bd0 <tcp_process+0x7cc>)
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	6013      	str	r3, [r2, #0]
 8013a08:	f003 f954 	bl	8016cb4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013a0c:	e0d2      	b.n	8013bb4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	8b5b      	ldrh	r3, [r3, #26]
 8013a12:	f043 0302 	orr.w	r3, r3, #2
 8013a16:	b29a      	uxth	r2, r3
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	2208      	movs	r2, #8
 8013a20:	751a      	strb	r2, [r3, #20]
      break;
 8013a22:	e0c7      	b.n	8013bb4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013a24:	4b6b      	ldr	r3, [pc, #428]	; (8013bd4 <tcp_process+0x7d0>)
 8013a26:	781b      	ldrb	r3, [r3, #0]
 8013a28:	f003 0310 	and.w	r3, r3, #16
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	f000 80c1 	beq.w	8013bb4 <tcp_process+0x7b0>
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013a36:	4b68      	ldr	r3, [pc, #416]	; (8013bd8 <tcp_process+0x7d4>)
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	429a      	cmp	r2, r3
 8013a3c:	f040 80ba 	bne.w	8013bb4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	f040 80b5 	bne.w	8013bb4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	2206      	movs	r2, #6
 8013a4e:	751a      	strb	r2, [r3, #20]
      break;
 8013a50:	e0b0      	b.n	8013bb4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013a52:	6878      	ldr	r0, [r7, #4]
 8013a54:	f000 f9ca 	bl	8013dec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013a58:	4b60      	ldr	r3, [pc, #384]	; (8013bdc <tcp_process+0x7d8>)
 8013a5a:	781b      	ldrb	r3, [r3, #0]
 8013a5c:	f003 0320 	and.w	r3, r3, #32
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	f000 80a9 	beq.w	8013bb8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	8b5b      	ldrh	r3, [r3, #26]
 8013a6a:	f043 0302 	orr.w	r3, r3, #2
 8013a6e:	b29a      	uxth	r2, r3
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013a74:	6878      	ldr	r0, [r7, #4]
 8013a76:	f7fe fd39 	bl	80124ec <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013a7a:	4b59      	ldr	r3, [pc, #356]	; (8013be0 <tcp_process+0x7dc>)
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	687a      	ldr	r2, [r7, #4]
 8013a80:	429a      	cmp	r2, r3
 8013a82:	d105      	bne.n	8013a90 <tcp_process+0x68c>
 8013a84:	4b56      	ldr	r3, [pc, #344]	; (8013be0 <tcp_process+0x7dc>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	68db      	ldr	r3, [r3, #12]
 8013a8a:	4a55      	ldr	r2, [pc, #340]	; (8013be0 <tcp_process+0x7dc>)
 8013a8c:	6013      	str	r3, [r2, #0]
 8013a8e:	e013      	b.n	8013ab8 <tcp_process+0x6b4>
 8013a90:	4b53      	ldr	r3, [pc, #332]	; (8013be0 <tcp_process+0x7dc>)
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	613b      	str	r3, [r7, #16]
 8013a96:	e00c      	b.n	8013ab2 <tcp_process+0x6ae>
 8013a98:	693b      	ldr	r3, [r7, #16]
 8013a9a:	68db      	ldr	r3, [r3, #12]
 8013a9c:	687a      	ldr	r2, [r7, #4]
 8013a9e:	429a      	cmp	r2, r3
 8013aa0:	d104      	bne.n	8013aac <tcp_process+0x6a8>
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	68da      	ldr	r2, [r3, #12]
 8013aa6:	693b      	ldr	r3, [r7, #16]
 8013aa8:	60da      	str	r2, [r3, #12]
 8013aaa:	e005      	b.n	8013ab8 <tcp_process+0x6b4>
 8013aac:	693b      	ldr	r3, [r7, #16]
 8013aae:	68db      	ldr	r3, [r3, #12]
 8013ab0:	613b      	str	r3, [r7, #16]
 8013ab2:	693b      	ldr	r3, [r7, #16]
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d1ef      	bne.n	8013a98 <tcp_process+0x694>
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	2200      	movs	r2, #0
 8013abc:	60da      	str	r2, [r3, #12]
 8013abe:	4b43      	ldr	r3, [pc, #268]	; (8013bcc <tcp_process+0x7c8>)
 8013ac0:	2201      	movs	r2, #1
 8013ac2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	220a      	movs	r2, #10
 8013ac8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013aca:	4b41      	ldr	r3, [pc, #260]	; (8013bd0 <tcp_process+0x7cc>)
 8013acc:	681a      	ldr	r2, [r3, #0]
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	60da      	str	r2, [r3, #12]
 8013ad2:	4a3f      	ldr	r2, [pc, #252]	; (8013bd0 <tcp_process+0x7cc>)
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	6013      	str	r3, [r2, #0]
 8013ad8:	f003 f8ec 	bl	8016cb4 <tcp_timer_needed>
      }
      break;
 8013adc:	e06c      	b.n	8013bb8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013ade:	6878      	ldr	r0, [r7, #4]
 8013ae0:	f000 f984 	bl	8013dec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013ae4:	4b3b      	ldr	r3, [pc, #236]	; (8013bd4 <tcp_process+0x7d0>)
 8013ae6:	781b      	ldrb	r3, [r3, #0]
 8013ae8:	f003 0310 	and.w	r3, r3, #16
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d065      	beq.n	8013bbc <tcp_process+0x7b8>
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013af4:	4b38      	ldr	r3, [pc, #224]	; (8013bd8 <tcp_process+0x7d4>)
 8013af6:	681b      	ldr	r3, [r3, #0]
 8013af8:	429a      	cmp	r2, r3
 8013afa:	d15f      	bne.n	8013bbc <tcp_process+0x7b8>
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d15b      	bne.n	8013bbc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013b04:	6878      	ldr	r0, [r7, #4]
 8013b06:	f7fe fcf1 	bl	80124ec <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013b0a:	4b35      	ldr	r3, [pc, #212]	; (8013be0 <tcp_process+0x7dc>)
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	687a      	ldr	r2, [r7, #4]
 8013b10:	429a      	cmp	r2, r3
 8013b12:	d105      	bne.n	8013b20 <tcp_process+0x71c>
 8013b14:	4b32      	ldr	r3, [pc, #200]	; (8013be0 <tcp_process+0x7dc>)
 8013b16:	681b      	ldr	r3, [r3, #0]
 8013b18:	68db      	ldr	r3, [r3, #12]
 8013b1a:	4a31      	ldr	r2, [pc, #196]	; (8013be0 <tcp_process+0x7dc>)
 8013b1c:	6013      	str	r3, [r2, #0]
 8013b1e:	e013      	b.n	8013b48 <tcp_process+0x744>
 8013b20:	4b2f      	ldr	r3, [pc, #188]	; (8013be0 <tcp_process+0x7dc>)
 8013b22:	681b      	ldr	r3, [r3, #0]
 8013b24:	60fb      	str	r3, [r7, #12]
 8013b26:	e00c      	b.n	8013b42 <tcp_process+0x73e>
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	68db      	ldr	r3, [r3, #12]
 8013b2c:	687a      	ldr	r2, [r7, #4]
 8013b2e:	429a      	cmp	r2, r3
 8013b30:	d104      	bne.n	8013b3c <tcp_process+0x738>
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	68da      	ldr	r2, [r3, #12]
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	60da      	str	r2, [r3, #12]
 8013b3a:	e005      	b.n	8013b48 <tcp_process+0x744>
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	68db      	ldr	r3, [r3, #12]
 8013b40:	60fb      	str	r3, [r7, #12]
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d1ef      	bne.n	8013b28 <tcp_process+0x724>
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	2200      	movs	r2, #0
 8013b4c:	60da      	str	r2, [r3, #12]
 8013b4e:	4b1f      	ldr	r3, [pc, #124]	; (8013bcc <tcp_process+0x7c8>)
 8013b50:	2201      	movs	r2, #1
 8013b52:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	220a      	movs	r2, #10
 8013b58:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013b5a:	4b1d      	ldr	r3, [pc, #116]	; (8013bd0 <tcp_process+0x7cc>)
 8013b5c:	681a      	ldr	r2, [r3, #0]
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	60da      	str	r2, [r3, #12]
 8013b62:	4a1b      	ldr	r2, [pc, #108]	; (8013bd0 <tcp_process+0x7cc>)
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	6013      	str	r3, [r2, #0]
 8013b68:	f003 f8a4 	bl	8016cb4 <tcp_timer_needed>
      }
      break;
 8013b6c:	e026      	b.n	8013bbc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013b6e:	6878      	ldr	r0, [r7, #4]
 8013b70:	f000 f93c 	bl	8013dec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013b74:	4b17      	ldr	r3, [pc, #92]	; (8013bd4 <tcp_process+0x7d0>)
 8013b76:	781b      	ldrb	r3, [r3, #0]
 8013b78:	f003 0310 	and.w	r3, r3, #16
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d01f      	beq.n	8013bc0 <tcp_process+0x7bc>
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013b84:	4b14      	ldr	r3, [pc, #80]	; (8013bd8 <tcp_process+0x7d4>)
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	429a      	cmp	r2, r3
 8013b8a:	d119      	bne.n	8013bc0 <tcp_process+0x7bc>
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d115      	bne.n	8013bc0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8013b94:	4b11      	ldr	r3, [pc, #68]	; (8013bdc <tcp_process+0x7d8>)
 8013b96:	781b      	ldrb	r3, [r3, #0]
 8013b98:	f043 0310 	orr.w	r3, r3, #16
 8013b9c:	b2da      	uxtb	r2, r3
 8013b9e:	4b0f      	ldr	r3, [pc, #60]	; (8013bdc <tcp_process+0x7d8>)
 8013ba0:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013ba2:	e00d      	b.n	8013bc0 <tcp_process+0x7bc>
    default:
      break;
 8013ba4:	bf00      	nop
 8013ba6:	e00c      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013ba8:	bf00      	nop
 8013baa:	e00a      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013bac:	bf00      	nop
 8013bae:	e008      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013bb0:	bf00      	nop
 8013bb2:	e006      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013bb4:	bf00      	nop
 8013bb6:	e004      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013bb8:	bf00      	nop
 8013bba:	e002      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013bbc:	bf00      	nop
 8013bbe:	e000      	b.n	8013bc2 <tcp_process+0x7be>
      break;
 8013bc0:	bf00      	nop
  }
  return ERR_OK;
 8013bc2:	2300      	movs	r3, #0
}
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	3724      	adds	r7, #36	; 0x24
 8013bc8:	46bd      	mov	sp, r7
 8013bca:	bd90      	pop	{r4, r7, pc}
 8013bcc:	2001bc84 	.word	0x2001bc84
 8013bd0:	2001bc98 	.word	0x2001bc98
 8013bd4:	20000978 	.word	0x20000978
 8013bd8:	20000970 	.word	0x20000970
 8013bdc:	20000979 	.word	0x20000979
 8013be0:	2001bc88 	.word	0x2001bc88

08013be4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013be4:	b590      	push	{r4, r7, lr}
 8013be6:	b085      	sub	sp, #20
 8013be8:	af00      	add	r7, sp, #0
 8013bea:	6078      	str	r0, [r7, #4]
 8013bec:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d106      	bne.n	8013c02 <tcp_oos_insert_segment+0x1e>
 8013bf4:	4b3b      	ldr	r3, [pc, #236]	; (8013ce4 <tcp_oos_insert_segment+0x100>)
 8013bf6:	f240 421f 	movw	r2, #1055	; 0x41f
 8013bfa:	493b      	ldr	r1, [pc, #236]	; (8013ce8 <tcp_oos_insert_segment+0x104>)
 8013bfc:	483b      	ldr	r0, [pc, #236]	; (8013cec <tcp_oos_insert_segment+0x108>)
 8013bfe:	f006 fa31 	bl	801a064 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	68db      	ldr	r3, [r3, #12]
 8013c06:	899b      	ldrh	r3, [r3, #12]
 8013c08:	b29b      	uxth	r3, r3
 8013c0a:	4618      	mov	r0, r3
 8013c0c:	f7fb faa7 	bl	800f15e <lwip_htons>
 8013c10:	4603      	mov	r3, r0
 8013c12:	b2db      	uxtb	r3, r3
 8013c14:	f003 0301 	and.w	r3, r3, #1
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d028      	beq.n	8013c6e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013c1c:	6838      	ldr	r0, [r7, #0]
 8013c1e:	f7fe f9b3 	bl	8011f88 <tcp_segs_free>
    next = NULL;
 8013c22:	2300      	movs	r3, #0
 8013c24:	603b      	str	r3, [r7, #0]
 8013c26:	e056      	b.n	8013cd6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013c28:	683b      	ldr	r3, [r7, #0]
 8013c2a:	68db      	ldr	r3, [r3, #12]
 8013c2c:	899b      	ldrh	r3, [r3, #12]
 8013c2e:	b29b      	uxth	r3, r3
 8013c30:	4618      	mov	r0, r3
 8013c32:	f7fb fa94 	bl	800f15e <lwip_htons>
 8013c36:	4603      	mov	r3, r0
 8013c38:	b2db      	uxtb	r3, r3
 8013c3a:	f003 0301 	and.w	r3, r3, #1
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	d00d      	beq.n	8013c5e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	68db      	ldr	r3, [r3, #12]
 8013c46:	899b      	ldrh	r3, [r3, #12]
 8013c48:	b29c      	uxth	r4, r3
 8013c4a:	2001      	movs	r0, #1
 8013c4c:	f7fb fa87 	bl	800f15e <lwip_htons>
 8013c50:	4603      	mov	r3, r0
 8013c52:	461a      	mov	r2, r3
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	68db      	ldr	r3, [r3, #12]
 8013c58:	4322      	orrs	r2, r4
 8013c5a:	b292      	uxth	r2, r2
 8013c5c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013c5e:	683b      	ldr	r3, [r7, #0]
 8013c60:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013c62:	683b      	ldr	r3, [r7, #0]
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013c68:	68f8      	ldr	r0, [r7, #12]
 8013c6a:	f7fe f9a2 	bl	8011fb2 <tcp_seg_free>
    while (next &&
 8013c6e:	683b      	ldr	r3, [r7, #0]
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d00e      	beq.n	8013c92 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	891b      	ldrh	r3, [r3, #8]
 8013c78:	461a      	mov	r2, r3
 8013c7a:	4b1d      	ldr	r3, [pc, #116]	; (8013cf0 <tcp_oos_insert_segment+0x10c>)
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	441a      	add	r2, r3
 8013c80:	683b      	ldr	r3, [r7, #0]
 8013c82:	68db      	ldr	r3, [r3, #12]
 8013c84:	685b      	ldr	r3, [r3, #4]
 8013c86:	6839      	ldr	r1, [r7, #0]
 8013c88:	8909      	ldrh	r1, [r1, #8]
 8013c8a:	440b      	add	r3, r1
 8013c8c:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	daca      	bge.n	8013c28 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d01e      	beq.n	8013cd6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	891b      	ldrh	r3, [r3, #8]
 8013c9c:	461a      	mov	r2, r3
 8013c9e:	4b14      	ldr	r3, [pc, #80]	; (8013cf0 <tcp_oos_insert_segment+0x10c>)
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	441a      	add	r2, r3
 8013ca4:	683b      	ldr	r3, [r7, #0]
 8013ca6:	68db      	ldr	r3, [r3, #12]
 8013ca8:	685b      	ldr	r3, [r3, #4]
 8013caa:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	dd12      	ble.n	8013cd6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013cb0:	683b      	ldr	r3, [r7, #0]
 8013cb2:	68db      	ldr	r3, [r3, #12]
 8013cb4:	685b      	ldr	r3, [r3, #4]
 8013cb6:	b29a      	uxth	r2, r3
 8013cb8:	4b0d      	ldr	r3, [pc, #52]	; (8013cf0 <tcp_oos_insert_segment+0x10c>)
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	b29b      	uxth	r3, r3
 8013cbe:	1ad3      	subs	r3, r2, r3
 8013cc0:	b29a      	uxth	r2, r3
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	685a      	ldr	r2, [r3, #4]
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	891b      	ldrh	r3, [r3, #8]
 8013cce:	4619      	mov	r1, r3
 8013cd0:	4610      	mov	r0, r2
 8013cd2:	f7fc fb81 	bl	80103d8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	683a      	ldr	r2, [r7, #0]
 8013cda:	601a      	str	r2, [r3, #0]
}
 8013cdc:	bf00      	nop
 8013cde:	3714      	adds	r7, #20
 8013ce0:	46bd      	mov	sp, r7
 8013ce2:	bd90      	pop	{r4, r7, pc}
 8013ce4:	0801ca4c 	.word	0x0801ca4c
 8013ce8:	0801cd0c 	.word	0x0801cd0c
 8013cec:	0801ca98 	.word	0x0801ca98
 8013cf0:	2000096c 	.word	0x2000096c

08013cf4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013cf4:	b5b0      	push	{r4, r5, r7, lr}
 8013cf6:	b086      	sub	sp, #24
 8013cf8:	af00      	add	r7, sp, #0
 8013cfa:	60f8      	str	r0, [r7, #12]
 8013cfc:	60b9      	str	r1, [r7, #8]
 8013cfe:	607a      	str	r2, [r7, #4]
 8013d00:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013d02:	e03e      	b.n	8013d82 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013d04:	68bb      	ldr	r3, [r7, #8]
 8013d06:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013d08:	68bb      	ldr	r3, [r7, #8]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013d0e:	697b      	ldr	r3, [r7, #20]
 8013d10:	685b      	ldr	r3, [r3, #4]
 8013d12:	4618      	mov	r0, r3
 8013d14:	f7fc fd6e 	bl	80107f4 <pbuf_clen>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d22:	8a7a      	ldrh	r2, [r7, #18]
 8013d24:	429a      	cmp	r2, r3
 8013d26:	d906      	bls.n	8013d36 <tcp_free_acked_segments+0x42>
 8013d28:	4b2a      	ldr	r3, [pc, #168]	; (8013dd4 <tcp_free_acked_segments+0xe0>)
 8013d2a:	f240 4257 	movw	r2, #1111	; 0x457
 8013d2e:	492a      	ldr	r1, [pc, #168]	; (8013dd8 <tcp_free_acked_segments+0xe4>)
 8013d30:	482a      	ldr	r0, [pc, #168]	; (8013ddc <tcp_free_acked_segments+0xe8>)
 8013d32:	f006 f997 	bl	801a064 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013d3c:	8a7b      	ldrh	r3, [r7, #18]
 8013d3e:	1ad3      	subs	r3, r2, r3
 8013d40:	b29a      	uxth	r2, r3
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013d48:	697b      	ldr	r3, [r7, #20]
 8013d4a:	891a      	ldrh	r2, [r3, #8]
 8013d4c:	4b24      	ldr	r3, [pc, #144]	; (8013de0 <tcp_free_acked_segments+0xec>)
 8013d4e:	881b      	ldrh	r3, [r3, #0]
 8013d50:	4413      	add	r3, r2
 8013d52:	b29a      	uxth	r2, r3
 8013d54:	4b22      	ldr	r3, [pc, #136]	; (8013de0 <tcp_free_acked_segments+0xec>)
 8013d56:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013d58:	6978      	ldr	r0, [r7, #20]
 8013d5a:	f7fe f92a 	bl	8011fb2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d00c      	beq.n	8013d82 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013d68:	68bb      	ldr	r3, [r7, #8]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d109      	bne.n	8013d82 <tcp_free_acked_segments+0x8e>
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d106      	bne.n	8013d82 <tcp_free_acked_segments+0x8e>
 8013d74:	4b17      	ldr	r3, [pc, #92]	; (8013dd4 <tcp_free_acked_segments+0xe0>)
 8013d76:	f240 4261 	movw	r2, #1121	; 0x461
 8013d7a:	491a      	ldr	r1, [pc, #104]	; (8013de4 <tcp_free_acked_segments+0xf0>)
 8013d7c:	4817      	ldr	r0, [pc, #92]	; (8013ddc <tcp_free_acked_segments+0xe8>)
 8013d7e:	f006 f971 	bl	801a064 <iprintf>
  while (seg_list != NULL &&
 8013d82:	68bb      	ldr	r3, [r7, #8]
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d020      	beq.n	8013dca <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013d88:	68bb      	ldr	r3, [r7, #8]
 8013d8a:	68db      	ldr	r3, [r3, #12]
 8013d8c:	685b      	ldr	r3, [r3, #4]
 8013d8e:	4618      	mov	r0, r3
 8013d90:	f7fb f9fa 	bl	800f188 <lwip_htonl>
 8013d94:	4604      	mov	r4, r0
 8013d96:	68bb      	ldr	r3, [r7, #8]
 8013d98:	891b      	ldrh	r3, [r3, #8]
 8013d9a:	461d      	mov	r5, r3
 8013d9c:	68bb      	ldr	r3, [r7, #8]
 8013d9e:	68db      	ldr	r3, [r3, #12]
 8013da0:	899b      	ldrh	r3, [r3, #12]
 8013da2:	b29b      	uxth	r3, r3
 8013da4:	4618      	mov	r0, r3
 8013da6:	f7fb f9da 	bl	800f15e <lwip_htons>
 8013daa:	4603      	mov	r3, r0
 8013dac:	b2db      	uxtb	r3, r3
 8013dae:	f003 0303 	and.w	r3, r3, #3
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d001      	beq.n	8013dba <tcp_free_acked_segments+0xc6>
 8013db6:	2301      	movs	r3, #1
 8013db8:	e000      	b.n	8013dbc <tcp_free_acked_segments+0xc8>
 8013dba:	2300      	movs	r3, #0
 8013dbc:	442b      	add	r3, r5
 8013dbe:	18e2      	adds	r2, r4, r3
 8013dc0:	4b09      	ldr	r3, [pc, #36]	; (8013de8 <tcp_free_acked_segments+0xf4>)
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	dd9c      	ble.n	8013d04 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8013dca:	68bb      	ldr	r3, [r7, #8]
}
 8013dcc:	4618      	mov	r0, r3
 8013dce:	3718      	adds	r7, #24
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	bdb0      	pop	{r4, r5, r7, pc}
 8013dd4:	0801ca4c 	.word	0x0801ca4c
 8013dd8:	0801cd34 	.word	0x0801cd34
 8013ddc:	0801ca98 	.word	0x0801ca98
 8013de0:	20000974 	.word	0x20000974
 8013de4:	0801cd5c 	.word	0x0801cd5c
 8013de8:	20000970 	.word	0x20000970

08013dec <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013dec:	b5b0      	push	{r4, r5, r7, lr}
 8013dee:	b094      	sub	sp, #80	; 0x50
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013df4:	2300      	movs	r3, #0
 8013df6:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d106      	bne.n	8013e0c <tcp_receive+0x20>
 8013dfe:	4ba6      	ldr	r3, [pc, #664]	; (8014098 <tcp_receive+0x2ac>)
 8013e00:	f240 427b 	movw	r2, #1147	; 0x47b
 8013e04:	49a5      	ldr	r1, [pc, #660]	; (801409c <tcp_receive+0x2b0>)
 8013e06:	48a6      	ldr	r0, [pc, #664]	; (80140a0 <tcp_receive+0x2b4>)
 8013e08:	f006 f92c 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	7d1b      	ldrb	r3, [r3, #20]
 8013e10:	2b03      	cmp	r3, #3
 8013e12:	d806      	bhi.n	8013e22 <tcp_receive+0x36>
 8013e14:	4ba0      	ldr	r3, [pc, #640]	; (8014098 <tcp_receive+0x2ac>)
 8013e16:	f240 427c 	movw	r2, #1148	; 0x47c
 8013e1a:	49a2      	ldr	r1, [pc, #648]	; (80140a4 <tcp_receive+0x2b8>)
 8013e1c:	48a0      	ldr	r0, [pc, #640]	; (80140a0 <tcp_receive+0x2b4>)
 8013e1e:	f006 f921 	bl	801a064 <iprintf>

  if (flags & TCP_ACK) {
 8013e22:	4ba1      	ldr	r3, [pc, #644]	; (80140a8 <tcp_receive+0x2bc>)
 8013e24:	781b      	ldrb	r3, [r3, #0]
 8013e26:	f003 0310 	and.w	r3, r3, #16
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	f000 8263 	beq.w	80142f6 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013e36:	461a      	mov	r2, r3
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013e3c:	4413      	add	r3, r2
 8013e3e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013e44:	4b99      	ldr	r3, [pc, #612]	; (80140ac <tcp_receive+0x2c0>)
 8013e46:	681b      	ldr	r3, [r3, #0]
 8013e48:	1ad3      	subs	r3, r2, r3
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	db1b      	blt.n	8013e86 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013e52:	4b96      	ldr	r3, [pc, #600]	; (80140ac <tcp_receive+0x2c0>)
 8013e54:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013e56:	429a      	cmp	r2, r3
 8013e58:	d106      	bne.n	8013e68 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013e5e:	4b94      	ldr	r3, [pc, #592]	; (80140b0 <tcp_receive+0x2c4>)
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	1ad3      	subs	r3, r2, r3
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	db0e      	blt.n	8013e86 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013e6c:	4b90      	ldr	r3, [pc, #576]	; (80140b0 <tcp_receive+0x2c4>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013e70:	429a      	cmp	r2, r3
 8013e72:	d125      	bne.n	8013ec0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013e74:	4b8f      	ldr	r3, [pc, #572]	; (80140b4 <tcp_receive+0x2c8>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	89db      	ldrh	r3, [r3, #14]
 8013e7a:	b29a      	uxth	r2, r3
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013e82:	429a      	cmp	r2, r3
 8013e84:	d91c      	bls.n	8013ec0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013e86:	4b8b      	ldr	r3, [pc, #556]	; (80140b4 <tcp_receive+0x2c8>)
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	89db      	ldrh	r3, [r3, #14]
 8013e8c:	b29a      	uxth	r2, r3
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013ea0:	429a      	cmp	r2, r3
 8013ea2:	d205      	bcs.n	8013eb0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013eb0:	4b7e      	ldr	r3, [pc, #504]	; (80140ac <tcp_receive+0x2c0>)
 8013eb2:	681a      	ldr	r2, [r3, #0]
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8013eb8:	4b7d      	ldr	r3, [pc, #500]	; (80140b0 <tcp_receive+0x2c4>)
 8013eba:	681a      	ldr	r2, [r3, #0]
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013ec0:	4b7b      	ldr	r3, [pc, #492]	; (80140b0 <tcp_receive+0x2c4>)
 8013ec2:	681a      	ldr	r2, [r3, #0]
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013ec8:	1ad3      	subs	r3, r2, r3
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	dc58      	bgt.n	8013f80 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013ece:	4b7a      	ldr	r3, [pc, #488]	; (80140b8 <tcp_receive+0x2cc>)
 8013ed0:	881b      	ldrh	r3, [r3, #0]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d14b      	bne.n	8013f6e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013eda:	687a      	ldr	r2, [r7, #4]
 8013edc:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013ee0:	4413      	add	r3, r2
 8013ee2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013ee4:	429a      	cmp	r2, r3
 8013ee6:	d142      	bne.n	8013f6e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	db3d      	blt.n	8013f6e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013ef6:	4b6e      	ldr	r3, [pc, #440]	; (80140b0 <tcp_receive+0x2c4>)
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	429a      	cmp	r2, r3
 8013efc:	d137      	bne.n	8013f6e <tcp_receive+0x182>
              found_dupack = 1;
 8013efe:	2301      	movs	r3, #1
 8013f00:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f08:	2bff      	cmp	r3, #255	; 0xff
 8013f0a:	d007      	beq.n	8013f1c <tcp_receive+0x130>
                ++pcb->dupacks;
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f12:	3301      	adds	r3, #1
 8013f14:	b2da      	uxtb	r2, r3
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f22:	2b03      	cmp	r3, #3
 8013f24:	d91b      	bls.n	8013f5e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f30:	4413      	add	r3, r2
 8013f32:	b29a      	uxth	r2, r3
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013f3a:	429a      	cmp	r2, r3
 8013f3c:	d30a      	bcc.n	8013f54 <tcp_receive+0x168>
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f48:	4413      	add	r3, r2
 8013f4a:	b29a      	uxth	r2, r3
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013f52:	e004      	b.n	8013f5e <tcp_receive+0x172>
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013f5a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f64:	2b02      	cmp	r3, #2
 8013f66:	d902      	bls.n	8013f6e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013f68:	6878      	ldr	r0, [r7, #4]
 8013f6a:	f002 fb45 	bl	80165f8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	f040 8160 	bne.w	8014236 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	2200      	movs	r2, #0
 8013f7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013f7e:	e15a      	b.n	8014236 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013f80:	4b4b      	ldr	r3, [pc, #300]	; (80140b0 <tcp_receive+0x2c4>)
 8013f82:	681a      	ldr	r2, [r3, #0]
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013f88:	1ad3      	subs	r3, r2, r3
 8013f8a:	3b01      	subs	r3, #1
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	f2c0 814d 	blt.w	801422c <tcp_receive+0x440>
 8013f92:	4b47      	ldr	r3, [pc, #284]	; (80140b0 <tcp_receive+0x2c4>)
 8013f94:	681a      	ldr	r2, [r3, #0]
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013f9a:	1ad3      	subs	r3, r2, r3
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	f300 8145 	bgt.w	801422c <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	8b5b      	ldrh	r3, [r3, #26]
 8013fa6:	f003 0304 	and.w	r3, r3, #4
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d010      	beq.n	8013fd0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	8b5b      	ldrh	r3, [r3, #26]
 8013fb2:	f023 0304 	bic.w	r3, r3, #4
 8013fb6:	b29a      	uxth	r2, r3
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	2200      	movs	r2, #0
 8013fcc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	2200      	movs	r2, #0
 8013fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013fde:	10db      	asrs	r3, r3, #3
 8013fe0:	b21b      	sxth	r3, r3
 8013fe2:	b29a      	uxth	r2, r3
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013fea:	b29b      	uxth	r3, r3
 8013fec:	4413      	add	r3, r2
 8013fee:	b29b      	uxth	r3, r3
 8013ff0:	b21a      	sxth	r2, r3
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013ff8:	4b2d      	ldr	r3, [pc, #180]	; (80140b0 <tcp_receive+0x2c4>)
 8013ffa:	681b      	ldr	r3, [r3, #0]
 8013ffc:	b29a      	uxth	r2, r3
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014002:	b29b      	uxth	r3, r3
 8014004:	1ad3      	subs	r3, r2, r3
 8014006:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	2200      	movs	r2, #0
 801400c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8014010:	4b27      	ldr	r3, [pc, #156]	; (80140b0 <tcp_receive+0x2c4>)
 8014012:	681a      	ldr	r2, [r3, #0]
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	7d1b      	ldrb	r3, [r3, #20]
 801401c:	2b03      	cmp	r3, #3
 801401e:	f240 8096 	bls.w	801414e <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801402e:	429a      	cmp	r2, r3
 8014030:	d244      	bcs.n	80140bc <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	8b5b      	ldrh	r3, [r3, #26]
 8014036:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801403a:	2b00      	cmp	r3, #0
 801403c:	d001      	beq.n	8014042 <tcp_receive+0x256>
 801403e:	2301      	movs	r3, #1
 8014040:	e000      	b.n	8014044 <tcp_receive+0x258>
 8014042:	2302      	movs	r3, #2
 8014044:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014048:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 801404c:	b29a      	uxth	r2, r3
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014052:	fb12 f303 	smulbb	r3, r2, r3
 8014056:	b29b      	uxth	r3, r3
 8014058:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801405a:	4293      	cmp	r3, r2
 801405c:	bf28      	it	cs
 801405e:	4613      	movcs	r3, r2
 8014060:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014068:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801406a:	4413      	add	r3, r2
 801406c:	b29a      	uxth	r2, r3
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014074:	429a      	cmp	r2, r3
 8014076:	d309      	bcc.n	801408c <tcp_receive+0x2a0>
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801407e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014080:	4413      	add	r3, r2
 8014082:	b29a      	uxth	r2, r3
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801408a:	e060      	b.n	801414e <tcp_receive+0x362>
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014092:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014096:	e05a      	b.n	801414e <tcp_receive+0x362>
 8014098:	0801ca4c 	.word	0x0801ca4c
 801409c:	0801cd7c 	.word	0x0801cd7c
 80140a0:	0801ca98 	.word	0x0801ca98
 80140a4:	0801cd98 	.word	0x0801cd98
 80140a8:	20000978 	.word	0x20000978
 80140ac:	2000096c 	.word	0x2000096c
 80140b0:	20000970 	.word	0x20000970
 80140b4:	2000095c 	.word	0x2000095c
 80140b8:	20000976 	.word	0x20000976
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80140c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80140c4:	4413      	add	r3, r2
 80140c6:	b29a      	uxth	r2, r3
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80140ce:	429a      	cmp	r2, r3
 80140d0:	d309      	bcc.n	80140e6 <tcp_receive+0x2fa>
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80140d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80140da:	4413      	add	r3, r2
 80140dc:	b29a      	uxth	r2, r3
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80140e4:	e004      	b.n	80140f0 <tcp_receive+0x304>
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80140ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80140fc:	429a      	cmp	r2, r3
 80140fe:	d326      	bcc.n	801414e <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801410c:	1ad3      	subs	r3, r2, r3
 801410e:	b29a      	uxth	r2, r3
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014120:	4413      	add	r3, r2
 8014122:	b29a      	uxth	r2, r3
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801412a:	429a      	cmp	r2, r3
 801412c:	d30a      	bcc.n	8014144 <tcp_receive+0x358>
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014138:	4413      	add	r3, r2
 801413a:	b29a      	uxth	r2, r3
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014142:	e004      	b.n	801414e <tcp_receive+0x362>
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801414a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014156:	4a98      	ldr	r2, [pc, #608]	; (80143b8 <tcp_receive+0x5cc>)
 8014158:	6878      	ldr	r0, [r7, #4]
 801415a:	f7ff fdcb 	bl	8013cf4 <tcp_free_acked_segments>
 801415e:	4602      	mov	r2, r0
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801416c:	4a93      	ldr	r2, [pc, #588]	; (80143bc <tcp_receive+0x5d0>)
 801416e:	6878      	ldr	r0, [r7, #4]
 8014170:	f7ff fdc0 	bl	8013cf4 <tcp_free_acked_segments>
 8014174:	4602      	mov	r2, r0
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801417e:	2b00      	cmp	r3, #0
 8014180:	d104      	bne.n	801418c <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014188:	861a      	strh	r2, [r3, #48]	; 0x30
 801418a:	e002      	b.n	8014192 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	2200      	movs	r2, #0
 8014190:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	2200      	movs	r2, #0
 8014196:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801419c:	2b00      	cmp	r3, #0
 801419e:	d103      	bne.n	80141a8 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	2200      	movs	r2, #0
 80141a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80141ae:	4b84      	ldr	r3, [pc, #528]	; (80143c0 <tcp_receive+0x5d4>)
 80141b0:	881b      	ldrh	r3, [r3, #0]
 80141b2:	4413      	add	r3, r2
 80141b4:	b29a      	uxth	r2, r3
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	8b5b      	ldrh	r3, [r3, #26]
 80141c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d035      	beq.n	8014234 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d118      	bne.n	8014202 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d00c      	beq.n	80141f2 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80141e0:	68db      	ldr	r3, [r3, #12]
 80141e2:	685b      	ldr	r3, [r3, #4]
 80141e4:	4618      	mov	r0, r3
 80141e6:	f7fa ffcf 	bl	800f188 <lwip_htonl>
 80141ea:	4603      	mov	r3, r0
 80141ec:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	dc20      	bgt.n	8014234 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	8b5b      	ldrh	r3, [r3, #26]
 80141f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80141fa:	b29a      	uxth	r2, r3
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014200:	e018      	b.n	8014234 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801420a:	68db      	ldr	r3, [r3, #12]
 801420c:	685b      	ldr	r3, [r3, #4]
 801420e:	4618      	mov	r0, r3
 8014210:	f7fa ffba 	bl	800f188 <lwip_htonl>
 8014214:	4603      	mov	r3, r0
 8014216:	1ae3      	subs	r3, r4, r3
 8014218:	2b00      	cmp	r3, #0
 801421a:	dc0b      	bgt.n	8014234 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	8b5b      	ldrh	r3, [r3, #26]
 8014220:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014224:	b29a      	uxth	r2, r3
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801422a:	e003      	b.n	8014234 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801422c:	6878      	ldr	r0, [r7, #4]
 801422e:	f002 fbd1 	bl	80169d4 <tcp_send_empty_ack>
 8014232:	e000      	b.n	8014236 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014234:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801423a:	2b00      	cmp	r3, #0
 801423c:	d05b      	beq.n	80142f6 <tcp_receive+0x50a>
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014242:	4b60      	ldr	r3, [pc, #384]	; (80143c4 <tcp_receive+0x5d8>)
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	1ad3      	subs	r3, r2, r3
 8014248:	2b00      	cmp	r3, #0
 801424a:	da54      	bge.n	80142f6 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801424c:	4b5e      	ldr	r3, [pc, #376]	; (80143c8 <tcp_receive+0x5dc>)
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	b29a      	uxth	r2, r3
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014256:	b29b      	uxth	r3, r3
 8014258:	1ad3      	subs	r3, r2, r3
 801425a:	b29b      	uxth	r3, r3
 801425c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8014260:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801426a:	10db      	asrs	r3, r3, #3
 801426c:	b21b      	sxth	r3, r3
 801426e:	b29b      	uxth	r3, r3
 8014270:	1ad3      	subs	r3, r2, r3
 8014272:	b29b      	uxth	r3, r3
 8014274:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801427e:	b29a      	uxth	r2, r3
 8014280:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014284:	4413      	add	r3, r2
 8014286:	b29b      	uxth	r3, r3
 8014288:	b21a      	sxth	r2, r3
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801428e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8014292:	2b00      	cmp	r3, #0
 8014294:	da05      	bge.n	80142a2 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8014296:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801429a:	425b      	negs	r3, r3
 801429c:	b29b      	uxth	r3, r3
 801429e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80142a2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80142ac:	109b      	asrs	r3, r3, #2
 80142ae:	b21b      	sxth	r3, r3
 80142b0:	b29b      	uxth	r3, r3
 80142b2:	1ad3      	subs	r3, r2, r3
 80142b4:	b29b      	uxth	r3, r3
 80142b6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80142c0:	b29a      	uxth	r2, r3
 80142c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80142c6:	4413      	add	r3, r2
 80142c8:	b29b      	uxth	r3, r3
 80142ca:	b21a      	sxth	r2, r3
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80142d6:	10db      	asrs	r3, r3, #3
 80142d8:	b21b      	sxth	r3, r3
 80142da:	b29a      	uxth	r2, r3
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80142e2:	b29b      	uxth	r3, r3
 80142e4:	4413      	add	r3, r2
 80142e6:	b29b      	uxth	r3, r3
 80142e8:	b21a      	sxth	r2, r3
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	2200      	movs	r2, #0
 80142f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80142f6:	4b35      	ldr	r3, [pc, #212]	; (80143cc <tcp_receive+0x5e0>)
 80142f8:	881b      	ldrh	r3, [r3, #0]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	f000 84e1 	beq.w	8014cc2 <tcp_receive+0xed6>
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	7d1b      	ldrb	r3, [r3, #20]
 8014304:	2b06      	cmp	r3, #6
 8014306:	f200 84dc 	bhi.w	8014cc2 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801430e:	4b30      	ldr	r3, [pc, #192]	; (80143d0 <tcp_receive+0x5e4>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	1ad3      	subs	r3, r2, r3
 8014314:	3b01      	subs	r3, #1
 8014316:	2b00      	cmp	r3, #0
 8014318:	f2c0 808e 	blt.w	8014438 <tcp_receive+0x64c>
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014320:	4b2a      	ldr	r3, [pc, #168]	; (80143cc <tcp_receive+0x5e0>)
 8014322:	881b      	ldrh	r3, [r3, #0]
 8014324:	4619      	mov	r1, r3
 8014326:	4b2a      	ldr	r3, [pc, #168]	; (80143d0 <tcp_receive+0x5e4>)
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	440b      	add	r3, r1
 801432c:	1ad3      	subs	r3, r2, r3
 801432e:	3301      	adds	r3, #1
 8014330:	2b00      	cmp	r3, #0
 8014332:	f300 8081 	bgt.w	8014438 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014336:	4b27      	ldr	r3, [pc, #156]	; (80143d4 <tcp_receive+0x5e8>)
 8014338:	685b      	ldr	r3, [r3, #4]
 801433a:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014340:	4b23      	ldr	r3, [pc, #140]	; (80143d0 <tcp_receive+0x5e4>)
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	1ad3      	subs	r3, r2, r3
 8014346:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014348:	4b22      	ldr	r3, [pc, #136]	; (80143d4 <tcp_receive+0x5e8>)
 801434a:	685b      	ldr	r3, [r3, #4]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d106      	bne.n	801435e <tcp_receive+0x572>
 8014350:	4b21      	ldr	r3, [pc, #132]	; (80143d8 <tcp_receive+0x5ec>)
 8014352:	f240 5294 	movw	r2, #1428	; 0x594
 8014356:	4921      	ldr	r1, [pc, #132]	; (80143dc <tcp_receive+0x5f0>)
 8014358:	4821      	ldr	r0, [pc, #132]	; (80143e0 <tcp_receive+0x5f4>)
 801435a:	f005 fe83 	bl	801a064 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801435e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014360:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8014364:	4293      	cmp	r3, r2
 8014366:	d906      	bls.n	8014376 <tcp_receive+0x58a>
 8014368:	4b1b      	ldr	r3, [pc, #108]	; (80143d8 <tcp_receive+0x5ec>)
 801436a:	f240 5295 	movw	r2, #1429	; 0x595
 801436e:	491d      	ldr	r1, [pc, #116]	; (80143e4 <tcp_receive+0x5f8>)
 8014370:	481b      	ldr	r0, [pc, #108]	; (80143e0 <tcp_receive+0x5f4>)
 8014372:	f005 fe77 	bl	801a064 <iprintf>
      off = (u16_t)off32;
 8014376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014378:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801437c:	4b15      	ldr	r3, [pc, #84]	; (80143d4 <tcp_receive+0x5e8>)
 801437e:	685b      	ldr	r3, [r3, #4]
 8014380:	891b      	ldrh	r3, [r3, #8]
 8014382:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014386:	429a      	cmp	r2, r3
 8014388:	d906      	bls.n	8014398 <tcp_receive+0x5ac>
 801438a:	4b13      	ldr	r3, [pc, #76]	; (80143d8 <tcp_receive+0x5ec>)
 801438c:	f240 5297 	movw	r2, #1431	; 0x597
 8014390:	4915      	ldr	r1, [pc, #84]	; (80143e8 <tcp_receive+0x5fc>)
 8014392:	4813      	ldr	r0, [pc, #76]	; (80143e0 <tcp_receive+0x5f4>)
 8014394:	f005 fe66 	bl	801a064 <iprintf>
      inseg.len -= off;
 8014398:	4b0e      	ldr	r3, [pc, #56]	; (80143d4 <tcp_receive+0x5e8>)
 801439a:	891a      	ldrh	r2, [r3, #8]
 801439c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80143a0:	1ad3      	subs	r3, r2, r3
 80143a2:	b29a      	uxth	r2, r3
 80143a4:	4b0b      	ldr	r3, [pc, #44]	; (80143d4 <tcp_receive+0x5e8>)
 80143a6:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80143a8:	4b0a      	ldr	r3, [pc, #40]	; (80143d4 <tcp_receive+0x5e8>)
 80143aa:	685b      	ldr	r3, [r3, #4]
 80143ac:	891a      	ldrh	r2, [r3, #8]
 80143ae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80143b2:	1ad3      	subs	r3, r2, r3
 80143b4:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80143b6:	e029      	b.n	801440c <tcp_receive+0x620>
 80143b8:	0801cdb4 	.word	0x0801cdb4
 80143bc:	0801cdbc 	.word	0x0801cdbc
 80143c0:	20000974 	.word	0x20000974
 80143c4:	20000970 	.word	0x20000970
 80143c8:	2001bc8c 	.word	0x2001bc8c
 80143cc:	20000976 	.word	0x20000976
 80143d0:	2000096c 	.word	0x2000096c
 80143d4:	2000094c 	.word	0x2000094c
 80143d8:	0801ca4c 	.word	0x0801ca4c
 80143dc:	0801cdc4 	.word	0x0801cdc4
 80143e0:	0801ca98 	.word	0x0801ca98
 80143e4:	0801cdd4 	.word	0x0801cdd4
 80143e8:	0801cde4 	.word	0x0801cde4
        off -= p->len;
 80143ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80143ee:	895b      	ldrh	r3, [r3, #10]
 80143f0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80143f4:	1ad3      	subs	r3, r2, r3
 80143f6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80143fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80143fc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80143fe:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8014400:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014402:	2200      	movs	r2, #0
 8014404:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014406:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014408:	681b      	ldr	r3, [r3, #0]
 801440a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 801440c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801440e:	895b      	ldrh	r3, [r3, #10]
 8014410:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014414:	429a      	cmp	r2, r3
 8014416:	d8e9      	bhi.n	80143ec <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014418:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801441c:	4619      	mov	r1, r3
 801441e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8014420:	f7fc f8da 	bl	80105d8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014428:	4a91      	ldr	r2, [pc, #580]	; (8014670 <tcp_receive+0x884>)
 801442a:	6013      	str	r3, [r2, #0]
 801442c:	4b91      	ldr	r3, [pc, #580]	; (8014674 <tcp_receive+0x888>)
 801442e:	68db      	ldr	r3, [r3, #12]
 8014430:	4a8f      	ldr	r2, [pc, #572]	; (8014670 <tcp_receive+0x884>)
 8014432:	6812      	ldr	r2, [r2, #0]
 8014434:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014436:	e00d      	b.n	8014454 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014438:	4b8d      	ldr	r3, [pc, #564]	; (8014670 <tcp_receive+0x884>)
 801443a:	681a      	ldr	r2, [r3, #0]
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014440:	1ad3      	subs	r3, r2, r3
 8014442:	2b00      	cmp	r3, #0
 8014444:	da06      	bge.n	8014454 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	8b5b      	ldrh	r3, [r3, #26]
 801444a:	f043 0302 	orr.w	r3, r3, #2
 801444e:	b29a      	uxth	r2, r3
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014454:	4b86      	ldr	r3, [pc, #536]	; (8014670 <tcp_receive+0x884>)
 8014456:	681a      	ldr	r2, [r3, #0]
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801445c:	1ad3      	subs	r3, r2, r3
 801445e:	2b00      	cmp	r3, #0
 8014460:	f2c0 842a 	blt.w	8014cb8 <tcp_receive+0xecc>
 8014464:	4b82      	ldr	r3, [pc, #520]	; (8014670 <tcp_receive+0x884>)
 8014466:	681a      	ldr	r2, [r3, #0]
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801446c:	6879      	ldr	r1, [r7, #4]
 801446e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014470:	440b      	add	r3, r1
 8014472:	1ad3      	subs	r3, r2, r3
 8014474:	3301      	adds	r3, #1
 8014476:	2b00      	cmp	r3, #0
 8014478:	f300 841e 	bgt.w	8014cb8 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014480:	4b7b      	ldr	r3, [pc, #492]	; (8014670 <tcp_receive+0x884>)
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	429a      	cmp	r2, r3
 8014486:	f040 829a 	bne.w	80149be <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801448a:	4b7a      	ldr	r3, [pc, #488]	; (8014674 <tcp_receive+0x888>)
 801448c:	891c      	ldrh	r4, [r3, #8]
 801448e:	4b79      	ldr	r3, [pc, #484]	; (8014674 <tcp_receive+0x888>)
 8014490:	68db      	ldr	r3, [r3, #12]
 8014492:	899b      	ldrh	r3, [r3, #12]
 8014494:	b29b      	uxth	r3, r3
 8014496:	4618      	mov	r0, r3
 8014498:	f7fa fe61 	bl	800f15e <lwip_htons>
 801449c:	4603      	mov	r3, r0
 801449e:	b2db      	uxtb	r3, r3
 80144a0:	f003 0303 	and.w	r3, r3, #3
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d001      	beq.n	80144ac <tcp_receive+0x6c0>
 80144a8:	2301      	movs	r3, #1
 80144aa:	e000      	b.n	80144ae <tcp_receive+0x6c2>
 80144ac:	2300      	movs	r3, #0
 80144ae:	4423      	add	r3, r4
 80144b0:	b29a      	uxth	r2, r3
 80144b2:	4b71      	ldr	r3, [pc, #452]	; (8014678 <tcp_receive+0x88c>)
 80144b4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80144ba:	4b6f      	ldr	r3, [pc, #444]	; (8014678 <tcp_receive+0x88c>)
 80144bc:	881b      	ldrh	r3, [r3, #0]
 80144be:	429a      	cmp	r2, r3
 80144c0:	d275      	bcs.n	80145ae <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80144c2:	4b6c      	ldr	r3, [pc, #432]	; (8014674 <tcp_receive+0x888>)
 80144c4:	68db      	ldr	r3, [r3, #12]
 80144c6:	899b      	ldrh	r3, [r3, #12]
 80144c8:	b29b      	uxth	r3, r3
 80144ca:	4618      	mov	r0, r3
 80144cc:	f7fa fe47 	bl	800f15e <lwip_htons>
 80144d0:	4603      	mov	r3, r0
 80144d2:	b2db      	uxtb	r3, r3
 80144d4:	f003 0301 	and.w	r3, r3, #1
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d01f      	beq.n	801451c <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80144dc:	4b65      	ldr	r3, [pc, #404]	; (8014674 <tcp_receive+0x888>)
 80144de:	68db      	ldr	r3, [r3, #12]
 80144e0:	899b      	ldrh	r3, [r3, #12]
 80144e2:	b29b      	uxth	r3, r3
 80144e4:	b21b      	sxth	r3, r3
 80144e6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80144ea:	b21c      	sxth	r4, r3
 80144ec:	4b61      	ldr	r3, [pc, #388]	; (8014674 <tcp_receive+0x888>)
 80144ee:	68db      	ldr	r3, [r3, #12]
 80144f0:	899b      	ldrh	r3, [r3, #12]
 80144f2:	b29b      	uxth	r3, r3
 80144f4:	4618      	mov	r0, r3
 80144f6:	f7fa fe32 	bl	800f15e <lwip_htons>
 80144fa:	4603      	mov	r3, r0
 80144fc:	b2db      	uxtb	r3, r3
 80144fe:	b29b      	uxth	r3, r3
 8014500:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014504:	b29b      	uxth	r3, r3
 8014506:	4618      	mov	r0, r3
 8014508:	f7fa fe29 	bl	800f15e <lwip_htons>
 801450c:	4603      	mov	r3, r0
 801450e:	b21b      	sxth	r3, r3
 8014510:	4323      	orrs	r3, r4
 8014512:	b21a      	sxth	r2, r3
 8014514:	4b57      	ldr	r3, [pc, #348]	; (8014674 <tcp_receive+0x888>)
 8014516:	68db      	ldr	r3, [r3, #12]
 8014518:	b292      	uxth	r2, r2
 801451a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014520:	4b54      	ldr	r3, [pc, #336]	; (8014674 <tcp_receive+0x888>)
 8014522:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014524:	4b53      	ldr	r3, [pc, #332]	; (8014674 <tcp_receive+0x888>)
 8014526:	68db      	ldr	r3, [r3, #12]
 8014528:	899b      	ldrh	r3, [r3, #12]
 801452a:	b29b      	uxth	r3, r3
 801452c:	4618      	mov	r0, r3
 801452e:	f7fa fe16 	bl	800f15e <lwip_htons>
 8014532:	4603      	mov	r3, r0
 8014534:	b2db      	uxtb	r3, r3
 8014536:	f003 0302 	and.w	r3, r3, #2
 801453a:	2b00      	cmp	r3, #0
 801453c:	d005      	beq.n	801454a <tcp_receive+0x75e>
            inseg.len -= 1;
 801453e:	4b4d      	ldr	r3, [pc, #308]	; (8014674 <tcp_receive+0x888>)
 8014540:	891b      	ldrh	r3, [r3, #8]
 8014542:	3b01      	subs	r3, #1
 8014544:	b29a      	uxth	r2, r3
 8014546:	4b4b      	ldr	r3, [pc, #300]	; (8014674 <tcp_receive+0x888>)
 8014548:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801454a:	4b4a      	ldr	r3, [pc, #296]	; (8014674 <tcp_receive+0x888>)
 801454c:	685b      	ldr	r3, [r3, #4]
 801454e:	4a49      	ldr	r2, [pc, #292]	; (8014674 <tcp_receive+0x888>)
 8014550:	8912      	ldrh	r2, [r2, #8]
 8014552:	4611      	mov	r1, r2
 8014554:	4618      	mov	r0, r3
 8014556:	f7fb ff3f 	bl	80103d8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801455a:	4b46      	ldr	r3, [pc, #280]	; (8014674 <tcp_receive+0x888>)
 801455c:	891c      	ldrh	r4, [r3, #8]
 801455e:	4b45      	ldr	r3, [pc, #276]	; (8014674 <tcp_receive+0x888>)
 8014560:	68db      	ldr	r3, [r3, #12]
 8014562:	899b      	ldrh	r3, [r3, #12]
 8014564:	b29b      	uxth	r3, r3
 8014566:	4618      	mov	r0, r3
 8014568:	f7fa fdf9 	bl	800f15e <lwip_htons>
 801456c:	4603      	mov	r3, r0
 801456e:	b2db      	uxtb	r3, r3
 8014570:	f003 0303 	and.w	r3, r3, #3
 8014574:	2b00      	cmp	r3, #0
 8014576:	d001      	beq.n	801457c <tcp_receive+0x790>
 8014578:	2301      	movs	r3, #1
 801457a:	e000      	b.n	801457e <tcp_receive+0x792>
 801457c:	2300      	movs	r3, #0
 801457e:	4423      	add	r3, r4
 8014580:	b29a      	uxth	r2, r3
 8014582:	4b3d      	ldr	r3, [pc, #244]	; (8014678 <tcp_receive+0x88c>)
 8014584:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014586:	4b3c      	ldr	r3, [pc, #240]	; (8014678 <tcp_receive+0x88c>)
 8014588:	881b      	ldrh	r3, [r3, #0]
 801458a:	461a      	mov	r2, r3
 801458c:	4b38      	ldr	r3, [pc, #224]	; (8014670 <tcp_receive+0x884>)
 801458e:	681b      	ldr	r3, [r3, #0]
 8014590:	441a      	add	r2, r3
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014596:	6879      	ldr	r1, [r7, #4]
 8014598:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801459a:	440b      	add	r3, r1
 801459c:	429a      	cmp	r2, r3
 801459e:	d006      	beq.n	80145ae <tcp_receive+0x7c2>
 80145a0:	4b36      	ldr	r3, [pc, #216]	; (801467c <tcp_receive+0x890>)
 80145a2:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80145a6:	4936      	ldr	r1, [pc, #216]	; (8014680 <tcp_receive+0x894>)
 80145a8:	4836      	ldr	r0, [pc, #216]	; (8014684 <tcp_receive+0x898>)
 80145aa:	f005 fd5b 	bl	801a064 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	f000 80e7 	beq.w	8014786 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80145b8:	4b2e      	ldr	r3, [pc, #184]	; (8014674 <tcp_receive+0x888>)
 80145ba:	68db      	ldr	r3, [r3, #12]
 80145bc:	899b      	ldrh	r3, [r3, #12]
 80145be:	b29b      	uxth	r3, r3
 80145c0:	4618      	mov	r0, r3
 80145c2:	f7fa fdcc 	bl	800f15e <lwip_htons>
 80145c6:	4603      	mov	r3, r0
 80145c8:	b2db      	uxtb	r3, r3
 80145ca:	f003 0301 	and.w	r3, r3, #1
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d010      	beq.n	80145f4 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80145d2:	e00a      	b.n	80145ea <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145d8:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145de:	681a      	ldr	r2, [r3, #0]
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80145e4:	68f8      	ldr	r0, [r7, #12]
 80145e6:	f7fd fce4 	bl	8011fb2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d1f0      	bne.n	80145d4 <tcp_receive+0x7e8>
 80145f2:	e0c8      	b.n	8014786 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145f8:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80145fa:	e052      	b.n	80146a2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80145fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80145fe:	68db      	ldr	r3, [r3, #12]
 8014600:	899b      	ldrh	r3, [r3, #12]
 8014602:	b29b      	uxth	r3, r3
 8014604:	4618      	mov	r0, r3
 8014606:	f7fa fdaa 	bl	800f15e <lwip_htons>
 801460a:	4603      	mov	r3, r0
 801460c:	b2db      	uxtb	r3, r3
 801460e:	f003 0301 	and.w	r3, r3, #1
 8014612:	2b00      	cmp	r3, #0
 8014614:	d03d      	beq.n	8014692 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014616:	4b17      	ldr	r3, [pc, #92]	; (8014674 <tcp_receive+0x888>)
 8014618:	68db      	ldr	r3, [r3, #12]
 801461a:	899b      	ldrh	r3, [r3, #12]
 801461c:	b29b      	uxth	r3, r3
 801461e:	4618      	mov	r0, r3
 8014620:	f7fa fd9d 	bl	800f15e <lwip_htons>
 8014624:	4603      	mov	r3, r0
 8014626:	b2db      	uxtb	r3, r3
 8014628:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801462c:	2b00      	cmp	r3, #0
 801462e:	d130      	bne.n	8014692 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014630:	4b10      	ldr	r3, [pc, #64]	; (8014674 <tcp_receive+0x888>)
 8014632:	68db      	ldr	r3, [r3, #12]
 8014634:	899b      	ldrh	r3, [r3, #12]
 8014636:	b29c      	uxth	r4, r3
 8014638:	2001      	movs	r0, #1
 801463a:	f7fa fd90 	bl	800f15e <lwip_htons>
 801463e:	4603      	mov	r3, r0
 8014640:	461a      	mov	r2, r3
 8014642:	4b0c      	ldr	r3, [pc, #48]	; (8014674 <tcp_receive+0x888>)
 8014644:	68db      	ldr	r3, [r3, #12]
 8014646:	4322      	orrs	r2, r4
 8014648:	b292      	uxth	r2, r2
 801464a:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801464c:	4b09      	ldr	r3, [pc, #36]	; (8014674 <tcp_receive+0x888>)
 801464e:	891c      	ldrh	r4, [r3, #8]
 8014650:	4b08      	ldr	r3, [pc, #32]	; (8014674 <tcp_receive+0x888>)
 8014652:	68db      	ldr	r3, [r3, #12]
 8014654:	899b      	ldrh	r3, [r3, #12]
 8014656:	b29b      	uxth	r3, r3
 8014658:	4618      	mov	r0, r3
 801465a:	f7fa fd80 	bl	800f15e <lwip_htons>
 801465e:	4603      	mov	r3, r0
 8014660:	b2db      	uxtb	r3, r3
 8014662:	f003 0303 	and.w	r3, r3, #3
 8014666:	2b00      	cmp	r3, #0
 8014668:	d00e      	beq.n	8014688 <tcp_receive+0x89c>
 801466a:	2301      	movs	r3, #1
 801466c:	e00d      	b.n	801468a <tcp_receive+0x89e>
 801466e:	bf00      	nop
 8014670:	2000096c 	.word	0x2000096c
 8014674:	2000094c 	.word	0x2000094c
 8014678:	20000976 	.word	0x20000976
 801467c:	0801ca4c 	.word	0x0801ca4c
 8014680:	0801cdf4 	.word	0x0801cdf4
 8014684:	0801ca98 	.word	0x0801ca98
 8014688:	2300      	movs	r3, #0
 801468a:	4423      	add	r3, r4
 801468c:	b29a      	uxth	r2, r3
 801468e:	4b98      	ldr	r3, [pc, #608]	; (80148f0 <tcp_receive+0xb04>)
 8014690:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8014692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014694:	613b      	str	r3, [r7, #16]
              next = next->next;
 8014696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801469c:	6938      	ldr	r0, [r7, #16]
 801469e:	f7fd fc88 	bl	8011fb2 <tcp_seg_free>
            while (next &&
 80146a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d00e      	beq.n	80146c6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80146a8:	4b91      	ldr	r3, [pc, #580]	; (80148f0 <tcp_receive+0xb04>)
 80146aa:	881b      	ldrh	r3, [r3, #0]
 80146ac:	461a      	mov	r2, r3
 80146ae:	4b91      	ldr	r3, [pc, #580]	; (80148f4 <tcp_receive+0xb08>)
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	441a      	add	r2, r3
 80146b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146b6:	68db      	ldr	r3, [r3, #12]
 80146b8:	685b      	ldr	r3, [r3, #4]
 80146ba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80146bc:	8909      	ldrh	r1, [r1, #8]
 80146be:	440b      	add	r3, r1
 80146c0:	1ad3      	subs	r3, r2, r3
            while (next &&
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	da9a      	bge.n	80145fc <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80146c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d059      	beq.n	8014780 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80146cc:	4b88      	ldr	r3, [pc, #544]	; (80148f0 <tcp_receive+0xb04>)
 80146ce:	881b      	ldrh	r3, [r3, #0]
 80146d0:	461a      	mov	r2, r3
 80146d2:	4b88      	ldr	r3, [pc, #544]	; (80148f4 <tcp_receive+0xb08>)
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	441a      	add	r2, r3
 80146d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146da:	68db      	ldr	r3, [r3, #12]
 80146dc:	685b      	ldr	r3, [r3, #4]
 80146de:	1ad3      	subs	r3, r2, r3
            if (next &&
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	dd4d      	ble.n	8014780 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80146e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146e6:	68db      	ldr	r3, [r3, #12]
 80146e8:	685b      	ldr	r3, [r3, #4]
 80146ea:	b29a      	uxth	r2, r3
 80146ec:	4b81      	ldr	r3, [pc, #516]	; (80148f4 <tcp_receive+0xb08>)
 80146ee:	681b      	ldr	r3, [r3, #0]
 80146f0:	b29b      	uxth	r3, r3
 80146f2:	1ad3      	subs	r3, r2, r3
 80146f4:	b29a      	uxth	r2, r3
 80146f6:	4b80      	ldr	r3, [pc, #512]	; (80148f8 <tcp_receive+0xb0c>)
 80146f8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80146fa:	4b7f      	ldr	r3, [pc, #508]	; (80148f8 <tcp_receive+0xb0c>)
 80146fc:	68db      	ldr	r3, [r3, #12]
 80146fe:	899b      	ldrh	r3, [r3, #12]
 8014700:	b29b      	uxth	r3, r3
 8014702:	4618      	mov	r0, r3
 8014704:	f7fa fd2b 	bl	800f15e <lwip_htons>
 8014708:	4603      	mov	r3, r0
 801470a:	b2db      	uxtb	r3, r3
 801470c:	f003 0302 	and.w	r3, r3, #2
 8014710:	2b00      	cmp	r3, #0
 8014712:	d005      	beq.n	8014720 <tcp_receive+0x934>
                inseg.len -= 1;
 8014714:	4b78      	ldr	r3, [pc, #480]	; (80148f8 <tcp_receive+0xb0c>)
 8014716:	891b      	ldrh	r3, [r3, #8]
 8014718:	3b01      	subs	r3, #1
 801471a:	b29a      	uxth	r2, r3
 801471c:	4b76      	ldr	r3, [pc, #472]	; (80148f8 <tcp_receive+0xb0c>)
 801471e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014720:	4b75      	ldr	r3, [pc, #468]	; (80148f8 <tcp_receive+0xb0c>)
 8014722:	685b      	ldr	r3, [r3, #4]
 8014724:	4a74      	ldr	r2, [pc, #464]	; (80148f8 <tcp_receive+0xb0c>)
 8014726:	8912      	ldrh	r2, [r2, #8]
 8014728:	4611      	mov	r1, r2
 801472a:	4618      	mov	r0, r3
 801472c:	f7fb fe54 	bl	80103d8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014730:	4b71      	ldr	r3, [pc, #452]	; (80148f8 <tcp_receive+0xb0c>)
 8014732:	891c      	ldrh	r4, [r3, #8]
 8014734:	4b70      	ldr	r3, [pc, #448]	; (80148f8 <tcp_receive+0xb0c>)
 8014736:	68db      	ldr	r3, [r3, #12]
 8014738:	899b      	ldrh	r3, [r3, #12]
 801473a:	b29b      	uxth	r3, r3
 801473c:	4618      	mov	r0, r3
 801473e:	f7fa fd0e 	bl	800f15e <lwip_htons>
 8014742:	4603      	mov	r3, r0
 8014744:	b2db      	uxtb	r3, r3
 8014746:	f003 0303 	and.w	r3, r3, #3
 801474a:	2b00      	cmp	r3, #0
 801474c:	d001      	beq.n	8014752 <tcp_receive+0x966>
 801474e:	2301      	movs	r3, #1
 8014750:	e000      	b.n	8014754 <tcp_receive+0x968>
 8014752:	2300      	movs	r3, #0
 8014754:	4423      	add	r3, r4
 8014756:	b29a      	uxth	r2, r3
 8014758:	4b65      	ldr	r3, [pc, #404]	; (80148f0 <tcp_receive+0xb04>)
 801475a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801475c:	4b64      	ldr	r3, [pc, #400]	; (80148f0 <tcp_receive+0xb04>)
 801475e:	881b      	ldrh	r3, [r3, #0]
 8014760:	461a      	mov	r2, r3
 8014762:	4b64      	ldr	r3, [pc, #400]	; (80148f4 <tcp_receive+0xb08>)
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	441a      	add	r2, r3
 8014768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801476a:	68db      	ldr	r3, [r3, #12]
 801476c:	685b      	ldr	r3, [r3, #4]
 801476e:	429a      	cmp	r2, r3
 8014770:	d006      	beq.n	8014780 <tcp_receive+0x994>
 8014772:	4b62      	ldr	r3, [pc, #392]	; (80148fc <tcp_receive+0xb10>)
 8014774:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8014778:	4961      	ldr	r1, [pc, #388]	; (8014900 <tcp_receive+0xb14>)
 801477a:	4862      	ldr	r0, [pc, #392]	; (8014904 <tcp_receive+0xb18>)
 801477c:	f005 fc72 	bl	801a064 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014784:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8014786:	4b5a      	ldr	r3, [pc, #360]	; (80148f0 <tcp_receive+0xb04>)
 8014788:	881b      	ldrh	r3, [r3, #0]
 801478a:	461a      	mov	r2, r3
 801478c:	4b59      	ldr	r3, [pc, #356]	; (80148f4 <tcp_receive+0xb08>)
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	441a      	add	r2, r3
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801479a:	4b55      	ldr	r3, [pc, #340]	; (80148f0 <tcp_receive+0xb04>)
 801479c:	881b      	ldrh	r3, [r3, #0]
 801479e:	429a      	cmp	r2, r3
 80147a0:	d206      	bcs.n	80147b0 <tcp_receive+0x9c4>
 80147a2:	4b56      	ldr	r3, [pc, #344]	; (80148fc <tcp_receive+0xb10>)
 80147a4:	f240 6207 	movw	r2, #1543	; 0x607
 80147a8:	4957      	ldr	r1, [pc, #348]	; (8014908 <tcp_receive+0xb1c>)
 80147aa:	4856      	ldr	r0, [pc, #344]	; (8014904 <tcp_receive+0xb18>)
 80147ac:	f005 fc5a 	bl	801a064 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80147b4:	4b4e      	ldr	r3, [pc, #312]	; (80148f0 <tcp_receive+0xb04>)
 80147b6:	881b      	ldrh	r3, [r3, #0]
 80147b8:	1ad3      	subs	r3, r2, r3
 80147ba:	b29a      	uxth	r2, r3
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80147c0:	6878      	ldr	r0, [r7, #4]
 80147c2:	f7fc fdb5 	bl	8011330 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80147c6:	4b4c      	ldr	r3, [pc, #304]	; (80148f8 <tcp_receive+0xb0c>)
 80147c8:	685b      	ldr	r3, [r3, #4]
 80147ca:	891b      	ldrh	r3, [r3, #8]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d006      	beq.n	80147de <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80147d0:	4b49      	ldr	r3, [pc, #292]	; (80148f8 <tcp_receive+0xb0c>)
 80147d2:	685b      	ldr	r3, [r3, #4]
 80147d4:	4a4d      	ldr	r2, [pc, #308]	; (801490c <tcp_receive+0xb20>)
 80147d6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80147d8:	4b47      	ldr	r3, [pc, #284]	; (80148f8 <tcp_receive+0xb0c>)
 80147da:	2200      	movs	r2, #0
 80147dc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80147de:	4b46      	ldr	r3, [pc, #280]	; (80148f8 <tcp_receive+0xb0c>)
 80147e0:	68db      	ldr	r3, [r3, #12]
 80147e2:	899b      	ldrh	r3, [r3, #12]
 80147e4:	b29b      	uxth	r3, r3
 80147e6:	4618      	mov	r0, r3
 80147e8:	f7fa fcb9 	bl	800f15e <lwip_htons>
 80147ec:	4603      	mov	r3, r0
 80147ee:	b2db      	uxtb	r3, r3
 80147f0:	f003 0301 	and.w	r3, r3, #1
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	f000 80b8 	beq.w	801496a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80147fa:	4b45      	ldr	r3, [pc, #276]	; (8014910 <tcp_receive+0xb24>)
 80147fc:	781b      	ldrb	r3, [r3, #0]
 80147fe:	f043 0320 	orr.w	r3, r3, #32
 8014802:	b2da      	uxtb	r2, r3
 8014804:	4b42      	ldr	r3, [pc, #264]	; (8014910 <tcp_receive+0xb24>)
 8014806:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014808:	e0af      	b.n	801496a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801480e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014814:	68db      	ldr	r3, [r3, #12]
 8014816:	685b      	ldr	r3, [r3, #4]
 8014818:	4a36      	ldr	r2, [pc, #216]	; (80148f4 <tcp_receive+0xb08>)
 801481a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801481c:	68bb      	ldr	r3, [r7, #8]
 801481e:	891b      	ldrh	r3, [r3, #8]
 8014820:	461c      	mov	r4, r3
 8014822:	68bb      	ldr	r3, [r7, #8]
 8014824:	68db      	ldr	r3, [r3, #12]
 8014826:	899b      	ldrh	r3, [r3, #12]
 8014828:	b29b      	uxth	r3, r3
 801482a:	4618      	mov	r0, r3
 801482c:	f7fa fc97 	bl	800f15e <lwip_htons>
 8014830:	4603      	mov	r3, r0
 8014832:	b2db      	uxtb	r3, r3
 8014834:	f003 0303 	and.w	r3, r3, #3
 8014838:	2b00      	cmp	r3, #0
 801483a:	d001      	beq.n	8014840 <tcp_receive+0xa54>
 801483c:	2301      	movs	r3, #1
 801483e:	e000      	b.n	8014842 <tcp_receive+0xa56>
 8014840:	2300      	movs	r3, #0
 8014842:	191a      	adds	r2, r3, r4
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014848:	441a      	add	r2, r3
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014852:	461c      	mov	r4, r3
 8014854:	68bb      	ldr	r3, [r7, #8]
 8014856:	891b      	ldrh	r3, [r3, #8]
 8014858:	461d      	mov	r5, r3
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	68db      	ldr	r3, [r3, #12]
 801485e:	899b      	ldrh	r3, [r3, #12]
 8014860:	b29b      	uxth	r3, r3
 8014862:	4618      	mov	r0, r3
 8014864:	f7fa fc7b 	bl	800f15e <lwip_htons>
 8014868:	4603      	mov	r3, r0
 801486a:	b2db      	uxtb	r3, r3
 801486c:	f003 0303 	and.w	r3, r3, #3
 8014870:	2b00      	cmp	r3, #0
 8014872:	d001      	beq.n	8014878 <tcp_receive+0xa8c>
 8014874:	2301      	movs	r3, #1
 8014876:	e000      	b.n	801487a <tcp_receive+0xa8e>
 8014878:	2300      	movs	r3, #0
 801487a:	442b      	add	r3, r5
 801487c:	429c      	cmp	r4, r3
 801487e:	d206      	bcs.n	801488e <tcp_receive+0xaa2>
 8014880:	4b1e      	ldr	r3, [pc, #120]	; (80148fc <tcp_receive+0xb10>)
 8014882:	f240 622b 	movw	r2, #1579	; 0x62b
 8014886:	4923      	ldr	r1, [pc, #140]	; (8014914 <tcp_receive+0xb28>)
 8014888:	481e      	ldr	r0, [pc, #120]	; (8014904 <tcp_receive+0xb18>)
 801488a:	f005 fbeb 	bl	801a064 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801488e:	68bb      	ldr	r3, [r7, #8]
 8014890:	891b      	ldrh	r3, [r3, #8]
 8014892:	461c      	mov	r4, r3
 8014894:	68bb      	ldr	r3, [r7, #8]
 8014896:	68db      	ldr	r3, [r3, #12]
 8014898:	899b      	ldrh	r3, [r3, #12]
 801489a:	b29b      	uxth	r3, r3
 801489c:	4618      	mov	r0, r3
 801489e:	f7fa fc5e 	bl	800f15e <lwip_htons>
 80148a2:	4603      	mov	r3, r0
 80148a4:	b2db      	uxtb	r3, r3
 80148a6:	f003 0303 	and.w	r3, r3, #3
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d001      	beq.n	80148b2 <tcp_receive+0xac6>
 80148ae:	2301      	movs	r3, #1
 80148b0:	e000      	b.n	80148b4 <tcp_receive+0xac8>
 80148b2:	2300      	movs	r3, #0
 80148b4:	1919      	adds	r1, r3, r4
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80148ba:	b28b      	uxth	r3, r1
 80148bc:	1ad3      	subs	r3, r2, r3
 80148be:	b29a      	uxth	r2, r3
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80148c4:	6878      	ldr	r0, [r7, #4]
 80148c6:	f7fc fd33 	bl	8011330 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80148ca:	68bb      	ldr	r3, [r7, #8]
 80148cc:	685b      	ldr	r3, [r3, #4]
 80148ce:	891b      	ldrh	r3, [r3, #8]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d028      	beq.n	8014926 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80148d4:	4b0d      	ldr	r3, [pc, #52]	; (801490c <tcp_receive+0xb20>)
 80148d6:	681b      	ldr	r3, [r3, #0]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d01d      	beq.n	8014918 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80148dc:	4b0b      	ldr	r3, [pc, #44]	; (801490c <tcp_receive+0xb20>)
 80148de:	681a      	ldr	r2, [r3, #0]
 80148e0:	68bb      	ldr	r3, [r7, #8]
 80148e2:	685b      	ldr	r3, [r3, #4]
 80148e4:	4619      	mov	r1, r3
 80148e6:	4610      	mov	r0, r2
 80148e8:	f7fb ffbe 	bl	8010868 <pbuf_cat>
 80148ec:	e018      	b.n	8014920 <tcp_receive+0xb34>
 80148ee:	bf00      	nop
 80148f0:	20000976 	.word	0x20000976
 80148f4:	2000096c 	.word	0x2000096c
 80148f8:	2000094c 	.word	0x2000094c
 80148fc:	0801ca4c 	.word	0x0801ca4c
 8014900:	0801ce2c 	.word	0x0801ce2c
 8014904:	0801ca98 	.word	0x0801ca98
 8014908:	0801ce68 	.word	0x0801ce68
 801490c:	2000097c 	.word	0x2000097c
 8014910:	20000979 	.word	0x20000979
 8014914:	0801ce88 	.word	0x0801ce88
            } else {
              recv_data = cseg->p;
 8014918:	68bb      	ldr	r3, [r7, #8]
 801491a:	685b      	ldr	r3, [r3, #4]
 801491c:	4a70      	ldr	r2, [pc, #448]	; (8014ae0 <tcp_receive+0xcf4>)
 801491e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014920:	68bb      	ldr	r3, [r7, #8]
 8014922:	2200      	movs	r2, #0
 8014924:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014926:	68bb      	ldr	r3, [r7, #8]
 8014928:	68db      	ldr	r3, [r3, #12]
 801492a:	899b      	ldrh	r3, [r3, #12]
 801492c:	b29b      	uxth	r3, r3
 801492e:	4618      	mov	r0, r3
 8014930:	f7fa fc15 	bl	800f15e <lwip_htons>
 8014934:	4603      	mov	r3, r0
 8014936:	b2db      	uxtb	r3, r3
 8014938:	f003 0301 	and.w	r3, r3, #1
 801493c:	2b00      	cmp	r3, #0
 801493e:	d00d      	beq.n	801495c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014940:	4b68      	ldr	r3, [pc, #416]	; (8014ae4 <tcp_receive+0xcf8>)
 8014942:	781b      	ldrb	r3, [r3, #0]
 8014944:	f043 0320 	orr.w	r3, r3, #32
 8014948:	b2da      	uxtb	r2, r3
 801494a:	4b66      	ldr	r3, [pc, #408]	; (8014ae4 <tcp_receive+0xcf8>)
 801494c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	7d1b      	ldrb	r3, [r3, #20]
 8014952:	2b04      	cmp	r3, #4
 8014954:	d102      	bne.n	801495c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	2207      	movs	r2, #7
 801495a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	681a      	ldr	r2, [r3, #0]
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8014964:	68b8      	ldr	r0, [r7, #8]
 8014966:	f7fd fb24 	bl	8011fb2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801496e:	2b00      	cmp	r3, #0
 8014970:	d008      	beq.n	8014984 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014976:	68db      	ldr	r3, [r3, #12]
 8014978:	685a      	ldr	r2, [r3, #4]
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801497e:	429a      	cmp	r2, r3
 8014980:	f43f af43 	beq.w	801480a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	8b5b      	ldrh	r3, [r3, #26]
 8014988:	f003 0301 	and.w	r3, r3, #1
 801498c:	2b00      	cmp	r3, #0
 801498e:	d00e      	beq.n	80149ae <tcp_receive+0xbc2>
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	8b5b      	ldrh	r3, [r3, #26]
 8014994:	f023 0301 	bic.w	r3, r3, #1
 8014998:	b29a      	uxth	r2, r3
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	835a      	strh	r2, [r3, #26]
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	8b5b      	ldrh	r3, [r3, #26]
 80149a2:	f043 0302 	orr.w	r3, r3, #2
 80149a6:	b29a      	uxth	r2, r3
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80149ac:	e188      	b.n	8014cc0 <tcp_receive+0xed4>
        tcp_ack(pcb);
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	8b5b      	ldrh	r3, [r3, #26]
 80149b2:	f043 0301 	orr.w	r3, r3, #1
 80149b6:	b29a      	uxth	r2, r3
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80149bc:	e180      	b.n	8014cc0 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d106      	bne.n	80149d4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80149c6:	4848      	ldr	r0, [pc, #288]	; (8014ae8 <tcp_receive+0xcfc>)
 80149c8:	f7fd fb0c 	bl	8011fe4 <tcp_seg_copy>
 80149cc:	4602      	mov	r2, r0
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	675a      	str	r2, [r3, #116]	; 0x74
 80149d2:	e16d      	b.n	8014cb0 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80149d4:	2300      	movs	r3, #0
 80149d6:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80149de:	e157      	b.n	8014c90 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80149e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149e2:	68db      	ldr	r3, [r3, #12]
 80149e4:	685a      	ldr	r2, [r3, #4]
 80149e6:	4b41      	ldr	r3, [pc, #260]	; (8014aec <tcp_receive+0xd00>)
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	429a      	cmp	r2, r3
 80149ec:	d11d      	bne.n	8014a2a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80149ee:	4b3e      	ldr	r3, [pc, #248]	; (8014ae8 <tcp_receive+0xcfc>)
 80149f0:	891a      	ldrh	r2, [r3, #8]
 80149f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149f4:	891b      	ldrh	r3, [r3, #8]
 80149f6:	429a      	cmp	r2, r3
 80149f8:	f240 814f 	bls.w	8014c9a <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80149fc:	483a      	ldr	r0, [pc, #232]	; (8014ae8 <tcp_receive+0xcfc>)
 80149fe:	f7fd faf1 	bl	8011fe4 <tcp_seg_copy>
 8014a02:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8014a04:	697b      	ldr	r3, [r7, #20]
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	f000 8149 	beq.w	8014c9e <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8014a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d003      	beq.n	8014a1a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8014a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a14:	697a      	ldr	r2, [r7, #20]
 8014a16:	601a      	str	r2, [r3, #0]
 8014a18:	e002      	b.n	8014a20 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	697a      	ldr	r2, [r7, #20]
 8014a1e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014a20:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014a22:	6978      	ldr	r0, [r7, #20]
 8014a24:	f7ff f8de 	bl	8013be4 <tcp_oos_insert_segment>
                }
                break;
 8014a28:	e139      	b.n	8014c9e <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d117      	bne.n	8014a60 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014a30:	4b2e      	ldr	r3, [pc, #184]	; (8014aec <tcp_receive+0xd00>)
 8014a32:	681a      	ldr	r2, [r3, #0]
 8014a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a36:	68db      	ldr	r3, [r3, #12]
 8014a38:	685b      	ldr	r3, [r3, #4]
 8014a3a:	1ad3      	subs	r3, r2, r3
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	da57      	bge.n	8014af0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014a40:	4829      	ldr	r0, [pc, #164]	; (8014ae8 <tcp_receive+0xcfc>)
 8014a42:	f7fd facf 	bl	8011fe4 <tcp_seg_copy>
 8014a46:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014a48:	69bb      	ldr	r3, [r7, #24]
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	f000 8129 	beq.w	8014ca2 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	69ba      	ldr	r2, [r7, #24]
 8014a54:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8014a56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014a58:	69b8      	ldr	r0, [r7, #24]
 8014a5a:	f7ff f8c3 	bl	8013be4 <tcp_oos_insert_segment>
                  }
                  break;
 8014a5e:	e120      	b.n	8014ca2 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014a60:	4b22      	ldr	r3, [pc, #136]	; (8014aec <tcp_receive+0xd00>)
 8014a62:	681a      	ldr	r2, [r3, #0]
 8014a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a66:	68db      	ldr	r3, [r3, #12]
 8014a68:	685b      	ldr	r3, [r3, #4]
 8014a6a:	1ad3      	subs	r3, r2, r3
 8014a6c:	3b01      	subs	r3, #1
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	db3e      	blt.n	8014af0 <tcp_receive+0xd04>
 8014a72:	4b1e      	ldr	r3, [pc, #120]	; (8014aec <tcp_receive+0xd00>)
 8014a74:	681a      	ldr	r2, [r3, #0]
 8014a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a78:	68db      	ldr	r3, [r3, #12]
 8014a7a:	685b      	ldr	r3, [r3, #4]
 8014a7c:	1ad3      	subs	r3, r2, r3
 8014a7e:	3301      	adds	r3, #1
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	dc35      	bgt.n	8014af0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014a84:	4818      	ldr	r0, [pc, #96]	; (8014ae8 <tcp_receive+0xcfc>)
 8014a86:	f7fd faad 	bl	8011fe4 <tcp_seg_copy>
 8014a8a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014a8c:	69fb      	ldr	r3, [r7, #28]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	f000 8109 	beq.w	8014ca6 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8014a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a96:	68db      	ldr	r3, [r3, #12]
 8014a98:	685b      	ldr	r3, [r3, #4]
 8014a9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014a9c:	8912      	ldrh	r2, [r2, #8]
 8014a9e:	441a      	add	r2, r3
 8014aa0:	4b12      	ldr	r3, [pc, #72]	; (8014aec <tcp_receive+0xd00>)
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	1ad3      	subs	r3, r2, r3
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	dd12      	ble.n	8014ad0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014aaa:	4b10      	ldr	r3, [pc, #64]	; (8014aec <tcp_receive+0xd00>)
 8014aac:	681b      	ldr	r3, [r3, #0]
 8014aae:	b29a      	uxth	r2, r3
 8014ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ab2:	68db      	ldr	r3, [r3, #12]
 8014ab4:	685b      	ldr	r3, [r3, #4]
 8014ab6:	b29b      	uxth	r3, r3
 8014ab8:	1ad3      	subs	r3, r2, r3
 8014aba:	b29a      	uxth	r2, r3
 8014abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014abe:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ac2:	685a      	ldr	r2, [r3, #4]
 8014ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ac6:	891b      	ldrh	r3, [r3, #8]
 8014ac8:	4619      	mov	r1, r3
 8014aca:	4610      	mov	r0, r2
 8014acc:	f7fb fc84 	bl	80103d8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ad2:	69fa      	ldr	r2, [r7, #28]
 8014ad4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8014ad6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014ad8:	69f8      	ldr	r0, [r7, #28]
 8014ada:	f7ff f883 	bl	8013be4 <tcp_oos_insert_segment>
                  }
                  break;
 8014ade:	e0e2      	b.n	8014ca6 <tcp_receive+0xeba>
 8014ae0:	2000097c 	.word	0x2000097c
 8014ae4:	20000979 	.word	0x20000979
 8014ae8:	2000094c 	.word	0x2000094c
 8014aec:	2000096c 	.word	0x2000096c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014af2:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014af6:	681b      	ldr	r3, [r3, #0]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	f040 80c6 	bne.w	8014c8a <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014afe:	4b80      	ldr	r3, [pc, #512]	; (8014d00 <tcp_receive+0xf14>)
 8014b00:	681a      	ldr	r2, [r3, #0]
 8014b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b04:	68db      	ldr	r3, [r3, #12]
 8014b06:	685b      	ldr	r3, [r3, #4]
 8014b08:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	f340 80bd 	ble.w	8014c8a <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b12:	68db      	ldr	r3, [r3, #12]
 8014b14:	899b      	ldrh	r3, [r3, #12]
 8014b16:	b29b      	uxth	r3, r3
 8014b18:	4618      	mov	r0, r3
 8014b1a:	f7fa fb20 	bl	800f15e <lwip_htons>
 8014b1e:	4603      	mov	r3, r0
 8014b20:	b2db      	uxtb	r3, r3
 8014b22:	f003 0301 	and.w	r3, r3, #1
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	f040 80bf 	bne.w	8014caa <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014b2c:	4875      	ldr	r0, [pc, #468]	; (8014d04 <tcp_receive+0xf18>)
 8014b2e:	f7fd fa59 	bl	8011fe4 <tcp_seg_copy>
 8014b32:	4602      	mov	r2, r0
 8014b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b36:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	f000 80b6 	beq.w	8014cae <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b44:	68db      	ldr	r3, [r3, #12]
 8014b46:	685b      	ldr	r3, [r3, #4]
 8014b48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014b4a:	8912      	ldrh	r2, [r2, #8]
 8014b4c:	441a      	add	r2, r3
 8014b4e:	4b6c      	ldr	r3, [pc, #432]	; (8014d00 <tcp_receive+0xf14>)
 8014b50:	681b      	ldr	r3, [r3, #0]
 8014b52:	1ad3      	subs	r3, r2, r3
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	dd12      	ble.n	8014b7e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014b58:	4b69      	ldr	r3, [pc, #420]	; (8014d00 <tcp_receive+0xf14>)
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	b29a      	uxth	r2, r3
 8014b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b60:	68db      	ldr	r3, [r3, #12]
 8014b62:	685b      	ldr	r3, [r3, #4]
 8014b64:	b29b      	uxth	r3, r3
 8014b66:	1ad3      	subs	r3, r2, r3
 8014b68:	b29a      	uxth	r2, r3
 8014b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b6c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b70:	685a      	ldr	r2, [r3, #4]
 8014b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b74:	891b      	ldrh	r3, [r3, #8]
 8014b76:	4619      	mov	r1, r3
 8014b78:	4610      	mov	r0, r2
 8014b7a:	f7fb fc2d 	bl	80103d8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014b7e:	4b62      	ldr	r3, [pc, #392]	; (8014d08 <tcp_receive+0xf1c>)
 8014b80:	881b      	ldrh	r3, [r3, #0]
 8014b82:	461a      	mov	r2, r3
 8014b84:	4b5e      	ldr	r3, [pc, #376]	; (8014d00 <tcp_receive+0xf14>)
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	441a      	add	r2, r3
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014b8e:	6879      	ldr	r1, [r7, #4]
 8014b90:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014b92:	440b      	add	r3, r1
 8014b94:	1ad3      	subs	r3, r2, r3
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	f340 8089 	ble.w	8014cae <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	68db      	ldr	r3, [r3, #12]
 8014ba2:	899b      	ldrh	r3, [r3, #12]
 8014ba4:	b29b      	uxth	r3, r3
 8014ba6:	4618      	mov	r0, r3
 8014ba8:	f7fa fad9 	bl	800f15e <lwip_htons>
 8014bac:	4603      	mov	r3, r0
 8014bae:	b2db      	uxtb	r3, r3
 8014bb0:	f003 0301 	and.w	r3, r3, #1
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d022      	beq.n	8014bfe <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bba:	681b      	ldr	r3, [r3, #0]
 8014bbc:	68db      	ldr	r3, [r3, #12]
 8014bbe:	899b      	ldrh	r3, [r3, #12]
 8014bc0:	b29b      	uxth	r3, r3
 8014bc2:	b21b      	sxth	r3, r3
 8014bc4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014bc8:	b21c      	sxth	r4, r3
 8014bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	68db      	ldr	r3, [r3, #12]
 8014bd0:	899b      	ldrh	r3, [r3, #12]
 8014bd2:	b29b      	uxth	r3, r3
 8014bd4:	4618      	mov	r0, r3
 8014bd6:	f7fa fac2 	bl	800f15e <lwip_htons>
 8014bda:	4603      	mov	r3, r0
 8014bdc:	b2db      	uxtb	r3, r3
 8014bde:	b29b      	uxth	r3, r3
 8014be0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014be4:	b29b      	uxth	r3, r3
 8014be6:	4618      	mov	r0, r3
 8014be8:	f7fa fab9 	bl	800f15e <lwip_htons>
 8014bec:	4603      	mov	r3, r0
 8014bee:	b21b      	sxth	r3, r3
 8014bf0:	4323      	orrs	r3, r4
 8014bf2:	b21a      	sxth	r2, r3
 8014bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bf6:	681b      	ldr	r3, [r3, #0]
 8014bf8:	68db      	ldr	r3, [r3, #12]
 8014bfa:	b292      	uxth	r2, r2
 8014bfc:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c02:	b29a      	uxth	r2, r3
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014c08:	4413      	add	r3, r2
 8014c0a:	b299      	uxth	r1, r3
 8014c0c:	4b3c      	ldr	r3, [pc, #240]	; (8014d00 <tcp_receive+0xf14>)
 8014c0e:	681b      	ldr	r3, [r3, #0]
 8014c10:	b29a      	uxth	r2, r3
 8014c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	1a8a      	subs	r2, r1, r2
 8014c18:	b292      	uxth	r2, r2
 8014c1a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	685a      	ldr	r2, [r3, #4]
 8014c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	891b      	ldrh	r3, [r3, #8]
 8014c28:	4619      	mov	r1, r3
 8014c2a:	4610      	mov	r0, r2
 8014c2c:	f7fb fbd4 	bl	80103d8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	891c      	ldrh	r4, [r3, #8]
 8014c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c38:	681b      	ldr	r3, [r3, #0]
 8014c3a:	68db      	ldr	r3, [r3, #12]
 8014c3c:	899b      	ldrh	r3, [r3, #12]
 8014c3e:	b29b      	uxth	r3, r3
 8014c40:	4618      	mov	r0, r3
 8014c42:	f7fa fa8c 	bl	800f15e <lwip_htons>
 8014c46:	4603      	mov	r3, r0
 8014c48:	b2db      	uxtb	r3, r3
 8014c4a:	f003 0303 	and.w	r3, r3, #3
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d001      	beq.n	8014c56 <tcp_receive+0xe6a>
 8014c52:	2301      	movs	r3, #1
 8014c54:	e000      	b.n	8014c58 <tcp_receive+0xe6c>
 8014c56:	2300      	movs	r3, #0
 8014c58:	4423      	add	r3, r4
 8014c5a:	b29a      	uxth	r2, r3
 8014c5c:	4b2a      	ldr	r3, [pc, #168]	; (8014d08 <tcp_receive+0xf1c>)
 8014c5e:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014c60:	4b29      	ldr	r3, [pc, #164]	; (8014d08 <tcp_receive+0xf1c>)
 8014c62:	881b      	ldrh	r3, [r3, #0]
 8014c64:	461a      	mov	r2, r3
 8014c66:	4b26      	ldr	r3, [pc, #152]	; (8014d00 <tcp_receive+0xf14>)
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	441a      	add	r2, r3
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c70:	6879      	ldr	r1, [r7, #4]
 8014c72:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014c74:	440b      	add	r3, r1
 8014c76:	429a      	cmp	r2, r3
 8014c78:	d019      	beq.n	8014cae <tcp_receive+0xec2>
 8014c7a:	4b24      	ldr	r3, [pc, #144]	; (8014d0c <tcp_receive+0xf20>)
 8014c7c:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014c80:	4923      	ldr	r1, [pc, #140]	; (8014d10 <tcp_receive+0xf24>)
 8014c82:	4824      	ldr	r0, [pc, #144]	; (8014d14 <tcp_receive+0xf28>)
 8014c84:	f005 f9ee 	bl	801a064 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8014c88:	e011      	b.n	8014cae <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8014c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	f47f aea4 	bne.w	80149e0 <tcp_receive+0xbf4>
 8014c98:	e00a      	b.n	8014cb0 <tcp_receive+0xec4>
                break;
 8014c9a:	bf00      	nop
 8014c9c:	e008      	b.n	8014cb0 <tcp_receive+0xec4>
                break;
 8014c9e:	bf00      	nop
 8014ca0:	e006      	b.n	8014cb0 <tcp_receive+0xec4>
                  break;
 8014ca2:	bf00      	nop
 8014ca4:	e004      	b.n	8014cb0 <tcp_receive+0xec4>
                  break;
 8014ca6:	bf00      	nop
 8014ca8:	e002      	b.n	8014cb0 <tcp_receive+0xec4>
                  break;
 8014caa:	bf00      	nop
 8014cac:	e000      	b.n	8014cb0 <tcp_receive+0xec4>
                break;
 8014cae:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014cb0:	6878      	ldr	r0, [r7, #4]
 8014cb2:	f001 fe8f 	bl	80169d4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8014cb6:	e003      	b.n	8014cc0 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8014cb8:	6878      	ldr	r0, [r7, #4]
 8014cba:	f001 fe8b 	bl	80169d4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014cbe:	e01a      	b.n	8014cf6 <tcp_receive+0xf0a>
 8014cc0:	e019      	b.n	8014cf6 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014cc2:	4b0f      	ldr	r3, [pc, #60]	; (8014d00 <tcp_receive+0xf14>)
 8014cc4:	681a      	ldr	r2, [r3, #0]
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014cca:	1ad3      	subs	r3, r2, r3
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	db0a      	blt.n	8014ce6 <tcp_receive+0xefa>
 8014cd0:	4b0b      	ldr	r3, [pc, #44]	; (8014d00 <tcp_receive+0xf14>)
 8014cd2:	681a      	ldr	r2, [r3, #0]
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014cd8:	6879      	ldr	r1, [r7, #4]
 8014cda:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014cdc:	440b      	add	r3, r1
 8014cde:	1ad3      	subs	r3, r2, r3
 8014ce0:	3301      	adds	r3, #1
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	dd07      	ble.n	8014cf6 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	8b5b      	ldrh	r3, [r3, #26]
 8014cea:	f043 0302 	orr.w	r3, r3, #2
 8014cee:	b29a      	uxth	r2, r3
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014cf4:	e7ff      	b.n	8014cf6 <tcp_receive+0xf0a>
 8014cf6:	bf00      	nop
 8014cf8:	3750      	adds	r7, #80	; 0x50
 8014cfa:	46bd      	mov	sp, r7
 8014cfc:	bdb0      	pop	{r4, r5, r7, pc}
 8014cfe:	bf00      	nop
 8014d00:	2000096c 	.word	0x2000096c
 8014d04:	2000094c 	.word	0x2000094c
 8014d08:	20000976 	.word	0x20000976
 8014d0c:	0801ca4c 	.word	0x0801ca4c
 8014d10:	0801cdf4 	.word	0x0801cdf4
 8014d14:	0801ca98 	.word	0x0801ca98

08014d18 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014d18:	b480      	push	{r7}
 8014d1a:	b083      	sub	sp, #12
 8014d1c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014d1e:	4b15      	ldr	r3, [pc, #84]	; (8014d74 <tcp_get_next_optbyte+0x5c>)
 8014d20:	881b      	ldrh	r3, [r3, #0]
 8014d22:	1c5a      	adds	r2, r3, #1
 8014d24:	b291      	uxth	r1, r2
 8014d26:	4a13      	ldr	r2, [pc, #76]	; (8014d74 <tcp_get_next_optbyte+0x5c>)
 8014d28:	8011      	strh	r1, [r2, #0]
 8014d2a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014d2c:	4b12      	ldr	r3, [pc, #72]	; (8014d78 <tcp_get_next_optbyte+0x60>)
 8014d2e:	681b      	ldr	r3, [r3, #0]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d004      	beq.n	8014d3e <tcp_get_next_optbyte+0x26>
 8014d34:	4b11      	ldr	r3, [pc, #68]	; (8014d7c <tcp_get_next_optbyte+0x64>)
 8014d36:	881b      	ldrh	r3, [r3, #0]
 8014d38:	88fa      	ldrh	r2, [r7, #6]
 8014d3a:	429a      	cmp	r2, r3
 8014d3c:	d208      	bcs.n	8014d50 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014d3e:	4b10      	ldr	r3, [pc, #64]	; (8014d80 <tcp_get_next_optbyte+0x68>)
 8014d40:	681b      	ldr	r3, [r3, #0]
 8014d42:	3314      	adds	r3, #20
 8014d44:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8014d46:	88fb      	ldrh	r3, [r7, #6]
 8014d48:	683a      	ldr	r2, [r7, #0]
 8014d4a:	4413      	add	r3, r2
 8014d4c:	781b      	ldrb	r3, [r3, #0]
 8014d4e:	e00b      	b.n	8014d68 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014d50:	88fb      	ldrh	r3, [r7, #6]
 8014d52:	b2da      	uxtb	r2, r3
 8014d54:	4b09      	ldr	r3, [pc, #36]	; (8014d7c <tcp_get_next_optbyte+0x64>)
 8014d56:	881b      	ldrh	r3, [r3, #0]
 8014d58:	b2db      	uxtb	r3, r3
 8014d5a:	1ad3      	subs	r3, r2, r3
 8014d5c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014d5e:	4b06      	ldr	r3, [pc, #24]	; (8014d78 <tcp_get_next_optbyte+0x60>)
 8014d60:	681a      	ldr	r2, [r3, #0]
 8014d62:	797b      	ldrb	r3, [r7, #5]
 8014d64:	4413      	add	r3, r2
 8014d66:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014d68:	4618      	mov	r0, r3
 8014d6a:	370c      	adds	r7, #12
 8014d6c:	46bd      	mov	sp, r7
 8014d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d72:	4770      	bx	lr
 8014d74:	20000968 	.word	0x20000968
 8014d78:	20000964 	.word	0x20000964
 8014d7c:	20000962 	.word	0x20000962
 8014d80:	2000095c 	.word	0x2000095c

08014d84 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014d84:	b580      	push	{r7, lr}
 8014d86:	b084      	sub	sp, #16
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d106      	bne.n	8014da0 <tcp_parseopt+0x1c>
 8014d92:	4b32      	ldr	r3, [pc, #200]	; (8014e5c <tcp_parseopt+0xd8>)
 8014d94:	f240 727d 	movw	r2, #1917	; 0x77d
 8014d98:	4931      	ldr	r1, [pc, #196]	; (8014e60 <tcp_parseopt+0xdc>)
 8014d9a:	4832      	ldr	r0, [pc, #200]	; (8014e64 <tcp_parseopt+0xe0>)
 8014d9c:	f005 f962 	bl	801a064 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014da0:	4b31      	ldr	r3, [pc, #196]	; (8014e68 <tcp_parseopt+0xe4>)
 8014da2:	881b      	ldrh	r3, [r3, #0]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d056      	beq.n	8014e56 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014da8:	4b30      	ldr	r3, [pc, #192]	; (8014e6c <tcp_parseopt+0xe8>)
 8014daa:	2200      	movs	r2, #0
 8014dac:	801a      	strh	r2, [r3, #0]
 8014dae:	e046      	b.n	8014e3e <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8014db0:	f7ff ffb2 	bl	8014d18 <tcp_get_next_optbyte>
 8014db4:	4603      	mov	r3, r0
 8014db6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014db8:	7bfb      	ldrb	r3, [r7, #15]
 8014dba:	2b02      	cmp	r3, #2
 8014dbc:	d006      	beq.n	8014dcc <tcp_parseopt+0x48>
 8014dbe:	2b02      	cmp	r3, #2
 8014dc0:	dc2c      	bgt.n	8014e1c <tcp_parseopt+0x98>
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d042      	beq.n	8014e4c <tcp_parseopt+0xc8>
 8014dc6:	2b01      	cmp	r3, #1
 8014dc8:	d128      	bne.n	8014e1c <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8014dca:	e038      	b.n	8014e3e <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014dcc:	f7ff ffa4 	bl	8014d18 <tcp_get_next_optbyte>
 8014dd0:	4603      	mov	r3, r0
 8014dd2:	2b04      	cmp	r3, #4
 8014dd4:	d13c      	bne.n	8014e50 <tcp_parseopt+0xcc>
 8014dd6:	4b25      	ldr	r3, [pc, #148]	; (8014e6c <tcp_parseopt+0xe8>)
 8014dd8:	881b      	ldrh	r3, [r3, #0]
 8014dda:	3301      	adds	r3, #1
 8014ddc:	4a22      	ldr	r2, [pc, #136]	; (8014e68 <tcp_parseopt+0xe4>)
 8014dde:	8812      	ldrh	r2, [r2, #0]
 8014de0:	4293      	cmp	r3, r2
 8014de2:	da35      	bge.n	8014e50 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014de4:	f7ff ff98 	bl	8014d18 <tcp_get_next_optbyte>
 8014de8:	4603      	mov	r3, r0
 8014dea:	b29b      	uxth	r3, r3
 8014dec:	021b      	lsls	r3, r3, #8
 8014dee:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014df0:	f7ff ff92 	bl	8014d18 <tcp_get_next_optbyte>
 8014df4:	4603      	mov	r3, r0
 8014df6:	b29a      	uxth	r2, r3
 8014df8:	89bb      	ldrh	r3, [r7, #12]
 8014dfa:	4313      	orrs	r3, r2
 8014dfc:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014dfe:	89bb      	ldrh	r3, [r7, #12]
 8014e00:	f240 32ca 	movw	r2, #970	; 0x3ca
 8014e04:	4293      	cmp	r3, r2
 8014e06:	d804      	bhi.n	8014e12 <tcp_parseopt+0x8e>
 8014e08:	89bb      	ldrh	r3, [r7, #12]
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d001      	beq.n	8014e12 <tcp_parseopt+0x8e>
 8014e0e:	89ba      	ldrh	r2, [r7, #12]
 8014e10:	e001      	b.n	8014e16 <tcp_parseopt+0x92>
 8014e12:	f240 32ca 	movw	r2, #970	; 0x3ca
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8014e1a:	e010      	b.n	8014e3e <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8014e1c:	f7ff ff7c 	bl	8014d18 <tcp_get_next_optbyte>
 8014e20:	4603      	mov	r3, r0
 8014e22:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014e24:	7afb      	ldrb	r3, [r7, #11]
 8014e26:	2b01      	cmp	r3, #1
 8014e28:	d914      	bls.n	8014e54 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8014e2a:	7afb      	ldrb	r3, [r7, #11]
 8014e2c:	b29a      	uxth	r2, r3
 8014e2e:	4b0f      	ldr	r3, [pc, #60]	; (8014e6c <tcp_parseopt+0xe8>)
 8014e30:	881b      	ldrh	r3, [r3, #0]
 8014e32:	4413      	add	r3, r2
 8014e34:	b29b      	uxth	r3, r3
 8014e36:	3b02      	subs	r3, #2
 8014e38:	b29a      	uxth	r2, r3
 8014e3a:	4b0c      	ldr	r3, [pc, #48]	; (8014e6c <tcp_parseopt+0xe8>)
 8014e3c:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014e3e:	4b0b      	ldr	r3, [pc, #44]	; (8014e6c <tcp_parseopt+0xe8>)
 8014e40:	881a      	ldrh	r2, [r3, #0]
 8014e42:	4b09      	ldr	r3, [pc, #36]	; (8014e68 <tcp_parseopt+0xe4>)
 8014e44:	881b      	ldrh	r3, [r3, #0]
 8014e46:	429a      	cmp	r2, r3
 8014e48:	d3b2      	bcc.n	8014db0 <tcp_parseopt+0x2c>
 8014e4a:	e004      	b.n	8014e56 <tcp_parseopt+0xd2>
          return;
 8014e4c:	bf00      	nop
 8014e4e:	e002      	b.n	8014e56 <tcp_parseopt+0xd2>
            return;
 8014e50:	bf00      	nop
 8014e52:	e000      	b.n	8014e56 <tcp_parseopt+0xd2>
            return;
 8014e54:	bf00      	nop
      }
    }
  }
}
 8014e56:	3710      	adds	r7, #16
 8014e58:	46bd      	mov	sp, r7
 8014e5a:	bd80      	pop	{r7, pc}
 8014e5c:	0801ca4c 	.word	0x0801ca4c
 8014e60:	0801ceb0 	.word	0x0801ceb0
 8014e64:	0801ca98 	.word	0x0801ca98
 8014e68:	20000960 	.word	0x20000960
 8014e6c:	20000968 	.word	0x20000968

08014e70 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014e70:	b480      	push	{r7}
 8014e72:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014e74:	4b05      	ldr	r3, [pc, #20]	; (8014e8c <tcp_trigger_input_pcb_close+0x1c>)
 8014e76:	781b      	ldrb	r3, [r3, #0]
 8014e78:	f043 0310 	orr.w	r3, r3, #16
 8014e7c:	b2da      	uxtb	r2, r3
 8014e7e:	4b03      	ldr	r3, [pc, #12]	; (8014e8c <tcp_trigger_input_pcb_close+0x1c>)
 8014e80:	701a      	strb	r2, [r3, #0]
}
 8014e82:	bf00      	nop
 8014e84:	46bd      	mov	sp, r7
 8014e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e8a:	4770      	bx	lr
 8014e8c:	20000979 	.word	0x20000979

08014e90 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014e90:	b580      	push	{r7, lr}
 8014e92:	b084      	sub	sp, #16
 8014e94:	af00      	add	r7, sp, #0
 8014e96:	60f8      	str	r0, [r7, #12]
 8014e98:	60b9      	str	r1, [r7, #8]
 8014e9a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d00a      	beq.n	8014eb8 <tcp_route+0x28>
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	7a1b      	ldrb	r3, [r3, #8]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d006      	beq.n	8014eb8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8014eaa:	68fb      	ldr	r3, [r7, #12]
 8014eac:	7a1b      	ldrb	r3, [r3, #8]
 8014eae:	4618      	mov	r0, r3
 8014eb0:	f7fb f8b8 	bl	8010024 <netif_get_by_index>
 8014eb4:	4603      	mov	r3, r0
 8014eb6:	e003      	b.n	8014ec0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8014eb8:	6878      	ldr	r0, [r7, #4]
 8014eba:	f003 fad9 	bl	8018470 <ip4_route>
 8014ebe:	4603      	mov	r3, r0
  }
}
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	3710      	adds	r7, #16
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	bd80      	pop	{r7, pc}

08014ec8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8014ec8:	b590      	push	{r4, r7, lr}
 8014eca:	b087      	sub	sp, #28
 8014ecc:	af00      	add	r7, sp, #0
 8014ece:	60f8      	str	r0, [r7, #12]
 8014ed0:	60b9      	str	r1, [r7, #8]
 8014ed2:	603b      	str	r3, [r7, #0]
 8014ed4:	4613      	mov	r3, r2
 8014ed6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8014ed8:	68fb      	ldr	r3, [r7, #12]
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d105      	bne.n	8014eea <tcp_create_segment+0x22>
 8014ede:	4b44      	ldr	r3, [pc, #272]	; (8014ff0 <tcp_create_segment+0x128>)
 8014ee0:	22a3      	movs	r2, #163	; 0xa3
 8014ee2:	4944      	ldr	r1, [pc, #272]	; (8014ff4 <tcp_create_segment+0x12c>)
 8014ee4:	4844      	ldr	r0, [pc, #272]	; (8014ff8 <tcp_create_segment+0x130>)
 8014ee6:	f005 f8bd 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8014eea:	68bb      	ldr	r3, [r7, #8]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d105      	bne.n	8014efc <tcp_create_segment+0x34>
 8014ef0:	4b3f      	ldr	r3, [pc, #252]	; (8014ff0 <tcp_create_segment+0x128>)
 8014ef2:	22a4      	movs	r2, #164	; 0xa4
 8014ef4:	4941      	ldr	r1, [pc, #260]	; (8014ffc <tcp_create_segment+0x134>)
 8014ef6:	4840      	ldr	r0, [pc, #256]	; (8014ff8 <tcp_create_segment+0x130>)
 8014ef8:	f005 f8b4 	bl	801a064 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014efc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014f00:	009b      	lsls	r3, r3, #2
 8014f02:	b2db      	uxtb	r3, r3
 8014f04:	f003 0304 	and.w	r3, r3, #4
 8014f08:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014f0a:	2003      	movs	r0, #3
 8014f0c:	f7fa fd8c 	bl	800fa28 <memp_malloc>
 8014f10:	6138      	str	r0, [r7, #16]
 8014f12:	693b      	ldr	r3, [r7, #16]
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d104      	bne.n	8014f22 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014f18:	68b8      	ldr	r0, [r7, #8]
 8014f1a:	f7fb fbe3 	bl	80106e4 <pbuf_free>
    return NULL;
 8014f1e:	2300      	movs	r3, #0
 8014f20:	e061      	b.n	8014fe6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014f22:	693b      	ldr	r3, [r7, #16]
 8014f24:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014f28:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014f2a:	693b      	ldr	r3, [r7, #16]
 8014f2c:	2200      	movs	r2, #0
 8014f2e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014f30:	693b      	ldr	r3, [r7, #16]
 8014f32:	68ba      	ldr	r2, [r7, #8]
 8014f34:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014f36:	68bb      	ldr	r3, [r7, #8]
 8014f38:	891a      	ldrh	r2, [r3, #8]
 8014f3a:	7dfb      	ldrb	r3, [r7, #23]
 8014f3c:	b29b      	uxth	r3, r3
 8014f3e:	429a      	cmp	r2, r3
 8014f40:	d205      	bcs.n	8014f4e <tcp_create_segment+0x86>
 8014f42:	4b2b      	ldr	r3, [pc, #172]	; (8014ff0 <tcp_create_segment+0x128>)
 8014f44:	22b0      	movs	r2, #176	; 0xb0
 8014f46:	492e      	ldr	r1, [pc, #184]	; (8015000 <tcp_create_segment+0x138>)
 8014f48:	482b      	ldr	r0, [pc, #172]	; (8014ff8 <tcp_create_segment+0x130>)
 8014f4a:	f005 f88b 	bl	801a064 <iprintf>
  seg->len = p->tot_len - optlen;
 8014f4e:	68bb      	ldr	r3, [r7, #8]
 8014f50:	891a      	ldrh	r2, [r3, #8]
 8014f52:	7dfb      	ldrb	r3, [r7, #23]
 8014f54:	b29b      	uxth	r3, r3
 8014f56:	1ad3      	subs	r3, r2, r3
 8014f58:	b29a      	uxth	r2, r3
 8014f5a:	693b      	ldr	r3, [r7, #16]
 8014f5c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014f5e:	2114      	movs	r1, #20
 8014f60:	68b8      	ldr	r0, [r7, #8]
 8014f62:	f7fb fb29 	bl	80105b8 <pbuf_add_header>
 8014f66:	4603      	mov	r3, r0
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d004      	beq.n	8014f76 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014f6c:	6938      	ldr	r0, [r7, #16]
 8014f6e:	f7fd f820 	bl	8011fb2 <tcp_seg_free>
    return NULL;
 8014f72:	2300      	movs	r3, #0
 8014f74:	e037      	b.n	8014fe6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014f76:	693b      	ldr	r3, [r7, #16]
 8014f78:	685b      	ldr	r3, [r3, #4]
 8014f7a:	685a      	ldr	r2, [r3, #4]
 8014f7c:	693b      	ldr	r3, [r7, #16]
 8014f7e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014f80:	68fb      	ldr	r3, [r7, #12]
 8014f82:	8ada      	ldrh	r2, [r3, #22]
 8014f84:	693b      	ldr	r3, [r7, #16]
 8014f86:	68dc      	ldr	r4, [r3, #12]
 8014f88:	4610      	mov	r0, r2
 8014f8a:	f7fa f8e8 	bl	800f15e <lwip_htons>
 8014f8e:	4603      	mov	r3, r0
 8014f90:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014f92:	68fb      	ldr	r3, [r7, #12]
 8014f94:	8b1a      	ldrh	r2, [r3, #24]
 8014f96:	693b      	ldr	r3, [r7, #16]
 8014f98:	68dc      	ldr	r4, [r3, #12]
 8014f9a:	4610      	mov	r0, r2
 8014f9c:	f7fa f8df 	bl	800f15e <lwip_htons>
 8014fa0:	4603      	mov	r3, r0
 8014fa2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014fa4:	693b      	ldr	r3, [r7, #16]
 8014fa6:	68dc      	ldr	r4, [r3, #12]
 8014fa8:	6838      	ldr	r0, [r7, #0]
 8014faa:	f7fa f8ed 	bl	800f188 <lwip_htonl>
 8014fae:	4603      	mov	r3, r0
 8014fb0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014fb2:	7dfb      	ldrb	r3, [r7, #23]
 8014fb4:	089b      	lsrs	r3, r3, #2
 8014fb6:	b2db      	uxtb	r3, r3
 8014fb8:	b29b      	uxth	r3, r3
 8014fba:	3305      	adds	r3, #5
 8014fbc:	b29b      	uxth	r3, r3
 8014fbe:	031b      	lsls	r3, r3, #12
 8014fc0:	b29a      	uxth	r2, r3
 8014fc2:	79fb      	ldrb	r3, [r7, #7]
 8014fc4:	b29b      	uxth	r3, r3
 8014fc6:	4313      	orrs	r3, r2
 8014fc8:	b29a      	uxth	r2, r3
 8014fca:	693b      	ldr	r3, [r7, #16]
 8014fcc:	68dc      	ldr	r4, [r3, #12]
 8014fce:	4610      	mov	r0, r2
 8014fd0:	f7fa f8c5 	bl	800f15e <lwip_htons>
 8014fd4:	4603      	mov	r3, r0
 8014fd6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8014fd8:	693b      	ldr	r3, [r7, #16]
 8014fda:	68db      	ldr	r3, [r3, #12]
 8014fdc:	2200      	movs	r2, #0
 8014fde:	749a      	strb	r2, [r3, #18]
 8014fe0:	2200      	movs	r2, #0
 8014fe2:	74da      	strb	r2, [r3, #19]
  return seg;
 8014fe4:	693b      	ldr	r3, [r7, #16]
}
 8014fe6:	4618      	mov	r0, r3
 8014fe8:	371c      	adds	r7, #28
 8014fea:	46bd      	mov	sp, r7
 8014fec:	bd90      	pop	{r4, r7, pc}
 8014fee:	bf00      	nop
 8014ff0:	0801cecc 	.word	0x0801cecc
 8014ff4:	0801cf00 	.word	0x0801cf00
 8014ff8:	0801cf20 	.word	0x0801cf20
 8014ffc:	0801cf48 	.word	0x0801cf48
 8015000:	0801cf6c 	.word	0x0801cf6c

08015004 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8015004:	b580      	push	{r7, lr}
 8015006:	b086      	sub	sp, #24
 8015008:	af00      	add	r7, sp, #0
 801500a:	607b      	str	r3, [r7, #4]
 801500c:	4603      	mov	r3, r0
 801500e:	73fb      	strb	r3, [r7, #15]
 8015010:	460b      	mov	r3, r1
 8015012:	81bb      	strh	r3, [r7, #12]
 8015014:	4613      	mov	r3, r2
 8015016:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8015018:	89bb      	ldrh	r3, [r7, #12]
 801501a:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d105      	bne.n	801502e <tcp_pbuf_prealloc+0x2a>
 8015022:	4b30      	ldr	r3, [pc, #192]	; (80150e4 <tcp_pbuf_prealloc+0xe0>)
 8015024:	22e8      	movs	r2, #232	; 0xe8
 8015026:	4930      	ldr	r1, [pc, #192]	; (80150e8 <tcp_pbuf_prealloc+0xe4>)
 8015028:	4830      	ldr	r0, [pc, #192]	; (80150ec <tcp_pbuf_prealloc+0xe8>)
 801502a:	f005 f81b 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801502e:	6a3b      	ldr	r3, [r7, #32]
 8015030:	2b00      	cmp	r3, #0
 8015032:	d105      	bne.n	8015040 <tcp_pbuf_prealloc+0x3c>
 8015034:	4b2b      	ldr	r3, [pc, #172]	; (80150e4 <tcp_pbuf_prealloc+0xe0>)
 8015036:	22e9      	movs	r2, #233	; 0xe9
 8015038:	492d      	ldr	r1, [pc, #180]	; (80150f0 <tcp_pbuf_prealloc+0xec>)
 801503a:	482c      	ldr	r0, [pc, #176]	; (80150ec <tcp_pbuf_prealloc+0xe8>)
 801503c:	f005 f812 	bl	801a064 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8015040:	89ba      	ldrh	r2, [r7, #12]
 8015042:	897b      	ldrh	r3, [r7, #10]
 8015044:	429a      	cmp	r2, r3
 8015046:	d221      	bcs.n	801508c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015048:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801504c:	f003 0302 	and.w	r3, r3, #2
 8015050:	2b00      	cmp	r3, #0
 8015052:	d111      	bne.n	8015078 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8015054:	6a3b      	ldr	r3, [r7, #32]
 8015056:	8b5b      	ldrh	r3, [r3, #26]
 8015058:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801505c:	2b00      	cmp	r3, #0
 801505e:	d115      	bne.n	801508c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8015060:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015064:	2b00      	cmp	r3, #0
 8015066:	d007      	beq.n	8015078 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8015068:	6a3b      	ldr	r3, [r7, #32]
 801506a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801506c:	2b00      	cmp	r3, #0
 801506e:	d103      	bne.n	8015078 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8015070:	6a3b      	ldr	r3, [r7, #32]
 8015072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8015074:	2b00      	cmp	r3, #0
 8015076:	d009      	beq.n	801508c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8015078:	89bb      	ldrh	r3, [r7, #12]
 801507a:	f203 33cd 	addw	r3, r3, #973	; 0x3cd
 801507e:	f023 0203 	bic.w	r2, r3, #3
 8015082:	897b      	ldrh	r3, [r7, #10]
 8015084:	4293      	cmp	r3, r2
 8015086:	bf28      	it	cs
 8015088:	4613      	movcs	r3, r2
 801508a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801508c:	8af9      	ldrh	r1, [r7, #22]
 801508e:	7bfb      	ldrb	r3, [r7, #15]
 8015090:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015094:	4618      	mov	r0, r3
 8015096:	f7fb f841 	bl	801011c <pbuf_alloc>
 801509a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801509c:	693b      	ldr	r3, [r7, #16]
 801509e:	2b00      	cmp	r3, #0
 80150a0:	d101      	bne.n	80150a6 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80150a2:	2300      	movs	r3, #0
 80150a4:	e019      	b.n	80150da <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 80150a6:	693b      	ldr	r3, [r7, #16]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d006      	beq.n	80150bc <tcp_pbuf_prealloc+0xb8>
 80150ae:	4b0d      	ldr	r3, [pc, #52]	; (80150e4 <tcp_pbuf_prealloc+0xe0>)
 80150b0:	f240 120b 	movw	r2, #267	; 0x10b
 80150b4:	490f      	ldr	r1, [pc, #60]	; (80150f4 <tcp_pbuf_prealloc+0xf0>)
 80150b6:	480d      	ldr	r0, [pc, #52]	; (80150ec <tcp_pbuf_prealloc+0xe8>)
 80150b8:	f004 ffd4 	bl	801a064 <iprintf>
  *oversize = p->len - length;
 80150bc:	693b      	ldr	r3, [r7, #16]
 80150be:	895a      	ldrh	r2, [r3, #10]
 80150c0:	89bb      	ldrh	r3, [r7, #12]
 80150c2:	1ad3      	subs	r3, r2, r3
 80150c4:	b29a      	uxth	r2, r3
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80150ca:	693b      	ldr	r3, [r7, #16]
 80150cc:	89ba      	ldrh	r2, [r7, #12]
 80150ce:	811a      	strh	r2, [r3, #8]
 80150d0:	693b      	ldr	r3, [r7, #16]
 80150d2:	891a      	ldrh	r2, [r3, #8]
 80150d4:	693b      	ldr	r3, [r7, #16]
 80150d6:	815a      	strh	r2, [r3, #10]
  return p;
 80150d8:	693b      	ldr	r3, [r7, #16]
}
 80150da:	4618      	mov	r0, r3
 80150dc:	3718      	adds	r7, #24
 80150de:	46bd      	mov	sp, r7
 80150e0:	bd80      	pop	{r7, pc}
 80150e2:	bf00      	nop
 80150e4:	0801cecc 	.word	0x0801cecc
 80150e8:	0801cf84 	.word	0x0801cf84
 80150ec:	0801cf20 	.word	0x0801cf20
 80150f0:	0801cfa8 	.word	0x0801cfa8
 80150f4:	0801cfc8 	.word	0x0801cfc8

080150f8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80150f8:	b580      	push	{r7, lr}
 80150fa:	b082      	sub	sp, #8
 80150fc:	af00      	add	r7, sp, #0
 80150fe:	6078      	str	r0, [r7, #4]
 8015100:	460b      	mov	r3, r1
 8015102:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d106      	bne.n	8015118 <tcp_write_checks+0x20>
 801510a:	4b34      	ldr	r3, [pc, #208]	; (80151dc <tcp_write_checks+0xe4>)
 801510c:	f240 1233 	movw	r2, #307	; 0x133
 8015110:	4933      	ldr	r1, [pc, #204]	; (80151e0 <tcp_write_checks+0xe8>)
 8015112:	4834      	ldr	r0, [pc, #208]	; (80151e4 <tcp_write_checks+0xec>)
 8015114:	f004 ffa6 	bl	801a064 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	7d1b      	ldrb	r3, [r3, #20]
 801511c:	2b04      	cmp	r3, #4
 801511e:	d00e      	beq.n	801513e <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8015124:	2b07      	cmp	r3, #7
 8015126:	d00a      	beq.n	801513e <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801512c:	2b02      	cmp	r3, #2
 801512e:	d006      	beq.n	801513e <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8015134:	2b03      	cmp	r3, #3
 8015136:	d002      	beq.n	801513e <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8015138:	f06f 030a 	mvn.w	r3, #10
 801513c:	e049      	b.n	80151d2 <tcp_write_checks+0xda>
  } else if (len == 0) {
 801513e:	887b      	ldrh	r3, [r7, #2]
 8015140:	2b00      	cmp	r3, #0
 8015142:	d101      	bne.n	8015148 <tcp_write_checks+0x50>
    return ERR_OK;
 8015144:	2300      	movs	r3, #0
 8015146:	e044      	b.n	80151d2 <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801514e:	887a      	ldrh	r2, [r7, #2]
 8015150:	429a      	cmp	r2, r3
 8015152:	d909      	bls.n	8015168 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	8b5b      	ldrh	r3, [r3, #26]
 8015158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801515c:	b29a      	uxth	r2, r3
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015162:	f04f 33ff 	mov.w	r3, #4294967295
 8015166:	e034      	b.n	80151d2 <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801516e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015172:	d309      	bcc.n	8015188 <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	8b5b      	ldrh	r3, [r3, #26]
 8015178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801517c:	b29a      	uxth	r2, r3
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015182:	f04f 33ff 	mov.w	r3, #4294967295
 8015186:	e024      	b.n	80151d2 <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801518e:	2b00      	cmp	r3, #0
 8015190:	d00f      	beq.n	80151b2 <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015196:	2b00      	cmp	r3, #0
 8015198:	d11a      	bne.n	80151d0 <tcp_write_checks+0xd8>
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d116      	bne.n	80151d0 <tcp_write_checks+0xd8>
 80151a2:	4b0e      	ldr	r3, [pc, #56]	; (80151dc <tcp_write_checks+0xe4>)
 80151a4:	f240 1255 	movw	r2, #341	; 0x155
 80151a8:	490f      	ldr	r1, [pc, #60]	; (80151e8 <tcp_write_checks+0xf0>)
 80151aa:	480e      	ldr	r0, [pc, #56]	; (80151e4 <tcp_write_checks+0xec>)
 80151ac:	f004 ff5a 	bl	801a064 <iprintf>
 80151b0:	e00e      	b.n	80151d0 <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d103      	bne.n	80151c2 <tcp_write_checks+0xca>
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d006      	beq.n	80151d0 <tcp_write_checks+0xd8>
 80151c2:	4b06      	ldr	r3, [pc, #24]	; (80151dc <tcp_write_checks+0xe4>)
 80151c4:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80151c8:	4908      	ldr	r1, [pc, #32]	; (80151ec <tcp_write_checks+0xf4>)
 80151ca:	4806      	ldr	r0, [pc, #24]	; (80151e4 <tcp_write_checks+0xec>)
 80151cc:	f004 ff4a 	bl	801a064 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 80151d0:	2300      	movs	r3, #0
}
 80151d2:	4618      	mov	r0, r3
 80151d4:	3708      	adds	r7, #8
 80151d6:	46bd      	mov	sp, r7
 80151d8:	bd80      	pop	{r7, pc}
 80151da:	bf00      	nop
 80151dc:	0801cecc 	.word	0x0801cecc
 80151e0:	0801cfdc 	.word	0x0801cfdc
 80151e4:	0801cf20 	.word	0x0801cf20
 80151e8:	0801cffc 	.word	0x0801cffc
 80151ec:	0801d038 	.word	0x0801d038

080151f0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80151f0:	b590      	push	{r4, r7, lr}
 80151f2:	b09b      	sub	sp, #108	; 0x6c
 80151f4:	af04      	add	r7, sp, #16
 80151f6:	60f8      	str	r0, [r7, #12]
 80151f8:	60b9      	str	r1, [r7, #8]
 80151fa:	4611      	mov	r1, r2
 80151fc:	461a      	mov	r2, r3
 80151fe:	460b      	mov	r3, r1
 8015200:	80fb      	strh	r3, [r7, #6]
 8015202:	4613      	mov	r3, r2
 8015204:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8015206:	2300      	movs	r3, #0
 8015208:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801520a:	2300      	movs	r3, #0
 801520c:	653b      	str	r3, [r7, #80]	; 0x50
 801520e:	2300      	movs	r3, #0
 8015210:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015212:	2300      	movs	r3, #0
 8015214:	64bb      	str	r3, [r7, #72]	; 0x48
 8015216:	2300      	movs	r3, #0
 8015218:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801521a:	2300      	movs	r3, #0
 801521c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8015220:	2300      	movs	r3, #0
 8015222:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8015226:	2300      	movs	r3, #0
 8015228:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801522a:	2300      	movs	r3, #0
 801522c:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801522e:	2300      	movs	r3, #0
 8015230:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	2b00      	cmp	r3, #0
 8015236:	d109      	bne.n	801524c <tcp_write+0x5c>
 8015238:	4ba4      	ldr	r3, [pc, #656]	; (80154cc <tcp_write+0x2dc>)
 801523a:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801523e:	49a4      	ldr	r1, [pc, #656]	; (80154d0 <tcp_write+0x2e0>)
 8015240:	48a4      	ldr	r0, [pc, #656]	; (80154d4 <tcp_write+0x2e4>)
 8015242:	f004 ff0f 	bl	801a064 <iprintf>
 8015246:	f06f 030f 	mvn.w	r3, #15
 801524a:	e32c      	b.n	80158a6 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801524c:	68fb      	ldr	r3, [r7, #12]
 801524e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8015252:	085b      	lsrs	r3, r3, #1
 8015254:	b29a      	uxth	r2, r3
 8015256:	68fb      	ldr	r3, [r7, #12]
 8015258:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801525a:	4293      	cmp	r3, r2
 801525c:	bf28      	it	cs
 801525e:	4613      	movcs	r3, r2
 8015260:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8015262:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015264:	2b00      	cmp	r3, #0
 8015266:	d102      	bne.n	801526e <tcp_write+0x7e>
 8015268:	68fb      	ldr	r3, [r7, #12]
 801526a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801526c:	e000      	b.n	8015270 <tcp_write+0x80>
 801526e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015270:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8015272:	68bb      	ldr	r3, [r7, #8]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d109      	bne.n	801528c <tcp_write+0x9c>
 8015278:	4b94      	ldr	r3, [pc, #592]	; (80154cc <tcp_write+0x2dc>)
 801527a:	f240 12ad 	movw	r2, #429	; 0x1ad
 801527e:	4996      	ldr	r1, [pc, #600]	; (80154d8 <tcp_write+0x2e8>)
 8015280:	4894      	ldr	r0, [pc, #592]	; (80154d4 <tcp_write+0x2e4>)
 8015282:	f004 feef 	bl	801a064 <iprintf>
 8015286:	f06f 030f 	mvn.w	r3, #15
 801528a:	e30c      	b.n	80158a6 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801528c:	88fb      	ldrh	r3, [r7, #6]
 801528e:	4619      	mov	r1, r3
 8015290:	68f8      	ldr	r0, [r7, #12]
 8015292:	f7ff ff31 	bl	80150f8 <tcp_write_checks>
 8015296:	4603      	mov	r3, r0
 8015298:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801529c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d002      	beq.n	80152aa <tcp_write+0xba>
    return err;
 80152a4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80152a8:	e2fd      	b.n	80158a6 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 80152aa:	68fb      	ldr	r3, [r7, #12]
 80152ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80152b0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80152b4:	2300      	movs	r3, #0
 80152b6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80152ba:	68fb      	ldr	r3, [r7, #12]
 80152bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152be:	2b00      	cmp	r3, #0
 80152c0:	f000 80f6 	beq.w	80154b0 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80152c4:	68fb      	ldr	r3, [r7, #12]
 80152c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152c8:	653b      	str	r3, [r7, #80]	; 0x50
 80152ca:	e002      	b.n	80152d2 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 80152cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80152d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d1f8      	bne.n	80152cc <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 80152da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80152dc:	7a9b      	ldrb	r3, [r3, #10]
 80152de:	009b      	lsls	r3, r3, #2
 80152e0:	b29b      	uxth	r3, r3
 80152e2:	f003 0304 	and.w	r3, r3, #4
 80152e6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80152e8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80152ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80152ec:	891b      	ldrh	r3, [r3, #8]
 80152ee:	4619      	mov	r1, r3
 80152f0:	8c3b      	ldrh	r3, [r7, #32]
 80152f2:	440b      	add	r3, r1
 80152f4:	429a      	cmp	r2, r3
 80152f6:	da06      	bge.n	8015306 <tcp_write+0x116>
 80152f8:	4b74      	ldr	r3, [pc, #464]	; (80154cc <tcp_write+0x2dc>)
 80152fa:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80152fe:	4977      	ldr	r1, [pc, #476]	; (80154dc <tcp_write+0x2ec>)
 8015300:	4874      	ldr	r0, [pc, #464]	; (80154d4 <tcp_write+0x2e4>)
 8015302:	f004 feaf 	bl	801a064 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8015306:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015308:	891a      	ldrh	r2, [r3, #8]
 801530a:	8c3b      	ldrh	r3, [r7, #32]
 801530c:	4413      	add	r3, r2
 801530e:	b29b      	uxth	r3, r3
 8015310:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015312:	1ad3      	subs	r3, r2, r3
 8015314:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8015316:	68fb      	ldr	r3, [r7, #12]
 8015318:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801531c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801531e:	8a7b      	ldrh	r3, [r7, #18]
 8015320:	2b00      	cmp	r3, #0
 8015322:	d026      	beq.n	8015372 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8015324:	8a7b      	ldrh	r3, [r7, #18]
 8015326:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015328:	429a      	cmp	r2, r3
 801532a:	d206      	bcs.n	801533a <tcp_write+0x14a>
 801532c:	4b67      	ldr	r3, [pc, #412]	; (80154cc <tcp_write+0x2dc>)
 801532e:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8015332:	496b      	ldr	r1, [pc, #428]	; (80154e0 <tcp_write+0x2f0>)
 8015334:	4867      	ldr	r0, [pc, #412]	; (80154d4 <tcp_write+0x2e4>)
 8015336:	f004 fe95 	bl	801a064 <iprintf>
      seg = last_unsent;
 801533a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801533c:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801533e:	8a7b      	ldrh	r3, [r7, #18]
 8015340:	88fa      	ldrh	r2, [r7, #6]
 8015342:	4293      	cmp	r3, r2
 8015344:	bf28      	it	cs
 8015346:	4613      	movcs	r3, r2
 8015348:	b29b      	uxth	r3, r3
 801534a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801534c:	4293      	cmp	r3, r2
 801534e:	bf28      	it	cs
 8015350:	4613      	movcs	r3, r2
 8015352:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8015354:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015358:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801535a:	4413      	add	r3, r2
 801535c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8015360:	8a7a      	ldrh	r2, [r7, #18]
 8015362:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015364:	1ad3      	subs	r3, r2, r3
 8015366:	b29b      	uxth	r3, r3
 8015368:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801536a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801536c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801536e:	1ad3      	subs	r3, r2, r3
 8015370:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8015372:	8a7b      	ldrh	r3, [r7, #18]
 8015374:	2b00      	cmp	r3, #0
 8015376:	d00b      	beq.n	8015390 <tcp_write+0x1a0>
 8015378:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801537c:	88fb      	ldrh	r3, [r7, #6]
 801537e:	429a      	cmp	r2, r3
 8015380:	d006      	beq.n	8015390 <tcp_write+0x1a0>
 8015382:	4b52      	ldr	r3, [pc, #328]	; (80154cc <tcp_write+0x2dc>)
 8015384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015388:	4956      	ldr	r1, [pc, #344]	; (80154e4 <tcp_write+0x2f4>)
 801538a:	4852      	ldr	r0, [pc, #328]	; (80154d4 <tcp_write+0x2e4>)
 801538c:	f004 fe6a 	bl	801a064 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8015390:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015394:	88fb      	ldrh	r3, [r7, #6]
 8015396:	429a      	cmp	r2, r3
 8015398:	f080 8168 	bcs.w	801566c <tcp_write+0x47c>
 801539c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801539e:	2b00      	cmp	r3, #0
 80153a0:	f000 8164 	beq.w	801566c <tcp_write+0x47c>
 80153a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80153a6:	891b      	ldrh	r3, [r3, #8]
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	f000 815f 	beq.w	801566c <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80153ae:	88fa      	ldrh	r2, [r7, #6]
 80153b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80153b4:	1ad2      	subs	r2, r2, r3
 80153b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80153b8:	4293      	cmp	r3, r2
 80153ba:	bfa8      	it	ge
 80153bc:	4613      	movge	r3, r2
 80153be:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80153c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80153c2:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80153c4:	797b      	ldrb	r3, [r7, #5]
 80153c6:	f003 0301 	and.w	r3, r3, #1
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	d027      	beq.n	801541e <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80153ce:	f107 0012 	add.w	r0, r7, #18
 80153d2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80153d4:	8bf9      	ldrh	r1, [r7, #30]
 80153d6:	2301      	movs	r3, #1
 80153d8:	9302      	str	r3, [sp, #8]
 80153da:	797b      	ldrb	r3, [r7, #5]
 80153dc:	9301      	str	r3, [sp, #4]
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	9300      	str	r3, [sp, #0]
 80153e2:	4603      	mov	r3, r0
 80153e4:	2000      	movs	r0, #0
 80153e6:	f7ff fe0d 	bl	8015004 <tcp_pbuf_prealloc>
 80153ea:	6578      	str	r0, [r7, #84]	; 0x54
 80153ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	f000 8227 	beq.w	8015842 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80153f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153f6:	6858      	ldr	r0, [r3, #4]
 80153f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80153fc:	68ba      	ldr	r2, [r7, #8]
 80153fe:	4413      	add	r3, r2
 8015400:	8bfa      	ldrh	r2, [r7, #30]
 8015402:	4619      	mov	r1, r3
 8015404:	f004 fd6e 	bl	8019ee4 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8015408:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801540a:	f7fb f9f3 	bl	80107f4 <pbuf_clen>
 801540e:	4603      	mov	r3, r0
 8015410:	461a      	mov	r2, r3
 8015412:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015416:	4413      	add	r3, r2
 8015418:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801541c:	e041      	b.n	80154a2 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801541e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015420:	685b      	ldr	r3, [r3, #4]
 8015422:	637b      	str	r3, [r7, #52]	; 0x34
 8015424:	e002      	b.n	801542c <tcp_write+0x23c>
 8015426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015428:	681b      	ldr	r3, [r3, #0]
 801542a:	637b      	str	r3, [r7, #52]	; 0x34
 801542c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d1f8      	bne.n	8015426 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8015434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015436:	7b1b      	ldrb	r3, [r3, #12]
 8015438:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801543c:	2b00      	cmp	r3, #0
 801543e:	d115      	bne.n	801546c <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8015440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015442:	685b      	ldr	r3, [r3, #4]
 8015444:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015446:	8952      	ldrh	r2, [r2, #10]
 8015448:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801544a:	68ba      	ldr	r2, [r7, #8]
 801544c:	429a      	cmp	r2, r3
 801544e:	d10d      	bne.n	801546c <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8015450:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015454:	2b00      	cmp	r3, #0
 8015456:	d006      	beq.n	8015466 <tcp_write+0x276>
 8015458:	4b1c      	ldr	r3, [pc, #112]	; (80154cc <tcp_write+0x2dc>)
 801545a:	f240 2231 	movw	r2, #561	; 0x231
 801545e:	4922      	ldr	r1, [pc, #136]	; (80154e8 <tcp_write+0x2f8>)
 8015460:	481c      	ldr	r0, [pc, #112]	; (80154d4 <tcp_write+0x2e4>)
 8015462:	f004 fdff 	bl	801a064 <iprintf>
          extendlen = seglen;
 8015466:	8bfb      	ldrh	r3, [r7, #30]
 8015468:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801546a:	e01a      	b.n	80154a2 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801546c:	8bfb      	ldrh	r3, [r7, #30]
 801546e:	2201      	movs	r2, #1
 8015470:	4619      	mov	r1, r3
 8015472:	2000      	movs	r0, #0
 8015474:	f7fa fe52 	bl	801011c <pbuf_alloc>
 8015478:	6578      	str	r0, [r7, #84]	; 0x54
 801547a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801547c:	2b00      	cmp	r3, #0
 801547e:	f000 81e2 	beq.w	8015846 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8015482:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015486:	68ba      	ldr	r2, [r7, #8]
 8015488:	441a      	add	r2, r3
 801548a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801548c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801548e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015490:	f7fb f9b0 	bl	80107f4 <pbuf_clen>
 8015494:	4603      	mov	r3, r0
 8015496:	461a      	mov	r2, r3
 8015498:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801549c:	4413      	add	r3, r2
 801549e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80154a2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80154a6:	8bfb      	ldrh	r3, [r7, #30]
 80154a8:	4413      	add	r3, r2
 80154aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80154ae:	e0dd      	b.n	801566c <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80154b6:	2b00      	cmp	r3, #0
 80154b8:	f000 80d8 	beq.w	801566c <tcp_write+0x47c>
 80154bc:	4b03      	ldr	r3, [pc, #12]	; (80154cc <tcp_write+0x2dc>)
 80154be:	f240 224a 	movw	r2, #586	; 0x24a
 80154c2:	490a      	ldr	r1, [pc, #40]	; (80154ec <tcp_write+0x2fc>)
 80154c4:	4803      	ldr	r0, [pc, #12]	; (80154d4 <tcp_write+0x2e4>)
 80154c6:	f004 fdcd 	bl	801a064 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80154ca:	e0cf      	b.n	801566c <tcp_write+0x47c>
 80154cc:	0801cecc 	.word	0x0801cecc
 80154d0:	0801d06c 	.word	0x0801d06c
 80154d4:	0801cf20 	.word	0x0801cf20
 80154d8:	0801d084 	.word	0x0801d084
 80154dc:	0801d0b8 	.word	0x0801d0b8
 80154e0:	0801d0d0 	.word	0x0801d0d0
 80154e4:	0801d0f0 	.word	0x0801d0f0
 80154e8:	0801d110 	.word	0x0801d110
 80154ec:	0801d13c 	.word	0x0801d13c
    struct pbuf *p;
    u16_t left = len - pos;
 80154f0:	88fa      	ldrh	r2, [r7, #6]
 80154f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80154f6:	1ad3      	subs	r3, r2, r3
 80154f8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80154fa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80154fe:	b29b      	uxth	r3, r3
 8015500:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015502:	1ad3      	subs	r3, r2, r3
 8015504:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8015506:	8b7a      	ldrh	r2, [r7, #26]
 8015508:	8bbb      	ldrh	r3, [r7, #28]
 801550a:	4293      	cmp	r3, r2
 801550c:	bf28      	it	cs
 801550e:	4613      	movcs	r3, r2
 8015510:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8015512:	797b      	ldrb	r3, [r7, #5]
 8015514:	f003 0301 	and.w	r3, r3, #1
 8015518:	2b00      	cmp	r3, #0
 801551a:	d036      	beq.n	801558a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801551c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015520:	b29a      	uxth	r2, r3
 8015522:	8b3b      	ldrh	r3, [r7, #24]
 8015524:	4413      	add	r3, r2
 8015526:	b299      	uxth	r1, r3
 8015528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801552a:	2b00      	cmp	r3, #0
 801552c:	bf0c      	ite	eq
 801552e:	2301      	moveq	r3, #1
 8015530:	2300      	movne	r3, #0
 8015532:	b2db      	uxtb	r3, r3
 8015534:	f107 0012 	add.w	r0, r7, #18
 8015538:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801553a:	9302      	str	r3, [sp, #8]
 801553c:	797b      	ldrb	r3, [r7, #5]
 801553e:	9301      	str	r3, [sp, #4]
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	9300      	str	r3, [sp, #0]
 8015544:	4603      	mov	r3, r0
 8015546:	2036      	movs	r0, #54	; 0x36
 8015548:	f7ff fd5c 	bl	8015004 <tcp_pbuf_prealloc>
 801554c:	6338      	str	r0, [r7, #48]	; 0x30
 801554e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015550:	2b00      	cmp	r3, #0
 8015552:	f000 817a 	beq.w	801584a <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8015556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015558:	895b      	ldrh	r3, [r3, #10]
 801555a:	8b3a      	ldrh	r2, [r7, #24]
 801555c:	429a      	cmp	r2, r3
 801555e:	d906      	bls.n	801556e <tcp_write+0x37e>
 8015560:	4b8d      	ldr	r3, [pc, #564]	; (8015798 <tcp_write+0x5a8>)
 8015562:	f240 2266 	movw	r2, #614	; 0x266
 8015566:	498d      	ldr	r1, [pc, #564]	; (801579c <tcp_write+0x5ac>)
 8015568:	488d      	ldr	r0, [pc, #564]	; (80157a0 <tcp_write+0x5b0>)
 801556a:	f004 fd7b 	bl	801a064 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801556e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015570:	685a      	ldr	r2, [r3, #4]
 8015572:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015576:	18d0      	adds	r0, r2, r3
 8015578:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801557c:	68ba      	ldr	r2, [r7, #8]
 801557e:	4413      	add	r3, r2
 8015580:	8b3a      	ldrh	r2, [r7, #24]
 8015582:	4619      	mov	r1, r3
 8015584:	f004 fcae 	bl	8019ee4 <memcpy>
 8015588:	e02f      	b.n	80155ea <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801558a:	8a7b      	ldrh	r3, [r7, #18]
 801558c:	2b00      	cmp	r3, #0
 801558e:	d006      	beq.n	801559e <tcp_write+0x3ae>
 8015590:	4b81      	ldr	r3, [pc, #516]	; (8015798 <tcp_write+0x5a8>)
 8015592:	f240 2271 	movw	r2, #625	; 0x271
 8015596:	4983      	ldr	r1, [pc, #524]	; (80157a4 <tcp_write+0x5b4>)
 8015598:	4881      	ldr	r0, [pc, #516]	; (80157a0 <tcp_write+0x5b0>)
 801559a:	f004 fd63 	bl	801a064 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801559e:	8b3b      	ldrh	r3, [r7, #24]
 80155a0:	2201      	movs	r2, #1
 80155a2:	4619      	mov	r1, r3
 80155a4:	2036      	movs	r0, #54	; 0x36
 80155a6:	f7fa fdb9 	bl	801011c <pbuf_alloc>
 80155aa:	6178      	str	r0, [r7, #20]
 80155ac:	697b      	ldr	r3, [r7, #20]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	f000 814d 	beq.w	801584e <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 80155b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80155b8:	68ba      	ldr	r2, [r7, #8]
 80155ba:	441a      	add	r2, r3
 80155bc:	697b      	ldr	r3, [r7, #20]
 80155be:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80155c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80155c4:	b29b      	uxth	r3, r3
 80155c6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80155ca:	4619      	mov	r1, r3
 80155cc:	2036      	movs	r0, #54	; 0x36
 80155ce:	f7fa fda5 	bl	801011c <pbuf_alloc>
 80155d2:	6338      	str	r0, [r7, #48]	; 0x30
 80155d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d103      	bne.n	80155e2 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80155da:	6978      	ldr	r0, [r7, #20]
 80155dc:	f7fb f882 	bl	80106e4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80155e0:	e138      	b.n	8015854 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80155e2:	6979      	ldr	r1, [r7, #20]
 80155e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80155e6:	f7fb f93f 	bl	8010868 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80155ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80155ec:	f7fb f902 	bl	80107f4 <pbuf_clen>
 80155f0:	4603      	mov	r3, r0
 80155f2:	461a      	mov	r2, r3
 80155f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80155f8:	4413      	add	r3, r2
 80155fa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80155fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015606:	d903      	bls.n	8015610 <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8015608:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801560a:	f7fb f86b 	bl	80106e4 <pbuf_free>
      goto memerr;
 801560e:	e121      	b.n	8015854 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8015614:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015618:	441a      	add	r2, r3
 801561a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801561e:	9300      	str	r3, [sp, #0]
 8015620:	4613      	mov	r3, r2
 8015622:	2200      	movs	r2, #0
 8015624:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015626:	68f8      	ldr	r0, [r7, #12]
 8015628:	f7ff fc4e 	bl	8014ec8 <tcp_create_segment>
 801562c:	64f8      	str	r0, [r7, #76]	; 0x4c
 801562e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015630:	2b00      	cmp	r3, #0
 8015632:	f000 810e 	beq.w	8015852 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8015636:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015638:	2b00      	cmp	r3, #0
 801563a:	d102      	bne.n	8015642 <tcp_write+0x452>
      queue = seg;
 801563c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801563e:	647b      	str	r3, [r7, #68]	; 0x44
 8015640:	e00c      	b.n	801565c <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8015642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015644:	2b00      	cmp	r3, #0
 8015646:	d106      	bne.n	8015656 <tcp_write+0x466>
 8015648:	4b53      	ldr	r3, [pc, #332]	; (8015798 <tcp_write+0x5a8>)
 801564a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801564e:	4956      	ldr	r1, [pc, #344]	; (80157a8 <tcp_write+0x5b8>)
 8015650:	4853      	ldr	r0, [pc, #332]	; (80157a0 <tcp_write+0x5b0>)
 8015652:	f004 fd07 	bl	801a064 <iprintf>
      prev_seg->next = seg;
 8015656:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015658:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801565a:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801565c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801565e:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8015660:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015664:	8b3b      	ldrh	r3, [r7, #24]
 8015666:	4413      	add	r3, r2
 8015668:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801566c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015670:	88fb      	ldrh	r3, [r7, #6]
 8015672:	429a      	cmp	r2, r3
 8015674:	f4ff af3c 	bcc.w	80154f0 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8015678:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801567a:	2b00      	cmp	r3, #0
 801567c:	d02c      	beq.n	80156d8 <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801567e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015680:	685b      	ldr	r3, [r3, #4]
 8015682:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015684:	e01e      	b.n	80156c4 <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 8015686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015688:	891a      	ldrh	r2, [r3, #8]
 801568a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801568c:	4413      	add	r3, r2
 801568e:	b29a      	uxth	r2, r3
 8015690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015692:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8015694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	2b00      	cmp	r3, #0
 801569a:	d110      	bne.n	80156be <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801569c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801569e:	685b      	ldr	r3, [r3, #4]
 80156a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80156a2:	8952      	ldrh	r2, [r2, #10]
 80156a4:	4413      	add	r3, r2
 80156a6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80156a8:	68b9      	ldr	r1, [r7, #8]
 80156aa:	4618      	mov	r0, r3
 80156ac:	f004 fc1a 	bl	8019ee4 <memcpy>
        p->len += oversize_used;
 80156b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156b2:	895a      	ldrh	r2, [r3, #10]
 80156b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80156b6:	4413      	add	r3, r2
 80156b8:	b29a      	uxth	r2, r3
 80156ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156bc:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80156be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156c0:	681b      	ldr	r3, [r3, #0]
 80156c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80156c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d1dd      	bne.n	8015686 <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 80156ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80156cc:	891a      	ldrh	r2, [r3, #8]
 80156ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80156d0:	4413      	add	r3, r2
 80156d2:	b29a      	uxth	r2, r3
 80156d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80156d6:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80156d8:	8a7a      	ldrh	r2, [r7, #18]
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80156e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d018      	beq.n	8015718 <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80156e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d106      	bne.n	80156fa <tcp_write+0x50a>
 80156ec:	4b2a      	ldr	r3, [pc, #168]	; (8015798 <tcp_write+0x5a8>)
 80156ee:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80156f2:	492e      	ldr	r1, [pc, #184]	; (80157ac <tcp_write+0x5bc>)
 80156f4:	482a      	ldr	r0, [pc, #168]	; (80157a0 <tcp_write+0x5b0>)
 80156f6:	f004 fcb5 	bl	801a064 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80156fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80156fc:	685b      	ldr	r3, [r3, #4]
 80156fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8015700:	4618      	mov	r0, r3
 8015702:	f7fb f8b1 	bl	8010868 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8015706:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015708:	891a      	ldrh	r2, [r3, #8]
 801570a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801570c:	891b      	ldrh	r3, [r3, #8]
 801570e:	4413      	add	r3, r2
 8015710:	b29a      	uxth	r2, r3
 8015712:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015714:	811a      	strh	r2, [r3, #8]
 8015716:	e037      	b.n	8015788 <tcp_write+0x598>
  } else if (extendlen > 0) {
 8015718:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801571a:	2b00      	cmp	r3, #0
 801571c:	d034      	beq.n	8015788 <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801571e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015720:	2b00      	cmp	r3, #0
 8015722:	d003      	beq.n	801572c <tcp_write+0x53c>
 8015724:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015726:	685b      	ldr	r3, [r3, #4]
 8015728:	2b00      	cmp	r3, #0
 801572a:	d106      	bne.n	801573a <tcp_write+0x54a>
 801572c:	4b1a      	ldr	r3, [pc, #104]	; (8015798 <tcp_write+0x5a8>)
 801572e:	f240 22e6 	movw	r2, #742	; 0x2e6
 8015732:	491f      	ldr	r1, [pc, #124]	; (80157b0 <tcp_write+0x5c0>)
 8015734:	481a      	ldr	r0, [pc, #104]	; (80157a0 <tcp_write+0x5b0>)
 8015736:	f004 fc95 	bl	801a064 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801573a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801573c:	685b      	ldr	r3, [r3, #4]
 801573e:	62bb      	str	r3, [r7, #40]	; 0x28
 8015740:	e009      	b.n	8015756 <tcp_write+0x566>
      p->tot_len += extendlen;
 8015742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015744:	891a      	ldrh	r2, [r3, #8]
 8015746:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015748:	4413      	add	r3, r2
 801574a:	b29a      	uxth	r2, r3
 801574c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801574e:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015752:	681b      	ldr	r3, [r3, #0]
 8015754:	62bb      	str	r3, [r7, #40]	; 0x28
 8015756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015758:	681b      	ldr	r3, [r3, #0]
 801575a:	2b00      	cmp	r3, #0
 801575c:	d1f1      	bne.n	8015742 <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 801575e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015760:	891a      	ldrh	r2, [r3, #8]
 8015762:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015764:	4413      	add	r3, r2
 8015766:	b29a      	uxth	r2, r3
 8015768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801576a:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801576c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801576e:	895a      	ldrh	r2, [r3, #10]
 8015770:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015772:	4413      	add	r3, r2
 8015774:	b29a      	uxth	r2, r3
 8015776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015778:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801577a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801577c:	891a      	ldrh	r2, [r3, #8]
 801577e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015780:	4413      	add	r3, r2
 8015782:	b29a      	uxth	r2, r3
 8015784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015786:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8015788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801578a:	2b00      	cmp	r3, #0
 801578c:	d112      	bne.n	80157b4 <tcp_write+0x5c4>
    pcb->unsent = queue;
 801578e:	68fb      	ldr	r3, [r7, #12]
 8015790:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015792:	66da      	str	r2, [r3, #108]	; 0x6c
 8015794:	e011      	b.n	80157ba <tcp_write+0x5ca>
 8015796:	bf00      	nop
 8015798:	0801cecc 	.word	0x0801cecc
 801579c:	0801d16c 	.word	0x0801d16c
 80157a0:	0801cf20 	.word	0x0801cf20
 80157a4:	0801d1ac 	.word	0x0801d1ac
 80157a8:	0801d1bc 	.word	0x0801d1bc
 80157ac:	0801d1d0 	.word	0x0801d1d0
 80157b0:	0801d208 	.word	0x0801d208
  } else {
    last_unsent->next = queue;
 80157b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80157b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80157b8:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80157ba:	68fb      	ldr	r3, [r7, #12]
 80157bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80157be:	88fb      	ldrh	r3, [r7, #6]
 80157c0:	441a      	add	r2, r3
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80157c6:	68fb      	ldr	r3, [r7, #12]
 80157c8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80157cc:	88fb      	ldrh	r3, [r7, #6]
 80157ce:	1ad3      	subs	r3, r2, r3
 80157d0:	b29a      	uxth	r2, r3
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80157d8:	68fb      	ldr	r3, [r7, #12]
 80157da:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80157de:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80157e2:	68fb      	ldr	r3, [r7, #12]
 80157e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d00e      	beq.n	801580a <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 80157ec:	68fb      	ldr	r3, [r7, #12]
 80157ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d10a      	bne.n	801580a <tcp_write+0x61a>
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d106      	bne.n	801580a <tcp_write+0x61a>
 80157fc:	4b2c      	ldr	r3, [pc, #176]	; (80158b0 <tcp_write+0x6c0>)
 80157fe:	f240 3212 	movw	r2, #786	; 0x312
 8015802:	492c      	ldr	r1, [pc, #176]	; (80158b4 <tcp_write+0x6c4>)
 8015804:	482c      	ldr	r0, [pc, #176]	; (80158b8 <tcp_write+0x6c8>)
 8015806:	f004 fc2d 	bl	801a064 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801580a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801580c:	2b00      	cmp	r3, #0
 801580e:	d016      	beq.n	801583e <tcp_write+0x64e>
 8015810:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015812:	68db      	ldr	r3, [r3, #12]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d012      	beq.n	801583e <tcp_write+0x64e>
 8015818:	797b      	ldrb	r3, [r7, #5]
 801581a:	f003 0302 	and.w	r3, r3, #2
 801581e:	2b00      	cmp	r3, #0
 8015820:	d10d      	bne.n	801583e <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8015822:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015824:	68db      	ldr	r3, [r3, #12]
 8015826:	899b      	ldrh	r3, [r3, #12]
 8015828:	b29c      	uxth	r4, r3
 801582a:	2008      	movs	r0, #8
 801582c:	f7f9 fc97 	bl	800f15e <lwip_htons>
 8015830:	4603      	mov	r3, r0
 8015832:	461a      	mov	r2, r3
 8015834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015836:	68db      	ldr	r3, [r3, #12]
 8015838:	4322      	orrs	r2, r4
 801583a:	b292      	uxth	r2, r2
 801583c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801583e:	2300      	movs	r3, #0
 8015840:	e031      	b.n	80158a6 <tcp_write+0x6b6>
          goto memerr;
 8015842:	bf00      	nop
 8015844:	e006      	b.n	8015854 <tcp_write+0x664>
            goto memerr;
 8015846:	bf00      	nop
 8015848:	e004      	b.n	8015854 <tcp_write+0x664>
        goto memerr;
 801584a:	bf00      	nop
 801584c:	e002      	b.n	8015854 <tcp_write+0x664>
        goto memerr;
 801584e:	bf00      	nop
 8015850:	e000      	b.n	8015854 <tcp_write+0x664>
      goto memerr;
 8015852:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	8b5b      	ldrh	r3, [r3, #26]
 8015858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801585c:	b29a      	uxth	r2, r3
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8015862:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015864:	2b00      	cmp	r3, #0
 8015866:	d002      	beq.n	801586e <tcp_write+0x67e>
    pbuf_free(concat_p);
 8015868:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801586a:	f7fa ff3b 	bl	80106e4 <pbuf_free>
  }
  if (queue != NULL) {
 801586e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015870:	2b00      	cmp	r3, #0
 8015872:	d002      	beq.n	801587a <tcp_write+0x68a>
    tcp_segs_free(queue);
 8015874:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015876:	f7fc fb87 	bl	8011f88 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015880:	2b00      	cmp	r3, #0
 8015882:	d00e      	beq.n	80158a2 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8015884:	68fb      	ldr	r3, [r7, #12]
 8015886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015888:	2b00      	cmp	r3, #0
 801588a:	d10a      	bne.n	80158a2 <tcp_write+0x6b2>
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015890:	2b00      	cmp	r3, #0
 8015892:	d106      	bne.n	80158a2 <tcp_write+0x6b2>
 8015894:	4b06      	ldr	r3, [pc, #24]	; (80158b0 <tcp_write+0x6c0>)
 8015896:	f240 3227 	movw	r2, #807	; 0x327
 801589a:	4906      	ldr	r1, [pc, #24]	; (80158b4 <tcp_write+0x6c4>)
 801589c:	4806      	ldr	r0, [pc, #24]	; (80158b8 <tcp_write+0x6c8>)
 801589e:	f004 fbe1 	bl	801a064 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80158a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80158a6:	4618      	mov	r0, r3
 80158a8:	375c      	adds	r7, #92	; 0x5c
 80158aa:	46bd      	mov	sp, r7
 80158ac:	bd90      	pop	{r4, r7, pc}
 80158ae:	bf00      	nop
 80158b0:	0801cecc 	.word	0x0801cecc
 80158b4:	0801d240 	.word	0x0801d240
 80158b8:	0801cf20 	.word	0x0801cf20

080158bc <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80158bc:	b590      	push	{r4, r7, lr}
 80158be:	b08b      	sub	sp, #44	; 0x2c
 80158c0:	af02      	add	r7, sp, #8
 80158c2:	6078      	str	r0, [r7, #4]
 80158c4:	460b      	mov	r3, r1
 80158c6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80158c8:	2300      	movs	r3, #0
 80158ca:	61fb      	str	r3, [r7, #28]
 80158cc:	2300      	movs	r3, #0
 80158ce:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80158d0:	2300      	movs	r3, #0
 80158d2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d106      	bne.n	80158e8 <tcp_split_unsent_seg+0x2c>
 80158da:	4b95      	ldr	r3, [pc, #596]	; (8015b30 <tcp_split_unsent_seg+0x274>)
 80158dc:	f240 324b 	movw	r2, #843	; 0x34b
 80158e0:	4994      	ldr	r1, [pc, #592]	; (8015b34 <tcp_split_unsent_seg+0x278>)
 80158e2:	4895      	ldr	r0, [pc, #596]	; (8015b38 <tcp_split_unsent_seg+0x27c>)
 80158e4:	f004 fbbe 	bl	801a064 <iprintf>

  useg = pcb->unsent;
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158ec:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80158ee:	697b      	ldr	r3, [r7, #20]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d102      	bne.n	80158fa <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80158f4:	f04f 33ff 	mov.w	r3, #4294967295
 80158f8:	e116      	b.n	8015b28 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80158fa:	887b      	ldrh	r3, [r7, #2]
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d109      	bne.n	8015914 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015900:	4b8b      	ldr	r3, [pc, #556]	; (8015b30 <tcp_split_unsent_seg+0x274>)
 8015902:	f240 3253 	movw	r2, #851	; 0x353
 8015906:	498d      	ldr	r1, [pc, #564]	; (8015b3c <tcp_split_unsent_seg+0x280>)
 8015908:	488b      	ldr	r0, [pc, #556]	; (8015b38 <tcp_split_unsent_seg+0x27c>)
 801590a:	f004 fbab 	bl	801a064 <iprintf>
    return ERR_VAL;
 801590e:	f06f 0305 	mvn.w	r3, #5
 8015912:	e109      	b.n	8015b28 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015914:	697b      	ldr	r3, [r7, #20]
 8015916:	891b      	ldrh	r3, [r3, #8]
 8015918:	887a      	ldrh	r2, [r7, #2]
 801591a:	429a      	cmp	r2, r3
 801591c:	d301      	bcc.n	8015922 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801591e:	2300      	movs	r3, #0
 8015920:	e102      	b.n	8015b28 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015922:	687b      	ldr	r3, [r7, #4]
 8015924:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015926:	887a      	ldrh	r2, [r7, #2]
 8015928:	429a      	cmp	r2, r3
 801592a:	d906      	bls.n	801593a <tcp_split_unsent_seg+0x7e>
 801592c:	4b80      	ldr	r3, [pc, #512]	; (8015b30 <tcp_split_unsent_seg+0x274>)
 801592e:	f240 325b 	movw	r2, #859	; 0x35b
 8015932:	4983      	ldr	r1, [pc, #524]	; (8015b40 <tcp_split_unsent_seg+0x284>)
 8015934:	4880      	ldr	r0, [pc, #512]	; (8015b38 <tcp_split_unsent_seg+0x27c>)
 8015936:	f004 fb95 	bl	801a064 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801593a:	697b      	ldr	r3, [r7, #20]
 801593c:	891b      	ldrh	r3, [r3, #8]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d106      	bne.n	8015950 <tcp_split_unsent_seg+0x94>
 8015942:	4b7b      	ldr	r3, [pc, #492]	; (8015b30 <tcp_split_unsent_seg+0x274>)
 8015944:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8015948:	497e      	ldr	r1, [pc, #504]	; (8015b44 <tcp_split_unsent_seg+0x288>)
 801594a:	487b      	ldr	r0, [pc, #492]	; (8015b38 <tcp_split_unsent_seg+0x27c>)
 801594c:	f004 fb8a 	bl	801a064 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015950:	697b      	ldr	r3, [r7, #20]
 8015952:	7a9b      	ldrb	r3, [r3, #10]
 8015954:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015956:	7bfb      	ldrb	r3, [r7, #15]
 8015958:	009b      	lsls	r3, r3, #2
 801595a:	b2db      	uxtb	r3, r3
 801595c:	f003 0304 	and.w	r3, r3, #4
 8015960:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015962:	697b      	ldr	r3, [r7, #20]
 8015964:	891a      	ldrh	r2, [r3, #8]
 8015966:	887b      	ldrh	r3, [r7, #2]
 8015968:	1ad3      	subs	r3, r2, r3
 801596a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801596c:	7bbb      	ldrb	r3, [r7, #14]
 801596e:	b29a      	uxth	r2, r3
 8015970:	89bb      	ldrh	r3, [r7, #12]
 8015972:	4413      	add	r3, r2
 8015974:	b29b      	uxth	r3, r3
 8015976:	f44f 7220 	mov.w	r2, #640	; 0x280
 801597a:	4619      	mov	r1, r3
 801597c:	2036      	movs	r0, #54	; 0x36
 801597e:	f7fa fbcd 	bl	801011c <pbuf_alloc>
 8015982:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015984:	693b      	ldr	r3, [r7, #16]
 8015986:	2b00      	cmp	r3, #0
 8015988:	f000 80b7 	beq.w	8015afa <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801598c:	697b      	ldr	r3, [r7, #20]
 801598e:	685b      	ldr	r3, [r3, #4]
 8015990:	891a      	ldrh	r2, [r3, #8]
 8015992:	697b      	ldr	r3, [r7, #20]
 8015994:	891b      	ldrh	r3, [r3, #8]
 8015996:	1ad3      	subs	r3, r2, r3
 8015998:	b29a      	uxth	r2, r3
 801599a:	887b      	ldrh	r3, [r7, #2]
 801599c:	4413      	add	r3, r2
 801599e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80159a0:	697b      	ldr	r3, [r7, #20]
 80159a2:	6858      	ldr	r0, [r3, #4]
 80159a4:	693b      	ldr	r3, [r7, #16]
 80159a6:	685a      	ldr	r2, [r3, #4]
 80159a8:	7bbb      	ldrb	r3, [r7, #14]
 80159aa:	18d1      	adds	r1, r2, r3
 80159ac:	897b      	ldrh	r3, [r7, #10]
 80159ae:	89ba      	ldrh	r2, [r7, #12]
 80159b0:	f7fb f882 	bl	8010ab8 <pbuf_copy_partial>
 80159b4:	4603      	mov	r3, r0
 80159b6:	461a      	mov	r2, r3
 80159b8:	89bb      	ldrh	r3, [r7, #12]
 80159ba:	4293      	cmp	r3, r2
 80159bc:	f040 809f 	bne.w	8015afe <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80159c0:	697b      	ldr	r3, [r7, #20]
 80159c2:	68db      	ldr	r3, [r3, #12]
 80159c4:	899b      	ldrh	r3, [r3, #12]
 80159c6:	b29b      	uxth	r3, r3
 80159c8:	4618      	mov	r0, r3
 80159ca:	f7f9 fbc8 	bl	800f15e <lwip_htons>
 80159ce:	4603      	mov	r3, r0
 80159d0:	b2db      	uxtb	r3, r3
 80159d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80159d6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80159d8:	2300      	movs	r3, #0
 80159da:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80159dc:	7efb      	ldrb	r3, [r7, #27]
 80159de:	f003 0308 	and.w	r3, r3, #8
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d007      	beq.n	80159f6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80159e6:	7efb      	ldrb	r3, [r7, #27]
 80159e8:	f023 0308 	bic.w	r3, r3, #8
 80159ec:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80159ee:	7ebb      	ldrb	r3, [r7, #26]
 80159f0:	f043 0308 	orr.w	r3, r3, #8
 80159f4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80159f6:	7efb      	ldrb	r3, [r7, #27]
 80159f8:	f003 0301 	and.w	r3, r3, #1
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	d007      	beq.n	8015a10 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015a00:	7efb      	ldrb	r3, [r7, #27]
 8015a02:	f023 0301 	bic.w	r3, r3, #1
 8015a06:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015a08:	7ebb      	ldrb	r3, [r7, #26]
 8015a0a:	f043 0301 	orr.w	r3, r3, #1
 8015a0e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015a10:	697b      	ldr	r3, [r7, #20]
 8015a12:	68db      	ldr	r3, [r3, #12]
 8015a14:	685b      	ldr	r3, [r3, #4]
 8015a16:	4618      	mov	r0, r3
 8015a18:	f7f9 fbb6 	bl	800f188 <lwip_htonl>
 8015a1c:	4602      	mov	r2, r0
 8015a1e:	887b      	ldrh	r3, [r7, #2]
 8015a20:	18d1      	adds	r1, r2, r3
 8015a22:	7eba      	ldrb	r2, [r7, #26]
 8015a24:	7bfb      	ldrb	r3, [r7, #15]
 8015a26:	9300      	str	r3, [sp, #0]
 8015a28:	460b      	mov	r3, r1
 8015a2a:	6939      	ldr	r1, [r7, #16]
 8015a2c:	6878      	ldr	r0, [r7, #4]
 8015a2e:	f7ff fa4b 	bl	8014ec8 <tcp_create_segment>
 8015a32:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015a34:	69fb      	ldr	r3, [r7, #28]
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d063      	beq.n	8015b02 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015a3a:	697b      	ldr	r3, [r7, #20]
 8015a3c:	685b      	ldr	r3, [r3, #4]
 8015a3e:	4618      	mov	r0, r3
 8015a40:	f7fa fed8 	bl	80107f4 <pbuf_clen>
 8015a44:	4603      	mov	r3, r0
 8015a46:	461a      	mov	r2, r3
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015a4e:	1a9b      	subs	r3, r3, r2
 8015a50:	b29a      	uxth	r2, r3
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015a58:	697b      	ldr	r3, [r7, #20]
 8015a5a:	6858      	ldr	r0, [r3, #4]
 8015a5c:	697b      	ldr	r3, [r7, #20]
 8015a5e:	685b      	ldr	r3, [r3, #4]
 8015a60:	891a      	ldrh	r2, [r3, #8]
 8015a62:	89bb      	ldrh	r3, [r7, #12]
 8015a64:	1ad3      	subs	r3, r2, r3
 8015a66:	b29b      	uxth	r3, r3
 8015a68:	4619      	mov	r1, r3
 8015a6a:	f7fa fcb5 	bl	80103d8 <pbuf_realloc>
  useg->len -= remainder;
 8015a6e:	697b      	ldr	r3, [r7, #20]
 8015a70:	891a      	ldrh	r2, [r3, #8]
 8015a72:	89bb      	ldrh	r3, [r7, #12]
 8015a74:	1ad3      	subs	r3, r2, r3
 8015a76:	b29a      	uxth	r2, r3
 8015a78:	697b      	ldr	r3, [r7, #20]
 8015a7a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015a7c:	697b      	ldr	r3, [r7, #20]
 8015a7e:	68db      	ldr	r3, [r3, #12]
 8015a80:	899b      	ldrh	r3, [r3, #12]
 8015a82:	b29c      	uxth	r4, r3
 8015a84:	7efb      	ldrb	r3, [r7, #27]
 8015a86:	b29b      	uxth	r3, r3
 8015a88:	4618      	mov	r0, r3
 8015a8a:	f7f9 fb68 	bl	800f15e <lwip_htons>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	461a      	mov	r2, r3
 8015a92:	697b      	ldr	r3, [r7, #20]
 8015a94:	68db      	ldr	r3, [r3, #12]
 8015a96:	4322      	orrs	r2, r4
 8015a98:	b292      	uxth	r2, r2
 8015a9a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015a9c:	697b      	ldr	r3, [r7, #20]
 8015a9e:	685b      	ldr	r3, [r3, #4]
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	f7fa fea7 	bl	80107f4 <pbuf_clen>
 8015aa6:	4603      	mov	r3, r0
 8015aa8:	461a      	mov	r2, r3
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015ab0:	4413      	add	r3, r2
 8015ab2:	b29a      	uxth	r2, r3
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015aba:	69fb      	ldr	r3, [r7, #28]
 8015abc:	685b      	ldr	r3, [r3, #4]
 8015abe:	4618      	mov	r0, r3
 8015ac0:	f7fa fe98 	bl	80107f4 <pbuf_clen>
 8015ac4:	4603      	mov	r3, r0
 8015ac6:	461a      	mov	r2, r3
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015ace:	4413      	add	r3, r2
 8015ad0:	b29a      	uxth	r2, r3
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015ad8:	697b      	ldr	r3, [r7, #20]
 8015ada:	681a      	ldr	r2, [r3, #0]
 8015adc:	69fb      	ldr	r3, [r7, #28]
 8015ade:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015ae0:	697b      	ldr	r3, [r7, #20]
 8015ae2:	69fa      	ldr	r2, [r7, #28]
 8015ae4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015ae6:	69fb      	ldr	r3, [r7, #28]
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	d103      	bne.n	8015af6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	2200      	movs	r2, #0
 8015af2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015af6:	2300      	movs	r3, #0
 8015af8:	e016      	b.n	8015b28 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8015afa:	bf00      	nop
 8015afc:	e002      	b.n	8015b04 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015afe:	bf00      	nop
 8015b00:	e000      	b.n	8015b04 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015b02:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015b04:	69fb      	ldr	r3, [r7, #28]
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d006      	beq.n	8015b18 <tcp_split_unsent_seg+0x25c>
 8015b0a:	4b09      	ldr	r3, [pc, #36]	; (8015b30 <tcp_split_unsent_seg+0x274>)
 8015b0c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015b10:	490d      	ldr	r1, [pc, #52]	; (8015b48 <tcp_split_unsent_seg+0x28c>)
 8015b12:	4809      	ldr	r0, [pc, #36]	; (8015b38 <tcp_split_unsent_seg+0x27c>)
 8015b14:	f004 faa6 	bl	801a064 <iprintf>
  if (p != NULL) {
 8015b18:	693b      	ldr	r3, [r7, #16]
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d002      	beq.n	8015b24 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015b1e:	6938      	ldr	r0, [r7, #16]
 8015b20:	f7fa fde0 	bl	80106e4 <pbuf_free>
  }

  return ERR_MEM;
 8015b24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015b28:	4618      	mov	r0, r3
 8015b2a:	3724      	adds	r7, #36	; 0x24
 8015b2c:	46bd      	mov	sp, r7
 8015b2e:	bd90      	pop	{r4, r7, pc}
 8015b30:	0801cecc 	.word	0x0801cecc
 8015b34:	0801d260 	.word	0x0801d260
 8015b38:	0801cf20 	.word	0x0801cf20
 8015b3c:	0801d284 	.word	0x0801d284
 8015b40:	0801d2a8 	.word	0x0801d2a8
 8015b44:	0801d2b8 	.word	0x0801d2b8
 8015b48:	0801d2c8 	.word	0x0801d2c8

08015b4c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8015b4c:	b590      	push	{r4, r7, lr}
 8015b4e:	b085      	sub	sp, #20
 8015b50:	af00      	add	r7, sp, #0
 8015b52:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d106      	bne.n	8015b68 <tcp_send_fin+0x1c>
 8015b5a:	4b21      	ldr	r3, [pc, #132]	; (8015be0 <tcp_send_fin+0x94>)
 8015b5c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8015b60:	4920      	ldr	r1, [pc, #128]	; (8015be4 <tcp_send_fin+0x98>)
 8015b62:	4821      	ldr	r0, [pc, #132]	; (8015be8 <tcp_send_fin+0x9c>)
 8015b64:	f004 fa7e 	bl	801a064 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d02e      	beq.n	8015bce <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b74:	60fb      	str	r3, [r7, #12]
 8015b76:	e002      	b.n	8015b7e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015b78:	68fb      	ldr	r3, [r7, #12]
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015b7e:	68fb      	ldr	r3, [r7, #12]
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d1f8      	bne.n	8015b78 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	68db      	ldr	r3, [r3, #12]
 8015b8a:	899b      	ldrh	r3, [r3, #12]
 8015b8c:	b29b      	uxth	r3, r3
 8015b8e:	4618      	mov	r0, r3
 8015b90:	f7f9 fae5 	bl	800f15e <lwip_htons>
 8015b94:	4603      	mov	r3, r0
 8015b96:	b2db      	uxtb	r3, r3
 8015b98:	f003 0307 	and.w	r3, r3, #7
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d116      	bne.n	8015bce <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015ba0:	68fb      	ldr	r3, [r7, #12]
 8015ba2:	68db      	ldr	r3, [r3, #12]
 8015ba4:	899b      	ldrh	r3, [r3, #12]
 8015ba6:	b29c      	uxth	r4, r3
 8015ba8:	2001      	movs	r0, #1
 8015baa:	f7f9 fad8 	bl	800f15e <lwip_htons>
 8015bae:	4603      	mov	r3, r0
 8015bb0:	461a      	mov	r2, r3
 8015bb2:	68fb      	ldr	r3, [r7, #12]
 8015bb4:	68db      	ldr	r3, [r3, #12]
 8015bb6:	4322      	orrs	r2, r4
 8015bb8:	b292      	uxth	r2, r2
 8015bba:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	8b5b      	ldrh	r3, [r3, #26]
 8015bc0:	f043 0320 	orr.w	r3, r3, #32
 8015bc4:	b29a      	uxth	r2, r3
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8015bca:	2300      	movs	r3, #0
 8015bcc:	e004      	b.n	8015bd8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015bce:	2101      	movs	r1, #1
 8015bd0:	6878      	ldr	r0, [r7, #4]
 8015bd2:	f000 f80b 	bl	8015bec <tcp_enqueue_flags>
 8015bd6:	4603      	mov	r3, r0
}
 8015bd8:	4618      	mov	r0, r3
 8015bda:	3714      	adds	r7, #20
 8015bdc:	46bd      	mov	sp, r7
 8015bde:	bd90      	pop	{r4, r7, pc}
 8015be0:	0801cecc 	.word	0x0801cecc
 8015be4:	0801d2d4 	.word	0x0801d2d4
 8015be8:	0801cf20 	.word	0x0801cf20

08015bec <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015bec:	b580      	push	{r7, lr}
 8015bee:	b08a      	sub	sp, #40	; 0x28
 8015bf0:	af02      	add	r7, sp, #8
 8015bf2:	6078      	str	r0, [r7, #4]
 8015bf4:	460b      	mov	r3, r1
 8015bf6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015bf8:	2300      	movs	r3, #0
 8015bfa:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015c00:	78fb      	ldrb	r3, [r7, #3]
 8015c02:	f003 0303 	and.w	r3, r3, #3
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d106      	bne.n	8015c18 <tcp_enqueue_flags+0x2c>
 8015c0a:	4b67      	ldr	r3, [pc, #412]	; (8015da8 <tcp_enqueue_flags+0x1bc>)
 8015c0c:	f240 4211 	movw	r2, #1041	; 0x411
 8015c10:	4966      	ldr	r1, [pc, #408]	; (8015dac <tcp_enqueue_flags+0x1c0>)
 8015c12:	4867      	ldr	r0, [pc, #412]	; (8015db0 <tcp_enqueue_flags+0x1c4>)
 8015c14:	f004 fa26 	bl	801a064 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d106      	bne.n	8015c2c <tcp_enqueue_flags+0x40>
 8015c1e:	4b62      	ldr	r3, [pc, #392]	; (8015da8 <tcp_enqueue_flags+0x1bc>)
 8015c20:	f240 4213 	movw	r2, #1043	; 0x413
 8015c24:	4963      	ldr	r1, [pc, #396]	; (8015db4 <tcp_enqueue_flags+0x1c8>)
 8015c26:	4862      	ldr	r0, [pc, #392]	; (8015db0 <tcp_enqueue_flags+0x1c4>)
 8015c28:	f004 fa1c 	bl	801a064 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015c2c:	78fb      	ldrb	r3, [r7, #3]
 8015c2e:	f003 0302 	and.w	r3, r3, #2
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d001      	beq.n	8015c3a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015c36:	2301      	movs	r3, #1
 8015c38:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015c3a:	7ffb      	ldrb	r3, [r7, #31]
 8015c3c:	009b      	lsls	r3, r3, #2
 8015c3e:	b2db      	uxtb	r3, r3
 8015c40:	f003 0304 	and.w	r3, r3, #4
 8015c44:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015c46:	7dfb      	ldrb	r3, [r7, #23]
 8015c48:	b29b      	uxth	r3, r3
 8015c4a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015c4e:	4619      	mov	r1, r3
 8015c50:	2036      	movs	r0, #54	; 0x36
 8015c52:	f7fa fa63 	bl	801011c <pbuf_alloc>
 8015c56:	6138      	str	r0, [r7, #16]
 8015c58:	693b      	ldr	r3, [r7, #16]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d109      	bne.n	8015c72 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	8b5b      	ldrh	r3, [r3, #26]
 8015c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015c66:	b29a      	uxth	r2, r3
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8015c70:	e095      	b.n	8015d9e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015c72:	693b      	ldr	r3, [r7, #16]
 8015c74:	895a      	ldrh	r2, [r3, #10]
 8015c76:	7dfb      	ldrb	r3, [r7, #23]
 8015c78:	b29b      	uxth	r3, r3
 8015c7a:	429a      	cmp	r2, r3
 8015c7c:	d206      	bcs.n	8015c8c <tcp_enqueue_flags+0xa0>
 8015c7e:	4b4a      	ldr	r3, [pc, #296]	; (8015da8 <tcp_enqueue_flags+0x1bc>)
 8015c80:	f240 4239 	movw	r2, #1081	; 0x439
 8015c84:	494c      	ldr	r1, [pc, #304]	; (8015db8 <tcp_enqueue_flags+0x1cc>)
 8015c86:	484a      	ldr	r0, [pc, #296]	; (8015db0 <tcp_enqueue_flags+0x1c4>)
 8015c88:	f004 f9ec 	bl	801a064 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8015c90:	78fa      	ldrb	r2, [r7, #3]
 8015c92:	7ffb      	ldrb	r3, [r7, #31]
 8015c94:	9300      	str	r3, [sp, #0]
 8015c96:	460b      	mov	r3, r1
 8015c98:	6939      	ldr	r1, [r7, #16]
 8015c9a:	6878      	ldr	r0, [r7, #4]
 8015c9c:	f7ff f914 	bl	8014ec8 <tcp_create_segment>
 8015ca0:	60f8      	str	r0, [r7, #12]
 8015ca2:	68fb      	ldr	r3, [r7, #12]
 8015ca4:	2b00      	cmp	r3, #0
 8015ca6:	d109      	bne.n	8015cbc <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	8b5b      	ldrh	r3, [r3, #26]
 8015cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015cb0:	b29a      	uxth	r2, r3
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8015cba:	e070      	b.n	8015d9e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015cbc:	68fb      	ldr	r3, [r7, #12]
 8015cbe:	68db      	ldr	r3, [r3, #12]
 8015cc0:	f003 0303 	and.w	r3, r3, #3
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d006      	beq.n	8015cd6 <tcp_enqueue_flags+0xea>
 8015cc8:	4b37      	ldr	r3, [pc, #220]	; (8015da8 <tcp_enqueue_flags+0x1bc>)
 8015cca:	f240 4242 	movw	r2, #1090	; 0x442
 8015cce:	493b      	ldr	r1, [pc, #236]	; (8015dbc <tcp_enqueue_flags+0x1d0>)
 8015cd0:	4837      	ldr	r0, [pc, #220]	; (8015db0 <tcp_enqueue_flags+0x1c4>)
 8015cd2:	f004 f9c7 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015cd6:	68fb      	ldr	r3, [r7, #12]
 8015cd8:	891b      	ldrh	r3, [r3, #8]
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d006      	beq.n	8015cec <tcp_enqueue_flags+0x100>
 8015cde:	4b32      	ldr	r3, [pc, #200]	; (8015da8 <tcp_enqueue_flags+0x1bc>)
 8015ce0:	f240 4243 	movw	r2, #1091	; 0x443
 8015ce4:	4936      	ldr	r1, [pc, #216]	; (8015dc0 <tcp_enqueue_flags+0x1d4>)
 8015ce6:	4832      	ldr	r0, [pc, #200]	; (8015db0 <tcp_enqueue_flags+0x1c4>)
 8015ce8:	f004 f9bc 	bl	801a064 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d103      	bne.n	8015cfc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	68fa      	ldr	r2, [r7, #12]
 8015cf8:	66da      	str	r2, [r3, #108]	; 0x6c
 8015cfa:	e00d      	b.n	8015d18 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d00:	61bb      	str	r3, [r7, #24]
 8015d02:	e002      	b.n	8015d0a <tcp_enqueue_flags+0x11e>
 8015d04:	69bb      	ldr	r3, [r7, #24]
 8015d06:	681b      	ldr	r3, [r3, #0]
 8015d08:	61bb      	str	r3, [r7, #24]
 8015d0a:	69bb      	ldr	r3, [r7, #24]
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d1f8      	bne.n	8015d04 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015d12:	69bb      	ldr	r3, [r7, #24]
 8015d14:	68fa      	ldr	r2, [r7, #12]
 8015d16:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	2200      	movs	r2, #0
 8015d1c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015d20:	78fb      	ldrb	r3, [r7, #3]
 8015d22:	f003 0302 	and.w	r3, r3, #2
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d104      	bne.n	8015d34 <tcp_enqueue_flags+0x148>
 8015d2a:	78fb      	ldrb	r3, [r7, #3]
 8015d2c:	f003 0301 	and.w	r3, r3, #1
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d004      	beq.n	8015d3e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015d38:	1c5a      	adds	r2, r3, #1
 8015d3a:	687b      	ldr	r3, [r7, #4]
 8015d3c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015d3e:	78fb      	ldrb	r3, [r7, #3]
 8015d40:	f003 0301 	and.w	r3, r3, #1
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d006      	beq.n	8015d56 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	8b5b      	ldrh	r3, [r3, #26]
 8015d4c:	f043 0320 	orr.w	r3, r3, #32
 8015d50:	b29a      	uxth	r2, r3
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	685b      	ldr	r3, [r3, #4]
 8015d5a:	4618      	mov	r0, r3
 8015d5c:	f7fa fd4a 	bl	80107f4 <pbuf_clen>
 8015d60:	4603      	mov	r3, r0
 8015d62:	461a      	mov	r2, r3
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015d6a:	4413      	add	r3, r2
 8015d6c:	b29a      	uxth	r2, r3
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d00e      	beq.n	8015d9c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d10a      	bne.n	8015d9c <tcp_enqueue_flags+0x1b0>
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d106      	bne.n	8015d9c <tcp_enqueue_flags+0x1b0>
 8015d8e:	4b06      	ldr	r3, [pc, #24]	; (8015da8 <tcp_enqueue_flags+0x1bc>)
 8015d90:	f240 4265 	movw	r2, #1125	; 0x465
 8015d94:	490b      	ldr	r1, [pc, #44]	; (8015dc4 <tcp_enqueue_flags+0x1d8>)
 8015d96:	4806      	ldr	r0, [pc, #24]	; (8015db0 <tcp_enqueue_flags+0x1c4>)
 8015d98:	f004 f964 	bl	801a064 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015d9c:	2300      	movs	r3, #0
}
 8015d9e:	4618      	mov	r0, r3
 8015da0:	3720      	adds	r7, #32
 8015da2:	46bd      	mov	sp, r7
 8015da4:	bd80      	pop	{r7, pc}
 8015da6:	bf00      	nop
 8015da8:	0801cecc 	.word	0x0801cecc
 8015dac:	0801d2f0 	.word	0x0801d2f0
 8015db0:	0801cf20 	.word	0x0801cf20
 8015db4:	0801d348 	.word	0x0801d348
 8015db8:	0801d368 	.word	0x0801d368
 8015dbc:	0801d3a4 	.word	0x0801d3a4
 8015dc0:	0801d3bc 	.word	0x0801d3bc
 8015dc4:	0801d3e8 	.word	0x0801d3e8

08015dc8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015dc8:	b5b0      	push	{r4, r5, r7, lr}
 8015dca:	b08a      	sub	sp, #40	; 0x28
 8015dcc:	af00      	add	r7, sp, #0
 8015dce:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d106      	bne.n	8015de4 <tcp_output+0x1c>
 8015dd6:	4b9e      	ldr	r3, [pc, #632]	; (8016050 <tcp_output+0x288>)
 8015dd8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015ddc:	499d      	ldr	r1, [pc, #628]	; (8016054 <tcp_output+0x28c>)
 8015dde:	489e      	ldr	r0, [pc, #632]	; (8016058 <tcp_output+0x290>)
 8015de0:	f004 f940 	bl	801a064 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	7d1b      	ldrb	r3, [r3, #20]
 8015de8:	2b01      	cmp	r3, #1
 8015dea:	d106      	bne.n	8015dfa <tcp_output+0x32>
 8015dec:	4b98      	ldr	r3, [pc, #608]	; (8016050 <tcp_output+0x288>)
 8015dee:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8015df2:	499a      	ldr	r1, [pc, #616]	; (801605c <tcp_output+0x294>)
 8015df4:	4898      	ldr	r0, [pc, #608]	; (8016058 <tcp_output+0x290>)
 8015df6:	f004 f935 	bl	801a064 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015dfa:	4b99      	ldr	r3, [pc, #612]	; (8016060 <tcp_output+0x298>)
 8015dfc:	681b      	ldr	r3, [r3, #0]
 8015dfe:	687a      	ldr	r2, [r7, #4]
 8015e00:	429a      	cmp	r2, r3
 8015e02:	d101      	bne.n	8015e08 <tcp_output+0x40>
    return ERR_OK;
 8015e04:	2300      	movs	r3, #0
 8015e06:	e1ce      	b.n	80161a6 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015e14:	4293      	cmp	r3, r2
 8015e16:	bf28      	it	cs
 8015e18:	4613      	movcs	r3, r2
 8015e1a:	b29b      	uxth	r3, r3
 8015e1c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e22:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d10b      	bne.n	8015e42 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	8b5b      	ldrh	r3, [r3, #26]
 8015e2e:	f003 0302 	and.w	r3, r3, #2
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	f000 81aa 	beq.w	801618c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015e38:	6878      	ldr	r0, [r7, #4]
 8015e3a:	f000 fdcb 	bl	80169d4 <tcp_send_empty_ack>
 8015e3e:	4603      	mov	r3, r0
 8015e40:	e1b1      	b.n	80161a6 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8015e42:	6879      	ldr	r1, [r7, #4]
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	3304      	adds	r3, #4
 8015e48:	461a      	mov	r2, r3
 8015e4a:	6878      	ldr	r0, [r7, #4]
 8015e4c:	f7ff f820 	bl	8014e90 <tcp_route>
 8015e50:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015e52:	697b      	ldr	r3, [r7, #20]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d102      	bne.n	8015e5e <tcp_output+0x96>
    return ERR_RTE;
 8015e58:	f06f 0303 	mvn.w	r3, #3
 8015e5c:	e1a3      	b.n	80161a6 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d003      	beq.n	8015e6c <tcp_output+0xa4>
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d111      	bne.n	8015e90 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015e6c:	697b      	ldr	r3, [r7, #20]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d002      	beq.n	8015e78 <tcp_output+0xb0>
 8015e72:	697b      	ldr	r3, [r7, #20]
 8015e74:	3304      	adds	r3, #4
 8015e76:	e000      	b.n	8015e7a <tcp_output+0xb2>
 8015e78:	2300      	movs	r3, #0
 8015e7a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015e7c:	693b      	ldr	r3, [r7, #16]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d102      	bne.n	8015e88 <tcp_output+0xc0>
      return ERR_RTE;
 8015e82:	f06f 0303 	mvn.w	r3, #3
 8015e86:	e18e      	b.n	80161a6 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015e88:	693b      	ldr	r3, [r7, #16]
 8015e8a:	681a      	ldr	r2, [r3, #0]
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e92:	68db      	ldr	r3, [r3, #12]
 8015e94:	685b      	ldr	r3, [r3, #4]
 8015e96:	4618      	mov	r0, r3
 8015e98:	f7f9 f976 	bl	800f188 <lwip_htonl>
 8015e9c:	4602      	mov	r2, r0
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015ea2:	1ad3      	subs	r3, r2, r3
 8015ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015ea6:	8912      	ldrh	r2, [r2, #8]
 8015ea8:	4413      	add	r3, r2
 8015eaa:	69ba      	ldr	r2, [r7, #24]
 8015eac:	429a      	cmp	r2, r3
 8015eae:	d227      	bcs.n	8015f00 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015eb6:	461a      	mov	r2, r3
 8015eb8:	69bb      	ldr	r3, [r7, #24]
 8015eba:	4293      	cmp	r3, r2
 8015ebc:	d114      	bne.n	8015ee8 <tcp_output+0x120>
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d110      	bne.n	8015ee8 <tcp_output+0x120>
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	d10b      	bne.n	8015ee8 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	2200      	movs	r2, #0
 8015ed4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	2201      	movs	r2, #1
 8015edc:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	2200      	movs	r2, #0
 8015ee4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	8b5b      	ldrh	r3, [r3, #26]
 8015eec:	f003 0302 	and.w	r3, r3, #2
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	f000 814d 	beq.w	8016190 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015ef6:	6878      	ldr	r0, [r7, #4]
 8015ef8:	f000 fd6c 	bl	80169d4 <tcp_send_empty_ack>
 8015efc:	4603      	mov	r3, r0
 8015efe:	e152      	b.n	80161a6 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	2200      	movs	r2, #0
 8015f04:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f0c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015f0e:	6a3b      	ldr	r3, [r7, #32]
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	f000 811c 	beq.w	801614e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015f16:	e002      	b.n	8015f1e <tcp_output+0x156>
 8015f18:	6a3b      	ldr	r3, [r7, #32]
 8015f1a:	681b      	ldr	r3, [r3, #0]
 8015f1c:	623b      	str	r3, [r7, #32]
 8015f1e:	6a3b      	ldr	r3, [r7, #32]
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d1f8      	bne.n	8015f18 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015f26:	e112      	b.n	801614e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f2a:	68db      	ldr	r3, [r3, #12]
 8015f2c:	899b      	ldrh	r3, [r3, #12]
 8015f2e:	b29b      	uxth	r3, r3
 8015f30:	4618      	mov	r0, r3
 8015f32:	f7f9 f914 	bl	800f15e <lwip_htons>
 8015f36:	4603      	mov	r3, r0
 8015f38:	b2db      	uxtb	r3, r3
 8015f3a:	f003 0304 	and.w	r3, r3, #4
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d006      	beq.n	8015f50 <tcp_output+0x188>
 8015f42:	4b43      	ldr	r3, [pc, #268]	; (8016050 <tcp_output+0x288>)
 8015f44:	f240 5236 	movw	r2, #1334	; 0x536
 8015f48:	4946      	ldr	r1, [pc, #280]	; (8016064 <tcp_output+0x29c>)
 8015f4a:	4843      	ldr	r0, [pc, #268]	; (8016058 <tcp_output+0x290>)
 8015f4c:	f004 f88a 	bl	801a064 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f54:	2b00      	cmp	r3, #0
 8015f56:	d020      	beq.n	8015f9a <tcp_output+0x1d2>
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	8b5b      	ldrh	r3, [r3, #26]
 8015f5c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d11a      	bne.n	8015f9a <tcp_output+0x1d2>
 8015f64:	687b      	ldr	r3, [r7, #4]
 8015f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d00b      	beq.n	8015f84 <tcp_output+0x1bc>
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f70:	681b      	ldr	r3, [r3, #0]
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	d111      	bne.n	8015f9a <tcp_output+0x1d2>
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f7a:	891a      	ldrh	r2, [r3, #8]
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015f80:	429a      	cmp	r2, r3
 8015f82:	d20a      	bcs.n	8015f9a <tcp_output+0x1d2>
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d005      	beq.n	8015f9a <tcp_output+0x1d2>
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015f98:	d301      	bcc.n	8015f9e <tcp_output+0x1d6>
 8015f9a:	2301      	movs	r3, #1
 8015f9c:	e000      	b.n	8015fa0 <tcp_output+0x1d8>
 8015f9e:	2300      	movs	r3, #0
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d106      	bne.n	8015fb2 <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	8b5b      	ldrh	r3, [r3, #26]
 8015fa8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	f000 80e3 	beq.w	8016178 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	7d1b      	ldrb	r3, [r3, #20]
 8015fb6:	2b02      	cmp	r3, #2
 8015fb8:	d00d      	beq.n	8015fd6 <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fbc:	68db      	ldr	r3, [r3, #12]
 8015fbe:	899b      	ldrh	r3, [r3, #12]
 8015fc0:	b29c      	uxth	r4, r3
 8015fc2:	2010      	movs	r0, #16
 8015fc4:	f7f9 f8cb 	bl	800f15e <lwip_htons>
 8015fc8:	4603      	mov	r3, r0
 8015fca:	461a      	mov	r2, r3
 8015fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015fce:	68db      	ldr	r3, [r3, #12]
 8015fd0:	4322      	orrs	r2, r4
 8015fd2:	b292      	uxth	r2, r2
 8015fd4:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015fd6:	697a      	ldr	r2, [r7, #20]
 8015fd8:	6879      	ldr	r1, [r7, #4]
 8015fda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015fdc:	f000 f908 	bl	80161f0 <tcp_output_segment>
 8015fe0:	4603      	mov	r3, r0
 8015fe2:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015fe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015fe8:	2b00      	cmp	r3, #0
 8015fea:	d009      	beq.n	8016000 <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	8b5b      	ldrh	r3, [r3, #26]
 8015ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015ff4:	b29a      	uxth	r2, r3
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	835a      	strh	r2, [r3, #26]
      return err;
 8015ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ffe:	e0d2      	b.n	80161a6 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8016000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016002:	681a      	ldr	r2, [r3, #0]
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	7d1b      	ldrb	r3, [r3, #20]
 801600c:	2b02      	cmp	r3, #2
 801600e:	d006      	beq.n	801601e <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	8b5b      	ldrh	r3, [r3, #26]
 8016014:	f023 0303 	bic.w	r3, r3, #3
 8016018:	b29a      	uxth	r2, r3
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016020:	68db      	ldr	r3, [r3, #12]
 8016022:	685b      	ldr	r3, [r3, #4]
 8016024:	4618      	mov	r0, r3
 8016026:	f7f9 f8af 	bl	800f188 <lwip_htonl>
 801602a:	4604      	mov	r4, r0
 801602c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801602e:	891b      	ldrh	r3, [r3, #8]
 8016030:	461d      	mov	r5, r3
 8016032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016034:	68db      	ldr	r3, [r3, #12]
 8016036:	899b      	ldrh	r3, [r3, #12]
 8016038:	b29b      	uxth	r3, r3
 801603a:	4618      	mov	r0, r3
 801603c:	f7f9 f88f 	bl	800f15e <lwip_htons>
 8016040:	4603      	mov	r3, r0
 8016042:	b2db      	uxtb	r3, r3
 8016044:	f003 0303 	and.w	r3, r3, #3
 8016048:	2b00      	cmp	r3, #0
 801604a:	d00d      	beq.n	8016068 <tcp_output+0x2a0>
 801604c:	2301      	movs	r3, #1
 801604e:	e00c      	b.n	801606a <tcp_output+0x2a2>
 8016050:	0801cecc 	.word	0x0801cecc
 8016054:	0801d410 	.word	0x0801d410
 8016058:	0801cf20 	.word	0x0801cf20
 801605c:	0801d428 	.word	0x0801d428
 8016060:	2001bc9c 	.word	0x2001bc9c
 8016064:	0801d450 	.word	0x0801d450
 8016068:	2300      	movs	r3, #0
 801606a:	442b      	add	r3, r5
 801606c:	4423      	add	r3, r4
 801606e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016074:	68bb      	ldr	r3, [r7, #8]
 8016076:	1ad3      	subs	r3, r2, r3
 8016078:	2b00      	cmp	r3, #0
 801607a:	da02      	bge.n	8016082 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	68ba      	ldr	r2, [r7, #8]
 8016080:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016084:	891b      	ldrh	r3, [r3, #8]
 8016086:	461c      	mov	r4, r3
 8016088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801608a:	68db      	ldr	r3, [r3, #12]
 801608c:	899b      	ldrh	r3, [r3, #12]
 801608e:	b29b      	uxth	r3, r3
 8016090:	4618      	mov	r0, r3
 8016092:	f7f9 f864 	bl	800f15e <lwip_htons>
 8016096:	4603      	mov	r3, r0
 8016098:	b2db      	uxtb	r3, r3
 801609a:	f003 0303 	and.w	r3, r3, #3
 801609e:	2b00      	cmp	r3, #0
 80160a0:	d001      	beq.n	80160a6 <tcp_output+0x2de>
 80160a2:	2301      	movs	r3, #1
 80160a4:	e000      	b.n	80160a8 <tcp_output+0x2e0>
 80160a6:	2300      	movs	r3, #0
 80160a8:	4423      	add	r3, r4
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d049      	beq.n	8016142 <tcp_output+0x37a>
      seg->next = NULL;
 80160ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160b0:	2200      	movs	r2, #0
 80160b2:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80160b8:	2b00      	cmp	r3, #0
 80160ba:	d105      	bne.n	80160c8 <tcp_output+0x300>
        pcb->unacked = seg;
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80160c0:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80160c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160c4:	623b      	str	r3, [r7, #32]
 80160c6:	e03f      	b.n	8016148 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80160c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160ca:	68db      	ldr	r3, [r3, #12]
 80160cc:	685b      	ldr	r3, [r3, #4]
 80160ce:	4618      	mov	r0, r3
 80160d0:	f7f9 f85a 	bl	800f188 <lwip_htonl>
 80160d4:	4604      	mov	r4, r0
 80160d6:	6a3b      	ldr	r3, [r7, #32]
 80160d8:	68db      	ldr	r3, [r3, #12]
 80160da:	685b      	ldr	r3, [r3, #4]
 80160dc:	4618      	mov	r0, r3
 80160de:	f7f9 f853 	bl	800f188 <lwip_htonl>
 80160e2:	4603      	mov	r3, r0
 80160e4:	1ae3      	subs	r3, r4, r3
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	da24      	bge.n	8016134 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80160ea:	687b      	ldr	r3, [r7, #4]
 80160ec:	3370      	adds	r3, #112	; 0x70
 80160ee:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80160f0:	e002      	b.n	80160f8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80160f2:	69fb      	ldr	r3, [r7, #28]
 80160f4:	681b      	ldr	r3, [r3, #0]
 80160f6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80160f8:	69fb      	ldr	r3, [r7, #28]
 80160fa:	681b      	ldr	r3, [r3, #0]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d011      	beq.n	8016124 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016100:	69fb      	ldr	r3, [r7, #28]
 8016102:	681b      	ldr	r3, [r3, #0]
 8016104:	68db      	ldr	r3, [r3, #12]
 8016106:	685b      	ldr	r3, [r3, #4]
 8016108:	4618      	mov	r0, r3
 801610a:	f7f9 f83d 	bl	800f188 <lwip_htonl>
 801610e:	4604      	mov	r4, r0
 8016110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016112:	68db      	ldr	r3, [r3, #12]
 8016114:	685b      	ldr	r3, [r3, #4]
 8016116:	4618      	mov	r0, r3
 8016118:	f7f9 f836 	bl	800f188 <lwip_htonl>
 801611c:	4603      	mov	r3, r0
 801611e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016120:	2b00      	cmp	r3, #0
 8016122:	dbe6      	blt.n	80160f2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016124:	69fb      	ldr	r3, [r7, #28]
 8016126:	681a      	ldr	r2, [r3, #0]
 8016128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801612a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801612c:	69fb      	ldr	r3, [r7, #28]
 801612e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016130:	601a      	str	r2, [r3, #0]
 8016132:	e009      	b.n	8016148 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016134:	6a3b      	ldr	r3, [r7, #32]
 8016136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016138:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801613a:	6a3b      	ldr	r3, [r7, #32]
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	623b      	str	r3, [r7, #32]
 8016140:	e002      	b.n	8016148 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016142:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016144:	f7fb ff35 	bl	8011fb2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801614c:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801614e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016150:	2b00      	cmp	r3, #0
 8016152:	d012      	beq.n	801617a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016156:	68db      	ldr	r3, [r3, #12]
 8016158:	685b      	ldr	r3, [r3, #4]
 801615a:	4618      	mov	r0, r3
 801615c:	f7f9 f814 	bl	800f188 <lwip_htonl>
 8016160:	4602      	mov	r2, r0
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016166:	1ad3      	subs	r3, r2, r3
 8016168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801616a:	8912      	ldrh	r2, [r2, #8]
 801616c:	4413      	add	r3, r2
  while (seg != NULL &&
 801616e:	69ba      	ldr	r2, [r7, #24]
 8016170:	429a      	cmp	r2, r3
 8016172:	f4bf aed9 	bcs.w	8015f28 <tcp_output+0x160>
 8016176:	e000      	b.n	801617a <tcp_output+0x3b2>
      break;
 8016178:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801617e:	2b00      	cmp	r3, #0
 8016180:	d108      	bne.n	8016194 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	2200      	movs	r2, #0
 8016186:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801618a:	e004      	b.n	8016196 <tcp_output+0x3ce>
    goto output_done;
 801618c:	bf00      	nop
 801618e:	e002      	b.n	8016196 <tcp_output+0x3ce>
    goto output_done;
 8016190:	bf00      	nop
 8016192:	e000      	b.n	8016196 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016194:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	8b5b      	ldrh	r3, [r3, #26]
 801619a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801619e:	b29a      	uxth	r2, r3
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80161a4:	2300      	movs	r3, #0
}
 80161a6:	4618      	mov	r0, r3
 80161a8:	3728      	adds	r7, #40	; 0x28
 80161aa:	46bd      	mov	sp, r7
 80161ac:	bdb0      	pop	{r4, r5, r7, pc}
 80161ae:	bf00      	nop

080161b0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80161b0:	b580      	push	{r7, lr}
 80161b2:	b082      	sub	sp, #8
 80161b4:	af00      	add	r7, sp, #0
 80161b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d106      	bne.n	80161cc <tcp_output_segment_busy+0x1c>
 80161be:	4b09      	ldr	r3, [pc, #36]	; (80161e4 <tcp_output_segment_busy+0x34>)
 80161c0:	f240 529a 	movw	r2, #1434	; 0x59a
 80161c4:	4908      	ldr	r1, [pc, #32]	; (80161e8 <tcp_output_segment_busy+0x38>)
 80161c6:	4809      	ldr	r0, [pc, #36]	; (80161ec <tcp_output_segment_busy+0x3c>)
 80161c8:	f003 ff4c 	bl	801a064 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	685b      	ldr	r3, [r3, #4]
 80161d0:	7b9b      	ldrb	r3, [r3, #14]
 80161d2:	2b01      	cmp	r3, #1
 80161d4:	d001      	beq.n	80161da <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80161d6:	2301      	movs	r3, #1
 80161d8:	e000      	b.n	80161dc <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80161da:	2300      	movs	r3, #0
}
 80161dc:	4618      	mov	r0, r3
 80161de:	3708      	adds	r7, #8
 80161e0:	46bd      	mov	sp, r7
 80161e2:	bd80      	pop	{r7, pc}
 80161e4:	0801cecc 	.word	0x0801cecc
 80161e8:	0801d468 	.word	0x0801d468
 80161ec:	0801cf20 	.word	0x0801cf20

080161f0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80161f0:	b5b0      	push	{r4, r5, r7, lr}
 80161f2:	b08c      	sub	sp, #48	; 0x30
 80161f4:	af04      	add	r7, sp, #16
 80161f6:	60f8      	str	r0, [r7, #12]
 80161f8:	60b9      	str	r1, [r7, #8]
 80161fa:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	2b00      	cmp	r3, #0
 8016200:	d106      	bne.n	8016210 <tcp_output_segment+0x20>
 8016202:	4b63      	ldr	r3, [pc, #396]	; (8016390 <tcp_output_segment+0x1a0>)
 8016204:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8016208:	4962      	ldr	r1, [pc, #392]	; (8016394 <tcp_output_segment+0x1a4>)
 801620a:	4863      	ldr	r0, [pc, #396]	; (8016398 <tcp_output_segment+0x1a8>)
 801620c:	f003 ff2a 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8016210:	68bb      	ldr	r3, [r7, #8]
 8016212:	2b00      	cmp	r3, #0
 8016214:	d106      	bne.n	8016224 <tcp_output_segment+0x34>
 8016216:	4b5e      	ldr	r3, [pc, #376]	; (8016390 <tcp_output_segment+0x1a0>)
 8016218:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801621c:	495f      	ldr	r1, [pc, #380]	; (801639c <tcp_output_segment+0x1ac>)
 801621e:	485e      	ldr	r0, [pc, #376]	; (8016398 <tcp_output_segment+0x1a8>)
 8016220:	f003 ff20 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	2b00      	cmp	r3, #0
 8016228:	d106      	bne.n	8016238 <tcp_output_segment+0x48>
 801622a:	4b59      	ldr	r3, [pc, #356]	; (8016390 <tcp_output_segment+0x1a0>)
 801622c:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8016230:	495b      	ldr	r1, [pc, #364]	; (80163a0 <tcp_output_segment+0x1b0>)
 8016232:	4859      	ldr	r0, [pc, #356]	; (8016398 <tcp_output_segment+0x1a8>)
 8016234:	f003 ff16 	bl	801a064 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8016238:	68f8      	ldr	r0, [r7, #12]
 801623a:	f7ff ffb9 	bl	80161b0 <tcp_output_segment_busy>
 801623e:	4603      	mov	r3, r0
 8016240:	2b00      	cmp	r3, #0
 8016242:	d001      	beq.n	8016248 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016244:	2300      	movs	r3, #0
 8016246:	e09f      	b.n	8016388 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8016248:	68bb      	ldr	r3, [r7, #8]
 801624a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801624c:	68fb      	ldr	r3, [r7, #12]
 801624e:	68dc      	ldr	r4, [r3, #12]
 8016250:	4610      	mov	r0, r2
 8016252:	f7f8 ff99 	bl	800f188 <lwip_htonl>
 8016256:	4603      	mov	r3, r0
 8016258:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801625a:	68bb      	ldr	r3, [r7, #8]
 801625c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801625e:	68fb      	ldr	r3, [r7, #12]
 8016260:	68dc      	ldr	r4, [r3, #12]
 8016262:	4610      	mov	r0, r2
 8016264:	f7f8 ff7b 	bl	800f15e <lwip_htons>
 8016268:	4603      	mov	r3, r0
 801626a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801626c:	68bb      	ldr	r3, [r7, #8]
 801626e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016270:	68ba      	ldr	r2, [r7, #8]
 8016272:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016274:	441a      	add	r2, r3
 8016276:	68bb      	ldr	r3, [r7, #8]
 8016278:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801627a:	68fb      	ldr	r3, [r7, #12]
 801627c:	68db      	ldr	r3, [r3, #12]
 801627e:	3314      	adds	r3, #20
 8016280:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	7a9b      	ldrb	r3, [r3, #10]
 8016286:	f003 0301 	and.w	r3, r3, #1
 801628a:	2b00      	cmp	r3, #0
 801628c:	d015      	beq.n	80162ba <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801628e:	68bb      	ldr	r3, [r7, #8]
 8016290:	3304      	adds	r3, #4
 8016292:	461a      	mov	r2, r3
 8016294:	6879      	ldr	r1, [r7, #4]
 8016296:	f240 30ca 	movw	r0, #970	; 0x3ca
 801629a:	f7fc fa31 	bl	8012700 <tcp_eff_send_mss_netif>
 801629e:	4603      	mov	r3, r0
 80162a0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80162a2:	8b7b      	ldrh	r3, [r7, #26]
 80162a4:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80162a8:	4618      	mov	r0, r3
 80162aa:	f7f8 ff6d 	bl	800f188 <lwip_htonl>
 80162ae:	4602      	mov	r2, r0
 80162b0:	69fb      	ldr	r3, [r7, #28]
 80162b2:	601a      	str	r2, [r3, #0]
    opts += 1;
 80162b4:	69fb      	ldr	r3, [r7, #28]
 80162b6:	3304      	adds	r3, #4
 80162b8:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80162ba:	68bb      	ldr	r3, [r7, #8]
 80162bc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	da02      	bge.n	80162ca <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80162c4:	68bb      	ldr	r3, [r7, #8]
 80162c6:	2200      	movs	r2, #0
 80162c8:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80162ca:	68bb      	ldr	r3, [r7, #8]
 80162cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	d10c      	bne.n	80162ec <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80162d2:	4b34      	ldr	r3, [pc, #208]	; (80163a4 <tcp_output_segment+0x1b4>)
 80162d4:	681a      	ldr	r2, [r3, #0]
 80162d6:	68bb      	ldr	r3, [r7, #8]
 80162d8:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80162da:	68fb      	ldr	r3, [r7, #12]
 80162dc:	68db      	ldr	r3, [r3, #12]
 80162de:	685b      	ldr	r3, [r3, #4]
 80162e0:	4618      	mov	r0, r3
 80162e2:	f7f8 ff51 	bl	800f188 <lwip_htonl>
 80162e6:	4602      	mov	r2, r0
 80162e8:	68bb      	ldr	r3, [r7, #8]
 80162ea:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80162ec:	68fb      	ldr	r3, [r7, #12]
 80162ee:	68da      	ldr	r2, [r3, #12]
 80162f0:	68fb      	ldr	r3, [r7, #12]
 80162f2:	685b      	ldr	r3, [r3, #4]
 80162f4:	685b      	ldr	r3, [r3, #4]
 80162f6:	1ad3      	subs	r3, r2, r3
 80162f8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80162fa:	68fb      	ldr	r3, [r7, #12]
 80162fc:	685b      	ldr	r3, [r3, #4]
 80162fe:	8959      	ldrh	r1, [r3, #10]
 8016300:	68fb      	ldr	r3, [r7, #12]
 8016302:	685b      	ldr	r3, [r3, #4]
 8016304:	8b3a      	ldrh	r2, [r7, #24]
 8016306:	1a8a      	subs	r2, r1, r2
 8016308:	b292      	uxth	r2, r2
 801630a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	685b      	ldr	r3, [r3, #4]
 8016310:	8919      	ldrh	r1, [r3, #8]
 8016312:	68fb      	ldr	r3, [r7, #12]
 8016314:	685b      	ldr	r3, [r3, #4]
 8016316:	8b3a      	ldrh	r2, [r7, #24]
 8016318:	1a8a      	subs	r2, r1, r2
 801631a:	b292      	uxth	r2, r2
 801631c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801631e:	68fb      	ldr	r3, [r7, #12]
 8016320:	685b      	ldr	r3, [r3, #4]
 8016322:	68fa      	ldr	r2, [r7, #12]
 8016324:	68d2      	ldr	r2, [r2, #12]
 8016326:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	68db      	ldr	r3, [r3, #12]
 801632c:	2200      	movs	r2, #0
 801632e:	741a      	strb	r2, [r3, #16]
 8016330:	2200      	movs	r2, #0
 8016332:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016334:	68fb      	ldr	r3, [r7, #12]
 8016336:	68db      	ldr	r3, [r3, #12]
 8016338:	f103 0214 	add.w	r2, r3, #20
 801633c:	68fb      	ldr	r3, [r7, #12]
 801633e:	7a9b      	ldrb	r3, [r3, #10]
 8016340:	009b      	lsls	r3, r3, #2
 8016342:	f003 0304 	and.w	r3, r3, #4
 8016346:	4413      	add	r3, r2
 8016348:	69fa      	ldr	r2, [r7, #28]
 801634a:	429a      	cmp	r2, r3
 801634c:	d006      	beq.n	801635c <tcp_output_segment+0x16c>
 801634e:	4b10      	ldr	r3, [pc, #64]	; (8016390 <tcp_output_segment+0x1a0>)
 8016350:	f240 621c 	movw	r2, #1564	; 0x61c
 8016354:	4914      	ldr	r1, [pc, #80]	; (80163a8 <tcp_output_segment+0x1b8>)
 8016356:	4810      	ldr	r0, [pc, #64]	; (8016398 <tcp_output_segment+0x1a8>)
 8016358:	f003 fe84 	bl	801a064 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	6858      	ldr	r0, [r3, #4]
 8016360:	68b9      	ldr	r1, [r7, #8]
 8016362:	68bb      	ldr	r3, [r7, #8]
 8016364:	1d1c      	adds	r4, r3, #4
 8016366:	68bb      	ldr	r3, [r7, #8]
 8016368:	7add      	ldrb	r5, [r3, #11]
 801636a:	68bb      	ldr	r3, [r7, #8]
 801636c:	7a9b      	ldrb	r3, [r3, #10]
 801636e:	687a      	ldr	r2, [r7, #4]
 8016370:	9202      	str	r2, [sp, #8]
 8016372:	2206      	movs	r2, #6
 8016374:	9201      	str	r2, [sp, #4]
 8016376:	9300      	str	r3, [sp, #0]
 8016378:	462b      	mov	r3, r5
 801637a:	4622      	mov	r2, r4
 801637c:	f002 fa36 	bl	80187ec <ip4_output_if>
 8016380:	4603      	mov	r3, r0
 8016382:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016384:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016388:	4618      	mov	r0, r3
 801638a:	3720      	adds	r7, #32
 801638c:	46bd      	mov	sp, r7
 801638e:	bdb0      	pop	{r4, r5, r7, pc}
 8016390:	0801cecc 	.word	0x0801cecc
 8016394:	0801d490 	.word	0x0801d490
 8016398:	0801cf20 	.word	0x0801cf20
 801639c:	0801d4b0 	.word	0x0801d4b0
 80163a0:	0801d4d0 	.word	0x0801d4d0
 80163a4:	2001bc8c 	.word	0x2001bc8c
 80163a8:	0801d4f4 	.word	0x0801d4f4

080163ac <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80163ac:	b5b0      	push	{r4, r5, r7, lr}
 80163ae:	b084      	sub	sp, #16
 80163b0:	af00      	add	r7, sp, #0
 80163b2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d106      	bne.n	80163c8 <tcp_rexmit_rto_prepare+0x1c>
 80163ba:	4b31      	ldr	r3, [pc, #196]	; (8016480 <tcp_rexmit_rto_prepare+0xd4>)
 80163bc:	f240 6263 	movw	r2, #1635	; 0x663
 80163c0:	4930      	ldr	r1, [pc, #192]	; (8016484 <tcp_rexmit_rto_prepare+0xd8>)
 80163c2:	4831      	ldr	r0, [pc, #196]	; (8016488 <tcp_rexmit_rto_prepare+0xdc>)
 80163c4:	f003 fe4e 	bl	801a064 <iprintf>

  if (pcb->unacked == NULL) {
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d102      	bne.n	80163d6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80163d0:	f06f 0305 	mvn.w	r3, #5
 80163d4:	e050      	b.n	8016478 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80163da:	60fb      	str	r3, [r7, #12]
 80163dc:	e00b      	b.n	80163f6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80163de:	68f8      	ldr	r0, [r7, #12]
 80163e0:	f7ff fee6 	bl	80161b0 <tcp_output_segment_busy>
 80163e4:	4603      	mov	r3, r0
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d002      	beq.n	80163f0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80163ea:	f06f 0305 	mvn.w	r3, #5
 80163ee:	e043      	b.n	8016478 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	681b      	ldr	r3, [r3, #0]
 80163f4:	60fb      	str	r3, [r7, #12]
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	681b      	ldr	r3, [r3, #0]
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d1ef      	bne.n	80163de <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80163fe:	68f8      	ldr	r0, [r7, #12]
 8016400:	f7ff fed6 	bl	80161b0 <tcp_output_segment_busy>
 8016404:	4603      	mov	r3, r0
 8016406:	2b00      	cmp	r3, #0
 8016408:	d002      	beq.n	8016410 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801640a:	f06f 0305 	mvn.w	r3, #5
 801640e:	e033      	b.n	8016478 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	2200      	movs	r2, #0
 8016424:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	8b5b      	ldrh	r3, [r3, #26]
 801642a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801642e:	b29a      	uxth	r2, r3
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	68db      	ldr	r3, [r3, #12]
 8016438:	685b      	ldr	r3, [r3, #4]
 801643a:	4618      	mov	r0, r3
 801643c:	f7f8 fea4 	bl	800f188 <lwip_htonl>
 8016440:	4604      	mov	r4, r0
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	891b      	ldrh	r3, [r3, #8]
 8016446:	461d      	mov	r5, r3
 8016448:	68fb      	ldr	r3, [r7, #12]
 801644a:	68db      	ldr	r3, [r3, #12]
 801644c:	899b      	ldrh	r3, [r3, #12]
 801644e:	b29b      	uxth	r3, r3
 8016450:	4618      	mov	r0, r3
 8016452:	f7f8 fe84 	bl	800f15e <lwip_htons>
 8016456:	4603      	mov	r3, r0
 8016458:	b2db      	uxtb	r3, r3
 801645a:	f003 0303 	and.w	r3, r3, #3
 801645e:	2b00      	cmp	r3, #0
 8016460:	d001      	beq.n	8016466 <tcp_rexmit_rto_prepare+0xba>
 8016462:	2301      	movs	r3, #1
 8016464:	e000      	b.n	8016468 <tcp_rexmit_rto_prepare+0xbc>
 8016466:	2300      	movs	r3, #0
 8016468:	442b      	add	r3, r5
 801646a:	18e2      	adds	r2, r4, r3
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	2200      	movs	r2, #0
 8016474:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8016476:	2300      	movs	r3, #0
}
 8016478:	4618      	mov	r0, r3
 801647a:	3710      	adds	r7, #16
 801647c:	46bd      	mov	sp, r7
 801647e:	bdb0      	pop	{r4, r5, r7, pc}
 8016480:	0801cecc 	.word	0x0801cecc
 8016484:	0801d508 	.word	0x0801d508
 8016488:	0801cf20 	.word	0x0801cf20

0801648c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801648c:	b580      	push	{r7, lr}
 801648e:	b082      	sub	sp, #8
 8016490:	af00      	add	r7, sp, #0
 8016492:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	2b00      	cmp	r3, #0
 8016498:	d106      	bne.n	80164a8 <tcp_rexmit_rto_commit+0x1c>
 801649a:	4b0d      	ldr	r3, [pc, #52]	; (80164d0 <tcp_rexmit_rto_commit+0x44>)
 801649c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80164a0:	490c      	ldr	r1, [pc, #48]	; (80164d4 <tcp_rexmit_rto_commit+0x48>)
 80164a2:	480d      	ldr	r0, [pc, #52]	; (80164d8 <tcp_rexmit_rto_commit+0x4c>)
 80164a4:	f003 fdde 	bl	801a064 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80164ae:	2bff      	cmp	r3, #255	; 0xff
 80164b0:	d007      	beq.n	80164c2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80164b8:	3301      	adds	r3, #1
 80164ba:	b2da      	uxtb	r2, r3
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80164c2:	6878      	ldr	r0, [r7, #4]
 80164c4:	f7ff fc80 	bl	8015dc8 <tcp_output>
}
 80164c8:	bf00      	nop
 80164ca:	3708      	adds	r7, #8
 80164cc:	46bd      	mov	sp, r7
 80164ce:	bd80      	pop	{r7, pc}
 80164d0:	0801cecc 	.word	0x0801cecc
 80164d4:	0801d52c 	.word	0x0801d52c
 80164d8:	0801cf20 	.word	0x0801cf20

080164dc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80164dc:	b580      	push	{r7, lr}
 80164de:	b082      	sub	sp, #8
 80164e0:	af00      	add	r7, sp, #0
 80164e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d106      	bne.n	80164f8 <tcp_rexmit_rto+0x1c>
 80164ea:	4b0a      	ldr	r3, [pc, #40]	; (8016514 <tcp_rexmit_rto+0x38>)
 80164ec:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80164f0:	4909      	ldr	r1, [pc, #36]	; (8016518 <tcp_rexmit_rto+0x3c>)
 80164f2:	480a      	ldr	r0, [pc, #40]	; (801651c <tcp_rexmit_rto+0x40>)
 80164f4:	f003 fdb6 	bl	801a064 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80164f8:	6878      	ldr	r0, [r7, #4]
 80164fa:	f7ff ff57 	bl	80163ac <tcp_rexmit_rto_prepare>
 80164fe:	4603      	mov	r3, r0
 8016500:	2b00      	cmp	r3, #0
 8016502:	d102      	bne.n	801650a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8016504:	6878      	ldr	r0, [r7, #4]
 8016506:	f7ff ffc1 	bl	801648c <tcp_rexmit_rto_commit>
  }
}
 801650a:	bf00      	nop
 801650c:	3708      	adds	r7, #8
 801650e:	46bd      	mov	sp, r7
 8016510:	bd80      	pop	{r7, pc}
 8016512:	bf00      	nop
 8016514:	0801cecc 	.word	0x0801cecc
 8016518:	0801d550 	.word	0x0801d550
 801651c:	0801cf20 	.word	0x0801cf20

08016520 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016520:	b590      	push	{r4, r7, lr}
 8016522:	b085      	sub	sp, #20
 8016524:	af00      	add	r7, sp, #0
 8016526:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d106      	bne.n	801653c <tcp_rexmit+0x1c>
 801652e:	4b2f      	ldr	r3, [pc, #188]	; (80165ec <tcp_rexmit+0xcc>)
 8016530:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8016534:	492e      	ldr	r1, [pc, #184]	; (80165f0 <tcp_rexmit+0xd0>)
 8016536:	482f      	ldr	r0, [pc, #188]	; (80165f4 <tcp_rexmit+0xd4>)
 8016538:	f003 fd94 	bl	801a064 <iprintf>

  if (pcb->unacked == NULL) {
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016540:	2b00      	cmp	r3, #0
 8016542:	d102      	bne.n	801654a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8016544:	f06f 0305 	mvn.w	r3, #5
 8016548:	e04c      	b.n	80165e4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801654e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016550:	68b8      	ldr	r0, [r7, #8]
 8016552:	f7ff fe2d 	bl	80161b0 <tcp_output_segment_busy>
 8016556:	4603      	mov	r3, r0
 8016558:	2b00      	cmp	r3, #0
 801655a:	d002      	beq.n	8016562 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801655c:	f06f 0305 	mvn.w	r3, #5
 8016560:	e040      	b.n	80165e4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8016562:	68bb      	ldr	r3, [r7, #8]
 8016564:	681a      	ldr	r2, [r3, #0]
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	336c      	adds	r3, #108	; 0x6c
 801656e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016570:	e002      	b.n	8016578 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8016572:	68fb      	ldr	r3, [r7, #12]
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016578:	68fb      	ldr	r3, [r7, #12]
 801657a:	681b      	ldr	r3, [r3, #0]
 801657c:	2b00      	cmp	r3, #0
 801657e:	d011      	beq.n	80165a4 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	681b      	ldr	r3, [r3, #0]
 8016584:	68db      	ldr	r3, [r3, #12]
 8016586:	685b      	ldr	r3, [r3, #4]
 8016588:	4618      	mov	r0, r3
 801658a:	f7f8 fdfd 	bl	800f188 <lwip_htonl>
 801658e:	4604      	mov	r4, r0
 8016590:	68bb      	ldr	r3, [r7, #8]
 8016592:	68db      	ldr	r3, [r3, #12]
 8016594:	685b      	ldr	r3, [r3, #4]
 8016596:	4618      	mov	r0, r3
 8016598:	f7f8 fdf6 	bl	800f188 <lwip_htonl>
 801659c:	4603      	mov	r3, r0
 801659e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	dbe6      	blt.n	8016572 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	681a      	ldr	r2, [r3, #0]
 80165a8:	68bb      	ldr	r3, [r7, #8]
 80165aa:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	68ba      	ldr	r2, [r7, #8]
 80165b0:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	681b      	ldr	r3, [r3, #0]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d103      	bne.n	80165c2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	2200      	movs	r2, #0
 80165be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80165c8:	2bff      	cmp	r3, #255	; 0xff
 80165ca:	d007      	beq.n	80165dc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80165d2:	3301      	adds	r3, #1
 80165d4:	b2da      	uxtb	r2, r3
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	2200      	movs	r2, #0
 80165e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80165e2:	2300      	movs	r3, #0
}
 80165e4:	4618      	mov	r0, r3
 80165e6:	3714      	adds	r7, #20
 80165e8:	46bd      	mov	sp, r7
 80165ea:	bd90      	pop	{r4, r7, pc}
 80165ec:	0801cecc 	.word	0x0801cecc
 80165f0:	0801d56c 	.word	0x0801d56c
 80165f4:	0801cf20 	.word	0x0801cf20

080165f8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80165f8:	b580      	push	{r7, lr}
 80165fa:	b082      	sub	sp, #8
 80165fc:	af00      	add	r7, sp, #0
 80165fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	2b00      	cmp	r3, #0
 8016604:	d106      	bne.n	8016614 <tcp_rexmit_fast+0x1c>
 8016606:	4b2a      	ldr	r3, [pc, #168]	; (80166b0 <tcp_rexmit_fast+0xb8>)
 8016608:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801660c:	4929      	ldr	r1, [pc, #164]	; (80166b4 <tcp_rexmit_fast+0xbc>)
 801660e:	482a      	ldr	r0, [pc, #168]	; (80166b8 <tcp_rexmit_fast+0xc0>)
 8016610:	f003 fd28 	bl	801a064 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016618:	2b00      	cmp	r3, #0
 801661a:	d044      	beq.n	80166a6 <tcp_rexmit_fast+0xae>
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	8b5b      	ldrh	r3, [r3, #26]
 8016620:	f003 0304 	and.w	r3, r3, #4
 8016624:	2b00      	cmp	r3, #0
 8016626:	d13e      	bne.n	80166a6 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016628:	6878      	ldr	r0, [r7, #4]
 801662a:	f7ff ff79 	bl	8016520 <tcp_rexmit>
 801662e:	4603      	mov	r3, r0
 8016630:	2b00      	cmp	r3, #0
 8016632:	d138      	bne.n	80166a6 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016640:	4293      	cmp	r3, r2
 8016642:	bf28      	it	cs
 8016644:	4613      	movcs	r3, r2
 8016646:	b29b      	uxth	r3, r3
 8016648:	0fda      	lsrs	r2, r3, #31
 801664a:	4413      	add	r3, r2
 801664c:	105b      	asrs	r3, r3, #1
 801664e:	b29a      	uxth	r2, r3
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801665c:	461a      	mov	r2, r3
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016662:	005b      	lsls	r3, r3, #1
 8016664:	429a      	cmp	r2, r3
 8016666:	d206      	bcs.n	8016676 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801666c:	005b      	lsls	r3, r3, #1
 801666e:	b29a      	uxth	r2, r3
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016680:	4619      	mov	r1, r3
 8016682:	0049      	lsls	r1, r1, #1
 8016684:	440b      	add	r3, r1
 8016686:	b29b      	uxth	r3, r3
 8016688:	4413      	add	r3, r2
 801668a:	b29a      	uxth	r2, r3
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	8b5b      	ldrh	r3, [r3, #26]
 8016696:	f043 0304 	orr.w	r3, r3, #4
 801669a:	b29a      	uxth	r2, r3
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2200      	movs	r2, #0
 80166a4:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80166a6:	bf00      	nop
 80166a8:	3708      	adds	r7, #8
 80166aa:	46bd      	mov	sp, r7
 80166ac:	bd80      	pop	{r7, pc}
 80166ae:	bf00      	nop
 80166b0:	0801cecc 	.word	0x0801cecc
 80166b4:	0801d584 	.word	0x0801d584
 80166b8:	0801cf20 	.word	0x0801cf20

080166bc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80166bc:	b580      	push	{r7, lr}
 80166be:	b086      	sub	sp, #24
 80166c0:	af00      	add	r7, sp, #0
 80166c2:	60f8      	str	r0, [r7, #12]
 80166c4:	607b      	str	r3, [r7, #4]
 80166c6:	460b      	mov	r3, r1
 80166c8:	817b      	strh	r3, [r7, #10]
 80166ca:	4613      	mov	r3, r2
 80166cc:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80166ce:	897a      	ldrh	r2, [r7, #10]
 80166d0:	893b      	ldrh	r3, [r7, #8]
 80166d2:	4413      	add	r3, r2
 80166d4:	b29b      	uxth	r3, r3
 80166d6:	3314      	adds	r3, #20
 80166d8:	b29b      	uxth	r3, r3
 80166da:	f44f 7220 	mov.w	r2, #640	; 0x280
 80166de:	4619      	mov	r1, r3
 80166e0:	2022      	movs	r0, #34	; 0x22
 80166e2:	f7f9 fd1b 	bl	801011c <pbuf_alloc>
 80166e6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80166e8:	697b      	ldr	r3, [r7, #20]
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d04d      	beq.n	801678a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80166ee:	897b      	ldrh	r3, [r7, #10]
 80166f0:	3313      	adds	r3, #19
 80166f2:	697a      	ldr	r2, [r7, #20]
 80166f4:	8952      	ldrh	r2, [r2, #10]
 80166f6:	4293      	cmp	r3, r2
 80166f8:	db06      	blt.n	8016708 <tcp_output_alloc_header_common+0x4c>
 80166fa:	4b26      	ldr	r3, [pc, #152]	; (8016794 <tcp_output_alloc_header_common+0xd8>)
 80166fc:	f240 7223 	movw	r2, #1827	; 0x723
 8016700:	4925      	ldr	r1, [pc, #148]	; (8016798 <tcp_output_alloc_header_common+0xdc>)
 8016702:	4826      	ldr	r0, [pc, #152]	; (801679c <tcp_output_alloc_header_common+0xe0>)
 8016704:	f003 fcae 	bl	801a064 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016708:	697b      	ldr	r3, [r7, #20]
 801670a:	685b      	ldr	r3, [r3, #4]
 801670c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801670e:	8c3b      	ldrh	r3, [r7, #32]
 8016710:	4618      	mov	r0, r3
 8016712:	f7f8 fd24 	bl	800f15e <lwip_htons>
 8016716:	4603      	mov	r3, r0
 8016718:	461a      	mov	r2, r3
 801671a:	693b      	ldr	r3, [r7, #16]
 801671c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801671e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016720:	4618      	mov	r0, r3
 8016722:	f7f8 fd1c 	bl	800f15e <lwip_htons>
 8016726:	4603      	mov	r3, r0
 8016728:	461a      	mov	r2, r3
 801672a:	693b      	ldr	r3, [r7, #16]
 801672c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801672e:	693b      	ldr	r3, [r7, #16]
 8016730:	687a      	ldr	r2, [r7, #4]
 8016732:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016734:	68f8      	ldr	r0, [r7, #12]
 8016736:	f7f8 fd27 	bl	800f188 <lwip_htonl>
 801673a:	4602      	mov	r2, r0
 801673c:	693b      	ldr	r3, [r7, #16]
 801673e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016740:	897b      	ldrh	r3, [r7, #10]
 8016742:	089b      	lsrs	r3, r3, #2
 8016744:	b29b      	uxth	r3, r3
 8016746:	3305      	adds	r3, #5
 8016748:	b29b      	uxth	r3, r3
 801674a:	031b      	lsls	r3, r3, #12
 801674c:	b29a      	uxth	r2, r3
 801674e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016752:	b29b      	uxth	r3, r3
 8016754:	4313      	orrs	r3, r2
 8016756:	b29b      	uxth	r3, r3
 8016758:	4618      	mov	r0, r3
 801675a:	f7f8 fd00 	bl	800f15e <lwip_htons>
 801675e:	4603      	mov	r3, r0
 8016760:	461a      	mov	r2, r3
 8016762:	693b      	ldr	r3, [r7, #16]
 8016764:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8016766:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8016768:	4618      	mov	r0, r3
 801676a:	f7f8 fcf8 	bl	800f15e <lwip_htons>
 801676e:	4603      	mov	r3, r0
 8016770:	461a      	mov	r2, r3
 8016772:	693b      	ldr	r3, [r7, #16]
 8016774:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8016776:	693b      	ldr	r3, [r7, #16]
 8016778:	2200      	movs	r2, #0
 801677a:	741a      	strb	r2, [r3, #16]
 801677c:	2200      	movs	r2, #0
 801677e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016780:	693b      	ldr	r3, [r7, #16]
 8016782:	2200      	movs	r2, #0
 8016784:	749a      	strb	r2, [r3, #18]
 8016786:	2200      	movs	r2, #0
 8016788:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801678a:	697b      	ldr	r3, [r7, #20]
}
 801678c:	4618      	mov	r0, r3
 801678e:	3718      	adds	r7, #24
 8016790:	46bd      	mov	sp, r7
 8016792:	bd80      	pop	{r7, pc}
 8016794:	0801cecc 	.word	0x0801cecc
 8016798:	0801d5a4 	.word	0x0801d5a4
 801679c:	0801cf20 	.word	0x0801cf20

080167a0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80167a0:	b5b0      	push	{r4, r5, r7, lr}
 80167a2:	b08a      	sub	sp, #40	; 0x28
 80167a4:	af04      	add	r7, sp, #16
 80167a6:	60f8      	str	r0, [r7, #12]
 80167a8:	607b      	str	r3, [r7, #4]
 80167aa:	460b      	mov	r3, r1
 80167ac:	817b      	strh	r3, [r7, #10]
 80167ae:	4613      	mov	r3, r2
 80167b0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80167b2:	68fb      	ldr	r3, [r7, #12]
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d106      	bne.n	80167c6 <tcp_output_alloc_header+0x26>
 80167b8:	4b15      	ldr	r3, [pc, #84]	; (8016810 <tcp_output_alloc_header+0x70>)
 80167ba:	f240 7242 	movw	r2, #1858	; 0x742
 80167be:	4915      	ldr	r1, [pc, #84]	; (8016814 <tcp_output_alloc_header+0x74>)
 80167c0:	4815      	ldr	r0, [pc, #84]	; (8016818 <tcp_output_alloc_header+0x78>)
 80167c2:	f003 fc4f 	bl	801a064 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80167ca:	68fb      	ldr	r3, [r7, #12]
 80167cc:	8adb      	ldrh	r3, [r3, #22]
 80167ce:	68fa      	ldr	r2, [r7, #12]
 80167d0:	8b12      	ldrh	r2, [r2, #24]
 80167d2:	68f9      	ldr	r1, [r7, #12]
 80167d4:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80167d6:	893d      	ldrh	r5, [r7, #8]
 80167d8:	897c      	ldrh	r4, [r7, #10]
 80167da:	9103      	str	r1, [sp, #12]
 80167dc:	2110      	movs	r1, #16
 80167de:	9102      	str	r1, [sp, #8]
 80167e0:	9201      	str	r2, [sp, #4]
 80167e2:	9300      	str	r3, [sp, #0]
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	462a      	mov	r2, r5
 80167e8:	4621      	mov	r1, r4
 80167ea:	f7ff ff67 	bl	80166bc <tcp_output_alloc_header_common>
 80167ee:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80167f0:	697b      	ldr	r3, [r7, #20]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d006      	beq.n	8016804 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80167fa:	68fa      	ldr	r2, [r7, #12]
 80167fc:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80167fe:	441a      	add	r2, r3
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8016804:	697b      	ldr	r3, [r7, #20]
}
 8016806:	4618      	mov	r0, r3
 8016808:	3718      	adds	r7, #24
 801680a:	46bd      	mov	sp, r7
 801680c:	bdb0      	pop	{r4, r5, r7, pc}
 801680e:	bf00      	nop
 8016810:	0801cecc 	.word	0x0801cecc
 8016814:	0801d5d4 	.word	0x0801d5d4
 8016818:	0801cf20 	.word	0x0801cf20

0801681c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801681c:	b580      	push	{r7, lr}
 801681e:	b088      	sub	sp, #32
 8016820:	af00      	add	r7, sp, #0
 8016822:	60f8      	str	r0, [r7, #12]
 8016824:	60b9      	str	r1, [r7, #8]
 8016826:	4611      	mov	r1, r2
 8016828:	461a      	mov	r2, r3
 801682a:	460b      	mov	r3, r1
 801682c:	71fb      	strb	r3, [r7, #7]
 801682e:	4613      	mov	r3, r2
 8016830:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016832:	2300      	movs	r3, #0
 8016834:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8016836:	68bb      	ldr	r3, [r7, #8]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d106      	bne.n	801684a <tcp_output_fill_options+0x2e>
 801683c:	4b13      	ldr	r3, [pc, #76]	; (801688c <tcp_output_fill_options+0x70>)
 801683e:	f240 7256 	movw	r2, #1878	; 0x756
 8016842:	4913      	ldr	r1, [pc, #76]	; (8016890 <tcp_output_fill_options+0x74>)
 8016844:	4813      	ldr	r0, [pc, #76]	; (8016894 <tcp_output_fill_options+0x78>)
 8016846:	f003 fc0d 	bl	801a064 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801684a:	68bb      	ldr	r3, [r7, #8]
 801684c:	685b      	ldr	r3, [r3, #4]
 801684e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016850:	69bb      	ldr	r3, [r7, #24]
 8016852:	3314      	adds	r3, #20
 8016854:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8016856:	69bb      	ldr	r3, [r7, #24]
 8016858:	f103 0214 	add.w	r2, r3, #20
 801685c:	8bfb      	ldrh	r3, [r7, #30]
 801685e:	009b      	lsls	r3, r3, #2
 8016860:	4619      	mov	r1, r3
 8016862:	79fb      	ldrb	r3, [r7, #7]
 8016864:	009b      	lsls	r3, r3, #2
 8016866:	f003 0304 	and.w	r3, r3, #4
 801686a:	440b      	add	r3, r1
 801686c:	4413      	add	r3, r2
 801686e:	697a      	ldr	r2, [r7, #20]
 8016870:	429a      	cmp	r2, r3
 8016872:	d006      	beq.n	8016882 <tcp_output_fill_options+0x66>
 8016874:	4b05      	ldr	r3, [pc, #20]	; (801688c <tcp_output_fill_options+0x70>)
 8016876:	f240 7275 	movw	r2, #1909	; 0x775
 801687a:	4907      	ldr	r1, [pc, #28]	; (8016898 <tcp_output_fill_options+0x7c>)
 801687c:	4805      	ldr	r0, [pc, #20]	; (8016894 <tcp_output_fill_options+0x78>)
 801687e:	f003 fbf1 	bl	801a064 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016882:	bf00      	nop
 8016884:	3720      	adds	r7, #32
 8016886:	46bd      	mov	sp, r7
 8016888:	bd80      	pop	{r7, pc}
 801688a:	bf00      	nop
 801688c:	0801cecc 	.word	0x0801cecc
 8016890:	0801d5fc 	.word	0x0801d5fc
 8016894:	0801cf20 	.word	0x0801cf20
 8016898:	0801d4f4 	.word	0x0801d4f4

0801689c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801689c:	b580      	push	{r7, lr}
 801689e:	b08a      	sub	sp, #40	; 0x28
 80168a0:	af04      	add	r7, sp, #16
 80168a2:	60f8      	str	r0, [r7, #12]
 80168a4:	60b9      	str	r1, [r7, #8]
 80168a6:	607a      	str	r2, [r7, #4]
 80168a8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80168aa:	68bb      	ldr	r3, [r7, #8]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d106      	bne.n	80168be <tcp_output_control_segment+0x22>
 80168b0:	4b1c      	ldr	r3, [pc, #112]	; (8016924 <tcp_output_control_segment+0x88>)
 80168b2:	f240 7287 	movw	r2, #1927	; 0x787
 80168b6:	491c      	ldr	r1, [pc, #112]	; (8016928 <tcp_output_control_segment+0x8c>)
 80168b8:	481c      	ldr	r0, [pc, #112]	; (801692c <tcp_output_control_segment+0x90>)
 80168ba:	f003 fbd3 	bl	801a064 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80168be:	683a      	ldr	r2, [r7, #0]
 80168c0:	6879      	ldr	r1, [r7, #4]
 80168c2:	68f8      	ldr	r0, [r7, #12]
 80168c4:	f7fe fae4 	bl	8014e90 <tcp_route>
 80168c8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80168ca:	693b      	ldr	r3, [r7, #16]
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	d102      	bne.n	80168d6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80168d0:	23fc      	movs	r3, #252	; 0xfc
 80168d2:	75fb      	strb	r3, [r7, #23]
 80168d4:	e01c      	b.n	8016910 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d006      	beq.n	80168ea <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80168dc:	68fb      	ldr	r3, [r7, #12]
 80168de:	7adb      	ldrb	r3, [r3, #11]
 80168e0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	7a9b      	ldrb	r3, [r3, #10]
 80168e6:	757b      	strb	r3, [r7, #21]
 80168e8:	e003      	b.n	80168f2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80168ea:	23ff      	movs	r3, #255	; 0xff
 80168ec:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80168ee:	2300      	movs	r3, #0
 80168f0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80168f2:	7dba      	ldrb	r2, [r7, #22]
 80168f4:	693b      	ldr	r3, [r7, #16]
 80168f6:	9302      	str	r3, [sp, #8]
 80168f8:	2306      	movs	r3, #6
 80168fa:	9301      	str	r3, [sp, #4]
 80168fc:	7d7b      	ldrb	r3, [r7, #21]
 80168fe:	9300      	str	r3, [sp, #0]
 8016900:	4613      	mov	r3, r2
 8016902:	683a      	ldr	r2, [r7, #0]
 8016904:	6879      	ldr	r1, [r7, #4]
 8016906:	68b8      	ldr	r0, [r7, #8]
 8016908:	f001 ff70 	bl	80187ec <ip4_output_if>
 801690c:	4603      	mov	r3, r0
 801690e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016910:	68b8      	ldr	r0, [r7, #8]
 8016912:	f7f9 fee7 	bl	80106e4 <pbuf_free>
  return err;
 8016916:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801691a:	4618      	mov	r0, r3
 801691c:	3718      	adds	r7, #24
 801691e:	46bd      	mov	sp, r7
 8016920:	bd80      	pop	{r7, pc}
 8016922:	bf00      	nop
 8016924:	0801cecc 	.word	0x0801cecc
 8016928:	0801d624 	.word	0x0801d624
 801692c:	0801cf20 	.word	0x0801cf20

08016930 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016930:	b590      	push	{r4, r7, lr}
 8016932:	b08b      	sub	sp, #44	; 0x2c
 8016934:	af04      	add	r7, sp, #16
 8016936:	60f8      	str	r0, [r7, #12]
 8016938:	60b9      	str	r1, [r7, #8]
 801693a:	607a      	str	r2, [r7, #4]
 801693c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801693e:	683b      	ldr	r3, [r7, #0]
 8016940:	2b00      	cmp	r3, #0
 8016942:	d106      	bne.n	8016952 <tcp_rst+0x22>
 8016944:	4b1f      	ldr	r3, [pc, #124]	; (80169c4 <tcp_rst+0x94>)
 8016946:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801694a:	491f      	ldr	r1, [pc, #124]	; (80169c8 <tcp_rst+0x98>)
 801694c:	481f      	ldr	r0, [pc, #124]	; (80169cc <tcp_rst+0x9c>)
 801694e:	f003 fb89 	bl	801a064 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016954:	2b00      	cmp	r3, #0
 8016956:	d106      	bne.n	8016966 <tcp_rst+0x36>
 8016958:	4b1a      	ldr	r3, [pc, #104]	; (80169c4 <tcp_rst+0x94>)
 801695a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801695e:	491c      	ldr	r1, [pc, #112]	; (80169d0 <tcp_rst+0xa0>)
 8016960:	481a      	ldr	r0, [pc, #104]	; (80169cc <tcp_rst+0x9c>)
 8016962:	f003 fb7f 	bl	801a064 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016966:	2300      	movs	r3, #0
 8016968:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801696a:	f642 030f 	movw	r3, #10255	; 0x280f
 801696e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8016970:	7dfb      	ldrb	r3, [r7, #23]
 8016972:	b29c      	uxth	r4, r3
 8016974:	68b8      	ldr	r0, [r7, #8]
 8016976:	f7f8 fc07 	bl	800f188 <lwip_htonl>
 801697a:	4602      	mov	r2, r0
 801697c:	8abb      	ldrh	r3, [r7, #20]
 801697e:	9303      	str	r3, [sp, #12]
 8016980:	2314      	movs	r3, #20
 8016982:	9302      	str	r3, [sp, #8]
 8016984:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8016986:	9301      	str	r3, [sp, #4]
 8016988:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801698a:	9300      	str	r3, [sp, #0]
 801698c:	4613      	mov	r3, r2
 801698e:	2200      	movs	r2, #0
 8016990:	4621      	mov	r1, r4
 8016992:	6878      	ldr	r0, [r7, #4]
 8016994:	f7ff fe92 	bl	80166bc <tcp_output_alloc_header_common>
 8016998:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801699a:	693b      	ldr	r3, [r7, #16]
 801699c:	2b00      	cmp	r3, #0
 801699e:	d00c      	beq.n	80169ba <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80169a0:	7dfb      	ldrb	r3, [r7, #23]
 80169a2:	2200      	movs	r2, #0
 80169a4:	6939      	ldr	r1, [r7, #16]
 80169a6:	68f8      	ldr	r0, [r7, #12]
 80169a8:	f7ff ff38 	bl	801681c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80169ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169ae:	683a      	ldr	r2, [r7, #0]
 80169b0:	6939      	ldr	r1, [r7, #16]
 80169b2:	68f8      	ldr	r0, [r7, #12]
 80169b4:	f7ff ff72 	bl	801689c <tcp_output_control_segment>
 80169b8:	e000      	b.n	80169bc <tcp_rst+0x8c>
    return;
 80169ba:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80169bc:	371c      	adds	r7, #28
 80169be:	46bd      	mov	sp, r7
 80169c0:	bd90      	pop	{r4, r7, pc}
 80169c2:	bf00      	nop
 80169c4:	0801cecc 	.word	0x0801cecc
 80169c8:	0801d650 	.word	0x0801d650
 80169cc:	0801cf20 	.word	0x0801cf20
 80169d0:	0801d66c 	.word	0x0801d66c

080169d4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80169d4:	b590      	push	{r4, r7, lr}
 80169d6:	b087      	sub	sp, #28
 80169d8:	af00      	add	r7, sp, #0
 80169da:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80169dc:	2300      	movs	r3, #0
 80169de:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80169e0:	2300      	movs	r3, #0
 80169e2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	2b00      	cmp	r3, #0
 80169e8:	d106      	bne.n	80169f8 <tcp_send_empty_ack+0x24>
 80169ea:	4b28      	ldr	r3, [pc, #160]	; (8016a8c <tcp_send_empty_ack+0xb8>)
 80169ec:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80169f0:	4927      	ldr	r1, [pc, #156]	; (8016a90 <tcp_send_empty_ack+0xbc>)
 80169f2:	4828      	ldr	r0, [pc, #160]	; (8016a94 <tcp_send_empty_ack+0xc0>)
 80169f4:	f003 fb36 	bl	801a064 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80169f8:	7dfb      	ldrb	r3, [r7, #23]
 80169fa:	009b      	lsls	r3, r3, #2
 80169fc:	b2db      	uxtb	r3, r3
 80169fe:	f003 0304 	and.w	r3, r3, #4
 8016a02:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016a04:	7d7b      	ldrb	r3, [r7, #21]
 8016a06:	b29c      	uxth	r4, r3
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	f7f8 fbbb 	bl	800f188 <lwip_htonl>
 8016a12:	4603      	mov	r3, r0
 8016a14:	2200      	movs	r2, #0
 8016a16:	4621      	mov	r1, r4
 8016a18:	6878      	ldr	r0, [r7, #4]
 8016a1a:	f7ff fec1 	bl	80167a0 <tcp_output_alloc_header>
 8016a1e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016a20:	693b      	ldr	r3, [r7, #16]
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d109      	bne.n	8016a3a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	8b5b      	ldrh	r3, [r3, #26]
 8016a2a:	f043 0303 	orr.w	r3, r3, #3
 8016a2e:	b29a      	uxth	r2, r3
 8016a30:	687b      	ldr	r3, [r7, #4]
 8016a32:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016a34:	f06f 0301 	mvn.w	r3, #1
 8016a38:	e023      	b.n	8016a82 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016a3a:	7dbb      	ldrb	r3, [r7, #22]
 8016a3c:	7dfa      	ldrb	r2, [r7, #23]
 8016a3e:	6939      	ldr	r1, [r7, #16]
 8016a40:	6878      	ldr	r0, [r7, #4]
 8016a42:	f7ff feeb 	bl	801681c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016a46:	687a      	ldr	r2, [r7, #4]
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	3304      	adds	r3, #4
 8016a4c:	6939      	ldr	r1, [r7, #16]
 8016a4e:	6878      	ldr	r0, [r7, #4]
 8016a50:	f7ff ff24 	bl	801689c <tcp_output_control_segment>
 8016a54:	4603      	mov	r3, r0
 8016a56:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016a58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d007      	beq.n	8016a70 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	8b5b      	ldrh	r3, [r3, #26]
 8016a64:	f043 0303 	orr.w	r3, r3, #3
 8016a68:	b29a      	uxth	r2, r3
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	835a      	strh	r2, [r3, #26]
 8016a6e:	e006      	b.n	8016a7e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	8b5b      	ldrh	r3, [r3, #26]
 8016a74:	f023 0303 	bic.w	r3, r3, #3
 8016a78:	b29a      	uxth	r2, r3
 8016a7a:	687b      	ldr	r3, [r7, #4]
 8016a7c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016a82:	4618      	mov	r0, r3
 8016a84:	371c      	adds	r7, #28
 8016a86:	46bd      	mov	sp, r7
 8016a88:	bd90      	pop	{r4, r7, pc}
 8016a8a:	bf00      	nop
 8016a8c:	0801cecc 	.word	0x0801cecc
 8016a90:	0801d688 	.word	0x0801d688
 8016a94:	0801cf20 	.word	0x0801cf20

08016a98 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016a98:	b590      	push	{r4, r7, lr}
 8016a9a:	b087      	sub	sp, #28
 8016a9c:	af00      	add	r7, sp, #0
 8016a9e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d106      	bne.n	8016ab8 <tcp_keepalive+0x20>
 8016aaa:	4b18      	ldr	r3, [pc, #96]	; (8016b0c <tcp_keepalive+0x74>)
 8016aac:	f640 0224 	movw	r2, #2084	; 0x824
 8016ab0:	4917      	ldr	r1, [pc, #92]	; (8016b10 <tcp_keepalive+0x78>)
 8016ab2:	4818      	ldr	r0, [pc, #96]	; (8016b14 <tcp_keepalive+0x7c>)
 8016ab4:	f003 fad6 	bl	801a064 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016ab8:	7dfb      	ldrb	r3, [r7, #23]
 8016aba:	b29c      	uxth	r4, r3
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016ac0:	3b01      	subs	r3, #1
 8016ac2:	4618      	mov	r0, r3
 8016ac4:	f7f8 fb60 	bl	800f188 <lwip_htonl>
 8016ac8:	4603      	mov	r3, r0
 8016aca:	2200      	movs	r2, #0
 8016acc:	4621      	mov	r1, r4
 8016ace:	6878      	ldr	r0, [r7, #4]
 8016ad0:	f7ff fe66 	bl	80167a0 <tcp_output_alloc_header>
 8016ad4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016ad6:	693b      	ldr	r3, [r7, #16]
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d102      	bne.n	8016ae2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016adc:	f04f 33ff 	mov.w	r3, #4294967295
 8016ae0:	e010      	b.n	8016b04 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016ae2:	7dfb      	ldrb	r3, [r7, #23]
 8016ae4:	2200      	movs	r2, #0
 8016ae6:	6939      	ldr	r1, [r7, #16]
 8016ae8:	6878      	ldr	r0, [r7, #4]
 8016aea:	f7ff fe97 	bl	801681c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016aee:	687a      	ldr	r2, [r7, #4]
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	3304      	adds	r3, #4
 8016af4:	6939      	ldr	r1, [r7, #16]
 8016af6:	6878      	ldr	r0, [r7, #4]
 8016af8:	f7ff fed0 	bl	801689c <tcp_output_control_segment>
 8016afc:	4603      	mov	r3, r0
 8016afe:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016b04:	4618      	mov	r0, r3
 8016b06:	371c      	adds	r7, #28
 8016b08:	46bd      	mov	sp, r7
 8016b0a:	bd90      	pop	{r4, r7, pc}
 8016b0c:	0801cecc 	.word	0x0801cecc
 8016b10:	0801d6a8 	.word	0x0801d6a8
 8016b14:	0801cf20 	.word	0x0801cf20

08016b18 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016b18:	b590      	push	{r4, r7, lr}
 8016b1a:	b08b      	sub	sp, #44	; 0x2c
 8016b1c:	af00      	add	r7, sp, #0
 8016b1e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016b20:	2300      	movs	r3, #0
 8016b22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	2b00      	cmp	r3, #0
 8016b2a:	d106      	bne.n	8016b3a <tcp_zero_window_probe+0x22>
 8016b2c:	4b4c      	ldr	r3, [pc, #304]	; (8016c60 <tcp_zero_window_probe+0x148>)
 8016b2e:	f640 024f 	movw	r2, #2127	; 0x84f
 8016b32:	494c      	ldr	r1, [pc, #304]	; (8016c64 <tcp_zero_window_probe+0x14c>)
 8016b34:	484c      	ldr	r0, [pc, #304]	; (8016c68 <tcp_zero_window_probe+0x150>)
 8016b36:	f003 fa95 	bl	801a064 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b3e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016b40:	6a3b      	ldr	r3, [r7, #32]
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	d101      	bne.n	8016b4a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8016b46:	2300      	movs	r3, #0
 8016b48:	e086      	b.n	8016c58 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016b50:	2bff      	cmp	r3, #255	; 0xff
 8016b52:	d007      	beq.n	8016b64 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016b5a:	3301      	adds	r3, #1
 8016b5c:	b2da      	uxtb	r2, r3
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016b64:	6a3b      	ldr	r3, [r7, #32]
 8016b66:	68db      	ldr	r3, [r3, #12]
 8016b68:	899b      	ldrh	r3, [r3, #12]
 8016b6a:	b29b      	uxth	r3, r3
 8016b6c:	4618      	mov	r0, r3
 8016b6e:	f7f8 faf6 	bl	800f15e <lwip_htons>
 8016b72:	4603      	mov	r3, r0
 8016b74:	b2db      	uxtb	r3, r3
 8016b76:	f003 0301 	and.w	r3, r3, #1
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d005      	beq.n	8016b8a <tcp_zero_window_probe+0x72>
 8016b7e:	6a3b      	ldr	r3, [r7, #32]
 8016b80:	891b      	ldrh	r3, [r3, #8]
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d101      	bne.n	8016b8a <tcp_zero_window_probe+0x72>
 8016b86:	2301      	movs	r3, #1
 8016b88:	e000      	b.n	8016b8c <tcp_zero_window_probe+0x74>
 8016b8a:	2300      	movs	r3, #0
 8016b8c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016b8e:	7ffb      	ldrb	r3, [r7, #31]
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	bf0c      	ite	eq
 8016b94:	2301      	moveq	r3, #1
 8016b96:	2300      	movne	r3, #0
 8016b98:	b2db      	uxtb	r3, r3
 8016b9a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016ba0:	b299      	uxth	r1, r3
 8016ba2:	6a3b      	ldr	r3, [r7, #32]
 8016ba4:	68db      	ldr	r3, [r3, #12]
 8016ba6:	685b      	ldr	r3, [r3, #4]
 8016ba8:	8bba      	ldrh	r2, [r7, #28]
 8016baa:	6878      	ldr	r0, [r7, #4]
 8016bac:	f7ff fdf8 	bl	80167a0 <tcp_output_alloc_header>
 8016bb0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016bb2:	69bb      	ldr	r3, [r7, #24]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d102      	bne.n	8016bbe <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8016bbc:	e04c      	b.n	8016c58 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016bbe:	69bb      	ldr	r3, [r7, #24]
 8016bc0:	685b      	ldr	r3, [r3, #4]
 8016bc2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016bc4:	7ffb      	ldrb	r3, [r7, #31]
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	d011      	beq.n	8016bee <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016bca:	697b      	ldr	r3, [r7, #20]
 8016bcc:	899b      	ldrh	r3, [r3, #12]
 8016bce:	b29b      	uxth	r3, r3
 8016bd0:	b21b      	sxth	r3, r3
 8016bd2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016bd6:	b21c      	sxth	r4, r3
 8016bd8:	2011      	movs	r0, #17
 8016bda:	f7f8 fac0 	bl	800f15e <lwip_htons>
 8016bde:	4603      	mov	r3, r0
 8016be0:	b21b      	sxth	r3, r3
 8016be2:	4323      	orrs	r3, r4
 8016be4:	b21b      	sxth	r3, r3
 8016be6:	b29a      	uxth	r2, r3
 8016be8:	697b      	ldr	r3, [r7, #20]
 8016bea:	819a      	strh	r2, [r3, #12]
 8016bec:	e010      	b.n	8016c10 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016bee:	69bb      	ldr	r3, [r7, #24]
 8016bf0:	685b      	ldr	r3, [r3, #4]
 8016bf2:	3314      	adds	r3, #20
 8016bf4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016bf6:	6a3b      	ldr	r3, [r7, #32]
 8016bf8:	6858      	ldr	r0, [r3, #4]
 8016bfa:	6a3b      	ldr	r3, [r7, #32]
 8016bfc:	685b      	ldr	r3, [r3, #4]
 8016bfe:	891a      	ldrh	r2, [r3, #8]
 8016c00:	6a3b      	ldr	r3, [r7, #32]
 8016c02:	891b      	ldrh	r3, [r3, #8]
 8016c04:	1ad3      	subs	r3, r2, r3
 8016c06:	b29b      	uxth	r3, r3
 8016c08:	2201      	movs	r2, #1
 8016c0a:	6939      	ldr	r1, [r7, #16]
 8016c0c:	f7f9 ff54 	bl	8010ab8 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016c10:	6a3b      	ldr	r3, [r7, #32]
 8016c12:	68db      	ldr	r3, [r3, #12]
 8016c14:	685b      	ldr	r3, [r3, #4]
 8016c16:	4618      	mov	r0, r3
 8016c18:	f7f8 fab6 	bl	800f188 <lwip_htonl>
 8016c1c:	4603      	mov	r3, r0
 8016c1e:	3301      	adds	r3, #1
 8016c20:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016c26:	68fb      	ldr	r3, [r7, #12]
 8016c28:	1ad3      	subs	r3, r2, r3
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	da02      	bge.n	8016c34 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016c2e:	687b      	ldr	r3, [r7, #4]
 8016c30:	68fa      	ldr	r2, [r7, #12]
 8016c32:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016c34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c38:	2200      	movs	r2, #0
 8016c3a:	69b9      	ldr	r1, [r7, #24]
 8016c3c:	6878      	ldr	r0, [r7, #4]
 8016c3e:	f7ff fded 	bl	801681c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016c42:	687a      	ldr	r2, [r7, #4]
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	3304      	adds	r3, #4
 8016c48:	69b9      	ldr	r1, [r7, #24]
 8016c4a:	6878      	ldr	r0, [r7, #4]
 8016c4c:	f7ff fe26 	bl	801689c <tcp_output_control_segment>
 8016c50:	4603      	mov	r3, r0
 8016c52:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016c54:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8016c58:	4618      	mov	r0, r3
 8016c5a:	372c      	adds	r7, #44	; 0x2c
 8016c5c:	46bd      	mov	sp, r7
 8016c5e:	bd90      	pop	{r4, r7, pc}
 8016c60:	0801cecc 	.word	0x0801cecc
 8016c64:	0801d6c4 	.word	0x0801d6c4
 8016c68:	0801cf20 	.word	0x0801cf20

08016c6c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8016c6c:	b580      	push	{r7, lr}
 8016c6e:	b082      	sub	sp, #8
 8016c70:	af00      	add	r7, sp, #0
 8016c72:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016c74:	f7fa f8a0 	bl	8010db8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8016c78:	4b0a      	ldr	r3, [pc, #40]	; (8016ca4 <tcpip_tcp_timer+0x38>)
 8016c7a:	681b      	ldr	r3, [r3, #0]
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d103      	bne.n	8016c88 <tcpip_tcp_timer+0x1c>
 8016c80:	4b09      	ldr	r3, [pc, #36]	; (8016ca8 <tcpip_tcp_timer+0x3c>)
 8016c82:	681b      	ldr	r3, [r3, #0]
 8016c84:	2b00      	cmp	r3, #0
 8016c86:	d005      	beq.n	8016c94 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016c88:	2200      	movs	r2, #0
 8016c8a:	4908      	ldr	r1, [pc, #32]	; (8016cac <tcpip_tcp_timer+0x40>)
 8016c8c:	20fa      	movs	r0, #250	; 0xfa
 8016c8e:	f000 f8f3 	bl	8016e78 <sys_timeout>
 8016c92:	e003      	b.n	8016c9c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016c94:	4b06      	ldr	r3, [pc, #24]	; (8016cb0 <tcpip_tcp_timer+0x44>)
 8016c96:	2200      	movs	r2, #0
 8016c98:	601a      	str	r2, [r3, #0]
  }
}
 8016c9a:	bf00      	nop
 8016c9c:	bf00      	nop
 8016c9e:	3708      	adds	r7, #8
 8016ca0:	46bd      	mov	sp, r7
 8016ca2:	bd80      	pop	{r7, pc}
 8016ca4:	2001bc88 	.word	0x2001bc88
 8016ca8:	2001bc98 	.word	0x2001bc98
 8016cac:	08016c6d 	.word	0x08016c6d
 8016cb0:	20000988 	.word	0x20000988

08016cb4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016cb4:	b580      	push	{r7, lr}
 8016cb6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016cb8:	4b0a      	ldr	r3, [pc, #40]	; (8016ce4 <tcp_timer_needed+0x30>)
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d10f      	bne.n	8016ce0 <tcp_timer_needed+0x2c>
 8016cc0:	4b09      	ldr	r3, [pc, #36]	; (8016ce8 <tcp_timer_needed+0x34>)
 8016cc2:	681b      	ldr	r3, [r3, #0]
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d103      	bne.n	8016cd0 <tcp_timer_needed+0x1c>
 8016cc8:	4b08      	ldr	r3, [pc, #32]	; (8016cec <tcp_timer_needed+0x38>)
 8016cca:	681b      	ldr	r3, [r3, #0]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d007      	beq.n	8016ce0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016cd0:	4b04      	ldr	r3, [pc, #16]	; (8016ce4 <tcp_timer_needed+0x30>)
 8016cd2:	2201      	movs	r2, #1
 8016cd4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016cd6:	2200      	movs	r2, #0
 8016cd8:	4905      	ldr	r1, [pc, #20]	; (8016cf0 <tcp_timer_needed+0x3c>)
 8016cda:	20fa      	movs	r0, #250	; 0xfa
 8016cdc:	f000 f8cc 	bl	8016e78 <sys_timeout>
  }
}
 8016ce0:	bf00      	nop
 8016ce2:	bd80      	pop	{r7, pc}
 8016ce4:	20000988 	.word	0x20000988
 8016ce8:	2001bc88 	.word	0x2001bc88
 8016cec:	2001bc98 	.word	0x2001bc98
 8016cf0:	08016c6d 	.word	0x08016c6d

08016cf4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016cf4:	b580      	push	{r7, lr}
 8016cf6:	b086      	sub	sp, #24
 8016cf8:	af00      	add	r7, sp, #0
 8016cfa:	60f8      	str	r0, [r7, #12]
 8016cfc:	60b9      	str	r1, [r7, #8]
 8016cfe:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016d00:	2006      	movs	r0, #6
 8016d02:	f7f8 fe91 	bl	800fa28 <memp_malloc>
 8016d06:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016d08:	693b      	ldr	r3, [r7, #16]
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d109      	bne.n	8016d22 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016d0e:	693b      	ldr	r3, [r7, #16]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d151      	bne.n	8016db8 <sys_timeout_abs+0xc4>
 8016d14:	4b2a      	ldr	r3, [pc, #168]	; (8016dc0 <sys_timeout_abs+0xcc>)
 8016d16:	22be      	movs	r2, #190	; 0xbe
 8016d18:	492a      	ldr	r1, [pc, #168]	; (8016dc4 <sys_timeout_abs+0xd0>)
 8016d1a:	482b      	ldr	r0, [pc, #172]	; (8016dc8 <sys_timeout_abs+0xd4>)
 8016d1c:	f003 f9a2 	bl	801a064 <iprintf>
    return;
 8016d20:	e04a      	b.n	8016db8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016d22:	693b      	ldr	r3, [r7, #16]
 8016d24:	2200      	movs	r2, #0
 8016d26:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016d28:	693b      	ldr	r3, [r7, #16]
 8016d2a:	68ba      	ldr	r2, [r7, #8]
 8016d2c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016d2e:	693b      	ldr	r3, [r7, #16]
 8016d30:	687a      	ldr	r2, [r7, #4]
 8016d32:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016d34:	693b      	ldr	r3, [r7, #16]
 8016d36:	68fa      	ldr	r2, [r7, #12]
 8016d38:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8016d3a:	4b24      	ldr	r3, [pc, #144]	; (8016dcc <sys_timeout_abs+0xd8>)
 8016d3c:	681b      	ldr	r3, [r3, #0]
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d103      	bne.n	8016d4a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016d42:	4a22      	ldr	r2, [pc, #136]	; (8016dcc <sys_timeout_abs+0xd8>)
 8016d44:	693b      	ldr	r3, [r7, #16]
 8016d46:	6013      	str	r3, [r2, #0]
    return;
 8016d48:	e037      	b.n	8016dba <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8016d4a:	693b      	ldr	r3, [r7, #16]
 8016d4c:	685a      	ldr	r2, [r3, #4]
 8016d4e:	4b1f      	ldr	r3, [pc, #124]	; (8016dcc <sys_timeout_abs+0xd8>)
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	685b      	ldr	r3, [r3, #4]
 8016d54:	1ad3      	subs	r3, r2, r3
 8016d56:	0fdb      	lsrs	r3, r3, #31
 8016d58:	f003 0301 	and.w	r3, r3, #1
 8016d5c:	b2db      	uxtb	r3, r3
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d007      	beq.n	8016d72 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8016d62:	4b1a      	ldr	r3, [pc, #104]	; (8016dcc <sys_timeout_abs+0xd8>)
 8016d64:	681a      	ldr	r2, [r3, #0]
 8016d66:	693b      	ldr	r3, [r7, #16]
 8016d68:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8016d6a:	4a18      	ldr	r2, [pc, #96]	; (8016dcc <sys_timeout_abs+0xd8>)
 8016d6c:	693b      	ldr	r3, [r7, #16]
 8016d6e:	6013      	str	r3, [r2, #0]
 8016d70:	e023      	b.n	8016dba <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016d72:	4b16      	ldr	r3, [pc, #88]	; (8016dcc <sys_timeout_abs+0xd8>)
 8016d74:	681b      	ldr	r3, [r3, #0]
 8016d76:	617b      	str	r3, [r7, #20]
 8016d78:	e01a      	b.n	8016db0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8016d7a:	697b      	ldr	r3, [r7, #20]
 8016d7c:	681b      	ldr	r3, [r3, #0]
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	d00b      	beq.n	8016d9a <sys_timeout_abs+0xa6>
 8016d82:	693b      	ldr	r3, [r7, #16]
 8016d84:	685a      	ldr	r2, [r3, #4]
 8016d86:	697b      	ldr	r3, [r7, #20]
 8016d88:	681b      	ldr	r3, [r3, #0]
 8016d8a:	685b      	ldr	r3, [r3, #4]
 8016d8c:	1ad3      	subs	r3, r2, r3
 8016d8e:	0fdb      	lsrs	r3, r3, #31
 8016d90:	f003 0301 	and.w	r3, r3, #1
 8016d94:	b2db      	uxtb	r3, r3
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	d007      	beq.n	8016daa <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8016d9a:	697b      	ldr	r3, [r7, #20]
 8016d9c:	681a      	ldr	r2, [r3, #0]
 8016d9e:	693b      	ldr	r3, [r7, #16]
 8016da0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016da2:	697b      	ldr	r3, [r7, #20]
 8016da4:	693a      	ldr	r2, [r7, #16]
 8016da6:	601a      	str	r2, [r3, #0]
        break;
 8016da8:	e007      	b.n	8016dba <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016daa:	697b      	ldr	r3, [r7, #20]
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	617b      	str	r3, [r7, #20]
 8016db0:	697b      	ldr	r3, [r7, #20]
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d1e1      	bne.n	8016d7a <sys_timeout_abs+0x86>
 8016db6:	e000      	b.n	8016dba <sys_timeout_abs+0xc6>
    return;
 8016db8:	bf00      	nop
      }
    }
  }
}
 8016dba:	3718      	adds	r7, #24
 8016dbc:	46bd      	mov	sp, r7
 8016dbe:	bd80      	pop	{r7, pc}
 8016dc0:	0801d6e8 	.word	0x0801d6e8
 8016dc4:	0801d71c 	.word	0x0801d71c
 8016dc8:	0801d75c 	.word	0x0801d75c
 8016dcc:	20000980 	.word	0x20000980

08016dd0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016dd0:	b580      	push	{r7, lr}
 8016dd2:	b086      	sub	sp, #24
 8016dd4:	af00      	add	r7, sp, #0
 8016dd6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016ddc:	697b      	ldr	r3, [r7, #20]
 8016dde:	685b      	ldr	r3, [r3, #4]
 8016de0:	4798      	blx	r3

  now = sys_now();
 8016de2:	f7f4 fecd 	bl	800bb80 <sys_now>
 8016de6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016de8:	697b      	ldr	r3, [r7, #20]
 8016dea:	681a      	ldr	r2, [r3, #0]
 8016dec:	4b0f      	ldr	r3, [pc, #60]	; (8016e2c <lwip_cyclic_timer+0x5c>)
 8016dee:	681b      	ldr	r3, [r3, #0]
 8016df0:	4413      	add	r3, r2
 8016df2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016df4:	68fa      	ldr	r2, [r7, #12]
 8016df6:	693b      	ldr	r3, [r7, #16]
 8016df8:	1ad3      	subs	r3, r2, r3
 8016dfa:	0fdb      	lsrs	r3, r3, #31
 8016dfc:	f003 0301 	and.w	r3, r3, #1
 8016e00:	b2db      	uxtb	r3, r3
 8016e02:	2b00      	cmp	r3, #0
 8016e04:	d009      	beq.n	8016e1a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016e06:	697b      	ldr	r3, [r7, #20]
 8016e08:	681a      	ldr	r2, [r3, #0]
 8016e0a:	693b      	ldr	r3, [r7, #16]
 8016e0c:	4413      	add	r3, r2
 8016e0e:	687a      	ldr	r2, [r7, #4]
 8016e10:	4907      	ldr	r1, [pc, #28]	; (8016e30 <lwip_cyclic_timer+0x60>)
 8016e12:	4618      	mov	r0, r3
 8016e14:	f7ff ff6e 	bl	8016cf4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016e18:	e004      	b.n	8016e24 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016e1a:	687a      	ldr	r2, [r7, #4]
 8016e1c:	4904      	ldr	r1, [pc, #16]	; (8016e30 <lwip_cyclic_timer+0x60>)
 8016e1e:	68f8      	ldr	r0, [r7, #12]
 8016e20:	f7ff ff68 	bl	8016cf4 <sys_timeout_abs>
}
 8016e24:	bf00      	nop
 8016e26:	3718      	adds	r7, #24
 8016e28:	46bd      	mov	sp, r7
 8016e2a:	bd80      	pop	{r7, pc}
 8016e2c:	20000984 	.word	0x20000984
 8016e30:	08016dd1 	.word	0x08016dd1

08016e34 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016e34:	b580      	push	{r7, lr}
 8016e36:	b082      	sub	sp, #8
 8016e38:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016e3a:	2301      	movs	r3, #1
 8016e3c:	607b      	str	r3, [r7, #4]
 8016e3e:	e00e      	b.n	8016e5e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016e40:	4a0b      	ldr	r2, [pc, #44]	; (8016e70 <sys_timeouts_init+0x3c>)
 8016e42:	687b      	ldr	r3, [r7, #4]
 8016e44:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	00db      	lsls	r3, r3, #3
 8016e4c:	4a08      	ldr	r2, [pc, #32]	; (8016e70 <sys_timeouts_init+0x3c>)
 8016e4e:	4413      	add	r3, r2
 8016e50:	461a      	mov	r2, r3
 8016e52:	4908      	ldr	r1, [pc, #32]	; (8016e74 <sys_timeouts_init+0x40>)
 8016e54:	f000 f810 	bl	8016e78 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	3301      	adds	r3, #1
 8016e5c:	607b      	str	r3, [r7, #4]
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	2b02      	cmp	r3, #2
 8016e62:	d9ed      	bls.n	8016e40 <sys_timeouts_init+0xc>
  }
}
 8016e64:	bf00      	nop
 8016e66:	bf00      	nop
 8016e68:	3708      	adds	r7, #8
 8016e6a:	46bd      	mov	sp, r7
 8016e6c:	bd80      	pop	{r7, pc}
 8016e6e:	bf00      	nop
 8016e70:	08094ca8 	.word	0x08094ca8
 8016e74:	08016dd1 	.word	0x08016dd1

08016e78 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016e78:	b580      	push	{r7, lr}
 8016e7a:	b086      	sub	sp, #24
 8016e7c:	af00      	add	r7, sp, #0
 8016e7e:	60f8      	str	r0, [r7, #12]
 8016e80:	60b9      	str	r1, [r7, #8]
 8016e82:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016e84:	68fb      	ldr	r3, [r7, #12]
 8016e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8016e8a:	d306      	bcc.n	8016e9a <sys_timeout+0x22>
 8016e8c:	4b0a      	ldr	r3, [pc, #40]	; (8016eb8 <sys_timeout+0x40>)
 8016e8e:	f240 1229 	movw	r2, #297	; 0x129
 8016e92:	490a      	ldr	r1, [pc, #40]	; (8016ebc <sys_timeout+0x44>)
 8016e94:	480a      	ldr	r0, [pc, #40]	; (8016ec0 <sys_timeout+0x48>)
 8016e96:	f003 f8e5 	bl	801a064 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8016e9a:	f7f4 fe71 	bl	800bb80 <sys_now>
 8016e9e:	4602      	mov	r2, r0
 8016ea0:	68fb      	ldr	r3, [r7, #12]
 8016ea2:	4413      	add	r3, r2
 8016ea4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016ea6:	687a      	ldr	r2, [r7, #4]
 8016ea8:	68b9      	ldr	r1, [r7, #8]
 8016eaa:	6978      	ldr	r0, [r7, #20]
 8016eac:	f7ff ff22 	bl	8016cf4 <sys_timeout_abs>
#endif
}
 8016eb0:	bf00      	nop
 8016eb2:	3718      	adds	r7, #24
 8016eb4:	46bd      	mov	sp, r7
 8016eb6:	bd80      	pop	{r7, pc}
 8016eb8:	0801d6e8 	.word	0x0801d6e8
 8016ebc:	0801d784 	.word	0x0801d784
 8016ec0:	0801d75c 	.word	0x0801d75c

08016ec4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016ec4:	b580      	push	{r7, lr}
 8016ec6:	b084      	sub	sp, #16
 8016ec8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8016eca:	f7f4 fe59 	bl	800bb80 <sys_now>
 8016ece:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8016ed0:	4b1a      	ldr	r3, [pc, #104]	; (8016f3c <sys_check_timeouts+0x78>)
 8016ed2:	781b      	ldrb	r3, [r3, #0]
 8016ed4:	b2db      	uxtb	r3, r3
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	d001      	beq.n	8016ede <sys_check_timeouts+0x1a>
 8016eda:	f7f9 f8c9 	bl	8010070 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8016ede:	4b18      	ldr	r3, [pc, #96]	; (8016f40 <sys_check_timeouts+0x7c>)
 8016ee0:	681b      	ldr	r3, [r3, #0]
 8016ee2:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016ee4:	68bb      	ldr	r3, [r7, #8]
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d022      	beq.n	8016f30 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8016eea:	68bb      	ldr	r3, [r7, #8]
 8016eec:	685b      	ldr	r3, [r3, #4]
 8016eee:	68fa      	ldr	r2, [r7, #12]
 8016ef0:	1ad3      	subs	r3, r2, r3
 8016ef2:	0fdb      	lsrs	r3, r3, #31
 8016ef4:	f003 0301 	and.w	r3, r3, #1
 8016ef8:	b2db      	uxtb	r3, r3
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d11a      	bne.n	8016f34 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016efe:	68bb      	ldr	r3, [r7, #8]
 8016f00:	681b      	ldr	r3, [r3, #0]
 8016f02:	4a0f      	ldr	r2, [pc, #60]	; (8016f40 <sys_check_timeouts+0x7c>)
 8016f04:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016f06:	68bb      	ldr	r3, [r7, #8]
 8016f08:	689b      	ldr	r3, [r3, #8]
 8016f0a:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016f0c:	68bb      	ldr	r3, [r7, #8]
 8016f0e:	68db      	ldr	r3, [r3, #12]
 8016f10:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016f12:	68bb      	ldr	r3, [r7, #8]
 8016f14:	685b      	ldr	r3, [r3, #4]
 8016f16:	4a0b      	ldr	r2, [pc, #44]	; (8016f44 <sys_check_timeouts+0x80>)
 8016f18:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8016f1a:	68b9      	ldr	r1, [r7, #8]
 8016f1c:	2006      	movs	r0, #6
 8016f1e:	f7f8 fdcf 	bl	800fac0 <memp_free>
    if (handler != NULL) {
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	d0d3      	beq.n	8016ed0 <sys_check_timeouts+0xc>
      handler(arg);
 8016f28:	687b      	ldr	r3, [r7, #4]
 8016f2a:	6838      	ldr	r0, [r7, #0]
 8016f2c:	4798      	blx	r3
  do {
 8016f2e:	e7cf      	b.n	8016ed0 <sys_check_timeouts+0xc>
      return;
 8016f30:	bf00      	nop
 8016f32:	e000      	b.n	8016f36 <sys_check_timeouts+0x72>
      return;
 8016f34:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016f36:	3710      	adds	r7, #16
 8016f38:	46bd      	mov	sp, r7
 8016f3a:	bd80      	pop	{r7, pc}
 8016f3c:	2001bc80 	.word	0x2001bc80
 8016f40:	20000980 	.word	0x20000980
 8016f44:	20000984 	.word	0x20000984

08016f48 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016f48:	b580      	push	{r7, lr}
 8016f4a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016f4c:	f003 f92e 	bl	801a1ac <rand>
 8016f50:	4603      	mov	r3, r0
 8016f52:	b29b      	uxth	r3, r3
 8016f54:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016f58:	b29b      	uxth	r3, r3
 8016f5a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8016f5e:	b29a      	uxth	r2, r3
 8016f60:	4b01      	ldr	r3, [pc, #4]	; (8016f68 <udp_init+0x20>)
 8016f62:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016f64:	bf00      	nop
 8016f66:	bd80      	pop	{r7, pc}
 8016f68:	200000b0 	.word	0x200000b0

08016f6c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	b084      	sub	sp, #16
 8016f70:	af00      	add	r7, sp, #0
 8016f72:	60f8      	str	r0, [r7, #12]
 8016f74:	60b9      	str	r1, [r7, #8]
 8016f76:	4613      	mov	r3, r2
 8016f78:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016f7a:	68fb      	ldr	r3, [r7, #12]
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	d105      	bne.n	8016f8c <udp_input_local_match+0x20>
 8016f80:	4b27      	ldr	r3, [pc, #156]	; (8017020 <udp_input_local_match+0xb4>)
 8016f82:	2287      	movs	r2, #135	; 0x87
 8016f84:	4927      	ldr	r1, [pc, #156]	; (8017024 <udp_input_local_match+0xb8>)
 8016f86:	4828      	ldr	r0, [pc, #160]	; (8017028 <udp_input_local_match+0xbc>)
 8016f88:	f003 f86c 	bl	801a064 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016f8c:	68bb      	ldr	r3, [r7, #8]
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d105      	bne.n	8016f9e <udp_input_local_match+0x32>
 8016f92:	4b23      	ldr	r3, [pc, #140]	; (8017020 <udp_input_local_match+0xb4>)
 8016f94:	2288      	movs	r2, #136	; 0x88
 8016f96:	4925      	ldr	r1, [pc, #148]	; (801702c <udp_input_local_match+0xc0>)
 8016f98:	4823      	ldr	r0, [pc, #140]	; (8017028 <udp_input_local_match+0xbc>)
 8016f9a:	f003 f863 	bl	801a064 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016f9e:	68fb      	ldr	r3, [r7, #12]
 8016fa0:	7a1b      	ldrb	r3, [r3, #8]
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d00b      	beq.n	8016fbe <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016fa6:	68fb      	ldr	r3, [r7, #12]
 8016fa8:	7a1a      	ldrb	r2, [r3, #8]
 8016faa:	4b21      	ldr	r3, [pc, #132]	; (8017030 <udp_input_local_match+0xc4>)
 8016fac:	685b      	ldr	r3, [r3, #4]
 8016fae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016fb2:	3301      	adds	r3, #1
 8016fb4:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016fb6:	429a      	cmp	r2, r3
 8016fb8:	d001      	beq.n	8016fbe <udp_input_local_match+0x52>
    return 0;
 8016fba:	2300      	movs	r3, #0
 8016fbc:	e02b      	b.n	8017016 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016fbe:	79fb      	ldrb	r3, [r7, #7]
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	d018      	beq.n	8016ff6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016fc4:	68fb      	ldr	r3, [r7, #12]
 8016fc6:	2b00      	cmp	r3, #0
 8016fc8:	d013      	beq.n	8016ff2 <udp_input_local_match+0x86>
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	681b      	ldr	r3, [r3, #0]
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d00f      	beq.n	8016ff2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016fd2:	4b17      	ldr	r3, [pc, #92]	; (8017030 <udp_input_local_match+0xc4>)
 8016fd4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016fda:	d00a      	beq.n	8016ff2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016fdc:	68fb      	ldr	r3, [r7, #12]
 8016fde:	681a      	ldr	r2, [r3, #0]
 8016fe0:	4b13      	ldr	r3, [pc, #76]	; (8017030 <udp_input_local_match+0xc4>)
 8016fe2:	695b      	ldr	r3, [r3, #20]
 8016fe4:	405a      	eors	r2, r3
 8016fe6:	68bb      	ldr	r3, [r7, #8]
 8016fe8:	3308      	adds	r3, #8
 8016fea:	681b      	ldr	r3, [r3, #0]
 8016fec:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016fee:	2b00      	cmp	r3, #0
 8016ff0:	d110      	bne.n	8017014 <udp_input_local_match+0xa8>
          return 1;
 8016ff2:	2301      	movs	r3, #1
 8016ff4:	e00f      	b.n	8017016 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016ff6:	68fb      	ldr	r3, [r7, #12]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d009      	beq.n	8017010 <udp_input_local_match+0xa4>
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	2b00      	cmp	r3, #0
 8017002:	d005      	beq.n	8017010 <udp_input_local_match+0xa4>
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	681a      	ldr	r2, [r3, #0]
 8017008:	4b09      	ldr	r3, [pc, #36]	; (8017030 <udp_input_local_match+0xc4>)
 801700a:	695b      	ldr	r3, [r3, #20]
 801700c:	429a      	cmp	r2, r3
 801700e:	d101      	bne.n	8017014 <udp_input_local_match+0xa8>
        return 1;
 8017010:	2301      	movs	r3, #1
 8017012:	e000      	b.n	8017016 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8017014:	2300      	movs	r3, #0
}
 8017016:	4618      	mov	r0, r3
 8017018:	3710      	adds	r7, #16
 801701a:	46bd      	mov	sp, r7
 801701c:	bd80      	pop	{r7, pc}
 801701e:	bf00      	nop
 8017020:	0801d7d0 	.word	0x0801d7d0
 8017024:	0801d800 	.word	0x0801d800
 8017028:	0801d824 	.word	0x0801d824
 801702c:	0801d84c 	.word	0x0801d84c
 8017030:	2000ec7c 	.word	0x2000ec7c

08017034 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017034:	b590      	push	{r4, r7, lr}
 8017036:	b08d      	sub	sp, #52	; 0x34
 8017038:	af02      	add	r7, sp, #8
 801703a:	6078      	str	r0, [r7, #4]
 801703c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801703e:	2300      	movs	r3, #0
 8017040:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	2b00      	cmp	r3, #0
 8017046:	d105      	bne.n	8017054 <udp_input+0x20>
 8017048:	4b7c      	ldr	r3, [pc, #496]	; (801723c <udp_input+0x208>)
 801704a:	22cf      	movs	r2, #207	; 0xcf
 801704c:	497c      	ldr	r1, [pc, #496]	; (8017240 <udp_input+0x20c>)
 801704e:	487d      	ldr	r0, [pc, #500]	; (8017244 <udp_input+0x210>)
 8017050:	f003 f808 	bl	801a064 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017054:	683b      	ldr	r3, [r7, #0]
 8017056:	2b00      	cmp	r3, #0
 8017058:	d105      	bne.n	8017066 <udp_input+0x32>
 801705a:	4b78      	ldr	r3, [pc, #480]	; (801723c <udp_input+0x208>)
 801705c:	22d0      	movs	r2, #208	; 0xd0
 801705e:	497a      	ldr	r1, [pc, #488]	; (8017248 <udp_input+0x214>)
 8017060:	4878      	ldr	r0, [pc, #480]	; (8017244 <udp_input+0x210>)
 8017062:	f002 ffff 	bl	801a064 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8017066:	687b      	ldr	r3, [r7, #4]
 8017068:	895b      	ldrh	r3, [r3, #10]
 801706a:	2b07      	cmp	r3, #7
 801706c:	d803      	bhi.n	8017076 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801706e:	6878      	ldr	r0, [r7, #4]
 8017070:	f7f9 fb38 	bl	80106e4 <pbuf_free>
    goto end;
 8017074:	e0de      	b.n	8017234 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	685b      	ldr	r3, [r3, #4]
 801707a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801707c:	4b73      	ldr	r3, [pc, #460]	; (801724c <udp_input+0x218>)
 801707e:	695b      	ldr	r3, [r3, #20]
 8017080:	4a72      	ldr	r2, [pc, #456]	; (801724c <udp_input+0x218>)
 8017082:	6812      	ldr	r2, [r2, #0]
 8017084:	4611      	mov	r1, r2
 8017086:	4618      	mov	r0, r3
 8017088:	f001 fc88 	bl	801899c <ip4_addr_isbroadcast_u32>
 801708c:	4603      	mov	r3, r0
 801708e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017090:	697b      	ldr	r3, [r7, #20]
 8017092:	881b      	ldrh	r3, [r3, #0]
 8017094:	b29b      	uxth	r3, r3
 8017096:	4618      	mov	r0, r3
 8017098:	f7f8 f861 	bl	800f15e <lwip_htons>
 801709c:	4603      	mov	r3, r0
 801709e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80170a0:	697b      	ldr	r3, [r7, #20]
 80170a2:	885b      	ldrh	r3, [r3, #2]
 80170a4:	b29b      	uxth	r3, r3
 80170a6:	4618      	mov	r0, r3
 80170a8:	f7f8 f859 	bl	800f15e <lwip_htons>
 80170ac:	4603      	mov	r3, r0
 80170ae:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80170b0:	2300      	movs	r3, #0
 80170b2:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80170b4:	2300      	movs	r3, #0
 80170b6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80170b8:	2300      	movs	r3, #0
 80170ba:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80170bc:	4b64      	ldr	r3, [pc, #400]	; (8017250 <udp_input+0x21c>)
 80170be:	681b      	ldr	r3, [r3, #0]
 80170c0:	627b      	str	r3, [r7, #36]	; 0x24
 80170c2:	e054      	b.n	801716e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80170c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170c6:	8a5b      	ldrh	r3, [r3, #18]
 80170c8:	89fa      	ldrh	r2, [r7, #14]
 80170ca:	429a      	cmp	r2, r3
 80170cc:	d14a      	bne.n	8017164 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80170ce:	7cfb      	ldrb	r3, [r7, #19]
 80170d0:	461a      	mov	r2, r3
 80170d2:	6839      	ldr	r1, [r7, #0]
 80170d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80170d6:	f7ff ff49 	bl	8016f6c <udp_input_local_match>
 80170da:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d041      	beq.n	8017164 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80170e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170e2:	7c1b      	ldrb	r3, [r3, #16]
 80170e4:	f003 0304 	and.w	r3, r3, #4
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	d11d      	bne.n	8017128 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80170ec:	69fb      	ldr	r3, [r7, #28]
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	d102      	bne.n	80170f8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80170f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170f4:	61fb      	str	r3, [r7, #28]
 80170f6:	e017      	b.n	8017128 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80170f8:	7cfb      	ldrb	r3, [r7, #19]
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d014      	beq.n	8017128 <udp_input+0xf4>
 80170fe:	4b53      	ldr	r3, [pc, #332]	; (801724c <udp_input+0x218>)
 8017100:	695b      	ldr	r3, [r3, #20]
 8017102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017106:	d10f      	bne.n	8017128 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017108:	69fb      	ldr	r3, [r7, #28]
 801710a:	681a      	ldr	r2, [r3, #0]
 801710c:	683b      	ldr	r3, [r7, #0]
 801710e:	3304      	adds	r3, #4
 8017110:	681b      	ldr	r3, [r3, #0]
 8017112:	429a      	cmp	r2, r3
 8017114:	d008      	beq.n	8017128 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8017116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017118:	681a      	ldr	r2, [r3, #0]
 801711a:	683b      	ldr	r3, [r7, #0]
 801711c:	3304      	adds	r3, #4
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	429a      	cmp	r2, r3
 8017122:	d101      	bne.n	8017128 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8017124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017126:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8017128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801712a:	8a9b      	ldrh	r3, [r3, #20]
 801712c:	8a3a      	ldrh	r2, [r7, #16]
 801712e:	429a      	cmp	r2, r3
 8017130:	d118      	bne.n	8017164 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017134:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8017136:	2b00      	cmp	r3, #0
 8017138:	d005      	beq.n	8017146 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801713a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801713c:	685a      	ldr	r2, [r3, #4]
 801713e:	4b43      	ldr	r3, [pc, #268]	; (801724c <udp_input+0x218>)
 8017140:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017142:	429a      	cmp	r2, r3
 8017144:	d10e      	bne.n	8017164 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8017146:	6a3b      	ldr	r3, [r7, #32]
 8017148:	2b00      	cmp	r3, #0
 801714a:	d014      	beq.n	8017176 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801714c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801714e:	68da      	ldr	r2, [r3, #12]
 8017150:	6a3b      	ldr	r3, [r7, #32]
 8017152:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017154:	4b3e      	ldr	r3, [pc, #248]	; (8017250 <udp_input+0x21c>)
 8017156:	681a      	ldr	r2, [r3, #0]
 8017158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801715a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801715c:	4a3c      	ldr	r2, [pc, #240]	; (8017250 <udp_input+0x21c>)
 801715e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017160:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8017162:	e008      	b.n	8017176 <udp_input+0x142>
      }
    }

    prev = pcb;
 8017164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017166:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801716a:	68db      	ldr	r3, [r3, #12]
 801716c:	627b      	str	r3, [r7, #36]	; 0x24
 801716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017170:	2b00      	cmp	r3, #0
 8017172:	d1a7      	bne.n	80170c4 <udp_input+0x90>
 8017174:	e000      	b.n	8017178 <udp_input+0x144>
        break;
 8017176:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8017178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801717a:	2b00      	cmp	r3, #0
 801717c:	d101      	bne.n	8017182 <udp_input+0x14e>
    pcb = uncon_pcb;
 801717e:	69fb      	ldr	r3, [r7, #28]
 8017180:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017184:	2b00      	cmp	r3, #0
 8017186:	d002      	beq.n	801718e <udp_input+0x15a>
    for_us = 1;
 8017188:	2301      	movs	r3, #1
 801718a:	76fb      	strb	r3, [r7, #27]
 801718c:	e00a      	b.n	80171a4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801718e:	683b      	ldr	r3, [r7, #0]
 8017190:	3304      	adds	r3, #4
 8017192:	681a      	ldr	r2, [r3, #0]
 8017194:	4b2d      	ldr	r3, [pc, #180]	; (801724c <udp_input+0x218>)
 8017196:	695b      	ldr	r3, [r3, #20]
 8017198:	429a      	cmp	r2, r3
 801719a:	bf0c      	ite	eq
 801719c:	2301      	moveq	r3, #1
 801719e:	2300      	movne	r3, #0
 80171a0:	b2db      	uxtb	r3, r3
 80171a2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80171a4:	7efb      	ldrb	r3, [r7, #27]
 80171a6:	2b00      	cmp	r3, #0
 80171a8:	d041      	beq.n	801722e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80171aa:	2108      	movs	r1, #8
 80171ac:	6878      	ldr	r0, [r7, #4]
 80171ae:	f7f9 fa13 	bl	80105d8 <pbuf_remove_header>
 80171b2:	4603      	mov	r3, r0
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d00a      	beq.n	80171ce <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80171b8:	4b20      	ldr	r3, [pc, #128]	; (801723c <udp_input+0x208>)
 80171ba:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80171be:	4925      	ldr	r1, [pc, #148]	; (8017254 <udp_input+0x220>)
 80171c0:	4820      	ldr	r0, [pc, #128]	; (8017244 <udp_input+0x210>)
 80171c2:	f002 ff4f 	bl	801a064 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80171c6:	6878      	ldr	r0, [r7, #4]
 80171c8:	f7f9 fa8c 	bl	80106e4 <pbuf_free>
      goto end;
 80171cc:	e032      	b.n	8017234 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80171ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d012      	beq.n	80171fa <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80171d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171d6:	699b      	ldr	r3, [r3, #24]
 80171d8:	2b00      	cmp	r3, #0
 80171da:	d00a      	beq.n	80171f2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80171dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171de:	699c      	ldr	r4, [r3, #24]
 80171e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171e2:	69d8      	ldr	r0, [r3, #28]
 80171e4:	8a3b      	ldrh	r3, [r7, #16]
 80171e6:	9300      	str	r3, [sp, #0]
 80171e8:	4b1b      	ldr	r3, [pc, #108]	; (8017258 <udp_input+0x224>)
 80171ea:	687a      	ldr	r2, [r7, #4]
 80171ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80171ee:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80171f0:	e021      	b.n	8017236 <udp_input+0x202>
        pbuf_free(p);
 80171f2:	6878      	ldr	r0, [r7, #4]
 80171f4:	f7f9 fa76 	bl	80106e4 <pbuf_free>
        goto end;
 80171f8:	e01c      	b.n	8017234 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80171fa:	7cfb      	ldrb	r3, [r7, #19]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d112      	bne.n	8017226 <udp_input+0x1f2>
 8017200:	4b12      	ldr	r3, [pc, #72]	; (801724c <udp_input+0x218>)
 8017202:	695b      	ldr	r3, [r3, #20]
 8017204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017208:	2be0      	cmp	r3, #224	; 0xe0
 801720a:	d00c      	beq.n	8017226 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801720c:	4b0f      	ldr	r3, [pc, #60]	; (801724c <udp_input+0x218>)
 801720e:	899b      	ldrh	r3, [r3, #12]
 8017210:	3308      	adds	r3, #8
 8017212:	b29b      	uxth	r3, r3
 8017214:	b21b      	sxth	r3, r3
 8017216:	4619      	mov	r1, r3
 8017218:	6878      	ldr	r0, [r7, #4]
 801721a:	f7f9 fa50 	bl	80106be <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801721e:	2103      	movs	r1, #3
 8017220:	6878      	ldr	r0, [r7, #4]
 8017222:	f001 f89b 	bl	801835c <icmp_dest_unreach>
      pbuf_free(p);
 8017226:	6878      	ldr	r0, [r7, #4]
 8017228:	f7f9 fa5c 	bl	80106e4 <pbuf_free>
  return;
 801722c:	e003      	b.n	8017236 <udp_input+0x202>
    pbuf_free(p);
 801722e:	6878      	ldr	r0, [r7, #4]
 8017230:	f7f9 fa58 	bl	80106e4 <pbuf_free>
  return;
 8017234:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8017236:	372c      	adds	r7, #44	; 0x2c
 8017238:	46bd      	mov	sp, r7
 801723a:	bd90      	pop	{r4, r7, pc}
 801723c:	0801d7d0 	.word	0x0801d7d0
 8017240:	0801d874 	.word	0x0801d874
 8017244:	0801d824 	.word	0x0801d824
 8017248:	0801d88c 	.word	0x0801d88c
 801724c:	2000ec7c 	.word	0x2000ec7c
 8017250:	2001bca0 	.word	0x2001bca0
 8017254:	0801d8a8 	.word	0x0801d8a8
 8017258:	2000ec8c 	.word	0x2000ec8c

0801725c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801725c:	b480      	push	{r7}
 801725e:	b085      	sub	sp, #20
 8017260:	af00      	add	r7, sp, #0
 8017262:	6078      	str	r0, [r7, #4]
 8017264:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8017266:	687b      	ldr	r3, [r7, #4]
 8017268:	2b00      	cmp	r3, #0
 801726a:	d01e      	beq.n	80172aa <udp_netif_ip_addr_changed+0x4e>
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	681b      	ldr	r3, [r3, #0]
 8017270:	2b00      	cmp	r3, #0
 8017272:	d01a      	beq.n	80172aa <udp_netif_ip_addr_changed+0x4e>
 8017274:	683b      	ldr	r3, [r7, #0]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d017      	beq.n	80172aa <udp_netif_ip_addr_changed+0x4e>
 801727a:	683b      	ldr	r3, [r7, #0]
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	2b00      	cmp	r3, #0
 8017280:	d013      	beq.n	80172aa <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017282:	4b0d      	ldr	r3, [pc, #52]	; (80172b8 <udp_netif_ip_addr_changed+0x5c>)
 8017284:	681b      	ldr	r3, [r3, #0]
 8017286:	60fb      	str	r3, [r7, #12]
 8017288:	e00c      	b.n	80172a4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801728a:	68fb      	ldr	r3, [r7, #12]
 801728c:	681a      	ldr	r2, [r3, #0]
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	681b      	ldr	r3, [r3, #0]
 8017292:	429a      	cmp	r2, r3
 8017294:	d103      	bne.n	801729e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017296:	683b      	ldr	r3, [r7, #0]
 8017298:	681a      	ldr	r2, [r3, #0]
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801729e:	68fb      	ldr	r3, [r7, #12]
 80172a0:	68db      	ldr	r3, [r3, #12]
 80172a2:	60fb      	str	r3, [r7, #12]
 80172a4:	68fb      	ldr	r3, [r7, #12]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	d1ef      	bne.n	801728a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80172aa:	bf00      	nop
 80172ac:	3714      	adds	r7, #20
 80172ae:	46bd      	mov	sp, r7
 80172b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172b4:	4770      	bx	lr
 80172b6:	bf00      	nop
 80172b8:	2001bca0 	.word	0x2001bca0

080172bc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80172bc:	b580      	push	{r7, lr}
 80172be:	b082      	sub	sp, #8
 80172c0:	af00      	add	r7, sp, #0
 80172c2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80172c4:	4915      	ldr	r1, [pc, #84]	; (801731c <etharp_free_entry+0x60>)
 80172c6:	687a      	ldr	r2, [r7, #4]
 80172c8:	4613      	mov	r3, r2
 80172ca:	005b      	lsls	r3, r3, #1
 80172cc:	4413      	add	r3, r2
 80172ce:	00db      	lsls	r3, r3, #3
 80172d0:	440b      	add	r3, r1
 80172d2:	681b      	ldr	r3, [r3, #0]
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d013      	beq.n	8017300 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80172d8:	4910      	ldr	r1, [pc, #64]	; (801731c <etharp_free_entry+0x60>)
 80172da:	687a      	ldr	r2, [r7, #4]
 80172dc:	4613      	mov	r3, r2
 80172de:	005b      	lsls	r3, r3, #1
 80172e0:	4413      	add	r3, r2
 80172e2:	00db      	lsls	r3, r3, #3
 80172e4:	440b      	add	r3, r1
 80172e6:	681b      	ldr	r3, [r3, #0]
 80172e8:	4618      	mov	r0, r3
 80172ea:	f7f9 f9fb 	bl	80106e4 <pbuf_free>
    arp_table[i].q = NULL;
 80172ee:	490b      	ldr	r1, [pc, #44]	; (801731c <etharp_free_entry+0x60>)
 80172f0:	687a      	ldr	r2, [r7, #4]
 80172f2:	4613      	mov	r3, r2
 80172f4:	005b      	lsls	r3, r3, #1
 80172f6:	4413      	add	r3, r2
 80172f8:	00db      	lsls	r3, r3, #3
 80172fa:	440b      	add	r3, r1
 80172fc:	2200      	movs	r2, #0
 80172fe:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8017300:	4906      	ldr	r1, [pc, #24]	; (801731c <etharp_free_entry+0x60>)
 8017302:	687a      	ldr	r2, [r7, #4]
 8017304:	4613      	mov	r3, r2
 8017306:	005b      	lsls	r3, r3, #1
 8017308:	4413      	add	r3, r2
 801730a:	00db      	lsls	r3, r3, #3
 801730c:	440b      	add	r3, r1
 801730e:	3314      	adds	r3, #20
 8017310:	2200      	movs	r2, #0
 8017312:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8017314:	bf00      	nop
 8017316:	3708      	adds	r7, #8
 8017318:	46bd      	mov	sp, r7
 801731a:	bd80      	pop	{r7, pc}
 801731c:	2000098c 	.word	0x2000098c

08017320 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8017320:	b580      	push	{r7, lr}
 8017322:	b082      	sub	sp, #8
 8017324:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017326:	2300      	movs	r3, #0
 8017328:	607b      	str	r3, [r7, #4]
 801732a:	e096      	b.n	801745a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801732c:	494f      	ldr	r1, [pc, #316]	; (801746c <etharp_tmr+0x14c>)
 801732e:	687a      	ldr	r2, [r7, #4]
 8017330:	4613      	mov	r3, r2
 8017332:	005b      	lsls	r3, r3, #1
 8017334:	4413      	add	r3, r2
 8017336:	00db      	lsls	r3, r3, #3
 8017338:	440b      	add	r3, r1
 801733a:	3314      	adds	r3, #20
 801733c:	781b      	ldrb	r3, [r3, #0]
 801733e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8017340:	78fb      	ldrb	r3, [r7, #3]
 8017342:	2b00      	cmp	r3, #0
 8017344:	f000 8086 	beq.w	8017454 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8017348:	4948      	ldr	r1, [pc, #288]	; (801746c <etharp_tmr+0x14c>)
 801734a:	687a      	ldr	r2, [r7, #4]
 801734c:	4613      	mov	r3, r2
 801734e:	005b      	lsls	r3, r3, #1
 8017350:	4413      	add	r3, r2
 8017352:	00db      	lsls	r3, r3, #3
 8017354:	440b      	add	r3, r1
 8017356:	3312      	adds	r3, #18
 8017358:	881b      	ldrh	r3, [r3, #0]
 801735a:	3301      	adds	r3, #1
 801735c:	b298      	uxth	r0, r3
 801735e:	4943      	ldr	r1, [pc, #268]	; (801746c <etharp_tmr+0x14c>)
 8017360:	687a      	ldr	r2, [r7, #4]
 8017362:	4613      	mov	r3, r2
 8017364:	005b      	lsls	r3, r3, #1
 8017366:	4413      	add	r3, r2
 8017368:	00db      	lsls	r3, r3, #3
 801736a:	440b      	add	r3, r1
 801736c:	3312      	adds	r3, #18
 801736e:	4602      	mov	r2, r0
 8017370:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017372:	493e      	ldr	r1, [pc, #248]	; (801746c <etharp_tmr+0x14c>)
 8017374:	687a      	ldr	r2, [r7, #4]
 8017376:	4613      	mov	r3, r2
 8017378:	005b      	lsls	r3, r3, #1
 801737a:	4413      	add	r3, r2
 801737c:	00db      	lsls	r3, r3, #3
 801737e:	440b      	add	r3, r1
 8017380:	3312      	adds	r3, #18
 8017382:	881b      	ldrh	r3, [r3, #0]
 8017384:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8017388:	d215      	bcs.n	80173b6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801738a:	4938      	ldr	r1, [pc, #224]	; (801746c <etharp_tmr+0x14c>)
 801738c:	687a      	ldr	r2, [r7, #4]
 801738e:	4613      	mov	r3, r2
 8017390:	005b      	lsls	r3, r3, #1
 8017392:	4413      	add	r3, r2
 8017394:	00db      	lsls	r3, r3, #3
 8017396:	440b      	add	r3, r1
 8017398:	3314      	adds	r3, #20
 801739a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801739c:	2b01      	cmp	r3, #1
 801739e:	d10e      	bne.n	80173be <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80173a0:	4932      	ldr	r1, [pc, #200]	; (801746c <etharp_tmr+0x14c>)
 80173a2:	687a      	ldr	r2, [r7, #4]
 80173a4:	4613      	mov	r3, r2
 80173a6:	005b      	lsls	r3, r3, #1
 80173a8:	4413      	add	r3, r2
 80173aa:	00db      	lsls	r3, r3, #3
 80173ac:	440b      	add	r3, r1
 80173ae:	3312      	adds	r3, #18
 80173b0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80173b2:	2b04      	cmp	r3, #4
 80173b4:	d903      	bls.n	80173be <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80173b6:	6878      	ldr	r0, [r7, #4]
 80173b8:	f7ff ff80 	bl	80172bc <etharp_free_entry>
 80173bc:	e04a      	b.n	8017454 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80173be:	492b      	ldr	r1, [pc, #172]	; (801746c <etharp_tmr+0x14c>)
 80173c0:	687a      	ldr	r2, [r7, #4]
 80173c2:	4613      	mov	r3, r2
 80173c4:	005b      	lsls	r3, r3, #1
 80173c6:	4413      	add	r3, r2
 80173c8:	00db      	lsls	r3, r3, #3
 80173ca:	440b      	add	r3, r1
 80173cc:	3314      	adds	r3, #20
 80173ce:	781b      	ldrb	r3, [r3, #0]
 80173d0:	2b03      	cmp	r3, #3
 80173d2:	d10a      	bne.n	80173ea <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80173d4:	4925      	ldr	r1, [pc, #148]	; (801746c <etharp_tmr+0x14c>)
 80173d6:	687a      	ldr	r2, [r7, #4]
 80173d8:	4613      	mov	r3, r2
 80173da:	005b      	lsls	r3, r3, #1
 80173dc:	4413      	add	r3, r2
 80173de:	00db      	lsls	r3, r3, #3
 80173e0:	440b      	add	r3, r1
 80173e2:	3314      	adds	r3, #20
 80173e4:	2204      	movs	r2, #4
 80173e6:	701a      	strb	r2, [r3, #0]
 80173e8:	e034      	b.n	8017454 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80173ea:	4920      	ldr	r1, [pc, #128]	; (801746c <etharp_tmr+0x14c>)
 80173ec:	687a      	ldr	r2, [r7, #4]
 80173ee:	4613      	mov	r3, r2
 80173f0:	005b      	lsls	r3, r3, #1
 80173f2:	4413      	add	r3, r2
 80173f4:	00db      	lsls	r3, r3, #3
 80173f6:	440b      	add	r3, r1
 80173f8:	3314      	adds	r3, #20
 80173fa:	781b      	ldrb	r3, [r3, #0]
 80173fc:	2b04      	cmp	r3, #4
 80173fe:	d10a      	bne.n	8017416 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8017400:	491a      	ldr	r1, [pc, #104]	; (801746c <etharp_tmr+0x14c>)
 8017402:	687a      	ldr	r2, [r7, #4]
 8017404:	4613      	mov	r3, r2
 8017406:	005b      	lsls	r3, r3, #1
 8017408:	4413      	add	r3, r2
 801740a:	00db      	lsls	r3, r3, #3
 801740c:	440b      	add	r3, r1
 801740e:	3314      	adds	r3, #20
 8017410:	2202      	movs	r2, #2
 8017412:	701a      	strb	r2, [r3, #0]
 8017414:	e01e      	b.n	8017454 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017416:	4915      	ldr	r1, [pc, #84]	; (801746c <etharp_tmr+0x14c>)
 8017418:	687a      	ldr	r2, [r7, #4]
 801741a:	4613      	mov	r3, r2
 801741c:	005b      	lsls	r3, r3, #1
 801741e:	4413      	add	r3, r2
 8017420:	00db      	lsls	r3, r3, #3
 8017422:	440b      	add	r3, r1
 8017424:	3314      	adds	r3, #20
 8017426:	781b      	ldrb	r3, [r3, #0]
 8017428:	2b01      	cmp	r3, #1
 801742a:	d113      	bne.n	8017454 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801742c:	490f      	ldr	r1, [pc, #60]	; (801746c <etharp_tmr+0x14c>)
 801742e:	687a      	ldr	r2, [r7, #4]
 8017430:	4613      	mov	r3, r2
 8017432:	005b      	lsls	r3, r3, #1
 8017434:	4413      	add	r3, r2
 8017436:	00db      	lsls	r3, r3, #3
 8017438:	440b      	add	r3, r1
 801743a:	3308      	adds	r3, #8
 801743c:	6818      	ldr	r0, [r3, #0]
 801743e:	687a      	ldr	r2, [r7, #4]
 8017440:	4613      	mov	r3, r2
 8017442:	005b      	lsls	r3, r3, #1
 8017444:	4413      	add	r3, r2
 8017446:	00db      	lsls	r3, r3, #3
 8017448:	4a08      	ldr	r2, [pc, #32]	; (801746c <etharp_tmr+0x14c>)
 801744a:	4413      	add	r3, r2
 801744c:	3304      	adds	r3, #4
 801744e:	4619      	mov	r1, r3
 8017450:	f000 fe6e 	bl	8018130 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	3301      	adds	r3, #1
 8017458:	607b      	str	r3, [r7, #4]
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	2b09      	cmp	r3, #9
 801745e:	f77f af65 	ble.w	801732c <etharp_tmr+0xc>
      }
    }
  }
}
 8017462:	bf00      	nop
 8017464:	bf00      	nop
 8017466:	3708      	adds	r7, #8
 8017468:	46bd      	mov	sp, r7
 801746a:	bd80      	pop	{r7, pc}
 801746c:	2000098c 	.word	0x2000098c

08017470 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8017470:	b580      	push	{r7, lr}
 8017472:	b08a      	sub	sp, #40	; 0x28
 8017474:	af00      	add	r7, sp, #0
 8017476:	60f8      	str	r0, [r7, #12]
 8017478:	460b      	mov	r3, r1
 801747a:	607a      	str	r2, [r7, #4]
 801747c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801747e:	230a      	movs	r3, #10
 8017480:	84fb      	strh	r3, [r7, #38]	; 0x26
 8017482:	230a      	movs	r3, #10
 8017484:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017486:	230a      	movs	r3, #10
 8017488:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801748a:	2300      	movs	r3, #0
 801748c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801748e:	230a      	movs	r3, #10
 8017490:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8017492:	2300      	movs	r3, #0
 8017494:	83bb      	strh	r3, [r7, #28]
 8017496:	2300      	movs	r3, #0
 8017498:	837b      	strh	r3, [r7, #26]
 801749a:	2300      	movs	r3, #0
 801749c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801749e:	2300      	movs	r3, #0
 80174a0:	843b      	strh	r3, [r7, #32]
 80174a2:	e0ae      	b.n	8017602 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80174a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80174a8:	49a6      	ldr	r1, [pc, #664]	; (8017744 <etharp_find_entry+0x2d4>)
 80174aa:	4613      	mov	r3, r2
 80174ac:	005b      	lsls	r3, r3, #1
 80174ae:	4413      	add	r3, r2
 80174b0:	00db      	lsls	r3, r3, #3
 80174b2:	440b      	add	r3, r1
 80174b4:	3314      	adds	r3, #20
 80174b6:	781b      	ldrb	r3, [r3, #0]
 80174b8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80174ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80174be:	2b0a      	cmp	r3, #10
 80174c0:	d105      	bne.n	80174ce <etharp_find_entry+0x5e>
 80174c2:	7dfb      	ldrb	r3, [r7, #23]
 80174c4:	2b00      	cmp	r3, #0
 80174c6:	d102      	bne.n	80174ce <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80174c8:	8c3b      	ldrh	r3, [r7, #32]
 80174ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80174cc:	e095      	b.n	80175fa <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80174ce:	7dfb      	ldrb	r3, [r7, #23]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	f000 8092 	beq.w	80175fa <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80174d6:	7dfb      	ldrb	r3, [r7, #23]
 80174d8:	2b01      	cmp	r3, #1
 80174da:	d009      	beq.n	80174f0 <etharp_find_entry+0x80>
 80174dc:	7dfb      	ldrb	r3, [r7, #23]
 80174de:	2b01      	cmp	r3, #1
 80174e0:	d806      	bhi.n	80174f0 <etharp_find_entry+0x80>
 80174e2:	4b99      	ldr	r3, [pc, #612]	; (8017748 <etharp_find_entry+0x2d8>)
 80174e4:	f240 1223 	movw	r2, #291	; 0x123
 80174e8:	4998      	ldr	r1, [pc, #608]	; (801774c <etharp_find_entry+0x2dc>)
 80174ea:	4899      	ldr	r0, [pc, #612]	; (8017750 <etharp_find_entry+0x2e0>)
 80174ec:	f002 fdba 	bl	801a064 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80174f0:	68fb      	ldr	r3, [r7, #12]
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d020      	beq.n	8017538 <etharp_find_entry+0xc8>
 80174f6:	68fb      	ldr	r3, [r7, #12]
 80174f8:	6819      	ldr	r1, [r3, #0]
 80174fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80174fe:	4891      	ldr	r0, [pc, #580]	; (8017744 <etharp_find_entry+0x2d4>)
 8017500:	4613      	mov	r3, r2
 8017502:	005b      	lsls	r3, r3, #1
 8017504:	4413      	add	r3, r2
 8017506:	00db      	lsls	r3, r3, #3
 8017508:	4403      	add	r3, r0
 801750a:	3304      	adds	r3, #4
 801750c:	681b      	ldr	r3, [r3, #0]
 801750e:	4299      	cmp	r1, r3
 8017510:	d112      	bne.n	8017538 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8017512:	687b      	ldr	r3, [r7, #4]
 8017514:	2b00      	cmp	r3, #0
 8017516:	d00c      	beq.n	8017532 <etharp_find_entry+0xc2>
 8017518:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801751c:	4989      	ldr	r1, [pc, #548]	; (8017744 <etharp_find_entry+0x2d4>)
 801751e:	4613      	mov	r3, r2
 8017520:	005b      	lsls	r3, r3, #1
 8017522:	4413      	add	r3, r2
 8017524:	00db      	lsls	r3, r3, #3
 8017526:	440b      	add	r3, r1
 8017528:	3308      	adds	r3, #8
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	687a      	ldr	r2, [r7, #4]
 801752e:	429a      	cmp	r2, r3
 8017530:	d102      	bne.n	8017538 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8017532:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017536:	e100      	b.n	801773a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017538:	7dfb      	ldrb	r3, [r7, #23]
 801753a:	2b01      	cmp	r3, #1
 801753c:	d140      	bne.n	80175c0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801753e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017542:	4980      	ldr	r1, [pc, #512]	; (8017744 <etharp_find_entry+0x2d4>)
 8017544:	4613      	mov	r3, r2
 8017546:	005b      	lsls	r3, r3, #1
 8017548:	4413      	add	r3, r2
 801754a:	00db      	lsls	r3, r3, #3
 801754c:	440b      	add	r3, r1
 801754e:	681b      	ldr	r3, [r3, #0]
 8017550:	2b00      	cmp	r3, #0
 8017552:	d01a      	beq.n	801758a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8017554:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017558:	497a      	ldr	r1, [pc, #488]	; (8017744 <etharp_find_entry+0x2d4>)
 801755a:	4613      	mov	r3, r2
 801755c:	005b      	lsls	r3, r3, #1
 801755e:	4413      	add	r3, r2
 8017560:	00db      	lsls	r3, r3, #3
 8017562:	440b      	add	r3, r1
 8017564:	3312      	adds	r3, #18
 8017566:	881b      	ldrh	r3, [r3, #0]
 8017568:	8bba      	ldrh	r2, [r7, #28]
 801756a:	429a      	cmp	r2, r3
 801756c:	d845      	bhi.n	80175fa <etharp_find_entry+0x18a>
            old_queue = i;
 801756e:	8c3b      	ldrh	r3, [r7, #32]
 8017570:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8017572:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017576:	4973      	ldr	r1, [pc, #460]	; (8017744 <etharp_find_entry+0x2d4>)
 8017578:	4613      	mov	r3, r2
 801757a:	005b      	lsls	r3, r3, #1
 801757c:	4413      	add	r3, r2
 801757e:	00db      	lsls	r3, r3, #3
 8017580:	440b      	add	r3, r1
 8017582:	3312      	adds	r3, #18
 8017584:	881b      	ldrh	r3, [r3, #0]
 8017586:	83bb      	strh	r3, [r7, #28]
 8017588:	e037      	b.n	80175fa <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801758a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801758e:	496d      	ldr	r1, [pc, #436]	; (8017744 <etharp_find_entry+0x2d4>)
 8017590:	4613      	mov	r3, r2
 8017592:	005b      	lsls	r3, r3, #1
 8017594:	4413      	add	r3, r2
 8017596:	00db      	lsls	r3, r3, #3
 8017598:	440b      	add	r3, r1
 801759a:	3312      	adds	r3, #18
 801759c:	881b      	ldrh	r3, [r3, #0]
 801759e:	8b7a      	ldrh	r2, [r7, #26]
 80175a0:	429a      	cmp	r2, r3
 80175a2:	d82a      	bhi.n	80175fa <etharp_find_entry+0x18a>
            old_pending = i;
 80175a4:	8c3b      	ldrh	r3, [r7, #32]
 80175a6:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80175a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175ac:	4965      	ldr	r1, [pc, #404]	; (8017744 <etharp_find_entry+0x2d4>)
 80175ae:	4613      	mov	r3, r2
 80175b0:	005b      	lsls	r3, r3, #1
 80175b2:	4413      	add	r3, r2
 80175b4:	00db      	lsls	r3, r3, #3
 80175b6:	440b      	add	r3, r1
 80175b8:	3312      	adds	r3, #18
 80175ba:	881b      	ldrh	r3, [r3, #0]
 80175bc:	837b      	strh	r3, [r7, #26]
 80175be:	e01c      	b.n	80175fa <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80175c0:	7dfb      	ldrb	r3, [r7, #23]
 80175c2:	2b01      	cmp	r3, #1
 80175c4:	d919      	bls.n	80175fa <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80175c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175ca:	495e      	ldr	r1, [pc, #376]	; (8017744 <etharp_find_entry+0x2d4>)
 80175cc:	4613      	mov	r3, r2
 80175ce:	005b      	lsls	r3, r3, #1
 80175d0:	4413      	add	r3, r2
 80175d2:	00db      	lsls	r3, r3, #3
 80175d4:	440b      	add	r3, r1
 80175d6:	3312      	adds	r3, #18
 80175d8:	881b      	ldrh	r3, [r3, #0]
 80175da:	8b3a      	ldrh	r2, [r7, #24]
 80175dc:	429a      	cmp	r2, r3
 80175de:	d80c      	bhi.n	80175fa <etharp_find_entry+0x18a>
            old_stable = i;
 80175e0:	8c3b      	ldrh	r3, [r7, #32]
 80175e2:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80175e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175e8:	4956      	ldr	r1, [pc, #344]	; (8017744 <etharp_find_entry+0x2d4>)
 80175ea:	4613      	mov	r3, r2
 80175ec:	005b      	lsls	r3, r3, #1
 80175ee:	4413      	add	r3, r2
 80175f0:	00db      	lsls	r3, r3, #3
 80175f2:	440b      	add	r3, r1
 80175f4:	3312      	adds	r3, #18
 80175f6:	881b      	ldrh	r3, [r3, #0]
 80175f8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80175fa:	8c3b      	ldrh	r3, [r7, #32]
 80175fc:	3301      	adds	r3, #1
 80175fe:	b29b      	uxth	r3, r3
 8017600:	843b      	strh	r3, [r7, #32]
 8017602:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017606:	2b09      	cmp	r3, #9
 8017608:	f77f af4c 	ble.w	80174a4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801760c:	7afb      	ldrb	r3, [r7, #11]
 801760e:	f003 0302 	and.w	r3, r3, #2
 8017612:	2b00      	cmp	r3, #0
 8017614:	d108      	bne.n	8017628 <etharp_find_entry+0x1b8>
 8017616:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801761a:	2b0a      	cmp	r3, #10
 801761c:	d107      	bne.n	801762e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801761e:	7afb      	ldrb	r3, [r7, #11]
 8017620:	f003 0301 	and.w	r3, r3, #1
 8017624:	2b00      	cmp	r3, #0
 8017626:	d102      	bne.n	801762e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8017628:	f04f 33ff 	mov.w	r3, #4294967295
 801762c:	e085      	b.n	801773a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801762e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017632:	2b09      	cmp	r3, #9
 8017634:	dc02      	bgt.n	801763c <etharp_find_entry+0x1cc>
    i = empty;
 8017636:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017638:	843b      	strh	r3, [r7, #32]
 801763a:	e039      	b.n	80176b0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801763c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8017640:	2b09      	cmp	r3, #9
 8017642:	dc14      	bgt.n	801766e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8017644:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017646:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8017648:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801764c:	493d      	ldr	r1, [pc, #244]	; (8017744 <etharp_find_entry+0x2d4>)
 801764e:	4613      	mov	r3, r2
 8017650:	005b      	lsls	r3, r3, #1
 8017652:	4413      	add	r3, r2
 8017654:	00db      	lsls	r3, r3, #3
 8017656:	440b      	add	r3, r1
 8017658:	681b      	ldr	r3, [r3, #0]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d018      	beq.n	8017690 <etharp_find_entry+0x220>
 801765e:	4b3a      	ldr	r3, [pc, #232]	; (8017748 <etharp_find_entry+0x2d8>)
 8017660:	f240 126d 	movw	r2, #365	; 0x16d
 8017664:	493b      	ldr	r1, [pc, #236]	; (8017754 <etharp_find_entry+0x2e4>)
 8017666:	483a      	ldr	r0, [pc, #232]	; (8017750 <etharp_find_entry+0x2e0>)
 8017668:	f002 fcfc 	bl	801a064 <iprintf>
 801766c:	e010      	b.n	8017690 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801766e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8017672:	2b09      	cmp	r3, #9
 8017674:	dc02      	bgt.n	801767c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017676:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017678:	843b      	strh	r3, [r7, #32]
 801767a:	e009      	b.n	8017690 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801767c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8017680:	2b09      	cmp	r3, #9
 8017682:	dc02      	bgt.n	801768a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017684:	8bfb      	ldrh	r3, [r7, #30]
 8017686:	843b      	strh	r3, [r7, #32]
 8017688:	e002      	b.n	8017690 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801768a:	f04f 33ff 	mov.w	r3, #4294967295
 801768e:	e054      	b.n	801773a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017690:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017694:	2b09      	cmp	r3, #9
 8017696:	dd06      	ble.n	80176a6 <etharp_find_entry+0x236>
 8017698:	4b2b      	ldr	r3, [pc, #172]	; (8017748 <etharp_find_entry+0x2d8>)
 801769a:	f240 127f 	movw	r2, #383	; 0x17f
 801769e:	492e      	ldr	r1, [pc, #184]	; (8017758 <etharp_find_entry+0x2e8>)
 80176a0:	482b      	ldr	r0, [pc, #172]	; (8017750 <etharp_find_entry+0x2e0>)
 80176a2:	f002 fcdf 	bl	801a064 <iprintf>
    etharp_free_entry(i);
 80176a6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80176aa:	4618      	mov	r0, r3
 80176ac:	f7ff fe06 	bl	80172bc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80176b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80176b4:	2b09      	cmp	r3, #9
 80176b6:	dd06      	ble.n	80176c6 <etharp_find_entry+0x256>
 80176b8:	4b23      	ldr	r3, [pc, #140]	; (8017748 <etharp_find_entry+0x2d8>)
 80176ba:	f240 1283 	movw	r2, #387	; 0x183
 80176be:	4926      	ldr	r1, [pc, #152]	; (8017758 <etharp_find_entry+0x2e8>)
 80176c0:	4823      	ldr	r0, [pc, #140]	; (8017750 <etharp_find_entry+0x2e0>)
 80176c2:	f002 fccf 	bl	801a064 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80176c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176ca:	491e      	ldr	r1, [pc, #120]	; (8017744 <etharp_find_entry+0x2d4>)
 80176cc:	4613      	mov	r3, r2
 80176ce:	005b      	lsls	r3, r3, #1
 80176d0:	4413      	add	r3, r2
 80176d2:	00db      	lsls	r3, r3, #3
 80176d4:	440b      	add	r3, r1
 80176d6:	3314      	adds	r3, #20
 80176d8:	781b      	ldrb	r3, [r3, #0]
 80176da:	2b00      	cmp	r3, #0
 80176dc:	d006      	beq.n	80176ec <etharp_find_entry+0x27c>
 80176de:	4b1a      	ldr	r3, [pc, #104]	; (8017748 <etharp_find_entry+0x2d8>)
 80176e0:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80176e4:	491d      	ldr	r1, [pc, #116]	; (801775c <etharp_find_entry+0x2ec>)
 80176e6:	481a      	ldr	r0, [pc, #104]	; (8017750 <etharp_find_entry+0x2e0>)
 80176e8:	f002 fcbc 	bl	801a064 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d00b      	beq.n	801770a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80176f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176f6:	68fb      	ldr	r3, [r7, #12]
 80176f8:	6819      	ldr	r1, [r3, #0]
 80176fa:	4812      	ldr	r0, [pc, #72]	; (8017744 <etharp_find_entry+0x2d4>)
 80176fc:	4613      	mov	r3, r2
 80176fe:	005b      	lsls	r3, r3, #1
 8017700:	4413      	add	r3, r2
 8017702:	00db      	lsls	r3, r3, #3
 8017704:	4403      	add	r3, r0
 8017706:	3304      	adds	r3, #4
 8017708:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801770a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801770e:	490d      	ldr	r1, [pc, #52]	; (8017744 <etharp_find_entry+0x2d4>)
 8017710:	4613      	mov	r3, r2
 8017712:	005b      	lsls	r3, r3, #1
 8017714:	4413      	add	r3, r2
 8017716:	00db      	lsls	r3, r3, #3
 8017718:	440b      	add	r3, r1
 801771a:	3312      	adds	r3, #18
 801771c:	2200      	movs	r2, #0
 801771e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8017720:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017724:	4907      	ldr	r1, [pc, #28]	; (8017744 <etharp_find_entry+0x2d4>)
 8017726:	4613      	mov	r3, r2
 8017728:	005b      	lsls	r3, r3, #1
 801772a:	4413      	add	r3, r2
 801772c:	00db      	lsls	r3, r3, #3
 801772e:	440b      	add	r3, r1
 8017730:	3308      	adds	r3, #8
 8017732:	687a      	ldr	r2, [r7, #4]
 8017734:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017736:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801773a:	4618      	mov	r0, r3
 801773c:	3728      	adds	r7, #40	; 0x28
 801773e:	46bd      	mov	sp, r7
 8017740:	bd80      	pop	{r7, pc}
 8017742:	bf00      	nop
 8017744:	2000098c 	.word	0x2000098c
 8017748:	0801db34 	.word	0x0801db34
 801774c:	0801db6c 	.word	0x0801db6c
 8017750:	0801dbac 	.word	0x0801dbac
 8017754:	0801dbd4 	.word	0x0801dbd4
 8017758:	0801dbec 	.word	0x0801dbec
 801775c:	0801dc00 	.word	0x0801dc00

08017760 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8017760:	b580      	push	{r7, lr}
 8017762:	b088      	sub	sp, #32
 8017764:	af02      	add	r7, sp, #8
 8017766:	60f8      	str	r0, [r7, #12]
 8017768:	60b9      	str	r1, [r7, #8]
 801776a:	607a      	str	r2, [r7, #4]
 801776c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801776e:	68fb      	ldr	r3, [r7, #12]
 8017770:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017774:	2b06      	cmp	r3, #6
 8017776:	d006      	beq.n	8017786 <etharp_update_arp_entry+0x26>
 8017778:	4b48      	ldr	r3, [pc, #288]	; (801789c <etharp_update_arp_entry+0x13c>)
 801777a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801777e:	4948      	ldr	r1, [pc, #288]	; (80178a0 <etharp_update_arp_entry+0x140>)
 8017780:	4848      	ldr	r0, [pc, #288]	; (80178a4 <etharp_update_arp_entry+0x144>)
 8017782:	f002 fc6f 	bl	801a064 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017786:	68bb      	ldr	r3, [r7, #8]
 8017788:	2b00      	cmp	r3, #0
 801778a:	d012      	beq.n	80177b2 <etharp_update_arp_entry+0x52>
 801778c:	68bb      	ldr	r3, [r7, #8]
 801778e:	681b      	ldr	r3, [r3, #0]
 8017790:	2b00      	cmp	r3, #0
 8017792:	d00e      	beq.n	80177b2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017794:	68bb      	ldr	r3, [r7, #8]
 8017796:	681b      	ldr	r3, [r3, #0]
 8017798:	68f9      	ldr	r1, [r7, #12]
 801779a:	4618      	mov	r0, r3
 801779c:	f001 f8fe 	bl	801899c <ip4_addr_isbroadcast_u32>
 80177a0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80177a2:	2b00      	cmp	r3, #0
 80177a4:	d105      	bne.n	80177b2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80177a6:	68bb      	ldr	r3, [r7, #8]
 80177a8:	681b      	ldr	r3, [r3, #0]
 80177aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80177ae:	2be0      	cmp	r3, #224	; 0xe0
 80177b0:	d102      	bne.n	80177b8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80177b2:	f06f 030f 	mvn.w	r3, #15
 80177b6:	e06c      	b.n	8017892 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80177b8:	78fb      	ldrb	r3, [r7, #3]
 80177ba:	68fa      	ldr	r2, [r7, #12]
 80177bc:	4619      	mov	r1, r3
 80177be:	68b8      	ldr	r0, [r7, #8]
 80177c0:	f7ff fe56 	bl	8017470 <etharp_find_entry>
 80177c4:	4603      	mov	r3, r0
 80177c6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80177c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	da02      	bge.n	80177d6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80177d0:	8afb      	ldrh	r3, [r7, #22]
 80177d2:	b25b      	sxtb	r3, r3
 80177d4:	e05d      	b.n	8017892 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80177d6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80177da:	4933      	ldr	r1, [pc, #204]	; (80178a8 <etharp_update_arp_entry+0x148>)
 80177dc:	4613      	mov	r3, r2
 80177de:	005b      	lsls	r3, r3, #1
 80177e0:	4413      	add	r3, r2
 80177e2:	00db      	lsls	r3, r3, #3
 80177e4:	440b      	add	r3, r1
 80177e6:	3314      	adds	r3, #20
 80177e8:	2202      	movs	r2, #2
 80177ea:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80177ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80177f0:	492d      	ldr	r1, [pc, #180]	; (80178a8 <etharp_update_arp_entry+0x148>)
 80177f2:	4613      	mov	r3, r2
 80177f4:	005b      	lsls	r3, r3, #1
 80177f6:	4413      	add	r3, r2
 80177f8:	00db      	lsls	r3, r3, #3
 80177fa:	440b      	add	r3, r1
 80177fc:	3308      	adds	r3, #8
 80177fe:	68fa      	ldr	r2, [r7, #12]
 8017800:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8017802:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017806:	4613      	mov	r3, r2
 8017808:	005b      	lsls	r3, r3, #1
 801780a:	4413      	add	r3, r2
 801780c:	00db      	lsls	r3, r3, #3
 801780e:	3308      	adds	r3, #8
 8017810:	4a25      	ldr	r2, [pc, #148]	; (80178a8 <etharp_update_arp_entry+0x148>)
 8017812:	4413      	add	r3, r2
 8017814:	3304      	adds	r3, #4
 8017816:	2206      	movs	r2, #6
 8017818:	6879      	ldr	r1, [r7, #4]
 801781a:	4618      	mov	r0, r3
 801781c:	f002 fb62 	bl	8019ee4 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8017820:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017824:	4920      	ldr	r1, [pc, #128]	; (80178a8 <etharp_update_arp_entry+0x148>)
 8017826:	4613      	mov	r3, r2
 8017828:	005b      	lsls	r3, r3, #1
 801782a:	4413      	add	r3, r2
 801782c:	00db      	lsls	r3, r3, #3
 801782e:	440b      	add	r3, r1
 8017830:	3312      	adds	r3, #18
 8017832:	2200      	movs	r2, #0
 8017834:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017836:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801783a:	491b      	ldr	r1, [pc, #108]	; (80178a8 <etharp_update_arp_entry+0x148>)
 801783c:	4613      	mov	r3, r2
 801783e:	005b      	lsls	r3, r3, #1
 8017840:	4413      	add	r3, r2
 8017842:	00db      	lsls	r3, r3, #3
 8017844:	440b      	add	r3, r1
 8017846:	681b      	ldr	r3, [r3, #0]
 8017848:	2b00      	cmp	r3, #0
 801784a:	d021      	beq.n	8017890 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801784c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017850:	4915      	ldr	r1, [pc, #84]	; (80178a8 <etharp_update_arp_entry+0x148>)
 8017852:	4613      	mov	r3, r2
 8017854:	005b      	lsls	r3, r3, #1
 8017856:	4413      	add	r3, r2
 8017858:	00db      	lsls	r3, r3, #3
 801785a:	440b      	add	r3, r1
 801785c:	681b      	ldr	r3, [r3, #0]
 801785e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8017860:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017864:	4910      	ldr	r1, [pc, #64]	; (80178a8 <etharp_update_arp_entry+0x148>)
 8017866:	4613      	mov	r3, r2
 8017868:	005b      	lsls	r3, r3, #1
 801786a:	4413      	add	r3, r2
 801786c:	00db      	lsls	r3, r3, #3
 801786e:	440b      	add	r3, r1
 8017870:	2200      	movs	r2, #0
 8017872:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017874:	68fb      	ldr	r3, [r7, #12]
 8017876:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801787a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801787e:	9300      	str	r3, [sp, #0]
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	6939      	ldr	r1, [r7, #16]
 8017884:	68f8      	ldr	r0, [r7, #12]
 8017886:	f001 ff91 	bl	80197ac <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801788a:	6938      	ldr	r0, [r7, #16]
 801788c:	f7f8 ff2a 	bl	80106e4 <pbuf_free>
  }
  return ERR_OK;
 8017890:	2300      	movs	r3, #0
}
 8017892:	4618      	mov	r0, r3
 8017894:	3718      	adds	r7, #24
 8017896:	46bd      	mov	sp, r7
 8017898:	bd80      	pop	{r7, pc}
 801789a:	bf00      	nop
 801789c:	0801db34 	.word	0x0801db34
 80178a0:	0801dc2c 	.word	0x0801dc2c
 80178a4:	0801dbac 	.word	0x0801dbac
 80178a8:	2000098c 	.word	0x2000098c

080178ac <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80178ac:	b580      	push	{r7, lr}
 80178ae:	b084      	sub	sp, #16
 80178b0:	af00      	add	r7, sp, #0
 80178b2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80178b4:	2300      	movs	r3, #0
 80178b6:	60fb      	str	r3, [r7, #12]
 80178b8:	e01e      	b.n	80178f8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80178ba:	4913      	ldr	r1, [pc, #76]	; (8017908 <etharp_cleanup_netif+0x5c>)
 80178bc:	68fa      	ldr	r2, [r7, #12]
 80178be:	4613      	mov	r3, r2
 80178c0:	005b      	lsls	r3, r3, #1
 80178c2:	4413      	add	r3, r2
 80178c4:	00db      	lsls	r3, r3, #3
 80178c6:	440b      	add	r3, r1
 80178c8:	3314      	adds	r3, #20
 80178ca:	781b      	ldrb	r3, [r3, #0]
 80178cc:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80178ce:	7afb      	ldrb	r3, [r7, #11]
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d00e      	beq.n	80178f2 <etharp_cleanup_netif+0x46>
 80178d4:	490c      	ldr	r1, [pc, #48]	; (8017908 <etharp_cleanup_netif+0x5c>)
 80178d6:	68fa      	ldr	r2, [r7, #12]
 80178d8:	4613      	mov	r3, r2
 80178da:	005b      	lsls	r3, r3, #1
 80178dc:	4413      	add	r3, r2
 80178de:	00db      	lsls	r3, r3, #3
 80178e0:	440b      	add	r3, r1
 80178e2:	3308      	adds	r3, #8
 80178e4:	681b      	ldr	r3, [r3, #0]
 80178e6:	687a      	ldr	r2, [r7, #4]
 80178e8:	429a      	cmp	r2, r3
 80178ea:	d102      	bne.n	80178f2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80178ec:	68f8      	ldr	r0, [r7, #12]
 80178ee:	f7ff fce5 	bl	80172bc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80178f2:	68fb      	ldr	r3, [r7, #12]
 80178f4:	3301      	adds	r3, #1
 80178f6:	60fb      	str	r3, [r7, #12]
 80178f8:	68fb      	ldr	r3, [r7, #12]
 80178fa:	2b09      	cmp	r3, #9
 80178fc:	dddd      	ble.n	80178ba <etharp_cleanup_netif+0xe>
    }
  }
}
 80178fe:	bf00      	nop
 8017900:	bf00      	nop
 8017902:	3710      	adds	r7, #16
 8017904:	46bd      	mov	sp, r7
 8017906:	bd80      	pop	{r7, pc}
 8017908:	2000098c 	.word	0x2000098c

0801790c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801790c:	b5b0      	push	{r4, r5, r7, lr}
 801790e:	b08a      	sub	sp, #40	; 0x28
 8017910:	af04      	add	r7, sp, #16
 8017912:	6078      	str	r0, [r7, #4]
 8017914:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017916:	683b      	ldr	r3, [r7, #0]
 8017918:	2b00      	cmp	r3, #0
 801791a:	d107      	bne.n	801792c <etharp_input+0x20>
 801791c:	4b3d      	ldr	r3, [pc, #244]	; (8017a14 <etharp_input+0x108>)
 801791e:	f240 228a 	movw	r2, #650	; 0x28a
 8017922:	493d      	ldr	r1, [pc, #244]	; (8017a18 <etharp_input+0x10c>)
 8017924:	483d      	ldr	r0, [pc, #244]	; (8017a1c <etharp_input+0x110>)
 8017926:	f002 fb9d 	bl	801a064 <iprintf>
 801792a:	e06f      	b.n	8017a0c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	685b      	ldr	r3, [r3, #4]
 8017930:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017932:	693b      	ldr	r3, [r7, #16]
 8017934:	881b      	ldrh	r3, [r3, #0]
 8017936:	b29b      	uxth	r3, r3
 8017938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801793c:	d10c      	bne.n	8017958 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801793e:	693b      	ldr	r3, [r7, #16]
 8017940:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017942:	2b06      	cmp	r3, #6
 8017944:	d108      	bne.n	8017958 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017946:	693b      	ldr	r3, [r7, #16]
 8017948:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801794a:	2b04      	cmp	r3, #4
 801794c:	d104      	bne.n	8017958 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801794e:	693b      	ldr	r3, [r7, #16]
 8017950:	885b      	ldrh	r3, [r3, #2]
 8017952:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017954:	2b08      	cmp	r3, #8
 8017956:	d003      	beq.n	8017960 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017958:	6878      	ldr	r0, [r7, #4]
 801795a:	f7f8 fec3 	bl	80106e4 <pbuf_free>
    return;
 801795e:	e055      	b.n	8017a0c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8017960:	693b      	ldr	r3, [r7, #16]
 8017962:	330e      	adds	r3, #14
 8017964:	681b      	ldr	r3, [r3, #0]
 8017966:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017968:	693b      	ldr	r3, [r7, #16]
 801796a:	3318      	adds	r3, #24
 801796c:	681b      	ldr	r3, [r3, #0]
 801796e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017970:	683b      	ldr	r3, [r7, #0]
 8017972:	3304      	adds	r3, #4
 8017974:	681b      	ldr	r3, [r3, #0]
 8017976:	2b00      	cmp	r3, #0
 8017978:	d102      	bne.n	8017980 <etharp_input+0x74>
    for_us = 0;
 801797a:	2300      	movs	r3, #0
 801797c:	75fb      	strb	r3, [r7, #23]
 801797e:	e009      	b.n	8017994 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8017980:	68ba      	ldr	r2, [r7, #8]
 8017982:	683b      	ldr	r3, [r7, #0]
 8017984:	3304      	adds	r3, #4
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	429a      	cmp	r2, r3
 801798a:	bf0c      	ite	eq
 801798c:	2301      	moveq	r3, #1
 801798e:	2300      	movne	r3, #0
 8017990:	b2db      	uxtb	r3, r3
 8017992:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017994:	693b      	ldr	r3, [r7, #16]
 8017996:	f103 0208 	add.w	r2, r3, #8
 801799a:	7dfb      	ldrb	r3, [r7, #23]
 801799c:	2b00      	cmp	r3, #0
 801799e:	d001      	beq.n	80179a4 <etharp_input+0x98>
 80179a0:	2301      	movs	r3, #1
 80179a2:	e000      	b.n	80179a6 <etharp_input+0x9a>
 80179a4:	2302      	movs	r3, #2
 80179a6:	f107 010c 	add.w	r1, r7, #12
 80179aa:	6838      	ldr	r0, [r7, #0]
 80179ac:	f7ff fed8 	bl	8017760 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80179b0:	693b      	ldr	r3, [r7, #16]
 80179b2:	88db      	ldrh	r3, [r3, #6]
 80179b4:	b29b      	uxth	r3, r3
 80179b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80179ba:	d003      	beq.n	80179c4 <etharp_input+0xb8>
 80179bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80179c0:	d01e      	beq.n	8017a00 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80179c2:	e020      	b.n	8017a06 <etharp_input+0xfa>
      if (for_us) {
 80179c4:	7dfb      	ldrb	r3, [r7, #23]
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	d01c      	beq.n	8017a04 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80179ca:	683b      	ldr	r3, [r7, #0]
 80179cc:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80179d0:	693b      	ldr	r3, [r7, #16]
 80179d2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80179d6:	683b      	ldr	r3, [r7, #0]
 80179d8:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80179dc:	683b      	ldr	r3, [r7, #0]
 80179de:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80179e0:	693a      	ldr	r2, [r7, #16]
 80179e2:	3208      	adds	r2, #8
        etharp_raw(netif,
 80179e4:	2102      	movs	r1, #2
 80179e6:	9103      	str	r1, [sp, #12]
 80179e8:	f107 010c 	add.w	r1, r7, #12
 80179ec:	9102      	str	r1, [sp, #8]
 80179ee:	9201      	str	r2, [sp, #4]
 80179f0:	9300      	str	r3, [sp, #0]
 80179f2:	462b      	mov	r3, r5
 80179f4:	4622      	mov	r2, r4
 80179f6:	4601      	mov	r1, r0
 80179f8:	6838      	ldr	r0, [r7, #0]
 80179fa:	f000 faeb 	bl	8017fd4 <etharp_raw>
      break;
 80179fe:	e001      	b.n	8017a04 <etharp_input+0xf8>
      break;
 8017a00:	bf00      	nop
 8017a02:	e000      	b.n	8017a06 <etharp_input+0xfa>
      break;
 8017a04:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017a06:	6878      	ldr	r0, [r7, #4]
 8017a08:	f7f8 fe6c 	bl	80106e4 <pbuf_free>
}
 8017a0c:	3718      	adds	r7, #24
 8017a0e:	46bd      	mov	sp, r7
 8017a10:	bdb0      	pop	{r4, r5, r7, pc}
 8017a12:	bf00      	nop
 8017a14:	0801db34 	.word	0x0801db34
 8017a18:	0801dc84 	.word	0x0801dc84
 8017a1c:	0801dbac 	.word	0x0801dbac

08017a20 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8017a20:	b580      	push	{r7, lr}
 8017a22:	b086      	sub	sp, #24
 8017a24:	af02      	add	r7, sp, #8
 8017a26:	60f8      	str	r0, [r7, #12]
 8017a28:	60b9      	str	r1, [r7, #8]
 8017a2a:	4613      	mov	r3, r2
 8017a2c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8017a2e:	79fa      	ldrb	r2, [r7, #7]
 8017a30:	4944      	ldr	r1, [pc, #272]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017a32:	4613      	mov	r3, r2
 8017a34:	005b      	lsls	r3, r3, #1
 8017a36:	4413      	add	r3, r2
 8017a38:	00db      	lsls	r3, r3, #3
 8017a3a:	440b      	add	r3, r1
 8017a3c:	3314      	adds	r3, #20
 8017a3e:	781b      	ldrb	r3, [r3, #0]
 8017a40:	2b01      	cmp	r3, #1
 8017a42:	d806      	bhi.n	8017a52 <etharp_output_to_arp_index+0x32>
 8017a44:	4b40      	ldr	r3, [pc, #256]	; (8017b48 <etharp_output_to_arp_index+0x128>)
 8017a46:	f240 22ee 	movw	r2, #750	; 0x2ee
 8017a4a:	4940      	ldr	r1, [pc, #256]	; (8017b4c <etharp_output_to_arp_index+0x12c>)
 8017a4c:	4840      	ldr	r0, [pc, #256]	; (8017b50 <etharp_output_to_arp_index+0x130>)
 8017a4e:	f002 fb09 	bl	801a064 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8017a52:	79fa      	ldrb	r2, [r7, #7]
 8017a54:	493b      	ldr	r1, [pc, #236]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017a56:	4613      	mov	r3, r2
 8017a58:	005b      	lsls	r3, r3, #1
 8017a5a:	4413      	add	r3, r2
 8017a5c:	00db      	lsls	r3, r3, #3
 8017a5e:	440b      	add	r3, r1
 8017a60:	3314      	adds	r3, #20
 8017a62:	781b      	ldrb	r3, [r3, #0]
 8017a64:	2b02      	cmp	r3, #2
 8017a66:	d153      	bne.n	8017b10 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017a68:	79fa      	ldrb	r2, [r7, #7]
 8017a6a:	4936      	ldr	r1, [pc, #216]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017a6c:	4613      	mov	r3, r2
 8017a6e:	005b      	lsls	r3, r3, #1
 8017a70:	4413      	add	r3, r2
 8017a72:	00db      	lsls	r3, r3, #3
 8017a74:	440b      	add	r3, r1
 8017a76:	3312      	adds	r3, #18
 8017a78:	881b      	ldrh	r3, [r3, #0]
 8017a7a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8017a7e:	d919      	bls.n	8017ab4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8017a80:	79fa      	ldrb	r2, [r7, #7]
 8017a82:	4613      	mov	r3, r2
 8017a84:	005b      	lsls	r3, r3, #1
 8017a86:	4413      	add	r3, r2
 8017a88:	00db      	lsls	r3, r3, #3
 8017a8a:	4a2e      	ldr	r2, [pc, #184]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017a8c:	4413      	add	r3, r2
 8017a8e:	3304      	adds	r3, #4
 8017a90:	4619      	mov	r1, r3
 8017a92:	68f8      	ldr	r0, [r7, #12]
 8017a94:	f000 fb4c 	bl	8018130 <etharp_request>
 8017a98:	4603      	mov	r3, r0
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d138      	bne.n	8017b10 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017a9e:	79fa      	ldrb	r2, [r7, #7]
 8017aa0:	4928      	ldr	r1, [pc, #160]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017aa2:	4613      	mov	r3, r2
 8017aa4:	005b      	lsls	r3, r3, #1
 8017aa6:	4413      	add	r3, r2
 8017aa8:	00db      	lsls	r3, r3, #3
 8017aaa:	440b      	add	r3, r1
 8017aac:	3314      	adds	r3, #20
 8017aae:	2203      	movs	r2, #3
 8017ab0:	701a      	strb	r2, [r3, #0]
 8017ab2:	e02d      	b.n	8017b10 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017ab4:	79fa      	ldrb	r2, [r7, #7]
 8017ab6:	4923      	ldr	r1, [pc, #140]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017ab8:	4613      	mov	r3, r2
 8017aba:	005b      	lsls	r3, r3, #1
 8017abc:	4413      	add	r3, r2
 8017abe:	00db      	lsls	r3, r3, #3
 8017ac0:	440b      	add	r3, r1
 8017ac2:	3312      	adds	r3, #18
 8017ac4:	881b      	ldrh	r3, [r3, #0]
 8017ac6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8017aca:	d321      	bcc.n	8017b10 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017acc:	79fa      	ldrb	r2, [r7, #7]
 8017ace:	4613      	mov	r3, r2
 8017ad0:	005b      	lsls	r3, r3, #1
 8017ad2:	4413      	add	r3, r2
 8017ad4:	00db      	lsls	r3, r3, #3
 8017ad6:	4a1b      	ldr	r2, [pc, #108]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017ad8:	4413      	add	r3, r2
 8017ada:	1d19      	adds	r1, r3, #4
 8017adc:	79fa      	ldrb	r2, [r7, #7]
 8017ade:	4613      	mov	r3, r2
 8017ae0:	005b      	lsls	r3, r3, #1
 8017ae2:	4413      	add	r3, r2
 8017ae4:	00db      	lsls	r3, r3, #3
 8017ae6:	3308      	adds	r3, #8
 8017ae8:	4a16      	ldr	r2, [pc, #88]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017aea:	4413      	add	r3, r2
 8017aec:	3304      	adds	r3, #4
 8017aee:	461a      	mov	r2, r3
 8017af0:	68f8      	ldr	r0, [r7, #12]
 8017af2:	f000 fafb 	bl	80180ec <etharp_request_dst>
 8017af6:	4603      	mov	r3, r0
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	d109      	bne.n	8017b10 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017afc:	79fa      	ldrb	r2, [r7, #7]
 8017afe:	4911      	ldr	r1, [pc, #68]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017b00:	4613      	mov	r3, r2
 8017b02:	005b      	lsls	r3, r3, #1
 8017b04:	4413      	add	r3, r2
 8017b06:	00db      	lsls	r3, r3, #3
 8017b08:	440b      	add	r3, r1
 8017b0a:	3314      	adds	r3, #20
 8017b0c:	2203      	movs	r2, #3
 8017b0e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017b10:	68fb      	ldr	r3, [r7, #12]
 8017b12:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8017b16:	79fa      	ldrb	r2, [r7, #7]
 8017b18:	4613      	mov	r3, r2
 8017b1a:	005b      	lsls	r3, r3, #1
 8017b1c:	4413      	add	r3, r2
 8017b1e:	00db      	lsls	r3, r3, #3
 8017b20:	3308      	adds	r3, #8
 8017b22:	4a08      	ldr	r2, [pc, #32]	; (8017b44 <etharp_output_to_arp_index+0x124>)
 8017b24:	4413      	add	r3, r2
 8017b26:	3304      	adds	r3, #4
 8017b28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017b2c:	9200      	str	r2, [sp, #0]
 8017b2e:	460a      	mov	r2, r1
 8017b30:	68b9      	ldr	r1, [r7, #8]
 8017b32:	68f8      	ldr	r0, [r7, #12]
 8017b34:	f001 fe3a 	bl	80197ac <ethernet_output>
 8017b38:	4603      	mov	r3, r0
}
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	3710      	adds	r7, #16
 8017b3e:	46bd      	mov	sp, r7
 8017b40:	bd80      	pop	{r7, pc}
 8017b42:	bf00      	nop
 8017b44:	2000098c 	.word	0x2000098c
 8017b48:	0801db34 	.word	0x0801db34
 8017b4c:	0801dca4 	.word	0x0801dca4
 8017b50:	0801dbac 	.word	0x0801dbac

08017b54 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017b54:	b580      	push	{r7, lr}
 8017b56:	b08a      	sub	sp, #40	; 0x28
 8017b58:	af02      	add	r7, sp, #8
 8017b5a:	60f8      	str	r0, [r7, #12]
 8017b5c:	60b9      	str	r1, [r7, #8]
 8017b5e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017b60:	687b      	ldr	r3, [r7, #4]
 8017b62:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017b64:	68fb      	ldr	r3, [r7, #12]
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d106      	bne.n	8017b78 <etharp_output+0x24>
 8017b6a:	4b73      	ldr	r3, [pc, #460]	; (8017d38 <etharp_output+0x1e4>)
 8017b6c:	f240 321e 	movw	r2, #798	; 0x31e
 8017b70:	4972      	ldr	r1, [pc, #456]	; (8017d3c <etharp_output+0x1e8>)
 8017b72:	4873      	ldr	r0, [pc, #460]	; (8017d40 <etharp_output+0x1ec>)
 8017b74:	f002 fa76 	bl	801a064 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017b78:	68bb      	ldr	r3, [r7, #8]
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d106      	bne.n	8017b8c <etharp_output+0x38>
 8017b7e:	4b6e      	ldr	r3, [pc, #440]	; (8017d38 <etharp_output+0x1e4>)
 8017b80:	f240 321f 	movw	r2, #799	; 0x31f
 8017b84:	496f      	ldr	r1, [pc, #444]	; (8017d44 <etharp_output+0x1f0>)
 8017b86:	486e      	ldr	r0, [pc, #440]	; (8017d40 <etharp_output+0x1ec>)
 8017b88:	f002 fa6c 	bl	801a064 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d106      	bne.n	8017ba0 <etharp_output+0x4c>
 8017b92:	4b69      	ldr	r3, [pc, #420]	; (8017d38 <etharp_output+0x1e4>)
 8017b94:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017b98:	496b      	ldr	r1, [pc, #428]	; (8017d48 <etharp_output+0x1f4>)
 8017b9a:	4869      	ldr	r0, [pc, #420]	; (8017d40 <etharp_output+0x1ec>)
 8017b9c:	f002 fa62 	bl	801a064 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	681b      	ldr	r3, [r3, #0]
 8017ba4:	68f9      	ldr	r1, [r7, #12]
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	f000 fef8 	bl	801899c <ip4_addr_isbroadcast_u32>
 8017bac:	4603      	mov	r3, r0
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d002      	beq.n	8017bb8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017bb2:	4b66      	ldr	r3, [pc, #408]	; (8017d4c <etharp_output+0x1f8>)
 8017bb4:	61fb      	str	r3, [r7, #28]
 8017bb6:	e0af      	b.n	8017d18 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017bb8:	687b      	ldr	r3, [r7, #4]
 8017bba:	681b      	ldr	r3, [r3, #0]
 8017bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017bc0:	2be0      	cmp	r3, #224	; 0xe0
 8017bc2:	d118      	bne.n	8017bf6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017bc4:	2301      	movs	r3, #1
 8017bc6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017bc8:	2300      	movs	r3, #0
 8017bca:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017bcc:	235e      	movs	r3, #94	; 0x5e
 8017bce:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017bd0:	687b      	ldr	r3, [r7, #4]
 8017bd2:	3301      	adds	r3, #1
 8017bd4:	781b      	ldrb	r3, [r3, #0]
 8017bd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017bda:	b2db      	uxtb	r3, r3
 8017bdc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	3302      	adds	r3, #2
 8017be2:	781b      	ldrb	r3, [r3, #0]
 8017be4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017be6:	687b      	ldr	r3, [r7, #4]
 8017be8:	3303      	adds	r3, #3
 8017bea:	781b      	ldrb	r3, [r3, #0]
 8017bec:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017bee:	f107 0310 	add.w	r3, r7, #16
 8017bf2:	61fb      	str	r3, [r7, #28]
 8017bf4:	e090      	b.n	8017d18 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	681a      	ldr	r2, [r3, #0]
 8017bfa:	68fb      	ldr	r3, [r7, #12]
 8017bfc:	3304      	adds	r3, #4
 8017bfe:	681b      	ldr	r3, [r3, #0]
 8017c00:	405a      	eors	r2, r3
 8017c02:	68fb      	ldr	r3, [r7, #12]
 8017c04:	3308      	adds	r3, #8
 8017c06:	681b      	ldr	r3, [r3, #0]
 8017c08:	4013      	ands	r3, r2
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	d012      	beq.n	8017c34 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	681b      	ldr	r3, [r3, #0]
 8017c12:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017c14:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017c18:	4293      	cmp	r3, r2
 8017c1a:	d00b      	beq.n	8017c34 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017c1c:	68fb      	ldr	r3, [r7, #12]
 8017c1e:	330c      	adds	r3, #12
 8017c20:	681b      	ldr	r3, [r3, #0]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	d003      	beq.n	8017c2e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	330c      	adds	r3, #12
 8017c2a:	61bb      	str	r3, [r7, #24]
 8017c2c:	e002      	b.n	8017c34 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017c2e:	f06f 0303 	mvn.w	r3, #3
 8017c32:	e07d      	b.n	8017d30 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017c34:	4b46      	ldr	r3, [pc, #280]	; (8017d50 <etharp_output+0x1fc>)
 8017c36:	781b      	ldrb	r3, [r3, #0]
 8017c38:	4619      	mov	r1, r3
 8017c3a:	4a46      	ldr	r2, [pc, #280]	; (8017d54 <etharp_output+0x200>)
 8017c3c:	460b      	mov	r3, r1
 8017c3e:	005b      	lsls	r3, r3, #1
 8017c40:	440b      	add	r3, r1
 8017c42:	00db      	lsls	r3, r3, #3
 8017c44:	4413      	add	r3, r2
 8017c46:	3314      	adds	r3, #20
 8017c48:	781b      	ldrb	r3, [r3, #0]
 8017c4a:	2b01      	cmp	r3, #1
 8017c4c:	d925      	bls.n	8017c9a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017c4e:	4b40      	ldr	r3, [pc, #256]	; (8017d50 <etharp_output+0x1fc>)
 8017c50:	781b      	ldrb	r3, [r3, #0]
 8017c52:	4619      	mov	r1, r3
 8017c54:	4a3f      	ldr	r2, [pc, #252]	; (8017d54 <etharp_output+0x200>)
 8017c56:	460b      	mov	r3, r1
 8017c58:	005b      	lsls	r3, r3, #1
 8017c5a:	440b      	add	r3, r1
 8017c5c:	00db      	lsls	r3, r3, #3
 8017c5e:	4413      	add	r3, r2
 8017c60:	3308      	adds	r3, #8
 8017c62:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017c64:	68fa      	ldr	r2, [r7, #12]
 8017c66:	429a      	cmp	r2, r3
 8017c68:	d117      	bne.n	8017c9a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017c6a:	69bb      	ldr	r3, [r7, #24]
 8017c6c:	681a      	ldr	r2, [r3, #0]
 8017c6e:	4b38      	ldr	r3, [pc, #224]	; (8017d50 <etharp_output+0x1fc>)
 8017c70:	781b      	ldrb	r3, [r3, #0]
 8017c72:	4618      	mov	r0, r3
 8017c74:	4937      	ldr	r1, [pc, #220]	; (8017d54 <etharp_output+0x200>)
 8017c76:	4603      	mov	r3, r0
 8017c78:	005b      	lsls	r3, r3, #1
 8017c7a:	4403      	add	r3, r0
 8017c7c:	00db      	lsls	r3, r3, #3
 8017c7e:	440b      	add	r3, r1
 8017c80:	3304      	adds	r3, #4
 8017c82:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017c84:	429a      	cmp	r2, r3
 8017c86:	d108      	bne.n	8017c9a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017c88:	4b31      	ldr	r3, [pc, #196]	; (8017d50 <etharp_output+0x1fc>)
 8017c8a:	781b      	ldrb	r3, [r3, #0]
 8017c8c:	461a      	mov	r2, r3
 8017c8e:	68b9      	ldr	r1, [r7, #8]
 8017c90:	68f8      	ldr	r0, [r7, #12]
 8017c92:	f7ff fec5 	bl	8017a20 <etharp_output_to_arp_index>
 8017c96:	4603      	mov	r3, r0
 8017c98:	e04a      	b.n	8017d30 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017c9a:	2300      	movs	r3, #0
 8017c9c:	75fb      	strb	r3, [r7, #23]
 8017c9e:	e031      	b.n	8017d04 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017ca0:	7dfa      	ldrb	r2, [r7, #23]
 8017ca2:	492c      	ldr	r1, [pc, #176]	; (8017d54 <etharp_output+0x200>)
 8017ca4:	4613      	mov	r3, r2
 8017ca6:	005b      	lsls	r3, r3, #1
 8017ca8:	4413      	add	r3, r2
 8017caa:	00db      	lsls	r3, r3, #3
 8017cac:	440b      	add	r3, r1
 8017cae:	3314      	adds	r3, #20
 8017cb0:	781b      	ldrb	r3, [r3, #0]
 8017cb2:	2b01      	cmp	r3, #1
 8017cb4:	d923      	bls.n	8017cfe <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017cb6:	7dfa      	ldrb	r2, [r7, #23]
 8017cb8:	4926      	ldr	r1, [pc, #152]	; (8017d54 <etharp_output+0x200>)
 8017cba:	4613      	mov	r3, r2
 8017cbc:	005b      	lsls	r3, r3, #1
 8017cbe:	4413      	add	r3, r2
 8017cc0:	00db      	lsls	r3, r3, #3
 8017cc2:	440b      	add	r3, r1
 8017cc4:	3308      	adds	r3, #8
 8017cc6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017cc8:	68fa      	ldr	r2, [r7, #12]
 8017cca:	429a      	cmp	r2, r3
 8017ccc:	d117      	bne.n	8017cfe <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017cce:	69bb      	ldr	r3, [r7, #24]
 8017cd0:	6819      	ldr	r1, [r3, #0]
 8017cd2:	7dfa      	ldrb	r2, [r7, #23]
 8017cd4:	481f      	ldr	r0, [pc, #124]	; (8017d54 <etharp_output+0x200>)
 8017cd6:	4613      	mov	r3, r2
 8017cd8:	005b      	lsls	r3, r3, #1
 8017cda:	4413      	add	r3, r2
 8017cdc:	00db      	lsls	r3, r3, #3
 8017cde:	4403      	add	r3, r0
 8017ce0:	3304      	adds	r3, #4
 8017ce2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017ce4:	4299      	cmp	r1, r3
 8017ce6:	d10a      	bne.n	8017cfe <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8017ce8:	4a19      	ldr	r2, [pc, #100]	; (8017d50 <etharp_output+0x1fc>)
 8017cea:	7dfb      	ldrb	r3, [r7, #23]
 8017cec:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017cee:	7dfb      	ldrb	r3, [r7, #23]
 8017cf0:	461a      	mov	r2, r3
 8017cf2:	68b9      	ldr	r1, [r7, #8]
 8017cf4:	68f8      	ldr	r0, [r7, #12]
 8017cf6:	f7ff fe93 	bl	8017a20 <etharp_output_to_arp_index>
 8017cfa:	4603      	mov	r3, r0
 8017cfc:	e018      	b.n	8017d30 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017cfe:	7dfb      	ldrb	r3, [r7, #23]
 8017d00:	3301      	adds	r3, #1
 8017d02:	75fb      	strb	r3, [r7, #23]
 8017d04:	7dfb      	ldrb	r3, [r7, #23]
 8017d06:	2b09      	cmp	r3, #9
 8017d08:	d9ca      	bls.n	8017ca0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017d0a:	68ba      	ldr	r2, [r7, #8]
 8017d0c:	69b9      	ldr	r1, [r7, #24]
 8017d0e:	68f8      	ldr	r0, [r7, #12]
 8017d10:	f000 f822 	bl	8017d58 <etharp_query>
 8017d14:	4603      	mov	r3, r0
 8017d16:	e00b      	b.n	8017d30 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017d18:	68fb      	ldr	r3, [r7, #12]
 8017d1a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8017d1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017d22:	9300      	str	r3, [sp, #0]
 8017d24:	69fb      	ldr	r3, [r7, #28]
 8017d26:	68b9      	ldr	r1, [r7, #8]
 8017d28:	68f8      	ldr	r0, [r7, #12]
 8017d2a:	f001 fd3f 	bl	80197ac <ethernet_output>
 8017d2e:	4603      	mov	r3, r0
}
 8017d30:	4618      	mov	r0, r3
 8017d32:	3720      	adds	r7, #32
 8017d34:	46bd      	mov	sp, r7
 8017d36:	bd80      	pop	{r7, pc}
 8017d38:	0801db34 	.word	0x0801db34
 8017d3c:	0801dc84 	.word	0x0801dc84
 8017d40:	0801dbac 	.word	0x0801dbac
 8017d44:	0801dcd4 	.word	0x0801dcd4
 8017d48:	0801dc74 	.word	0x0801dc74
 8017d4c:	08094cc4 	.word	0x08094cc4
 8017d50:	20000a7c 	.word	0x20000a7c
 8017d54:	2000098c 	.word	0x2000098c

08017d58 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017d58:	b580      	push	{r7, lr}
 8017d5a:	b08c      	sub	sp, #48	; 0x30
 8017d5c:	af02      	add	r7, sp, #8
 8017d5e:	60f8      	str	r0, [r7, #12]
 8017d60:	60b9      	str	r1, [r7, #8]
 8017d62:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017d64:	68fb      	ldr	r3, [r7, #12]
 8017d66:	3326      	adds	r3, #38	; 0x26
 8017d68:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017d6a:	23ff      	movs	r3, #255	; 0xff
 8017d6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017d70:	2300      	movs	r3, #0
 8017d72:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017d74:	68bb      	ldr	r3, [r7, #8]
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	68f9      	ldr	r1, [r7, #12]
 8017d7a:	4618      	mov	r0, r3
 8017d7c:	f000 fe0e 	bl	801899c <ip4_addr_isbroadcast_u32>
 8017d80:	4603      	mov	r3, r0
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d10c      	bne.n	8017da0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017d86:	68bb      	ldr	r3, [r7, #8]
 8017d88:	681b      	ldr	r3, [r3, #0]
 8017d8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017d8e:	2be0      	cmp	r3, #224	; 0xe0
 8017d90:	d006      	beq.n	8017da0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017d92:	68bb      	ldr	r3, [r7, #8]
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d003      	beq.n	8017da0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017d98:	68bb      	ldr	r3, [r7, #8]
 8017d9a:	681b      	ldr	r3, [r3, #0]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d102      	bne.n	8017da6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017da0:	f06f 030f 	mvn.w	r3, #15
 8017da4:	e101      	b.n	8017faa <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017da6:	68fa      	ldr	r2, [r7, #12]
 8017da8:	2101      	movs	r1, #1
 8017daa:	68b8      	ldr	r0, [r7, #8]
 8017dac:	f7ff fb60 	bl	8017470 <etharp_find_entry>
 8017db0:	4603      	mov	r3, r0
 8017db2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017db4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	da02      	bge.n	8017dc2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017dbc:	8a7b      	ldrh	r3, [r7, #18]
 8017dbe:	b25b      	sxtb	r3, r3
 8017dc0:	e0f3      	b.n	8017faa <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017dc2:	8a7b      	ldrh	r3, [r7, #18]
 8017dc4:	2b7e      	cmp	r3, #126	; 0x7e
 8017dc6:	d906      	bls.n	8017dd6 <etharp_query+0x7e>
 8017dc8:	4b7a      	ldr	r3, [pc, #488]	; (8017fb4 <etharp_query+0x25c>)
 8017dca:	f240 32c1 	movw	r2, #961	; 0x3c1
 8017dce:	497a      	ldr	r1, [pc, #488]	; (8017fb8 <etharp_query+0x260>)
 8017dd0:	487a      	ldr	r0, [pc, #488]	; (8017fbc <etharp_query+0x264>)
 8017dd2:	f002 f947 	bl	801a064 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8017dd6:	8a7b      	ldrh	r3, [r7, #18]
 8017dd8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017dda:	7c7a      	ldrb	r2, [r7, #17]
 8017ddc:	4978      	ldr	r1, [pc, #480]	; (8017fc0 <etharp_query+0x268>)
 8017dde:	4613      	mov	r3, r2
 8017de0:	005b      	lsls	r3, r3, #1
 8017de2:	4413      	add	r3, r2
 8017de4:	00db      	lsls	r3, r3, #3
 8017de6:	440b      	add	r3, r1
 8017de8:	3314      	adds	r3, #20
 8017dea:	781b      	ldrb	r3, [r3, #0]
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	d115      	bne.n	8017e1c <etharp_query+0xc4>
    is_new_entry = 1;
 8017df0:	2301      	movs	r3, #1
 8017df2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017df4:	7c7a      	ldrb	r2, [r7, #17]
 8017df6:	4972      	ldr	r1, [pc, #456]	; (8017fc0 <etharp_query+0x268>)
 8017df8:	4613      	mov	r3, r2
 8017dfa:	005b      	lsls	r3, r3, #1
 8017dfc:	4413      	add	r3, r2
 8017dfe:	00db      	lsls	r3, r3, #3
 8017e00:	440b      	add	r3, r1
 8017e02:	3314      	adds	r3, #20
 8017e04:	2201      	movs	r2, #1
 8017e06:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017e08:	7c7a      	ldrb	r2, [r7, #17]
 8017e0a:	496d      	ldr	r1, [pc, #436]	; (8017fc0 <etharp_query+0x268>)
 8017e0c:	4613      	mov	r3, r2
 8017e0e:	005b      	lsls	r3, r3, #1
 8017e10:	4413      	add	r3, r2
 8017e12:	00db      	lsls	r3, r3, #3
 8017e14:	440b      	add	r3, r1
 8017e16:	3308      	adds	r3, #8
 8017e18:	68fa      	ldr	r2, [r7, #12]
 8017e1a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017e1c:	7c7a      	ldrb	r2, [r7, #17]
 8017e1e:	4968      	ldr	r1, [pc, #416]	; (8017fc0 <etharp_query+0x268>)
 8017e20:	4613      	mov	r3, r2
 8017e22:	005b      	lsls	r3, r3, #1
 8017e24:	4413      	add	r3, r2
 8017e26:	00db      	lsls	r3, r3, #3
 8017e28:	440b      	add	r3, r1
 8017e2a:	3314      	adds	r3, #20
 8017e2c:	781b      	ldrb	r3, [r3, #0]
 8017e2e:	2b01      	cmp	r3, #1
 8017e30:	d011      	beq.n	8017e56 <etharp_query+0xfe>
 8017e32:	7c7a      	ldrb	r2, [r7, #17]
 8017e34:	4962      	ldr	r1, [pc, #392]	; (8017fc0 <etharp_query+0x268>)
 8017e36:	4613      	mov	r3, r2
 8017e38:	005b      	lsls	r3, r3, #1
 8017e3a:	4413      	add	r3, r2
 8017e3c:	00db      	lsls	r3, r3, #3
 8017e3e:	440b      	add	r3, r1
 8017e40:	3314      	adds	r3, #20
 8017e42:	781b      	ldrb	r3, [r3, #0]
 8017e44:	2b01      	cmp	r3, #1
 8017e46:	d806      	bhi.n	8017e56 <etharp_query+0xfe>
 8017e48:	4b5a      	ldr	r3, [pc, #360]	; (8017fb4 <etharp_query+0x25c>)
 8017e4a:	f240 32cd 	movw	r2, #973	; 0x3cd
 8017e4e:	495d      	ldr	r1, [pc, #372]	; (8017fc4 <etharp_query+0x26c>)
 8017e50:	485a      	ldr	r0, [pc, #360]	; (8017fbc <etharp_query+0x264>)
 8017e52:	f002 f907 	bl	801a064 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017e56:	6a3b      	ldr	r3, [r7, #32]
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d102      	bne.n	8017e62 <etharp_query+0x10a>
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	2b00      	cmp	r3, #0
 8017e60:	d10c      	bne.n	8017e7c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017e62:	68b9      	ldr	r1, [r7, #8]
 8017e64:	68f8      	ldr	r0, [r7, #12]
 8017e66:	f000 f963 	bl	8018130 <etharp_request>
 8017e6a:	4603      	mov	r3, r0
 8017e6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	2b00      	cmp	r3, #0
 8017e74:	d102      	bne.n	8017e7c <etharp_query+0x124>
      return result;
 8017e76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017e7a:	e096      	b.n	8017faa <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017e7c:	687b      	ldr	r3, [r7, #4]
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	d106      	bne.n	8017e90 <etharp_query+0x138>
 8017e82:	4b4c      	ldr	r3, [pc, #304]	; (8017fb4 <etharp_query+0x25c>)
 8017e84:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017e88:	494f      	ldr	r1, [pc, #316]	; (8017fc8 <etharp_query+0x270>)
 8017e8a:	484c      	ldr	r0, [pc, #304]	; (8017fbc <etharp_query+0x264>)
 8017e8c:	f002 f8ea 	bl	801a064 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017e90:	7c7a      	ldrb	r2, [r7, #17]
 8017e92:	494b      	ldr	r1, [pc, #300]	; (8017fc0 <etharp_query+0x268>)
 8017e94:	4613      	mov	r3, r2
 8017e96:	005b      	lsls	r3, r3, #1
 8017e98:	4413      	add	r3, r2
 8017e9a:	00db      	lsls	r3, r3, #3
 8017e9c:	440b      	add	r3, r1
 8017e9e:	3314      	adds	r3, #20
 8017ea0:	781b      	ldrb	r3, [r3, #0]
 8017ea2:	2b01      	cmp	r3, #1
 8017ea4:	d917      	bls.n	8017ed6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8017ea6:	4a49      	ldr	r2, [pc, #292]	; (8017fcc <etharp_query+0x274>)
 8017ea8:	7c7b      	ldrb	r3, [r7, #17]
 8017eaa:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017eac:	7c7a      	ldrb	r2, [r7, #17]
 8017eae:	4613      	mov	r3, r2
 8017eb0:	005b      	lsls	r3, r3, #1
 8017eb2:	4413      	add	r3, r2
 8017eb4:	00db      	lsls	r3, r3, #3
 8017eb6:	3308      	adds	r3, #8
 8017eb8:	4a41      	ldr	r2, [pc, #260]	; (8017fc0 <etharp_query+0x268>)
 8017eba:	4413      	add	r3, r2
 8017ebc:	3304      	adds	r3, #4
 8017ebe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017ec2:	9200      	str	r2, [sp, #0]
 8017ec4:	697a      	ldr	r2, [r7, #20]
 8017ec6:	6879      	ldr	r1, [r7, #4]
 8017ec8:	68f8      	ldr	r0, [r7, #12]
 8017eca:	f001 fc6f 	bl	80197ac <ethernet_output>
 8017ece:	4603      	mov	r3, r0
 8017ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017ed4:	e067      	b.n	8017fa6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017ed6:	7c7a      	ldrb	r2, [r7, #17]
 8017ed8:	4939      	ldr	r1, [pc, #228]	; (8017fc0 <etharp_query+0x268>)
 8017eda:	4613      	mov	r3, r2
 8017edc:	005b      	lsls	r3, r3, #1
 8017ede:	4413      	add	r3, r2
 8017ee0:	00db      	lsls	r3, r3, #3
 8017ee2:	440b      	add	r3, r1
 8017ee4:	3314      	adds	r3, #20
 8017ee6:	781b      	ldrb	r3, [r3, #0]
 8017ee8:	2b01      	cmp	r3, #1
 8017eea:	d15c      	bne.n	8017fa6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8017eec:	2300      	movs	r3, #0
 8017eee:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017ef4:	e01c      	b.n	8017f30 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017ef6:	69fb      	ldr	r3, [r7, #28]
 8017ef8:	895a      	ldrh	r2, [r3, #10]
 8017efa:	69fb      	ldr	r3, [r7, #28]
 8017efc:	891b      	ldrh	r3, [r3, #8]
 8017efe:	429a      	cmp	r2, r3
 8017f00:	d10a      	bne.n	8017f18 <etharp_query+0x1c0>
 8017f02:	69fb      	ldr	r3, [r7, #28]
 8017f04:	681b      	ldr	r3, [r3, #0]
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d006      	beq.n	8017f18 <etharp_query+0x1c0>
 8017f0a:	4b2a      	ldr	r3, [pc, #168]	; (8017fb4 <etharp_query+0x25c>)
 8017f0c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8017f10:	492f      	ldr	r1, [pc, #188]	; (8017fd0 <etharp_query+0x278>)
 8017f12:	482a      	ldr	r0, [pc, #168]	; (8017fbc <etharp_query+0x264>)
 8017f14:	f002 f8a6 	bl	801a064 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017f18:	69fb      	ldr	r3, [r7, #28]
 8017f1a:	7b1b      	ldrb	r3, [r3, #12]
 8017f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d002      	beq.n	8017f2a <etharp_query+0x1d2>
        copy_needed = 1;
 8017f24:	2301      	movs	r3, #1
 8017f26:	61bb      	str	r3, [r7, #24]
        break;
 8017f28:	e005      	b.n	8017f36 <etharp_query+0x1de>
      }
      p = p->next;
 8017f2a:	69fb      	ldr	r3, [r7, #28]
 8017f2c:	681b      	ldr	r3, [r3, #0]
 8017f2e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017f30:	69fb      	ldr	r3, [r7, #28]
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d1df      	bne.n	8017ef6 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8017f36:	69bb      	ldr	r3, [r7, #24]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d007      	beq.n	8017f4c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017f3c:	687a      	ldr	r2, [r7, #4]
 8017f3e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8017f42:	200e      	movs	r0, #14
 8017f44:	f7f8 febc 	bl	8010cc0 <pbuf_clone>
 8017f48:	61f8      	str	r0, [r7, #28]
 8017f4a:	e004      	b.n	8017f56 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8017f50:	69f8      	ldr	r0, [r7, #28]
 8017f52:	f7f8 fc67 	bl	8010824 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017f56:	69fb      	ldr	r3, [r7, #28]
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d021      	beq.n	8017fa0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017f5c:	7c7a      	ldrb	r2, [r7, #17]
 8017f5e:	4918      	ldr	r1, [pc, #96]	; (8017fc0 <etharp_query+0x268>)
 8017f60:	4613      	mov	r3, r2
 8017f62:	005b      	lsls	r3, r3, #1
 8017f64:	4413      	add	r3, r2
 8017f66:	00db      	lsls	r3, r3, #3
 8017f68:	440b      	add	r3, r1
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d00a      	beq.n	8017f86 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8017f70:	7c7a      	ldrb	r2, [r7, #17]
 8017f72:	4913      	ldr	r1, [pc, #76]	; (8017fc0 <etharp_query+0x268>)
 8017f74:	4613      	mov	r3, r2
 8017f76:	005b      	lsls	r3, r3, #1
 8017f78:	4413      	add	r3, r2
 8017f7a:	00db      	lsls	r3, r3, #3
 8017f7c:	440b      	add	r3, r1
 8017f7e:	681b      	ldr	r3, [r3, #0]
 8017f80:	4618      	mov	r0, r3
 8017f82:	f7f8 fbaf 	bl	80106e4 <pbuf_free>
      }
      arp_table[i].q = p;
 8017f86:	7c7a      	ldrb	r2, [r7, #17]
 8017f88:	490d      	ldr	r1, [pc, #52]	; (8017fc0 <etharp_query+0x268>)
 8017f8a:	4613      	mov	r3, r2
 8017f8c:	005b      	lsls	r3, r3, #1
 8017f8e:	4413      	add	r3, r2
 8017f90:	00db      	lsls	r3, r3, #3
 8017f92:	440b      	add	r3, r1
 8017f94:	69fa      	ldr	r2, [r7, #28]
 8017f96:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8017f98:	2300      	movs	r3, #0
 8017f9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017f9e:	e002      	b.n	8017fa6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8017fa0:	23ff      	movs	r3, #255	; 0xff
 8017fa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8017fa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8017faa:	4618      	mov	r0, r3
 8017fac:	3728      	adds	r7, #40	; 0x28
 8017fae:	46bd      	mov	sp, r7
 8017fb0:	bd80      	pop	{r7, pc}
 8017fb2:	bf00      	nop
 8017fb4:	0801db34 	.word	0x0801db34
 8017fb8:	0801dce0 	.word	0x0801dce0
 8017fbc:	0801dbac 	.word	0x0801dbac
 8017fc0:	2000098c 	.word	0x2000098c
 8017fc4:	0801dcf0 	.word	0x0801dcf0
 8017fc8:	0801dcd4 	.word	0x0801dcd4
 8017fcc:	20000a7c 	.word	0x20000a7c
 8017fd0:	0801dd18 	.word	0x0801dd18

08017fd4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8017fd4:	b580      	push	{r7, lr}
 8017fd6:	b08a      	sub	sp, #40	; 0x28
 8017fd8:	af02      	add	r7, sp, #8
 8017fda:	60f8      	str	r0, [r7, #12]
 8017fdc:	60b9      	str	r1, [r7, #8]
 8017fde:	607a      	str	r2, [r7, #4]
 8017fe0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8017fe2:	2300      	movs	r3, #0
 8017fe4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017fe6:	68fb      	ldr	r3, [r7, #12]
 8017fe8:	2b00      	cmp	r3, #0
 8017fea:	d106      	bne.n	8017ffa <etharp_raw+0x26>
 8017fec:	4b3a      	ldr	r3, [pc, #232]	; (80180d8 <etharp_raw+0x104>)
 8017fee:	f240 4257 	movw	r2, #1111	; 0x457
 8017ff2:	493a      	ldr	r1, [pc, #232]	; (80180dc <etharp_raw+0x108>)
 8017ff4:	483a      	ldr	r0, [pc, #232]	; (80180e0 <etharp_raw+0x10c>)
 8017ff6:	f002 f835 	bl	801a064 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8017ffa:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017ffe:	211c      	movs	r1, #28
 8018000:	200e      	movs	r0, #14
 8018002:	f7f8 f88b 	bl	801011c <pbuf_alloc>
 8018006:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8018008:	69bb      	ldr	r3, [r7, #24]
 801800a:	2b00      	cmp	r3, #0
 801800c:	d102      	bne.n	8018014 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801800e:	f04f 33ff 	mov.w	r3, #4294967295
 8018012:	e05d      	b.n	80180d0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8018014:	69bb      	ldr	r3, [r7, #24]
 8018016:	895b      	ldrh	r3, [r3, #10]
 8018018:	2b1b      	cmp	r3, #27
 801801a:	d806      	bhi.n	801802a <etharp_raw+0x56>
 801801c:	4b2e      	ldr	r3, [pc, #184]	; (80180d8 <etharp_raw+0x104>)
 801801e:	f240 4262 	movw	r2, #1122	; 0x462
 8018022:	4930      	ldr	r1, [pc, #192]	; (80180e4 <etharp_raw+0x110>)
 8018024:	482e      	ldr	r0, [pc, #184]	; (80180e0 <etharp_raw+0x10c>)
 8018026:	f002 f81d 	bl	801a064 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801802a:	69bb      	ldr	r3, [r7, #24]
 801802c:	685b      	ldr	r3, [r3, #4]
 801802e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8018030:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018032:	4618      	mov	r0, r3
 8018034:	f7f7 f893 	bl	800f15e <lwip_htons>
 8018038:	4603      	mov	r3, r0
 801803a:	461a      	mov	r2, r3
 801803c:	697b      	ldr	r3, [r7, #20]
 801803e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8018040:	68fb      	ldr	r3, [r7, #12]
 8018042:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018046:	2b06      	cmp	r3, #6
 8018048:	d006      	beq.n	8018058 <etharp_raw+0x84>
 801804a:	4b23      	ldr	r3, [pc, #140]	; (80180d8 <etharp_raw+0x104>)
 801804c:	f240 4269 	movw	r2, #1129	; 0x469
 8018050:	4925      	ldr	r1, [pc, #148]	; (80180e8 <etharp_raw+0x114>)
 8018052:	4823      	ldr	r0, [pc, #140]	; (80180e0 <etharp_raw+0x10c>)
 8018054:	f002 f806 	bl	801a064 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8018058:	697b      	ldr	r3, [r7, #20]
 801805a:	3308      	adds	r3, #8
 801805c:	2206      	movs	r2, #6
 801805e:	6839      	ldr	r1, [r7, #0]
 8018060:	4618      	mov	r0, r3
 8018062:	f001 ff3f 	bl	8019ee4 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8018066:	697b      	ldr	r3, [r7, #20]
 8018068:	3312      	adds	r3, #18
 801806a:	2206      	movs	r2, #6
 801806c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801806e:	4618      	mov	r0, r3
 8018070:	f001 ff38 	bl	8019ee4 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018074:	697b      	ldr	r3, [r7, #20]
 8018076:	330e      	adds	r3, #14
 8018078:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801807a:	6812      	ldr	r2, [r2, #0]
 801807c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801807e:	697b      	ldr	r3, [r7, #20]
 8018080:	3318      	adds	r3, #24
 8018082:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018084:	6812      	ldr	r2, [r2, #0]
 8018086:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8018088:	697b      	ldr	r3, [r7, #20]
 801808a:	2200      	movs	r2, #0
 801808c:	701a      	strb	r2, [r3, #0]
 801808e:	2200      	movs	r2, #0
 8018090:	f042 0201 	orr.w	r2, r2, #1
 8018094:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8018096:	697b      	ldr	r3, [r7, #20]
 8018098:	2200      	movs	r2, #0
 801809a:	f042 0208 	orr.w	r2, r2, #8
 801809e:	709a      	strb	r2, [r3, #2]
 80180a0:	2200      	movs	r2, #0
 80180a2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80180a4:	697b      	ldr	r3, [r7, #20]
 80180a6:	2206      	movs	r2, #6
 80180a8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80180aa:	697b      	ldr	r3, [r7, #20]
 80180ac:	2204      	movs	r2, #4
 80180ae:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80180b0:	f640 0306 	movw	r3, #2054	; 0x806
 80180b4:	9300      	str	r3, [sp, #0]
 80180b6:	687b      	ldr	r3, [r7, #4]
 80180b8:	68ba      	ldr	r2, [r7, #8]
 80180ba:	69b9      	ldr	r1, [r7, #24]
 80180bc:	68f8      	ldr	r0, [r7, #12]
 80180be:	f001 fb75 	bl	80197ac <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80180c2:	69b8      	ldr	r0, [r7, #24]
 80180c4:	f7f8 fb0e 	bl	80106e4 <pbuf_free>
  p = NULL;
 80180c8:	2300      	movs	r3, #0
 80180ca:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80180cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80180d0:	4618      	mov	r0, r3
 80180d2:	3720      	adds	r7, #32
 80180d4:	46bd      	mov	sp, r7
 80180d6:	bd80      	pop	{r7, pc}
 80180d8:	0801db34 	.word	0x0801db34
 80180dc:	0801dc84 	.word	0x0801dc84
 80180e0:	0801dbac 	.word	0x0801dbac
 80180e4:	0801dd34 	.word	0x0801dd34
 80180e8:	0801dd68 	.word	0x0801dd68

080180ec <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b088      	sub	sp, #32
 80180f0:	af04      	add	r7, sp, #16
 80180f2:	60f8      	str	r0, [r7, #12]
 80180f4:	60b9      	str	r1, [r7, #8]
 80180f6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80180f8:	68fb      	ldr	r3, [r7, #12]
 80180fa:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80180fe:	68fb      	ldr	r3, [r7, #12]
 8018100:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018108:	2201      	movs	r2, #1
 801810a:	9203      	str	r2, [sp, #12]
 801810c:	68ba      	ldr	r2, [r7, #8]
 801810e:	9202      	str	r2, [sp, #8]
 8018110:	4a06      	ldr	r2, [pc, #24]	; (801812c <etharp_request_dst+0x40>)
 8018112:	9201      	str	r2, [sp, #4]
 8018114:	9300      	str	r3, [sp, #0]
 8018116:	4603      	mov	r3, r0
 8018118:	687a      	ldr	r2, [r7, #4]
 801811a:	68f8      	ldr	r0, [r7, #12]
 801811c:	f7ff ff5a 	bl	8017fd4 <etharp_raw>
 8018120:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8018122:	4618      	mov	r0, r3
 8018124:	3710      	adds	r7, #16
 8018126:	46bd      	mov	sp, r7
 8018128:	bd80      	pop	{r7, pc}
 801812a:	bf00      	nop
 801812c:	08094ccc 	.word	0x08094ccc

08018130 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8018130:	b580      	push	{r7, lr}
 8018132:	b082      	sub	sp, #8
 8018134:	af00      	add	r7, sp, #0
 8018136:	6078      	str	r0, [r7, #4]
 8018138:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801813a:	4a05      	ldr	r2, [pc, #20]	; (8018150 <etharp_request+0x20>)
 801813c:	6839      	ldr	r1, [r7, #0]
 801813e:	6878      	ldr	r0, [r7, #4]
 8018140:	f7ff ffd4 	bl	80180ec <etharp_request_dst>
 8018144:	4603      	mov	r3, r0
}
 8018146:	4618      	mov	r0, r3
 8018148:	3708      	adds	r7, #8
 801814a:	46bd      	mov	sp, r7
 801814c:	bd80      	pop	{r7, pc}
 801814e:	bf00      	nop
 8018150:	08094cc4 	.word	0x08094cc4

08018154 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8018154:	b580      	push	{r7, lr}
 8018156:	b08e      	sub	sp, #56	; 0x38
 8018158:	af04      	add	r7, sp, #16
 801815a:	6078      	str	r0, [r7, #4]
 801815c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801815e:	4b79      	ldr	r3, [pc, #484]	; (8018344 <icmp_input+0x1f0>)
 8018160:	689b      	ldr	r3, [r3, #8]
 8018162:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018166:	781b      	ldrb	r3, [r3, #0]
 8018168:	f003 030f 	and.w	r3, r3, #15
 801816c:	b2db      	uxtb	r3, r3
 801816e:	009b      	lsls	r3, r3, #2
 8018170:	b2db      	uxtb	r3, r3
 8018172:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8018174:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018176:	2b13      	cmp	r3, #19
 8018178:	f240 80cd 	bls.w	8018316 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	895b      	ldrh	r3, [r3, #10]
 8018180:	2b03      	cmp	r3, #3
 8018182:	f240 80ca 	bls.w	801831a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	685b      	ldr	r3, [r3, #4]
 801818a:	781b      	ldrb	r3, [r3, #0]
 801818c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8018190:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018194:	2b00      	cmp	r3, #0
 8018196:	f000 80b7 	beq.w	8018308 <icmp_input+0x1b4>
 801819a:	2b08      	cmp	r3, #8
 801819c:	f040 80b7 	bne.w	801830e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80181a0:	4b69      	ldr	r3, [pc, #420]	; (8018348 <icmp_input+0x1f4>)
 80181a2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80181a4:	4b67      	ldr	r3, [pc, #412]	; (8018344 <icmp_input+0x1f0>)
 80181a6:	695b      	ldr	r3, [r3, #20]
 80181a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80181ac:	2be0      	cmp	r3, #224	; 0xe0
 80181ae:	f000 80bb 	beq.w	8018328 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80181b2:	4b64      	ldr	r3, [pc, #400]	; (8018344 <icmp_input+0x1f0>)
 80181b4:	695b      	ldr	r3, [r3, #20]
 80181b6:	4a63      	ldr	r2, [pc, #396]	; (8018344 <icmp_input+0x1f0>)
 80181b8:	6812      	ldr	r2, [r2, #0]
 80181ba:	4611      	mov	r1, r2
 80181bc:	4618      	mov	r0, r3
 80181be:	f000 fbed 	bl	801899c <ip4_addr_isbroadcast_u32>
 80181c2:	4603      	mov	r3, r0
 80181c4:	2b00      	cmp	r3, #0
 80181c6:	f040 80b1 	bne.w	801832c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	891b      	ldrh	r3, [r3, #8]
 80181ce:	2b07      	cmp	r3, #7
 80181d0:	f240 80a5 	bls.w	801831e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80181d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80181d6:	330e      	adds	r3, #14
 80181d8:	4619      	mov	r1, r3
 80181da:	6878      	ldr	r0, [r7, #4]
 80181dc:	f7f8 f9ec 	bl	80105b8 <pbuf_add_header>
 80181e0:	4603      	mov	r3, r0
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d04b      	beq.n	801827e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	891a      	ldrh	r2, [r3, #8]
 80181ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80181ec:	4413      	add	r3, r2
 80181ee:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	891b      	ldrh	r3, [r3, #8]
 80181f4:	8b7a      	ldrh	r2, [r7, #26]
 80181f6:	429a      	cmp	r2, r3
 80181f8:	f0c0 809a 	bcc.w	8018330 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80181fc:	8b7b      	ldrh	r3, [r7, #26]
 80181fe:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018202:	4619      	mov	r1, r3
 8018204:	200e      	movs	r0, #14
 8018206:	f7f7 ff89 	bl	801011c <pbuf_alloc>
 801820a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801820c:	697b      	ldr	r3, [r7, #20]
 801820e:	2b00      	cmp	r3, #0
 8018210:	f000 8090 	beq.w	8018334 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8018214:	697b      	ldr	r3, [r7, #20]
 8018216:	895b      	ldrh	r3, [r3, #10]
 8018218:	461a      	mov	r2, r3
 801821a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801821c:	3308      	adds	r3, #8
 801821e:	429a      	cmp	r2, r3
 8018220:	d203      	bcs.n	801822a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8018222:	6978      	ldr	r0, [r7, #20]
 8018224:	f7f8 fa5e 	bl	80106e4 <pbuf_free>
          goto icmperr;
 8018228:	e085      	b.n	8018336 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801822a:	697b      	ldr	r3, [r7, #20]
 801822c:	685b      	ldr	r3, [r3, #4]
 801822e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8018230:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018232:	4618      	mov	r0, r3
 8018234:	f001 fe56 	bl	8019ee4 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8018238:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801823a:	4619      	mov	r1, r3
 801823c:	6978      	ldr	r0, [r7, #20]
 801823e:	f7f8 f9cb 	bl	80105d8 <pbuf_remove_header>
 8018242:	4603      	mov	r3, r0
 8018244:	2b00      	cmp	r3, #0
 8018246:	d009      	beq.n	801825c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8018248:	4b40      	ldr	r3, [pc, #256]	; (801834c <icmp_input+0x1f8>)
 801824a:	22b6      	movs	r2, #182	; 0xb6
 801824c:	4940      	ldr	r1, [pc, #256]	; (8018350 <icmp_input+0x1fc>)
 801824e:	4841      	ldr	r0, [pc, #260]	; (8018354 <icmp_input+0x200>)
 8018250:	f001 ff08 	bl	801a064 <iprintf>
          pbuf_free(r);
 8018254:	6978      	ldr	r0, [r7, #20]
 8018256:	f7f8 fa45 	bl	80106e4 <pbuf_free>
          goto icmperr;
 801825a:	e06c      	b.n	8018336 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801825c:	6879      	ldr	r1, [r7, #4]
 801825e:	6978      	ldr	r0, [r7, #20]
 8018260:	f7f8 fb58 	bl	8010914 <pbuf_copy>
 8018264:	4603      	mov	r3, r0
 8018266:	2b00      	cmp	r3, #0
 8018268:	d003      	beq.n	8018272 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801826a:	6978      	ldr	r0, [r7, #20]
 801826c:	f7f8 fa3a 	bl	80106e4 <pbuf_free>
          goto icmperr;
 8018270:	e061      	b.n	8018336 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8018272:	6878      	ldr	r0, [r7, #4]
 8018274:	f7f8 fa36 	bl	80106e4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018278:	697b      	ldr	r3, [r7, #20]
 801827a:	607b      	str	r3, [r7, #4]
 801827c:	e00f      	b.n	801829e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801827e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018280:	330e      	adds	r3, #14
 8018282:	4619      	mov	r1, r3
 8018284:	6878      	ldr	r0, [r7, #4]
 8018286:	f7f8 f9a7 	bl	80105d8 <pbuf_remove_header>
 801828a:	4603      	mov	r3, r0
 801828c:	2b00      	cmp	r3, #0
 801828e:	d006      	beq.n	801829e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8018290:	4b2e      	ldr	r3, [pc, #184]	; (801834c <icmp_input+0x1f8>)
 8018292:	22c7      	movs	r2, #199	; 0xc7
 8018294:	4930      	ldr	r1, [pc, #192]	; (8018358 <icmp_input+0x204>)
 8018296:	482f      	ldr	r0, [pc, #188]	; (8018354 <icmp_input+0x200>)
 8018298:	f001 fee4 	bl	801a064 <iprintf>
          goto icmperr;
 801829c:	e04b      	b.n	8018336 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	685b      	ldr	r3, [r3, #4]
 80182a2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80182a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182a6:	4619      	mov	r1, r3
 80182a8:	6878      	ldr	r0, [r7, #4]
 80182aa:	f7f8 f985 	bl	80105b8 <pbuf_add_header>
 80182ae:	4603      	mov	r3, r0
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	d12b      	bne.n	801830c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80182b4:	687b      	ldr	r3, [r7, #4]
 80182b6:	685b      	ldr	r3, [r3, #4]
 80182b8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80182ba:	69fb      	ldr	r3, [r7, #28]
 80182bc:	681a      	ldr	r2, [r3, #0]
 80182be:	68fb      	ldr	r3, [r7, #12]
 80182c0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80182c2:	4b20      	ldr	r3, [pc, #128]	; (8018344 <icmp_input+0x1f0>)
 80182c4:	691a      	ldr	r2, [r3, #16]
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80182ca:	693b      	ldr	r3, [r7, #16]
 80182cc:	2200      	movs	r2, #0
 80182ce:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80182d0:	693b      	ldr	r3, [r7, #16]
 80182d2:	2200      	movs	r2, #0
 80182d4:	709a      	strb	r2, [r3, #2]
 80182d6:	2200      	movs	r2, #0
 80182d8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80182da:	68fb      	ldr	r3, [r7, #12]
 80182dc:	22ff      	movs	r2, #255	; 0xff
 80182de:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80182e0:	68fb      	ldr	r3, [r7, #12]
 80182e2:	2200      	movs	r2, #0
 80182e4:	729a      	strb	r2, [r3, #10]
 80182e6:	2200      	movs	r2, #0
 80182e8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80182ea:	683b      	ldr	r3, [r7, #0]
 80182ec:	9302      	str	r3, [sp, #8]
 80182ee:	2301      	movs	r3, #1
 80182f0:	9301      	str	r3, [sp, #4]
 80182f2:	2300      	movs	r3, #0
 80182f4:	9300      	str	r3, [sp, #0]
 80182f6:	23ff      	movs	r3, #255	; 0xff
 80182f8:	2200      	movs	r2, #0
 80182fa:	69f9      	ldr	r1, [r7, #28]
 80182fc:	6878      	ldr	r0, [r7, #4]
 80182fe:	f000 fa75 	bl	80187ec <ip4_output_if>
 8018302:	4603      	mov	r3, r0
 8018304:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018306:	e001      	b.n	801830c <icmp_input+0x1b8>
      break;
 8018308:	bf00      	nop
 801830a:	e000      	b.n	801830e <icmp_input+0x1ba>
      break;
 801830c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801830e:	6878      	ldr	r0, [r7, #4]
 8018310:	f7f8 f9e8 	bl	80106e4 <pbuf_free>
  return;
 8018314:	e013      	b.n	801833e <icmp_input+0x1ea>
    goto lenerr;
 8018316:	bf00      	nop
 8018318:	e002      	b.n	8018320 <icmp_input+0x1cc>
    goto lenerr;
 801831a:	bf00      	nop
 801831c:	e000      	b.n	8018320 <icmp_input+0x1cc>
        goto lenerr;
 801831e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8018320:	6878      	ldr	r0, [r7, #4]
 8018322:	f7f8 f9df 	bl	80106e4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018326:	e00a      	b.n	801833e <icmp_input+0x1ea>
        goto icmperr;
 8018328:	bf00      	nop
 801832a:	e004      	b.n	8018336 <icmp_input+0x1e2>
        goto icmperr;
 801832c:	bf00      	nop
 801832e:	e002      	b.n	8018336 <icmp_input+0x1e2>
          goto icmperr;
 8018330:	bf00      	nop
 8018332:	e000      	b.n	8018336 <icmp_input+0x1e2>
          goto icmperr;
 8018334:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8018336:	6878      	ldr	r0, [r7, #4]
 8018338:	f7f8 f9d4 	bl	80106e4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801833c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801833e:	3728      	adds	r7, #40	; 0x28
 8018340:	46bd      	mov	sp, r7
 8018342:	bd80      	pop	{r7, pc}
 8018344:	2000ec7c 	.word	0x2000ec7c
 8018348:	2000ec90 	.word	0x2000ec90
 801834c:	0801ddac 	.word	0x0801ddac
 8018350:	0801dde4 	.word	0x0801dde4
 8018354:	0801de1c 	.word	0x0801de1c
 8018358:	0801de44 	.word	0x0801de44

0801835c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801835c:	b580      	push	{r7, lr}
 801835e:	b082      	sub	sp, #8
 8018360:	af00      	add	r7, sp, #0
 8018362:	6078      	str	r0, [r7, #4]
 8018364:	460b      	mov	r3, r1
 8018366:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018368:	78fb      	ldrb	r3, [r7, #3]
 801836a:	461a      	mov	r2, r3
 801836c:	2103      	movs	r1, #3
 801836e:	6878      	ldr	r0, [r7, #4]
 8018370:	f000 f814 	bl	801839c <icmp_send_response>
}
 8018374:	bf00      	nop
 8018376:	3708      	adds	r7, #8
 8018378:	46bd      	mov	sp, r7
 801837a:	bd80      	pop	{r7, pc}

0801837c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801837c:	b580      	push	{r7, lr}
 801837e:	b082      	sub	sp, #8
 8018380:	af00      	add	r7, sp, #0
 8018382:	6078      	str	r0, [r7, #4]
 8018384:	460b      	mov	r3, r1
 8018386:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018388:	78fb      	ldrb	r3, [r7, #3]
 801838a:	461a      	mov	r2, r3
 801838c:	210b      	movs	r1, #11
 801838e:	6878      	ldr	r0, [r7, #4]
 8018390:	f000 f804 	bl	801839c <icmp_send_response>
}
 8018394:	bf00      	nop
 8018396:	3708      	adds	r7, #8
 8018398:	46bd      	mov	sp, r7
 801839a:	bd80      	pop	{r7, pc}

0801839c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801839c:	b580      	push	{r7, lr}
 801839e:	b08c      	sub	sp, #48	; 0x30
 80183a0:	af04      	add	r7, sp, #16
 80183a2:	6078      	str	r0, [r7, #4]
 80183a4:	460b      	mov	r3, r1
 80183a6:	70fb      	strb	r3, [r7, #3]
 80183a8:	4613      	mov	r3, r2
 80183aa:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80183ac:	f44f 7220 	mov.w	r2, #640	; 0x280
 80183b0:	2124      	movs	r1, #36	; 0x24
 80183b2:	2022      	movs	r0, #34	; 0x22
 80183b4:	f7f7 feb2 	bl	801011c <pbuf_alloc>
 80183b8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80183ba:	69fb      	ldr	r3, [r7, #28]
 80183bc:	2b00      	cmp	r3, #0
 80183be:	d04c      	beq.n	801845a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80183c0:	69fb      	ldr	r3, [r7, #28]
 80183c2:	895b      	ldrh	r3, [r3, #10]
 80183c4:	2b23      	cmp	r3, #35	; 0x23
 80183c6:	d806      	bhi.n	80183d6 <icmp_send_response+0x3a>
 80183c8:	4b26      	ldr	r3, [pc, #152]	; (8018464 <icmp_send_response+0xc8>)
 80183ca:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80183ce:	4926      	ldr	r1, [pc, #152]	; (8018468 <icmp_send_response+0xcc>)
 80183d0:	4826      	ldr	r0, [pc, #152]	; (801846c <icmp_send_response+0xd0>)
 80183d2:	f001 fe47 	bl	801a064 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	685b      	ldr	r3, [r3, #4]
 80183da:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80183dc:	69fb      	ldr	r3, [r7, #28]
 80183de:	685b      	ldr	r3, [r3, #4]
 80183e0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80183e2:	697b      	ldr	r3, [r7, #20]
 80183e4:	78fa      	ldrb	r2, [r7, #3]
 80183e6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80183e8:	697b      	ldr	r3, [r7, #20]
 80183ea:	78ba      	ldrb	r2, [r7, #2]
 80183ec:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80183ee:	697b      	ldr	r3, [r7, #20]
 80183f0:	2200      	movs	r2, #0
 80183f2:	711a      	strb	r2, [r3, #4]
 80183f4:	2200      	movs	r2, #0
 80183f6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80183f8:	697b      	ldr	r3, [r7, #20]
 80183fa:	2200      	movs	r2, #0
 80183fc:	719a      	strb	r2, [r3, #6]
 80183fe:	2200      	movs	r2, #0
 8018400:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8018402:	69fb      	ldr	r3, [r7, #28]
 8018404:	685b      	ldr	r3, [r3, #4]
 8018406:	f103 0008 	add.w	r0, r3, #8
 801840a:	687b      	ldr	r3, [r7, #4]
 801840c:	685b      	ldr	r3, [r3, #4]
 801840e:	221c      	movs	r2, #28
 8018410:	4619      	mov	r1, r3
 8018412:	f001 fd67 	bl	8019ee4 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8018416:	69bb      	ldr	r3, [r7, #24]
 8018418:	68db      	ldr	r3, [r3, #12]
 801841a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801841c:	f107 030c 	add.w	r3, r7, #12
 8018420:	4618      	mov	r0, r3
 8018422:	f000 f825 	bl	8018470 <ip4_route>
 8018426:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8018428:	693b      	ldr	r3, [r7, #16]
 801842a:	2b00      	cmp	r3, #0
 801842c:	d011      	beq.n	8018452 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801842e:	697b      	ldr	r3, [r7, #20]
 8018430:	2200      	movs	r2, #0
 8018432:	709a      	strb	r2, [r3, #2]
 8018434:	2200      	movs	r2, #0
 8018436:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8018438:	f107 020c 	add.w	r2, r7, #12
 801843c:	693b      	ldr	r3, [r7, #16]
 801843e:	9302      	str	r3, [sp, #8]
 8018440:	2301      	movs	r3, #1
 8018442:	9301      	str	r3, [sp, #4]
 8018444:	2300      	movs	r3, #0
 8018446:	9300      	str	r3, [sp, #0]
 8018448:	23ff      	movs	r3, #255	; 0xff
 801844a:	2100      	movs	r1, #0
 801844c:	69f8      	ldr	r0, [r7, #28]
 801844e:	f000 f9cd 	bl	80187ec <ip4_output_if>
  }
  pbuf_free(q);
 8018452:	69f8      	ldr	r0, [r7, #28]
 8018454:	f7f8 f946 	bl	80106e4 <pbuf_free>
 8018458:	e000      	b.n	801845c <icmp_send_response+0xc0>
    return;
 801845a:	bf00      	nop
}
 801845c:	3720      	adds	r7, #32
 801845e:	46bd      	mov	sp, r7
 8018460:	bd80      	pop	{r7, pc}
 8018462:	bf00      	nop
 8018464:	0801ddac 	.word	0x0801ddac
 8018468:	0801de78 	.word	0x0801de78
 801846c:	0801de1c 	.word	0x0801de1c

08018470 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8018470:	b480      	push	{r7}
 8018472:	b085      	sub	sp, #20
 8018474:	af00      	add	r7, sp, #0
 8018476:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018478:	4b33      	ldr	r3, [pc, #204]	; (8018548 <ip4_route+0xd8>)
 801847a:	681b      	ldr	r3, [r3, #0]
 801847c:	60fb      	str	r3, [r7, #12]
 801847e:	e036      	b.n	80184ee <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018480:	68fb      	ldr	r3, [r7, #12]
 8018482:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018486:	f003 0301 	and.w	r3, r3, #1
 801848a:	b2db      	uxtb	r3, r3
 801848c:	2b00      	cmp	r3, #0
 801848e:	d02b      	beq.n	80184e8 <ip4_route+0x78>
 8018490:	68fb      	ldr	r3, [r7, #12]
 8018492:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018496:	089b      	lsrs	r3, r3, #2
 8018498:	f003 0301 	and.w	r3, r3, #1
 801849c:	b2db      	uxtb	r3, r3
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d022      	beq.n	80184e8 <ip4_route+0x78>
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	3304      	adds	r3, #4
 80184a6:	681b      	ldr	r3, [r3, #0]
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	d01d      	beq.n	80184e8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	681a      	ldr	r2, [r3, #0]
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	3304      	adds	r3, #4
 80184b4:	681b      	ldr	r3, [r3, #0]
 80184b6:	405a      	eors	r2, r3
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	3308      	adds	r3, #8
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	4013      	ands	r3, r2
 80184c0:	2b00      	cmp	r3, #0
 80184c2:	d101      	bne.n	80184c8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80184c4:	68fb      	ldr	r3, [r7, #12]
 80184c6:	e038      	b.n	801853a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80184c8:	68fb      	ldr	r3, [r7, #12]
 80184ca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80184ce:	f003 0302 	and.w	r3, r3, #2
 80184d2:	2b00      	cmp	r3, #0
 80184d4:	d108      	bne.n	80184e8 <ip4_route+0x78>
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	681a      	ldr	r2, [r3, #0]
 80184da:	68fb      	ldr	r3, [r7, #12]
 80184dc:	330c      	adds	r3, #12
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	429a      	cmp	r2, r3
 80184e2:	d101      	bne.n	80184e8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80184e4:	68fb      	ldr	r3, [r7, #12]
 80184e6:	e028      	b.n	801853a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80184e8:	68fb      	ldr	r3, [r7, #12]
 80184ea:	681b      	ldr	r3, [r3, #0]
 80184ec:	60fb      	str	r3, [r7, #12]
 80184ee:	68fb      	ldr	r3, [r7, #12]
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d1c5      	bne.n	8018480 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80184f4:	4b15      	ldr	r3, [pc, #84]	; (801854c <ip4_route+0xdc>)
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	d01a      	beq.n	8018532 <ip4_route+0xc2>
 80184fc:	4b13      	ldr	r3, [pc, #76]	; (801854c <ip4_route+0xdc>)
 80184fe:	681b      	ldr	r3, [r3, #0]
 8018500:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018504:	f003 0301 	and.w	r3, r3, #1
 8018508:	2b00      	cmp	r3, #0
 801850a:	d012      	beq.n	8018532 <ip4_route+0xc2>
 801850c:	4b0f      	ldr	r3, [pc, #60]	; (801854c <ip4_route+0xdc>)
 801850e:	681b      	ldr	r3, [r3, #0]
 8018510:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018514:	f003 0304 	and.w	r3, r3, #4
 8018518:	2b00      	cmp	r3, #0
 801851a:	d00a      	beq.n	8018532 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801851c:	4b0b      	ldr	r3, [pc, #44]	; (801854c <ip4_route+0xdc>)
 801851e:	681b      	ldr	r3, [r3, #0]
 8018520:	3304      	adds	r3, #4
 8018522:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018524:	2b00      	cmp	r3, #0
 8018526:	d004      	beq.n	8018532 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	681b      	ldr	r3, [r3, #0]
 801852c:	b2db      	uxtb	r3, r3
 801852e:	2b7f      	cmp	r3, #127	; 0x7f
 8018530:	d101      	bne.n	8018536 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8018532:	2300      	movs	r3, #0
 8018534:	e001      	b.n	801853a <ip4_route+0xca>
  }

  return netif_default;
 8018536:	4b05      	ldr	r3, [pc, #20]	; (801854c <ip4_route+0xdc>)
 8018538:	681b      	ldr	r3, [r3, #0]
}
 801853a:	4618      	mov	r0, r3
 801853c:	3714      	adds	r7, #20
 801853e:	46bd      	mov	sp, r7
 8018540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018544:	4770      	bx	lr
 8018546:	bf00      	nop
 8018548:	2001bc78 	.word	0x2001bc78
 801854c:	2001bc7c 	.word	0x2001bc7c

08018550 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8018550:	b580      	push	{r7, lr}
 8018552:	b082      	sub	sp, #8
 8018554:	af00      	add	r7, sp, #0
 8018556:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018558:	687b      	ldr	r3, [r7, #4]
 801855a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801855e:	f003 0301 	and.w	r3, r3, #1
 8018562:	b2db      	uxtb	r3, r3
 8018564:	2b00      	cmp	r3, #0
 8018566:	d016      	beq.n	8018596 <ip4_input_accept+0x46>
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	3304      	adds	r3, #4
 801856c:	681b      	ldr	r3, [r3, #0]
 801856e:	2b00      	cmp	r3, #0
 8018570:	d011      	beq.n	8018596 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8018572:	4b0b      	ldr	r3, [pc, #44]	; (80185a0 <ip4_input_accept+0x50>)
 8018574:	695a      	ldr	r2, [r3, #20]
 8018576:	687b      	ldr	r3, [r7, #4]
 8018578:	3304      	adds	r3, #4
 801857a:	681b      	ldr	r3, [r3, #0]
 801857c:	429a      	cmp	r2, r3
 801857e:	d008      	beq.n	8018592 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8018580:	4b07      	ldr	r3, [pc, #28]	; (80185a0 <ip4_input_accept+0x50>)
 8018582:	695b      	ldr	r3, [r3, #20]
 8018584:	6879      	ldr	r1, [r7, #4]
 8018586:	4618      	mov	r0, r3
 8018588:	f000 fa08 	bl	801899c <ip4_addr_isbroadcast_u32>
 801858c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801858e:	2b00      	cmp	r3, #0
 8018590:	d001      	beq.n	8018596 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8018592:	2301      	movs	r3, #1
 8018594:	e000      	b.n	8018598 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8018596:	2300      	movs	r3, #0
}
 8018598:	4618      	mov	r0, r3
 801859a:	3708      	adds	r7, #8
 801859c:	46bd      	mov	sp, r7
 801859e:	bd80      	pop	{r7, pc}
 80185a0:	2000ec7c 	.word	0x2000ec7c

080185a4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80185a4:	b580      	push	{r7, lr}
 80185a6:	b086      	sub	sp, #24
 80185a8:	af00      	add	r7, sp, #0
 80185aa:	6078      	str	r0, [r7, #4]
 80185ac:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80185ae:	687b      	ldr	r3, [r7, #4]
 80185b0:	685b      	ldr	r3, [r3, #4]
 80185b2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80185b4:	697b      	ldr	r3, [r7, #20]
 80185b6:	781b      	ldrb	r3, [r3, #0]
 80185b8:	091b      	lsrs	r3, r3, #4
 80185ba:	b2db      	uxtb	r3, r3
 80185bc:	2b04      	cmp	r3, #4
 80185be:	d004      	beq.n	80185ca <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80185c0:	6878      	ldr	r0, [r7, #4]
 80185c2:	f7f8 f88f 	bl	80106e4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80185c6:	2300      	movs	r3, #0
 80185c8:	e107      	b.n	80187da <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80185ca:	697b      	ldr	r3, [r7, #20]
 80185cc:	781b      	ldrb	r3, [r3, #0]
 80185ce:	f003 030f 	and.w	r3, r3, #15
 80185d2:	b2db      	uxtb	r3, r3
 80185d4:	009b      	lsls	r3, r3, #2
 80185d6:	b2db      	uxtb	r3, r3
 80185d8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80185da:	697b      	ldr	r3, [r7, #20]
 80185dc:	885b      	ldrh	r3, [r3, #2]
 80185de:	b29b      	uxth	r3, r3
 80185e0:	4618      	mov	r0, r3
 80185e2:	f7f6 fdbc 	bl	800f15e <lwip_htons>
 80185e6:	4603      	mov	r3, r0
 80185e8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80185ea:	687b      	ldr	r3, [r7, #4]
 80185ec:	891b      	ldrh	r3, [r3, #8]
 80185ee:	89ba      	ldrh	r2, [r7, #12]
 80185f0:	429a      	cmp	r2, r3
 80185f2:	d204      	bcs.n	80185fe <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80185f4:	89bb      	ldrh	r3, [r7, #12]
 80185f6:	4619      	mov	r1, r3
 80185f8:	6878      	ldr	r0, [r7, #4]
 80185fa:	f7f7 feed 	bl	80103d8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80185fe:	687b      	ldr	r3, [r7, #4]
 8018600:	895b      	ldrh	r3, [r3, #10]
 8018602:	89fa      	ldrh	r2, [r7, #14]
 8018604:	429a      	cmp	r2, r3
 8018606:	d807      	bhi.n	8018618 <ip4_input+0x74>
 8018608:	687b      	ldr	r3, [r7, #4]
 801860a:	891b      	ldrh	r3, [r3, #8]
 801860c:	89ba      	ldrh	r2, [r7, #12]
 801860e:	429a      	cmp	r2, r3
 8018610:	d802      	bhi.n	8018618 <ip4_input+0x74>
 8018612:	89fb      	ldrh	r3, [r7, #14]
 8018614:	2b13      	cmp	r3, #19
 8018616:	d804      	bhi.n	8018622 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8018618:	6878      	ldr	r0, [r7, #4]
 801861a:	f7f8 f863 	bl	80106e4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801861e:	2300      	movs	r3, #0
 8018620:	e0db      	b.n	80187da <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8018622:	697b      	ldr	r3, [r7, #20]
 8018624:	691b      	ldr	r3, [r3, #16]
 8018626:	4a6f      	ldr	r2, [pc, #444]	; (80187e4 <ip4_input+0x240>)
 8018628:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801862a:	697b      	ldr	r3, [r7, #20]
 801862c:	68db      	ldr	r3, [r3, #12]
 801862e:	4a6d      	ldr	r2, [pc, #436]	; (80187e4 <ip4_input+0x240>)
 8018630:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018632:	4b6c      	ldr	r3, [pc, #432]	; (80187e4 <ip4_input+0x240>)
 8018634:	695b      	ldr	r3, [r3, #20]
 8018636:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801863a:	2be0      	cmp	r3, #224	; 0xe0
 801863c:	d112      	bne.n	8018664 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801863e:	683b      	ldr	r3, [r7, #0]
 8018640:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018644:	f003 0301 	and.w	r3, r3, #1
 8018648:	b2db      	uxtb	r3, r3
 801864a:	2b00      	cmp	r3, #0
 801864c:	d007      	beq.n	801865e <ip4_input+0xba>
 801864e:	683b      	ldr	r3, [r7, #0]
 8018650:	3304      	adds	r3, #4
 8018652:	681b      	ldr	r3, [r3, #0]
 8018654:	2b00      	cmp	r3, #0
 8018656:	d002      	beq.n	801865e <ip4_input+0xba>
      netif = inp;
 8018658:	683b      	ldr	r3, [r7, #0]
 801865a:	613b      	str	r3, [r7, #16]
 801865c:	e02a      	b.n	80186b4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801865e:	2300      	movs	r3, #0
 8018660:	613b      	str	r3, [r7, #16]
 8018662:	e027      	b.n	80186b4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018664:	6838      	ldr	r0, [r7, #0]
 8018666:	f7ff ff73 	bl	8018550 <ip4_input_accept>
 801866a:	4603      	mov	r3, r0
 801866c:	2b00      	cmp	r3, #0
 801866e:	d002      	beq.n	8018676 <ip4_input+0xd2>
      netif = inp;
 8018670:	683b      	ldr	r3, [r7, #0]
 8018672:	613b      	str	r3, [r7, #16]
 8018674:	e01e      	b.n	80186b4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018676:	2300      	movs	r3, #0
 8018678:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801867a:	4b5a      	ldr	r3, [pc, #360]	; (80187e4 <ip4_input+0x240>)
 801867c:	695b      	ldr	r3, [r3, #20]
 801867e:	b2db      	uxtb	r3, r3
 8018680:	2b7f      	cmp	r3, #127	; 0x7f
 8018682:	d017      	beq.n	80186b4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8018684:	4b58      	ldr	r3, [pc, #352]	; (80187e8 <ip4_input+0x244>)
 8018686:	681b      	ldr	r3, [r3, #0]
 8018688:	613b      	str	r3, [r7, #16]
 801868a:	e00e      	b.n	80186aa <ip4_input+0x106>
          if (netif == inp) {
 801868c:	693a      	ldr	r2, [r7, #16]
 801868e:	683b      	ldr	r3, [r7, #0]
 8018690:	429a      	cmp	r2, r3
 8018692:	d006      	beq.n	80186a2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8018694:	6938      	ldr	r0, [r7, #16]
 8018696:	f7ff ff5b 	bl	8018550 <ip4_input_accept>
 801869a:	4603      	mov	r3, r0
 801869c:	2b00      	cmp	r3, #0
 801869e:	d108      	bne.n	80186b2 <ip4_input+0x10e>
 80186a0:	e000      	b.n	80186a4 <ip4_input+0x100>
            continue;
 80186a2:	bf00      	nop
        NETIF_FOREACH(netif) {
 80186a4:	693b      	ldr	r3, [r7, #16]
 80186a6:	681b      	ldr	r3, [r3, #0]
 80186a8:	613b      	str	r3, [r7, #16]
 80186aa:	693b      	ldr	r3, [r7, #16]
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	d1ed      	bne.n	801868c <ip4_input+0xe8>
 80186b0:	e000      	b.n	80186b4 <ip4_input+0x110>
            break;
 80186b2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80186b4:	4b4b      	ldr	r3, [pc, #300]	; (80187e4 <ip4_input+0x240>)
 80186b6:	691b      	ldr	r3, [r3, #16]
 80186b8:	6839      	ldr	r1, [r7, #0]
 80186ba:	4618      	mov	r0, r3
 80186bc:	f000 f96e 	bl	801899c <ip4_addr_isbroadcast_u32>
 80186c0:	4603      	mov	r3, r0
 80186c2:	2b00      	cmp	r3, #0
 80186c4:	d105      	bne.n	80186d2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80186c6:	4b47      	ldr	r3, [pc, #284]	; (80187e4 <ip4_input+0x240>)
 80186c8:	691b      	ldr	r3, [r3, #16]
 80186ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80186ce:	2be0      	cmp	r3, #224	; 0xe0
 80186d0:	d104      	bne.n	80186dc <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80186d2:	6878      	ldr	r0, [r7, #4]
 80186d4:	f7f8 f806 	bl	80106e4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80186d8:	2300      	movs	r3, #0
 80186da:	e07e      	b.n	80187da <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80186dc:	693b      	ldr	r3, [r7, #16]
 80186de:	2b00      	cmp	r3, #0
 80186e0:	d104      	bne.n	80186ec <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80186e2:	6878      	ldr	r0, [r7, #4]
 80186e4:	f7f7 fffe 	bl	80106e4 <pbuf_free>
    return ERR_OK;
 80186e8:	2300      	movs	r3, #0
 80186ea:	e076      	b.n	80187da <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80186ec:	697b      	ldr	r3, [r7, #20]
 80186ee:	88db      	ldrh	r3, [r3, #6]
 80186f0:	b29b      	uxth	r3, r3
 80186f2:	461a      	mov	r2, r3
 80186f4:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80186f8:	4013      	ands	r3, r2
 80186fa:	2b00      	cmp	r3, #0
 80186fc:	d00b      	beq.n	8018716 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80186fe:	6878      	ldr	r0, [r7, #4]
 8018700:	f000 fc92 	bl	8019028 <ip4_reass>
 8018704:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	2b00      	cmp	r3, #0
 801870a:	d101      	bne.n	8018710 <ip4_input+0x16c>
      return ERR_OK;
 801870c:	2300      	movs	r3, #0
 801870e:	e064      	b.n	80187da <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8018710:	687b      	ldr	r3, [r7, #4]
 8018712:	685b      	ldr	r3, [r3, #4]
 8018714:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018716:	4a33      	ldr	r2, [pc, #204]	; (80187e4 <ip4_input+0x240>)
 8018718:	693b      	ldr	r3, [r7, #16]
 801871a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801871c:	4a31      	ldr	r2, [pc, #196]	; (80187e4 <ip4_input+0x240>)
 801871e:	683b      	ldr	r3, [r7, #0]
 8018720:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8018722:	4a30      	ldr	r2, [pc, #192]	; (80187e4 <ip4_input+0x240>)
 8018724:	697b      	ldr	r3, [r7, #20]
 8018726:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018728:	697b      	ldr	r3, [r7, #20]
 801872a:	781b      	ldrb	r3, [r3, #0]
 801872c:	f003 030f 	and.w	r3, r3, #15
 8018730:	b2db      	uxtb	r3, r3
 8018732:	009b      	lsls	r3, r3, #2
 8018734:	b2db      	uxtb	r3, r3
 8018736:	b29a      	uxth	r2, r3
 8018738:	4b2a      	ldr	r3, [pc, #168]	; (80187e4 <ip4_input+0x240>)
 801873a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801873c:	89fb      	ldrh	r3, [r7, #14]
 801873e:	4619      	mov	r1, r3
 8018740:	6878      	ldr	r0, [r7, #4]
 8018742:	f7f7 ff49 	bl	80105d8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018746:	697b      	ldr	r3, [r7, #20]
 8018748:	7a5b      	ldrb	r3, [r3, #9]
 801874a:	2b11      	cmp	r3, #17
 801874c:	d006      	beq.n	801875c <ip4_input+0x1b8>
 801874e:	2b11      	cmp	r3, #17
 8018750:	dc13      	bgt.n	801877a <ip4_input+0x1d6>
 8018752:	2b01      	cmp	r3, #1
 8018754:	d00c      	beq.n	8018770 <ip4_input+0x1cc>
 8018756:	2b06      	cmp	r3, #6
 8018758:	d005      	beq.n	8018766 <ip4_input+0x1c2>
 801875a:	e00e      	b.n	801877a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801875c:	6839      	ldr	r1, [r7, #0]
 801875e:	6878      	ldr	r0, [r7, #4]
 8018760:	f7fe fc68 	bl	8017034 <udp_input>
        break;
 8018764:	e026      	b.n	80187b4 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8018766:	6839      	ldr	r1, [r7, #0]
 8018768:	6878      	ldr	r0, [r7, #4]
 801876a:	f7fa f887 	bl	801287c <tcp_input>
        break;
 801876e:	e021      	b.n	80187b4 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8018770:	6839      	ldr	r1, [r7, #0]
 8018772:	6878      	ldr	r0, [r7, #4]
 8018774:	f7ff fcee 	bl	8018154 <icmp_input>
        break;
 8018778:	e01c      	b.n	80187b4 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801877a:	4b1a      	ldr	r3, [pc, #104]	; (80187e4 <ip4_input+0x240>)
 801877c:	695b      	ldr	r3, [r3, #20]
 801877e:	6939      	ldr	r1, [r7, #16]
 8018780:	4618      	mov	r0, r3
 8018782:	f000 f90b 	bl	801899c <ip4_addr_isbroadcast_u32>
 8018786:	4603      	mov	r3, r0
 8018788:	2b00      	cmp	r3, #0
 801878a:	d10f      	bne.n	80187ac <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801878c:	4b15      	ldr	r3, [pc, #84]	; (80187e4 <ip4_input+0x240>)
 801878e:	695b      	ldr	r3, [r3, #20]
 8018790:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018794:	2be0      	cmp	r3, #224	; 0xe0
 8018796:	d009      	beq.n	80187ac <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8018798:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801879c:	4619      	mov	r1, r3
 801879e:	6878      	ldr	r0, [r7, #4]
 80187a0:	f7f7 ff8d 	bl	80106be <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80187a4:	2102      	movs	r1, #2
 80187a6:	6878      	ldr	r0, [r7, #4]
 80187a8:	f7ff fdd8 	bl	801835c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80187ac:	6878      	ldr	r0, [r7, #4]
 80187ae:	f7f7 ff99 	bl	80106e4 <pbuf_free>
        break;
 80187b2:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80187b4:	4b0b      	ldr	r3, [pc, #44]	; (80187e4 <ip4_input+0x240>)
 80187b6:	2200      	movs	r2, #0
 80187b8:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80187ba:	4b0a      	ldr	r3, [pc, #40]	; (80187e4 <ip4_input+0x240>)
 80187bc:	2200      	movs	r2, #0
 80187be:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80187c0:	4b08      	ldr	r3, [pc, #32]	; (80187e4 <ip4_input+0x240>)
 80187c2:	2200      	movs	r2, #0
 80187c4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80187c6:	4b07      	ldr	r3, [pc, #28]	; (80187e4 <ip4_input+0x240>)
 80187c8:	2200      	movs	r2, #0
 80187ca:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80187cc:	4b05      	ldr	r3, [pc, #20]	; (80187e4 <ip4_input+0x240>)
 80187ce:	2200      	movs	r2, #0
 80187d0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80187d2:	4b04      	ldr	r3, [pc, #16]	; (80187e4 <ip4_input+0x240>)
 80187d4:	2200      	movs	r2, #0
 80187d6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80187d8:	2300      	movs	r3, #0
}
 80187da:	4618      	mov	r0, r3
 80187dc:	3718      	adds	r7, #24
 80187de:	46bd      	mov	sp, r7
 80187e0:	bd80      	pop	{r7, pc}
 80187e2:	bf00      	nop
 80187e4:	2000ec7c 	.word	0x2000ec7c
 80187e8:	2001bc78 	.word	0x2001bc78

080187ec <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80187ec:	b580      	push	{r7, lr}
 80187ee:	b08a      	sub	sp, #40	; 0x28
 80187f0:	af04      	add	r7, sp, #16
 80187f2:	60f8      	str	r0, [r7, #12]
 80187f4:	60b9      	str	r1, [r7, #8]
 80187f6:	607a      	str	r2, [r7, #4]
 80187f8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80187fa:	68bb      	ldr	r3, [r7, #8]
 80187fc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80187fe:	687b      	ldr	r3, [r7, #4]
 8018800:	2b00      	cmp	r3, #0
 8018802:	d009      	beq.n	8018818 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8018804:	68bb      	ldr	r3, [r7, #8]
 8018806:	2b00      	cmp	r3, #0
 8018808:	d003      	beq.n	8018812 <ip4_output_if+0x26>
 801880a:	68bb      	ldr	r3, [r7, #8]
 801880c:	681b      	ldr	r3, [r3, #0]
 801880e:	2b00      	cmp	r3, #0
 8018810:	d102      	bne.n	8018818 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8018812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018814:	3304      	adds	r3, #4
 8018816:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8018818:	78fa      	ldrb	r2, [r7, #3]
 801881a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801881c:	9302      	str	r3, [sp, #8]
 801881e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8018822:	9301      	str	r3, [sp, #4]
 8018824:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018828:	9300      	str	r3, [sp, #0]
 801882a:	4613      	mov	r3, r2
 801882c:	687a      	ldr	r2, [r7, #4]
 801882e:	6979      	ldr	r1, [r7, #20]
 8018830:	68f8      	ldr	r0, [r7, #12]
 8018832:	f000 f805 	bl	8018840 <ip4_output_if_src>
 8018836:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8018838:	4618      	mov	r0, r3
 801883a:	3718      	adds	r7, #24
 801883c:	46bd      	mov	sp, r7
 801883e:	bd80      	pop	{r7, pc}

08018840 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8018840:	b580      	push	{r7, lr}
 8018842:	b088      	sub	sp, #32
 8018844:	af00      	add	r7, sp, #0
 8018846:	60f8      	str	r0, [r7, #12]
 8018848:	60b9      	str	r1, [r7, #8]
 801884a:	607a      	str	r2, [r7, #4]
 801884c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801884e:	68fb      	ldr	r3, [r7, #12]
 8018850:	7b9b      	ldrb	r3, [r3, #14]
 8018852:	2b01      	cmp	r3, #1
 8018854:	d006      	beq.n	8018864 <ip4_output_if_src+0x24>
 8018856:	4b4b      	ldr	r3, [pc, #300]	; (8018984 <ip4_output_if_src+0x144>)
 8018858:	f44f 7255 	mov.w	r2, #852	; 0x354
 801885c:	494a      	ldr	r1, [pc, #296]	; (8018988 <ip4_output_if_src+0x148>)
 801885e:	484b      	ldr	r0, [pc, #300]	; (801898c <ip4_output_if_src+0x14c>)
 8018860:	f001 fc00 	bl	801a064 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	2b00      	cmp	r3, #0
 8018868:	d060      	beq.n	801892c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801886a:	2314      	movs	r3, #20
 801886c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801886e:	2114      	movs	r1, #20
 8018870:	68f8      	ldr	r0, [r7, #12]
 8018872:	f7f7 fea1 	bl	80105b8 <pbuf_add_header>
 8018876:	4603      	mov	r3, r0
 8018878:	2b00      	cmp	r3, #0
 801887a:	d002      	beq.n	8018882 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801887c:	f06f 0301 	mvn.w	r3, #1
 8018880:	e07c      	b.n	801897c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8018882:	68fb      	ldr	r3, [r7, #12]
 8018884:	685b      	ldr	r3, [r3, #4]
 8018886:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018888:	68fb      	ldr	r3, [r7, #12]
 801888a:	895b      	ldrh	r3, [r3, #10]
 801888c:	2b13      	cmp	r3, #19
 801888e:	d806      	bhi.n	801889e <ip4_output_if_src+0x5e>
 8018890:	4b3c      	ldr	r3, [pc, #240]	; (8018984 <ip4_output_if_src+0x144>)
 8018892:	f44f 7262 	mov.w	r2, #904	; 0x388
 8018896:	493e      	ldr	r1, [pc, #248]	; (8018990 <ip4_output_if_src+0x150>)
 8018898:	483c      	ldr	r0, [pc, #240]	; (801898c <ip4_output_if_src+0x14c>)
 801889a:	f001 fbe3 	bl	801a064 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801889e:	69fb      	ldr	r3, [r7, #28]
 80188a0:	78fa      	ldrb	r2, [r7, #3]
 80188a2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80188a4:	69fb      	ldr	r3, [r7, #28]
 80188a6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80188aa:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	681a      	ldr	r2, [r3, #0]
 80188b0:	69fb      	ldr	r3, [r7, #28]
 80188b2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80188b4:	8b7b      	ldrh	r3, [r7, #26]
 80188b6:	089b      	lsrs	r3, r3, #2
 80188b8:	b29b      	uxth	r3, r3
 80188ba:	b2db      	uxtb	r3, r3
 80188bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80188c0:	b2da      	uxtb	r2, r3
 80188c2:	69fb      	ldr	r3, [r7, #28]
 80188c4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80188c6:	69fb      	ldr	r3, [r7, #28]
 80188c8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80188cc:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80188ce:	68fb      	ldr	r3, [r7, #12]
 80188d0:	891b      	ldrh	r3, [r3, #8]
 80188d2:	4618      	mov	r0, r3
 80188d4:	f7f6 fc43 	bl	800f15e <lwip_htons>
 80188d8:	4603      	mov	r3, r0
 80188da:	461a      	mov	r2, r3
 80188dc:	69fb      	ldr	r3, [r7, #28]
 80188de:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80188e0:	69fb      	ldr	r3, [r7, #28]
 80188e2:	2200      	movs	r2, #0
 80188e4:	719a      	strb	r2, [r3, #6]
 80188e6:	2200      	movs	r2, #0
 80188e8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80188ea:	4b2a      	ldr	r3, [pc, #168]	; (8018994 <ip4_output_if_src+0x154>)
 80188ec:	881b      	ldrh	r3, [r3, #0]
 80188ee:	4618      	mov	r0, r3
 80188f0:	f7f6 fc35 	bl	800f15e <lwip_htons>
 80188f4:	4603      	mov	r3, r0
 80188f6:	461a      	mov	r2, r3
 80188f8:	69fb      	ldr	r3, [r7, #28]
 80188fa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80188fc:	4b25      	ldr	r3, [pc, #148]	; (8018994 <ip4_output_if_src+0x154>)
 80188fe:	881b      	ldrh	r3, [r3, #0]
 8018900:	3301      	adds	r3, #1
 8018902:	b29a      	uxth	r2, r3
 8018904:	4b23      	ldr	r3, [pc, #140]	; (8018994 <ip4_output_if_src+0x154>)
 8018906:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018908:	68bb      	ldr	r3, [r7, #8]
 801890a:	2b00      	cmp	r3, #0
 801890c:	d104      	bne.n	8018918 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801890e:	4b22      	ldr	r3, [pc, #136]	; (8018998 <ip4_output_if_src+0x158>)
 8018910:	681a      	ldr	r2, [r3, #0]
 8018912:	69fb      	ldr	r3, [r7, #28]
 8018914:	60da      	str	r2, [r3, #12]
 8018916:	e003      	b.n	8018920 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018918:	68bb      	ldr	r3, [r7, #8]
 801891a:	681a      	ldr	r2, [r3, #0]
 801891c:	69fb      	ldr	r3, [r7, #28]
 801891e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8018920:	69fb      	ldr	r3, [r7, #28]
 8018922:	2200      	movs	r2, #0
 8018924:	729a      	strb	r2, [r3, #10]
 8018926:	2200      	movs	r2, #0
 8018928:	72da      	strb	r2, [r3, #11]
 801892a:	e00f      	b.n	801894c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801892c:	68fb      	ldr	r3, [r7, #12]
 801892e:	895b      	ldrh	r3, [r3, #10]
 8018930:	2b13      	cmp	r3, #19
 8018932:	d802      	bhi.n	801893a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018934:	f06f 0301 	mvn.w	r3, #1
 8018938:	e020      	b.n	801897c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801893a:	68fb      	ldr	r3, [r7, #12]
 801893c:	685b      	ldr	r3, [r3, #4]
 801893e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8018940:	69fb      	ldr	r3, [r7, #28]
 8018942:	691b      	ldr	r3, [r3, #16]
 8018944:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018946:	f107 0314 	add.w	r3, r7, #20
 801894a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801894c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801894e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018950:	2b00      	cmp	r3, #0
 8018952:	d00c      	beq.n	801896e <ip4_output_if_src+0x12e>
 8018954:	68fb      	ldr	r3, [r7, #12]
 8018956:	891a      	ldrh	r2, [r3, #8]
 8018958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801895a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801895c:	429a      	cmp	r2, r3
 801895e:	d906      	bls.n	801896e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8018960:	687a      	ldr	r2, [r7, #4]
 8018962:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018964:	68f8      	ldr	r0, [r7, #12]
 8018966:	f000 fd4d 	bl	8019404 <ip4_frag>
 801896a:	4603      	mov	r3, r0
 801896c:	e006      	b.n	801897c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801896e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018970:	695b      	ldr	r3, [r3, #20]
 8018972:	687a      	ldr	r2, [r7, #4]
 8018974:	68f9      	ldr	r1, [r7, #12]
 8018976:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018978:	4798      	blx	r3
 801897a:	4603      	mov	r3, r0
}
 801897c:	4618      	mov	r0, r3
 801897e:	3720      	adds	r7, #32
 8018980:	46bd      	mov	sp, r7
 8018982:	bd80      	pop	{r7, pc}
 8018984:	0801dea4 	.word	0x0801dea4
 8018988:	0801ded8 	.word	0x0801ded8
 801898c:	0801dee4 	.word	0x0801dee4
 8018990:	0801df0c 	.word	0x0801df0c
 8018994:	20000a7e 	.word	0x20000a7e
 8018998:	08094cc0 	.word	0x08094cc0

0801899c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801899c:	b480      	push	{r7}
 801899e:	b085      	sub	sp, #20
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	6078      	str	r0, [r7, #4]
 80189a4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80189aa:	687b      	ldr	r3, [r7, #4]
 80189ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80189b0:	d002      	beq.n	80189b8 <ip4_addr_isbroadcast_u32+0x1c>
 80189b2:	687b      	ldr	r3, [r7, #4]
 80189b4:	2b00      	cmp	r3, #0
 80189b6:	d101      	bne.n	80189bc <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80189b8:	2301      	movs	r3, #1
 80189ba:	e02a      	b.n	8018a12 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80189bc:	683b      	ldr	r3, [r7, #0]
 80189be:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80189c2:	f003 0302 	and.w	r3, r3, #2
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	d101      	bne.n	80189ce <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80189ca:	2300      	movs	r3, #0
 80189cc:	e021      	b.n	8018a12 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80189ce:	683b      	ldr	r3, [r7, #0]
 80189d0:	3304      	adds	r3, #4
 80189d2:	681b      	ldr	r3, [r3, #0]
 80189d4:	687a      	ldr	r2, [r7, #4]
 80189d6:	429a      	cmp	r2, r3
 80189d8:	d101      	bne.n	80189de <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80189da:	2300      	movs	r3, #0
 80189dc:	e019      	b.n	8018a12 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80189de:	68fa      	ldr	r2, [r7, #12]
 80189e0:	683b      	ldr	r3, [r7, #0]
 80189e2:	3304      	adds	r3, #4
 80189e4:	681b      	ldr	r3, [r3, #0]
 80189e6:	405a      	eors	r2, r3
 80189e8:	683b      	ldr	r3, [r7, #0]
 80189ea:	3308      	adds	r3, #8
 80189ec:	681b      	ldr	r3, [r3, #0]
 80189ee:	4013      	ands	r3, r2
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	d10d      	bne.n	8018a10 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80189f4:	683b      	ldr	r3, [r7, #0]
 80189f6:	3308      	adds	r3, #8
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	43da      	mvns	r2, r3
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8018a00:	683b      	ldr	r3, [r7, #0]
 8018a02:	3308      	adds	r3, #8
 8018a04:	681b      	ldr	r3, [r3, #0]
 8018a06:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018a08:	429a      	cmp	r2, r3
 8018a0a:	d101      	bne.n	8018a10 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018a0c:	2301      	movs	r3, #1
 8018a0e:	e000      	b.n	8018a12 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018a10:	2300      	movs	r3, #0
  }
}
 8018a12:	4618      	mov	r0, r3
 8018a14:	3714      	adds	r7, #20
 8018a16:	46bd      	mov	sp, r7
 8018a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a1c:	4770      	bx	lr
	...

08018a20 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018a20:	b580      	push	{r7, lr}
 8018a22:	b084      	sub	sp, #16
 8018a24:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018a26:	2300      	movs	r3, #0
 8018a28:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018a2a:	4b12      	ldr	r3, [pc, #72]	; (8018a74 <ip_reass_tmr+0x54>)
 8018a2c:	681b      	ldr	r3, [r3, #0]
 8018a2e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018a30:	e018      	b.n	8018a64 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018a32:	68fb      	ldr	r3, [r7, #12]
 8018a34:	7fdb      	ldrb	r3, [r3, #31]
 8018a36:	2b00      	cmp	r3, #0
 8018a38:	d00b      	beq.n	8018a52 <ip_reass_tmr+0x32>
      r->timer--;
 8018a3a:	68fb      	ldr	r3, [r7, #12]
 8018a3c:	7fdb      	ldrb	r3, [r3, #31]
 8018a3e:	3b01      	subs	r3, #1
 8018a40:	b2da      	uxtb	r2, r3
 8018a42:	68fb      	ldr	r3, [r7, #12]
 8018a44:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018a46:	68fb      	ldr	r3, [r7, #12]
 8018a48:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018a4a:	68fb      	ldr	r3, [r7, #12]
 8018a4c:	681b      	ldr	r3, [r3, #0]
 8018a4e:	60fb      	str	r3, [r7, #12]
 8018a50:	e008      	b.n	8018a64 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018a52:	68fb      	ldr	r3, [r7, #12]
 8018a54:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018a56:	68fb      	ldr	r3, [r7, #12]
 8018a58:	681b      	ldr	r3, [r3, #0]
 8018a5a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018a5c:	68b9      	ldr	r1, [r7, #8]
 8018a5e:	6878      	ldr	r0, [r7, #4]
 8018a60:	f000 f80a 	bl	8018a78 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018a64:	68fb      	ldr	r3, [r7, #12]
 8018a66:	2b00      	cmp	r3, #0
 8018a68:	d1e3      	bne.n	8018a32 <ip_reass_tmr+0x12>
    }
  }
}
 8018a6a:	bf00      	nop
 8018a6c:	bf00      	nop
 8018a6e:	3710      	adds	r7, #16
 8018a70:	46bd      	mov	sp, r7
 8018a72:	bd80      	pop	{r7, pc}
 8018a74:	20000a80 	.word	0x20000a80

08018a78 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018a78:	b580      	push	{r7, lr}
 8018a7a:	b088      	sub	sp, #32
 8018a7c:	af00      	add	r7, sp, #0
 8018a7e:	6078      	str	r0, [r7, #4]
 8018a80:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018a82:	2300      	movs	r3, #0
 8018a84:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018a86:	683a      	ldr	r2, [r7, #0]
 8018a88:	687b      	ldr	r3, [r7, #4]
 8018a8a:	429a      	cmp	r2, r3
 8018a8c:	d105      	bne.n	8018a9a <ip_reass_free_complete_datagram+0x22>
 8018a8e:	4b45      	ldr	r3, [pc, #276]	; (8018ba4 <ip_reass_free_complete_datagram+0x12c>)
 8018a90:	22ab      	movs	r2, #171	; 0xab
 8018a92:	4945      	ldr	r1, [pc, #276]	; (8018ba8 <ip_reass_free_complete_datagram+0x130>)
 8018a94:	4845      	ldr	r0, [pc, #276]	; (8018bac <ip_reass_free_complete_datagram+0x134>)
 8018a96:	f001 fae5 	bl	801a064 <iprintf>
  if (prev != NULL) {
 8018a9a:	683b      	ldr	r3, [r7, #0]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d00a      	beq.n	8018ab6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018aa0:	683b      	ldr	r3, [r7, #0]
 8018aa2:	681b      	ldr	r3, [r3, #0]
 8018aa4:	687a      	ldr	r2, [r7, #4]
 8018aa6:	429a      	cmp	r2, r3
 8018aa8:	d005      	beq.n	8018ab6 <ip_reass_free_complete_datagram+0x3e>
 8018aaa:	4b3e      	ldr	r3, [pc, #248]	; (8018ba4 <ip_reass_free_complete_datagram+0x12c>)
 8018aac:	22ad      	movs	r2, #173	; 0xad
 8018aae:	4940      	ldr	r1, [pc, #256]	; (8018bb0 <ip_reass_free_complete_datagram+0x138>)
 8018ab0:	483e      	ldr	r0, [pc, #248]	; (8018bac <ip_reass_free_complete_datagram+0x134>)
 8018ab2:	f001 fad7 	bl	801a064 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	685b      	ldr	r3, [r3, #4]
 8018aba:	685b      	ldr	r3, [r3, #4]
 8018abc:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018abe:	697b      	ldr	r3, [r7, #20]
 8018ac0:	889b      	ldrh	r3, [r3, #4]
 8018ac2:	b29b      	uxth	r3, r3
 8018ac4:	2b00      	cmp	r3, #0
 8018ac6:	d12a      	bne.n	8018b1e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	685b      	ldr	r3, [r3, #4]
 8018acc:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018ace:	697b      	ldr	r3, [r7, #20]
 8018ad0:	681a      	ldr	r2, [r3, #0]
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8018ad6:	69bb      	ldr	r3, [r7, #24]
 8018ad8:	6858      	ldr	r0, [r3, #4]
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	3308      	adds	r3, #8
 8018ade:	2214      	movs	r2, #20
 8018ae0:	4619      	mov	r1, r3
 8018ae2:	f001 f9ff 	bl	8019ee4 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018ae6:	2101      	movs	r1, #1
 8018ae8:	69b8      	ldr	r0, [r7, #24]
 8018aea:	f7ff fc47 	bl	801837c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018aee:	69b8      	ldr	r0, [r7, #24]
 8018af0:	f7f7 fe80 	bl	80107f4 <pbuf_clen>
 8018af4:	4603      	mov	r3, r0
 8018af6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018af8:	8bfa      	ldrh	r2, [r7, #30]
 8018afa:	8a7b      	ldrh	r3, [r7, #18]
 8018afc:	4413      	add	r3, r2
 8018afe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018b02:	db05      	blt.n	8018b10 <ip_reass_free_complete_datagram+0x98>
 8018b04:	4b27      	ldr	r3, [pc, #156]	; (8018ba4 <ip_reass_free_complete_datagram+0x12c>)
 8018b06:	22bc      	movs	r2, #188	; 0xbc
 8018b08:	492a      	ldr	r1, [pc, #168]	; (8018bb4 <ip_reass_free_complete_datagram+0x13c>)
 8018b0a:	4828      	ldr	r0, [pc, #160]	; (8018bac <ip_reass_free_complete_datagram+0x134>)
 8018b0c:	f001 faaa 	bl	801a064 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018b10:	8bfa      	ldrh	r2, [r7, #30]
 8018b12:	8a7b      	ldrh	r3, [r7, #18]
 8018b14:	4413      	add	r3, r2
 8018b16:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018b18:	69b8      	ldr	r0, [r7, #24]
 8018b1a:	f7f7 fde3 	bl	80106e4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	685b      	ldr	r3, [r3, #4]
 8018b22:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018b24:	e01f      	b.n	8018b66 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018b26:	69bb      	ldr	r3, [r7, #24]
 8018b28:	685b      	ldr	r3, [r3, #4]
 8018b2a:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018b2c:	69bb      	ldr	r3, [r7, #24]
 8018b2e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018b30:	697b      	ldr	r3, [r7, #20]
 8018b32:	681b      	ldr	r3, [r3, #0]
 8018b34:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018b36:	68f8      	ldr	r0, [r7, #12]
 8018b38:	f7f7 fe5c 	bl	80107f4 <pbuf_clen>
 8018b3c:	4603      	mov	r3, r0
 8018b3e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018b40:	8bfa      	ldrh	r2, [r7, #30]
 8018b42:	8a7b      	ldrh	r3, [r7, #18]
 8018b44:	4413      	add	r3, r2
 8018b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018b4a:	db05      	blt.n	8018b58 <ip_reass_free_complete_datagram+0xe0>
 8018b4c:	4b15      	ldr	r3, [pc, #84]	; (8018ba4 <ip_reass_free_complete_datagram+0x12c>)
 8018b4e:	22cc      	movs	r2, #204	; 0xcc
 8018b50:	4918      	ldr	r1, [pc, #96]	; (8018bb4 <ip_reass_free_complete_datagram+0x13c>)
 8018b52:	4816      	ldr	r0, [pc, #88]	; (8018bac <ip_reass_free_complete_datagram+0x134>)
 8018b54:	f001 fa86 	bl	801a064 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018b58:	8bfa      	ldrh	r2, [r7, #30]
 8018b5a:	8a7b      	ldrh	r3, [r7, #18]
 8018b5c:	4413      	add	r3, r2
 8018b5e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018b60:	68f8      	ldr	r0, [r7, #12]
 8018b62:	f7f7 fdbf 	bl	80106e4 <pbuf_free>
  while (p != NULL) {
 8018b66:	69bb      	ldr	r3, [r7, #24]
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	d1dc      	bne.n	8018b26 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018b6c:	6839      	ldr	r1, [r7, #0]
 8018b6e:	6878      	ldr	r0, [r7, #4]
 8018b70:	f000 f8c2 	bl	8018cf8 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018b74:	4b10      	ldr	r3, [pc, #64]	; (8018bb8 <ip_reass_free_complete_datagram+0x140>)
 8018b76:	881b      	ldrh	r3, [r3, #0]
 8018b78:	8bfa      	ldrh	r2, [r7, #30]
 8018b7a:	429a      	cmp	r2, r3
 8018b7c:	d905      	bls.n	8018b8a <ip_reass_free_complete_datagram+0x112>
 8018b7e:	4b09      	ldr	r3, [pc, #36]	; (8018ba4 <ip_reass_free_complete_datagram+0x12c>)
 8018b80:	22d2      	movs	r2, #210	; 0xd2
 8018b82:	490e      	ldr	r1, [pc, #56]	; (8018bbc <ip_reass_free_complete_datagram+0x144>)
 8018b84:	4809      	ldr	r0, [pc, #36]	; (8018bac <ip_reass_free_complete_datagram+0x134>)
 8018b86:	f001 fa6d 	bl	801a064 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018b8a:	4b0b      	ldr	r3, [pc, #44]	; (8018bb8 <ip_reass_free_complete_datagram+0x140>)
 8018b8c:	881a      	ldrh	r2, [r3, #0]
 8018b8e:	8bfb      	ldrh	r3, [r7, #30]
 8018b90:	1ad3      	subs	r3, r2, r3
 8018b92:	b29a      	uxth	r2, r3
 8018b94:	4b08      	ldr	r3, [pc, #32]	; (8018bb8 <ip_reass_free_complete_datagram+0x140>)
 8018b96:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8018b98:	8bfb      	ldrh	r3, [r7, #30]
}
 8018b9a:	4618      	mov	r0, r3
 8018b9c:	3720      	adds	r7, #32
 8018b9e:	46bd      	mov	sp, r7
 8018ba0:	bd80      	pop	{r7, pc}
 8018ba2:	bf00      	nop
 8018ba4:	0801df3c 	.word	0x0801df3c
 8018ba8:	0801df78 	.word	0x0801df78
 8018bac:	0801df84 	.word	0x0801df84
 8018bb0:	0801dfac 	.word	0x0801dfac
 8018bb4:	0801dfc0 	.word	0x0801dfc0
 8018bb8:	20000a84 	.word	0x20000a84
 8018bbc:	0801dfe0 	.word	0x0801dfe0

08018bc0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018bc0:	b580      	push	{r7, lr}
 8018bc2:	b08a      	sub	sp, #40	; 0x28
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	6078      	str	r0, [r7, #4]
 8018bc8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018bca:	2300      	movs	r3, #0
 8018bcc:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018bce:	2300      	movs	r3, #0
 8018bd0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018bd2:	2300      	movs	r3, #0
 8018bd4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8018bd6:	2300      	movs	r3, #0
 8018bd8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018bda:	2300      	movs	r3, #0
 8018bdc:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018bde:	4b28      	ldr	r3, [pc, #160]	; (8018c80 <ip_reass_remove_oldest_datagram+0xc0>)
 8018be0:	681b      	ldr	r3, [r3, #0]
 8018be2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018be4:	e030      	b.n	8018c48 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018be8:	695a      	ldr	r2, [r3, #20]
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	68db      	ldr	r3, [r3, #12]
 8018bee:	429a      	cmp	r2, r3
 8018bf0:	d10c      	bne.n	8018c0c <ip_reass_remove_oldest_datagram+0x4c>
 8018bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018bf4:	699a      	ldr	r2, [r3, #24]
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	691b      	ldr	r3, [r3, #16]
 8018bfa:	429a      	cmp	r2, r3
 8018bfc:	d106      	bne.n	8018c0c <ip_reass_remove_oldest_datagram+0x4c>
 8018bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c00:	899a      	ldrh	r2, [r3, #12]
 8018c02:	687b      	ldr	r3, [r7, #4]
 8018c04:	889b      	ldrh	r3, [r3, #4]
 8018c06:	b29b      	uxth	r3, r3
 8018c08:	429a      	cmp	r2, r3
 8018c0a:	d014      	beq.n	8018c36 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018c0c:	693b      	ldr	r3, [r7, #16]
 8018c0e:	3301      	adds	r3, #1
 8018c10:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018c12:	6a3b      	ldr	r3, [r7, #32]
 8018c14:	2b00      	cmp	r3, #0
 8018c16:	d104      	bne.n	8018c22 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c1a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018c1c:	69fb      	ldr	r3, [r7, #28]
 8018c1e:	61bb      	str	r3, [r7, #24]
 8018c20:	e009      	b.n	8018c36 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c24:	7fda      	ldrb	r2, [r3, #31]
 8018c26:	6a3b      	ldr	r3, [r7, #32]
 8018c28:	7fdb      	ldrb	r3, [r3, #31]
 8018c2a:	429a      	cmp	r2, r3
 8018c2c:	d803      	bhi.n	8018c36 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c30:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018c32:	69fb      	ldr	r3, [r7, #28]
 8018c34:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c38:	681b      	ldr	r3, [r3, #0]
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	d001      	beq.n	8018c42 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c40:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c44:	681b      	ldr	r3, [r3, #0]
 8018c46:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c4a:	2b00      	cmp	r3, #0
 8018c4c:	d1cb      	bne.n	8018be6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018c4e:	6a3b      	ldr	r3, [r7, #32]
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d008      	beq.n	8018c66 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018c54:	69b9      	ldr	r1, [r7, #24]
 8018c56:	6a38      	ldr	r0, [r7, #32]
 8018c58:	f7ff ff0e 	bl	8018a78 <ip_reass_free_complete_datagram>
 8018c5c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018c5e:	697a      	ldr	r2, [r7, #20]
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	4413      	add	r3, r2
 8018c64:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018c66:	697a      	ldr	r2, [r7, #20]
 8018c68:	683b      	ldr	r3, [r7, #0]
 8018c6a:	429a      	cmp	r2, r3
 8018c6c:	da02      	bge.n	8018c74 <ip_reass_remove_oldest_datagram+0xb4>
 8018c6e:	693b      	ldr	r3, [r7, #16]
 8018c70:	2b01      	cmp	r3, #1
 8018c72:	dcac      	bgt.n	8018bce <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018c74:	697b      	ldr	r3, [r7, #20]
}
 8018c76:	4618      	mov	r0, r3
 8018c78:	3728      	adds	r7, #40	; 0x28
 8018c7a:	46bd      	mov	sp, r7
 8018c7c:	bd80      	pop	{r7, pc}
 8018c7e:	bf00      	nop
 8018c80:	20000a80 	.word	0x20000a80

08018c84 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018c84:	b580      	push	{r7, lr}
 8018c86:	b084      	sub	sp, #16
 8018c88:	af00      	add	r7, sp, #0
 8018c8a:	6078      	str	r0, [r7, #4]
 8018c8c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018c8e:	2004      	movs	r0, #4
 8018c90:	f7f6 feca 	bl	800fa28 <memp_malloc>
 8018c94:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8018c96:	68fb      	ldr	r3, [r7, #12]
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	d110      	bne.n	8018cbe <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018c9c:	6839      	ldr	r1, [r7, #0]
 8018c9e:	6878      	ldr	r0, [r7, #4]
 8018ca0:	f7ff ff8e 	bl	8018bc0 <ip_reass_remove_oldest_datagram>
 8018ca4:	4602      	mov	r2, r0
 8018ca6:	683b      	ldr	r3, [r7, #0]
 8018ca8:	4293      	cmp	r3, r2
 8018caa:	dc03      	bgt.n	8018cb4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018cac:	2004      	movs	r0, #4
 8018cae:	f7f6 febb 	bl	800fa28 <memp_malloc>
 8018cb2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d101      	bne.n	8018cbe <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018cba:	2300      	movs	r3, #0
 8018cbc:	e016      	b.n	8018cec <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018cbe:	2220      	movs	r2, #32
 8018cc0:	2100      	movs	r1, #0
 8018cc2:	68f8      	ldr	r0, [r7, #12]
 8018cc4:	f001 f91c 	bl	8019f00 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018cc8:	68fb      	ldr	r3, [r7, #12]
 8018cca:	220f      	movs	r2, #15
 8018ccc:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018cce:	4b09      	ldr	r3, [pc, #36]	; (8018cf4 <ip_reass_enqueue_new_datagram+0x70>)
 8018cd0:	681a      	ldr	r2, [r3, #0]
 8018cd2:	68fb      	ldr	r3, [r7, #12]
 8018cd4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8018cd6:	4a07      	ldr	r2, [pc, #28]	; (8018cf4 <ip_reass_enqueue_new_datagram+0x70>)
 8018cd8:	68fb      	ldr	r3, [r7, #12]
 8018cda:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018cdc:	68fb      	ldr	r3, [r7, #12]
 8018cde:	3308      	adds	r3, #8
 8018ce0:	2214      	movs	r2, #20
 8018ce2:	6879      	ldr	r1, [r7, #4]
 8018ce4:	4618      	mov	r0, r3
 8018ce6:	f001 f8fd 	bl	8019ee4 <memcpy>
  return ipr;
 8018cea:	68fb      	ldr	r3, [r7, #12]
}
 8018cec:	4618      	mov	r0, r3
 8018cee:	3710      	adds	r7, #16
 8018cf0:	46bd      	mov	sp, r7
 8018cf2:	bd80      	pop	{r7, pc}
 8018cf4:	20000a80 	.word	0x20000a80

08018cf8 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018cf8:	b580      	push	{r7, lr}
 8018cfa:	b082      	sub	sp, #8
 8018cfc:	af00      	add	r7, sp, #0
 8018cfe:	6078      	str	r0, [r7, #4]
 8018d00:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018d02:	4b10      	ldr	r3, [pc, #64]	; (8018d44 <ip_reass_dequeue_datagram+0x4c>)
 8018d04:	681b      	ldr	r3, [r3, #0]
 8018d06:	687a      	ldr	r2, [r7, #4]
 8018d08:	429a      	cmp	r2, r3
 8018d0a:	d104      	bne.n	8018d16 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018d0c:	687b      	ldr	r3, [r7, #4]
 8018d0e:	681b      	ldr	r3, [r3, #0]
 8018d10:	4a0c      	ldr	r2, [pc, #48]	; (8018d44 <ip_reass_dequeue_datagram+0x4c>)
 8018d12:	6013      	str	r3, [r2, #0]
 8018d14:	e00d      	b.n	8018d32 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018d16:	683b      	ldr	r3, [r7, #0]
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	d106      	bne.n	8018d2a <ip_reass_dequeue_datagram+0x32>
 8018d1c:	4b0a      	ldr	r3, [pc, #40]	; (8018d48 <ip_reass_dequeue_datagram+0x50>)
 8018d1e:	f240 1245 	movw	r2, #325	; 0x145
 8018d22:	490a      	ldr	r1, [pc, #40]	; (8018d4c <ip_reass_dequeue_datagram+0x54>)
 8018d24:	480a      	ldr	r0, [pc, #40]	; (8018d50 <ip_reass_dequeue_datagram+0x58>)
 8018d26:	f001 f99d 	bl	801a064 <iprintf>
    prev->next = ipr->next;
 8018d2a:	687b      	ldr	r3, [r7, #4]
 8018d2c:	681a      	ldr	r2, [r3, #0]
 8018d2e:	683b      	ldr	r3, [r7, #0]
 8018d30:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018d32:	6879      	ldr	r1, [r7, #4]
 8018d34:	2004      	movs	r0, #4
 8018d36:	f7f6 fec3 	bl	800fac0 <memp_free>
}
 8018d3a:	bf00      	nop
 8018d3c:	3708      	adds	r7, #8
 8018d3e:	46bd      	mov	sp, r7
 8018d40:	bd80      	pop	{r7, pc}
 8018d42:	bf00      	nop
 8018d44:	20000a80 	.word	0x20000a80
 8018d48:	0801df3c 	.word	0x0801df3c
 8018d4c:	0801e004 	.word	0x0801e004
 8018d50:	0801df84 	.word	0x0801df84

08018d54 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018d54:	b580      	push	{r7, lr}
 8018d56:	b08c      	sub	sp, #48	; 0x30
 8018d58:	af00      	add	r7, sp, #0
 8018d5a:	60f8      	str	r0, [r7, #12]
 8018d5c:	60b9      	str	r1, [r7, #8]
 8018d5e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018d60:	2300      	movs	r3, #0
 8018d62:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018d64:	2301      	movs	r3, #1
 8018d66:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018d68:	68bb      	ldr	r3, [r7, #8]
 8018d6a:	685b      	ldr	r3, [r3, #4]
 8018d6c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018d6e:	69fb      	ldr	r3, [r7, #28]
 8018d70:	885b      	ldrh	r3, [r3, #2]
 8018d72:	b29b      	uxth	r3, r3
 8018d74:	4618      	mov	r0, r3
 8018d76:	f7f6 f9f2 	bl	800f15e <lwip_htons>
 8018d7a:	4603      	mov	r3, r0
 8018d7c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8018d7e:	69fb      	ldr	r3, [r7, #28]
 8018d80:	781b      	ldrb	r3, [r3, #0]
 8018d82:	f003 030f 	and.w	r3, r3, #15
 8018d86:	b2db      	uxtb	r3, r3
 8018d88:	009b      	lsls	r3, r3, #2
 8018d8a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018d8c:	7e7b      	ldrb	r3, [r7, #25]
 8018d8e:	b29b      	uxth	r3, r3
 8018d90:	8b7a      	ldrh	r2, [r7, #26]
 8018d92:	429a      	cmp	r2, r3
 8018d94:	d202      	bcs.n	8018d9c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018d96:	f04f 33ff 	mov.w	r3, #4294967295
 8018d9a:	e135      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018d9c:	7e7b      	ldrb	r3, [r7, #25]
 8018d9e:	b29b      	uxth	r3, r3
 8018da0:	8b7a      	ldrh	r2, [r7, #26]
 8018da2:	1ad3      	subs	r3, r2, r3
 8018da4:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8018da6:	69fb      	ldr	r3, [r7, #28]
 8018da8:	88db      	ldrh	r3, [r3, #6]
 8018daa:	b29b      	uxth	r3, r3
 8018dac:	4618      	mov	r0, r3
 8018dae:	f7f6 f9d6 	bl	800f15e <lwip_htons>
 8018db2:	4603      	mov	r3, r0
 8018db4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018db8:	b29b      	uxth	r3, r3
 8018dba:	00db      	lsls	r3, r3, #3
 8018dbc:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018dbe:	68bb      	ldr	r3, [r7, #8]
 8018dc0:	685b      	ldr	r3, [r3, #4]
 8018dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018dc6:	2200      	movs	r2, #0
 8018dc8:	701a      	strb	r2, [r3, #0]
 8018dca:	2200      	movs	r2, #0
 8018dcc:	705a      	strb	r2, [r3, #1]
 8018dce:	2200      	movs	r2, #0
 8018dd0:	709a      	strb	r2, [r3, #2]
 8018dd2:	2200      	movs	r2, #0
 8018dd4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018dd8:	8afa      	ldrh	r2, [r7, #22]
 8018dda:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018ddc:	8afa      	ldrh	r2, [r7, #22]
 8018dde:	8b7b      	ldrh	r3, [r7, #26]
 8018de0:	4413      	add	r3, r2
 8018de2:	b29a      	uxth	r2, r3
 8018de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018de6:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018dea:	88db      	ldrh	r3, [r3, #6]
 8018dec:	b29b      	uxth	r3, r3
 8018dee:	8afa      	ldrh	r2, [r7, #22]
 8018df0:	429a      	cmp	r2, r3
 8018df2:	d902      	bls.n	8018dfa <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018df4:	f04f 33ff 	mov.w	r3, #4294967295
 8018df8:	e106      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018dfa:	68fb      	ldr	r3, [r7, #12]
 8018dfc:	685b      	ldr	r3, [r3, #4]
 8018dfe:	627b      	str	r3, [r7, #36]	; 0x24
 8018e00:	e068      	b.n	8018ed4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018e04:	685b      	ldr	r3, [r3, #4]
 8018e06:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e0a:	889b      	ldrh	r3, [r3, #4]
 8018e0c:	b29a      	uxth	r2, r3
 8018e0e:	693b      	ldr	r3, [r7, #16]
 8018e10:	889b      	ldrh	r3, [r3, #4]
 8018e12:	b29b      	uxth	r3, r3
 8018e14:	429a      	cmp	r2, r3
 8018e16:	d235      	bcs.n	8018e84 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018e1c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e20:	2b00      	cmp	r3, #0
 8018e22:	d020      	beq.n	8018e66 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e26:	889b      	ldrh	r3, [r3, #4]
 8018e28:	b29a      	uxth	r2, r3
 8018e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e2c:	88db      	ldrh	r3, [r3, #6]
 8018e2e:	b29b      	uxth	r3, r3
 8018e30:	429a      	cmp	r2, r3
 8018e32:	d307      	bcc.n	8018e44 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e36:	88db      	ldrh	r3, [r3, #6]
 8018e38:	b29a      	uxth	r2, r3
 8018e3a:	693b      	ldr	r3, [r7, #16]
 8018e3c:	889b      	ldrh	r3, [r3, #4]
 8018e3e:	b29b      	uxth	r3, r3
 8018e40:	429a      	cmp	r2, r3
 8018e42:	d902      	bls.n	8018e4a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e44:	f04f 33ff 	mov.w	r3, #4294967295
 8018e48:	e0de      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e4c:	68ba      	ldr	r2, [r7, #8]
 8018e4e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018e52:	88db      	ldrh	r3, [r3, #6]
 8018e54:	b29a      	uxth	r2, r3
 8018e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e58:	889b      	ldrh	r3, [r3, #4]
 8018e5a:	b29b      	uxth	r3, r3
 8018e5c:	429a      	cmp	r2, r3
 8018e5e:	d03d      	beq.n	8018edc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018e60:	2300      	movs	r3, #0
 8018e62:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018e64:	e03a      	b.n	8018edc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e68:	88db      	ldrh	r3, [r3, #6]
 8018e6a:	b29a      	uxth	r2, r3
 8018e6c:	693b      	ldr	r3, [r7, #16]
 8018e6e:	889b      	ldrh	r3, [r3, #4]
 8018e70:	b29b      	uxth	r3, r3
 8018e72:	429a      	cmp	r2, r3
 8018e74:	d902      	bls.n	8018e7c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e76:	f04f 33ff 	mov.w	r3, #4294967295
 8018e7a:	e0c5      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018e7c:	68fb      	ldr	r3, [r7, #12]
 8018e7e:	68ba      	ldr	r2, [r7, #8]
 8018e80:	605a      	str	r2, [r3, #4]
      break;
 8018e82:	e02b      	b.n	8018edc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e86:	889b      	ldrh	r3, [r3, #4]
 8018e88:	b29a      	uxth	r2, r3
 8018e8a:	693b      	ldr	r3, [r7, #16]
 8018e8c:	889b      	ldrh	r3, [r3, #4]
 8018e8e:	b29b      	uxth	r3, r3
 8018e90:	429a      	cmp	r2, r3
 8018e92:	d102      	bne.n	8018e9a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e94:	f04f 33ff 	mov.w	r3, #4294967295
 8018e98:	e0b6      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8018e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e9c:	889b      	ldrh	r3, [r3, #4]
 8018e9e:	b29a      	uxth	r2, r3
 8018ea0:	693b      	ldr	r3, [r7, #16]
 8018ea2:	88db      	ldrh	r3, [r3, #6]
 8018ea4:	b29b      	uxth	r3, r3
 8018ea6:	429a      	cmp	r2, r3
 8018ea8:	d202      	bcs.n	8018eb0 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8018eae:	e0ab      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	d009      	beq.n	8018eca <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8018eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018eb8:	88db      	ldrh	r3, [r3, #6]
 8018eba:	b29a      	uxth	r2, r3
 8018ebc:	693b      	ldr	r3, [r7, #16]
 8018ebe:	889b      	ldrh	r3, [r3, #4]
 8018ec0:	b29b      	uxth	r3, r3
 8018ec2:	429a      	cmp	r2, r3
 8018ec4:	d001      	beq.n	8018eca <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018ec6:	2300      	movs	r3, #0
 8018ec8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018eca:	693b      	ldr	r3, [r7, #16]
 8018ecc:	681b      	ldr	r3, [r3, #0]
 8018ece:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018ed0:	693b      	ldr	r3, [r7, #16]
 8018ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ed6:	2b00      	cmp	r3, #0
 8018ed8:	d193      	bne.n	8018e02 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018eda:	e000      	b.n	8018ede <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018edc:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ee0:	2b00      	cmp	r3, #0
 8018ee2:	d12d      	bne.n	8018f40 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d01c      	beq.n	8018f24 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8018eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018eec:	88db      	ldrh	r3, [r3, #6]
 8018eee:	b29a      	uxth	r2, r3
 8018ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ef2:	889b      	ldrh	r3, [r3, #4]
 8018ef4:	b29b      	uxth	r3, r3
 8018ef6:	429a      	cmp	r2, r3
 8018ef8:	d906      	bls.n	8018f08 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018efa:	4b45      	ldr	r3, [pc, #276]	; (8019010 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018efc:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018f00:	4944      	ldr	r1, [pc, #272]	; (8019014 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018f02:	4845      	ldr	r0, [pc, #276]	; (8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018f04:	f001 f8ae 	bl	801a064 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f0a:	68ba      	ldr	r2, [r7, #8]
 8018f0c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f10:	88db      	ldrh	r3, [r3, #6]
 8018f12:	b29a      	uxth	r2, r3
 8018f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f16:	889b      	ldrh	r3, [r3, #4]
 8018f18:	b29b      	uxth	r3, r3
 8018f1a:	429a      	cmp	r2, r3
 8018f1c:	d010      	beq.n	8018f40 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018f1e:	2300      	movs	r3, #0
 8018f20:	623b      	str	r3, [r7, #32]
 8018f22:	e00d      	b.n	8018f40 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018f24:	68fb      	ldr	r3, [r7, #12]
 8018f26:	685b      	ldr	r3, [r3, #4]
 8018f28:	2b00      	cmp	r3, #0
 8018f2a:	d006      	beq.n	8018f3a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018f2c:	4b38      	ldr	r3, [pc, #224]	; (8019010 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018f2e:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8018f32:	493a      	ldr	r1, [pc, #232]	; (801901c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018f34:	4838      	ldr	r0, [pc, #224]	; (8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018f36:	f001 f895 	bl	801a064 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8018f3a:	68fb      	ldr	r3, [r7, #12]
 8018f3c:	68ba      	ldr	r2, [r7, #8]
 8018f3e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	2b00      	cmp	r3, #0
 8018f44:	d105      	bne.n	8018f52 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8018f46:	68fb      	ldr	r3, [r7, #12]
 8018f48:	7f9b      	ldrb	r3, [r3, #30]
 8018f4a:	f003 0301 	and.w	r3, r3, #1
 8018f4e:	2b00      	cmp	r3, #0
 8018f50:	d059      	beq.n	8019006 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8018f52:	6a3b      	ldr	r3, [r7, #32]
 8018f54:	2b00      	cmp	r3, #0
 8018f56:	d04f      	beq.n	8018ff8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8018f58:	68fb      	ldr	r3, [r7, #12]
 8018f5a:	685b      	ldr	r3, [r3, #4]
 8018f5c:	2b00      	cmp	r3, #0
 8018f5e:	d006      	beq.n	8018f6e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8018f60:	68fb      	ldr	r3, [r7, #12]
 8018f62:	685b      	ldr	r3, [r3, #4]
 8018f64:	685b      	ldr	r3, [r3, #4]
 8018f66:	889b      	ldrh	r3, [r3, #4]
 8018f68:	b29b      	uxth	r3, r3
 8018f6a:	2b00      	cmp	r3, #0
 8018f6c:	d002      	beq.n	8018f74 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8018f6e:	2300      	movs	r3, #0
 8018f70:	623b      	str	r3, [r7, #32]
 8018f72:	e041      	b.n	8018ff8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8018f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f76:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8018f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f7a:	681b      	ldr	r3, [r3, #0]
 8018f7c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018f7e:	e012      	b.n	8018fa6 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8018f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f82:	685b      	ldr	r3, [r3, #4]
 8018f84:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8018f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f88:	88db      	ldrh	r3, [r3, #6]
 8018f8a:	b29a      	uxth	r2, r3
 8018f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f8e:	889b      	ldrh	r3, [r3, #4]
 8018f90:	b29b      	uxth	r3, r3
 8018f92:	429a      	cmp	r2, r3
 8018f94:	d002      	beq.n	8018f9c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8018f96:	2300      	movs	r3, #0
 8018f98:	623b      	str	r3, [r7, #32]
            break;
 8018f9a:	e007      	b.n	8018fac <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8018f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f9e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8018fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fa2:	681b      	ldr	r3, [r3, #0]
 8018fa4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8018fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d1e9      	bne.n	8018f80 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8018fac:	6a3b      	ldr	r3, [r7, #32]
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d022      	beq.n	8018ff8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8018fb2:	68fb      	ldr	r3, [r7, #12]
 8018fb4:	685b      	ldr	r3, [r3, #4]
 8018fb6:	2b00      	cmp	r3, #0
 8018fb8:	d106      	bne.n	8018fc8 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8018fba:	4b15      	ldr	r3, [pc, #84]	; (8019010 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018fbc:	f240 12df 	movw	r2, #479	; 0x1df
 8018fc0:	4917      	ldr	r1, [pc, #92]	; (8019020 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018fc2:	4815      	ldr	r0, [pc, #84]	; (8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018fc4:	f001 f84e 	bl	801a064 <iprintf>
          LWIP_ASSERT("sanity check",
 8018fc8:	68fb      	ldr	r3, [r7, #12]
 8018fca:	685b      	ldr	r3, [r3, #4]
 8018fcc:	685b      	ldr	r3, [r3, #4]
 8018fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018fd0:	429a      	cmp	r2, r3
 8018fd2:	d106      	bne.n	8018fe2 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8018fd4:	4b0e      	ldr	r3, [pc, #56]	; (8019010 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018fd6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8018fda:	4911      	ldr	r1, [pc, #68]	; (8019020 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018fdc:	480e      	ldr	r0, [pc, #56]	; (8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018fde:	f001 f841 	bl	801a064 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8018fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fe4:	681b      	ldr	r3, [r3, #0]
 8018fe6:	2b00      	cmp	r3, #0
 8018fe8:	d006      	beq.n	8018ff8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8018fea:	4b09      	ldr	r3, [pc, #36]	; (8019010 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018fec:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8018ff0:	490c      	ldr	r1, [pc, #48]	; (8019024 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8018ff2:	4809      	ldr	r0, [pc, #36]	; (8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018ff4:	f001 f836 	bl	801a064 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8018ff8:	6a3b      	ldr	r3, [r7, #32]
 8018ffa:	2b00      	cmp	r3, #0
 8018ffc:	bf14      	ite	ne
 8018ffe:	2301      	movne	r3, #1
 8019000:	2300      	moveq	r3, #0
 8019002:	b2db      	uxtb	r3, r3
 8019004:	e000      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8019006:	2300      	movs	r3, #0
}
 8019008:	4618      	mov	r0, r3
 801900a:	3730      	adds	r7, #48	; 0x30
 801900c:	46bd      	mov	sp, r7
 801900e:	bd80      	pop	{r7, pc}
 8019010:	0801df3c 	.word	0x0801df3c
 8019014:	0801e020 	.word	0x0801e020
 8019018:	0801df84 	.word	0x0801df84
 801901c:	0801e040 	.word	0x0801e040
 8019020:	0801e078 	.word	0x0801e078
 8019024:	0801e088 	.word	0x0801e088

08019028 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8019028:	b580      	push	{r7, lr}
 801902a:	b08e      	sub	sp, #56	; 0x38
 801902c:	af00      	add	r7, sp, #0
 801902e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8019030:	687b      	ldr	r3, [r7, #4]
 8019032:	685b      	ldr	r3, [r3, #4]
 8019034:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8019036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019038:	781b      	ldrb	r3, [r3, #0]
 801903a:	f003 030f 	and.w	r3, r3, #15
 801903e:	b2db      	uxtb	r3, r3
 8019040:	009b      	lsls	r3, r3, #2
 8019042:	b2db      	uxtb	r3, r3
 8019044:	2b14      	cmp	r3, #20
 8019046:	f040 8167 	bne.w	8019318 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801904a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801904c:	88db      	ldrh	r3, [r3, #6]
 801904e:	b29b      	uxth	r3, r3
 8019050:	4618      	mov	r0, r3
 8019052:	f7f6 f884 	bl	800f15e <lwip_htons>
 8019056:	4603      	mov	r3, r0
 8019058:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801905c:	b29b      	uxth	r3, r3
 801905e:	00db      	lsls	r3, r3, #3
 8019060:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019064:	885b      	ldrh	r3, [r3, #2]
 8019066:	b29b      	uxth	r3, r3
 8019068:	4618      	mov	r0, r3
 801906a:	f7f6 f878 	bl	800f15e <lwip_htons>
 801906e:	4603      	mov	r3, r0
 8019070:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8019072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019074:	781b      	ldrb	r3, [r3, #0]
 8019076:	f003 030f 	and.w	r3, r3, #15
 801907a:	b2db      	uxtb	r3, r3
 801907c:	009b      	lsls	r3, r3, #2
 801907e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8019082:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019086:	b29b      	uxth	r3, r3
 8019088:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801908a:	429a      	cmp	r2, r3
 801908c:	f0c0 8146 	bcc.w	801931c <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019090:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019094:	b29b      	uxth	r3, r3
 8019096:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019098:	1ad3      	subs	r3, r2, r3
 801909a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801909c:	6878      	ldr	r0, [r7, #4]
 801909e:	f7f7 fba9 	bl	80107f4 <pbuf_clen>
 80190a2:	4603      	mov	r3, r0
 80190a4:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80190a6:	4b9f      	ldr	r3, [pc, #636]	; (8019324 <ip4_reass+0x2fc>)
 80190a8:	881b      	ldrh	r3, [r3, #0]
 80190aa:	461a      	mov	r2, r3
 80190ac:	8c3b      	ldrh	r3, [r7, #32]
 80190ae:	4413      	add	r3, r2
 80190b0:	2b0a      	cmp	r3, #10
 80190b2:	dd10      	ble.n	80190d6 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80190b4:	8c3b      	ldrh	r3, [r7, #32]
 80190b6:	4619      	mov	r1, r3
 80190b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80190ba:	f7ff fd81 	bl	8018bc0 <ip_reass_remove_oldest_datagram>
 80190be:	4603      	mov	r3, r0
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	f000 812d 	beq.w	8019320 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80190c6:	4b97      	ldr	r3, [pc, #604]	; (8019324 <ip4_reass+0x2fc>)
 80190c8:	881b      	ldrh	r3, [r3, #0]
 80190ca:	461a      	mov	r2, r3
 80190cc:	8c3b      	ldrh	r3, [r7, #32]
 80190ce:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80190d0:	2b0a      	cmp	r3, #10
 80190d2:	f300 8125 	bgt.w	8019320 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80190d6:	4b94      	ldr	r3, [pc, #592]	; (8019328 <ip4_reass+0x300>)
 80190d8:	681b      	ldr	r3, [r3, #0]
 80190da:	633b      	str	r3, [r7, #48]	; 0x30
 80190dc:	e015      	b.n	801910a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80190de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80190e0:	695a      	ldr	r2, [r3, #20]
 80190e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190e4:	68db      	ldr	r3, [r3, #12]
 80190e6:	429a      	cmp	r2, r3
 80190e8:	d10c      	bne.n	8019104 <ip4_reass+0xdc>
 80190ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80190ec:	699a      	ldr	r2, [r3, #24]
 80190ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190f0:	691b      	ldr	r3, [r3, #16]
 80190f2:	429a      	cmp	r2, r3
 80190f4:	d106      	bne.n	8019104 <ip4_reass+0xdc>
 80190f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80190f8:	899a      	ldrh	r2, [r3, #12]
 80190fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190fc:	889b      	ldrh	r3, [r3, #4]
 80190fe:	b29b      	uxth	r3, r3
 8019100:	429a      	cmp	r2, r3
 8019102:	d006      	beq.n	8019112 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8019104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019106:	681b      	ldr	r3, [r3, #0]
 8019108:	633b      	str	r3, [r7, #48]	; 0x30
 801910a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801910c:	2b00      	cmp	r3, #0
 801910e:	d1e6      	bne.n	80190de <ip4_reass+0xb6>
 8019110:	e000      	b.n	8019114 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8019112:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8019114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019116:	2b00      	cmp	r3, #0
 8019118:	d109      	bne.n	801912e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801911a:	8c3b      	ldrh	r3, [r7, #32]
 801911c:	4619      	mov	r1, r3
 801911e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019120:	f7ff fdb0 	bl	8018c84 <ip_reass_enqueue_new_datagram>
 8019124:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8019126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019128:	2b00      	cmp	r3, #0
 801912a:	d11c      	bne.n	8019166 <ip4_reass+0x13e>
      goto nullreturn;
 801912c:	e109      	b.n	8019342 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801912e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019130:	88db      	ldrh	r3, [r3, #6]
 8019132:	b29b      	uxth	r3, r3
 8019134:	4618      	mov	r0, r3
 8019136:	f7f6 f812 	bl	800f15e <lwip_htons>
 801913a:	4603      	mov	r3, r0
 801913c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019140:	2b00      	cmp	r3, #0
 8019142:	d110      	bne.n	8019166 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8019144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019146:	89db      	ldrh	r3, [r3, #14]
 8019148:	4618      	mov	r0, r3
 801914a:	f7f6 f808 	bl	800f15e <lwip_htons>
 801914e:	4603      	mov	r3, r0
 8019150:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8019154:	2b00      	cmp	r3, #0
 8019156:	d006      	beq.n	8019166 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8019158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801915a:	3308      	adds	r3, #8
 801915c:	2214      	movs	r2, #20
 801915e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8019160:	4618      	mov	r0, r3
 8019162:	f000 febf 	bl	8019ee4 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8019166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019168:	88db      	ldrh	r3, [r3, #6]
 801916a:	b29b      	uxth	r3, r3
 801916c:	f003 0320 	and.w	r3, r3, #32
 8019170:	2b00      	cmp	r3, #0
 8019172:	bf0c      	ite	eq
 8019174:	2301      	moveq	r3, #1
 8019176:	2300      	movne	r3, #0
 8019178:	b2db      	uxtb	r3, r3
 801917a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801917c:	69fb      	ldr	r3, [r7, #28]
 801917e:	2b00      	cmp	r3, #0
 8019180:	d00e      	beq.n	80191a0 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8019182:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8019184:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019186:	4413      	add	r3, r2
 8019188:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801918a:	8b7a      	ldrh	r2, [r7, #26]
 801918c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801918e:	429a      	cmp	r2, r3
 8019190:	f0c0 80a0 	bcc.w	80192d4 <ip4_reass+0x2ac>
 8019194:	8b7b      	ldrh	r3, [r7, #26]
 8019196:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801919a:	4293      	cmp	r3, r2
 801919c:	f200 809a 	bhi.w	80192d4 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80191a0:	69fa      	ldr	r2, [r7, #28]
 80191a2:	6879      	ldr	r1, [r7, #4]
 80191a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80191a6:	f7ff fdd5 	bl	8018d54 <ip_reass_chain_frag_into_datagram_and_validate>
 80191aa:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80191ac:	697b      	ldr	r3, [r7, #20]
 80191ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80191b2:	f000 8091 	beq.w	80192d8 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80191b6:	4b5b      	ldr	r3, [pc, #364]	; (8019324 <ip4_reass+0x2fc>)
 80191b8:	881a      	ldrh	r2, [r3, #0]
 80191ba:	8c3b      	ldrh	r3, [r7, #32]
 80191bc:	4413      	add	r3, r2
 80191be:	b29a      	uxth	r2, r3
 80191c0:	4b58      	ldr	r3, [pc, #352]	; (8019324 <ip4_reass+0x2fc>)
 80191c2:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80191c4:	69fb      	ldr	r3, [r7, #28]
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d00d      	beq.n	80191e6 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80191ca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80191cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191ce:	4413      	add	r3, r2
 80191d0:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80191d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191d4:	8a7a      	ldrh	r2, [r7, #18]
 80191d6:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80191d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191da:	7f9b      	ldrb	r3, [r3, #30]
 80191dc:	f043 0301 	orr.w	r3, r3, #1
 80191e0:	b2da      	uxtb	r2, r3
 80191e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191e4:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80191e6:	697b      	ldr	r3, [r7, #20]
 80191e8:	2b01      	cmp	r3, #1
 80191ea:	d171      	bne.n	80192d0 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80191ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191ee:	8b9b      	ldrh	r3, [r3, #28]
 80191f0:	3314      	adds	r3, #20
 80191f2:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80191f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191f6:	685b      	ldr	r3, [r3, #4]
 80191f8:	685b      	ldr	r3, [r3, #4]
 80191fa:	681b      	ldr	r3, [r3, #0]
 80191fc:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80191fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019200:	685b      	ldr	r3, [r3, #4]
 8019202:	685b      	ldr	r3, [r3, #4]
 8019204:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8019206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019208:	3308      	adds	r3, #8
 801920a:	2214      	movs	r2, #20
 801920c:	4619      	mov	r1, r3
 801920e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019210:	f000 fe68 	bl	8019ee4 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8019214:	8a3b      	ldrh	r3, [r7, #16]
 8019216:	4618      	mov	r0, r3
 8019218:	f7f5 ffa1 	bl	800f15e <lwip_htons>
 801921c:	4603      	mov	r3, r0
 801921e:	461a      	mov	r2, r3
 8019220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019222:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8019224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019226:	2200      	movs	r2, #0
 8019228:	719a      	strb	r2, [r3, #6]
 801922a:	2200      	movs	r2, #0
 801922c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801922e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019230:	2200      	movs	r2, #0
 8019232:	729a      	strb	r2, [r3, #10]
 8019234:	2200      	movs	r2, #0
 8019236:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801923a:	685b      	ldr	r3, [r3, #4]
 801923c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801923e:	e00d      	b.n	801925c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019242:	685b      	ldr	r3, [r3, #4]
 8019244:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8019246:	2114      	movs	r1, #20
 8019248:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801924a:	f7f7 f9c5 	bl	80105d8 <pbuf_remove_header>
      pbuf_cat(p, r);
 801924e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019250:	6878      	ldr	r0, [r7, #4]
 8019252:	f7f7 fb09 	bl	8010868 <pbuf_cat>
      r = iprh->next_pbuf;
 8019256:	68fb      	ldr	r3, [r7, #12]
 8019258:	681b      	ldr	r3, [r3, #0]
 801925a:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801925c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801925e:	2b00      	cmp	r3, #0
 8019260:	d1ee      	bne.n	8019240 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8019262:	4b31      	ldr	r3, [pc, #196]	; (8019328 <ip4_reass+0x300>)
 8019264:	681b      	ldr	r3, [r3, #0]
 8019266:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019268:	429a      	cmp	r2, r3
 801926a:	d102      	bne.n	8019272 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801926c:	2300      	movs	r3, #0
 801926e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019270:	e010      	b.n	8019294 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019272:	4b2d      	ldr	r3, [pc, #180]	; (8019328 <ip4_reass+0x300>)
 8019274:	681b      	ldr	r3, [r3, #0]
 8019276:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019278:	e007      	b.n	801928a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801927a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801927c:	681b      	ldr	r3, [r3, #0]
 801927e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019280:	429a      	cmp	r2, r3
 8019282:	d006      	beq.n	8019292 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019286:	681b      	ldr	r3, [r3, #0]
 8019288:	62fb      	str	r3, [r7, #44]	; 0x2c
 801928a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801928c:	2b00      	cmp	r3, #0
 801928e:	d1f4      	bne.n	801927a <ip4_reass+0x252>
 8019290:	e000      	b.n	8019294 <ip4_reass+0x26c>
          break;
 8019292:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8019294:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019296:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019298:	f7ff fd2e 	bl	8018cf8 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801929c:	6878      	ldr	r0, [r7, #4]
 801929e:	f7f7 faa9 	bl	80107f4 <pbuf_clen>
 80192a2:	4603      	mov	r3, r0
 80192a4:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80192a6:	4b1f      	ldr	r3, [pc, #124]	; (8019324 <ip4_reass+0x2fc>)
 80192a8:	881b      	ldrh	r3, [r3, #0]
 80192aa:	8c3a      	ldrh	r2, [r7, #32]
 80192ac:	429a      	cmp	r2, r3
 80192ae:	d906      	bls.n	80192be <ip4_reass+0x296>
 80192b0:	4b1e      	ldr	r3, [pc, #120]	; (801932c <ip4_reass+0x304>)
 80192b2:	f240 229b 	movw	r2, #667	; 0x29b
 80192b6:	491e      	ldr	r1, [pc, #120]	; (8019330 <ip4_reass+0x308>)
 80192b8:	481e      	ldr	r0, [pc, #120]	; (8019334 <ip4_reass+0x30c>)
 80192ba:	f000 fed3 	bl	801a064 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80192be:	4b19      	ldr	r3, [pc, #100]	; (8019324 <ip4_reass+0x2fc>)
 80192c0:	881a      	ldrh	r2, [r3, #0]
 80192c2:	8c3b      	ldrh	r3, [r7, #32]
 80192c4:	1ad3      	subs	r3, r2, r3
 80192c6:	b29a      	uxth	r2, r3
 80192c8:	4b16      	ldr	r3, [pc, #88]	; (8019324 <ip4_reass+0x2fc>)
 80192ca:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	e03c      	b.n	801934a <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80192d0:	2300      	movs	r3, #0
 80192d2:	e03a      	b.n	801934a <ip4_reass+0x322>
      goto nullreturn_ipr;
 80192d4:	bf00      	nop
 80192d6:	e000      	b.n	80192da <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80192d8:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80192da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192dc:	2b00      	cmp	r3, #0
 80192de:	d106      	bne.n	80192ee <ip4_reass+0x2c6>
 80192e0:	4b12      	ldr	r3, [pc, #72]	; (801932c <ip4_reass+0x304>)
 80192e2:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80192e6:	4914      	ldr	r1, [pc, #80]	; (8019338 <ip4_reass+0x310>)
 80192e8:	4812      	ldr	r0, [pc, #72]	; (8019334 <ip4_reass+0x30c>)
 80192ea:	f000 febb 	bl	801a064 <iprintf>
  if (ipr->p == NULL) {
 80192ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192f0:	685b      	ldr	r3, [r3, #4]
 80192f2:	2b00      	cmp	r3, #0
 80192f4:	d124      	bne.n	8019340 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80192f6:	4b0c      	ldr	r3, [pc, #48]	; (8019328 <ip4_reass+0x300>)
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80192fc:	429a      	cmp	r2, r3
 80192fe:	d006      	beq.n	801930e <ip4_reass+0x2e6>
 8019300:	4b0a      	ldr	r3, [pc, #40]	; (801932c <ip4_reass+0x304>)
 8019302:	f240 22ab 	movw	r2, #683	; 0x2ab
 8019306:	490d      	ldr	r1, [pc, #52]	; (801933c <ip4_reass+0x314>)
 8019308:	480a      	ldr	r0, [pc, #40]	; (8019334 <ip4_reass+0x30c>)
 801930a:	f000 feab 	bl	801a064 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801930e:	2100      	movs	r1, #0
 8019310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019312:	f7ff fcf1 	bl	8018cf8 <ip_reass_dequeue_datagram>
 8019316:	e014      	b.n	8019342 <ip4_reass+0x31a>
    goto nullreturn;
 8019318:	bf00      	nop
 801931a:	e012      	b.n	8019342 <ip4_reass+0x31a>
    goto nullreturn;
 801931c:	bf00      	nop
 801931e:	e010      	b.n	8019342 <ip4_reass+0x31a>
      goto nullreturn;
 8019320:	bf00      	nop
 8019322:	e00e      	b.n	8019342 <ip4_reass+0x31a>
 8019324:	20000a84 	.word	0x20000a84
 8019328:	20000a80 	.word	0x20000a80
 801932c:	0801df3c 	.word	0x0801df3c
 8019330:	0801e0ac 	.word	0x0801e0ac
 8019334:	0801df84 	.word	0x0801df84
 8019338:	0801e0c8 	.word	0x0801e0c8
 801933c:	0801e0d4 	.word	0x0801e0d4
  }

nullreturn:
 8019340:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8019342:	6878      	ldr	r0, [r7, #4]
 8019344:	f7f7 f9ce 	bl	80106e4 <pbuf_free>
  return NULL;
 8019348:	2300      	movs	r3, #0
}
 801934a:	4618      	mov	r0, r3
 801934c:	3738      	adds	r7, #56	; 0x38
 801934e:	46bd      	mov	sp, r7
 8019350:	bd80      	pop	{r7, pc}
 8019352:	bf00      	nop

08019354 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019354:	b580      	push	{r7, lr}
 8019356:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8019358:	2005      	movs	r0, #5
 801935a:	f7f6 fb65 	bl	800fa28 <memp_malloc>
 801935e:	4603      	mov	r3, r0
}
 8019360:	4618      	mov	r0, r3
 8019362:	bd80      	pop	{r7, pc}

08019364 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019364:	b580      	push	{r7, lr}
 8019366:	b082      	sub	sp, #8
 8019368:	af00      	add	r7, sp, #0
 801936a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801936c:	687b      	ldr	r3, [r7, #4]
 801936e:	2b00      	cmp	r3, #0
 8019370:	d106      	bne.n	8019380 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019372:	4b07      	ldr	r3, [pc, #28]	; (8019390 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019374:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8019378:	4906      	ldr	r1, [pc, #24]	; (8019394 <ip_frag_free_pbuf_custom_ref+0x30>)
 801937a:	4807      	ldr	r0, [pc, #28]	; (8019398 <ip_frag_free_pbuf_custom_ref+0x34>)
 801937c:	f000 fe72 	bl	801a064 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019380:	6879      	ldr	r1, [r7, #4]
 8019382:	2005      	movs	r0, #5
 8019384:	f7f6 fb9c 	bl	800fac0 <memp_free>
}
 8019388:	bf00      	nop
 801938a:	3708      	adds	r7, #8
 801938c:	46bd      	mov	sp, r7
 801938e:	bd80      	pop	{r7, pc}
 8019390:	0801df3c 	.word	0x0801df3c
 8019394:	0801e0f4 	.word	0x0801e0f4
 8019398:	0801df84 	.word	0x0801df84

0801939c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801939c:	b580      	push	{r7, lr}
 801939e:	b084      	sub	sp, #16
 80193a0:	af00      	add	r7, sp, #0
 80193a2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80193a8:	68fb      	ldr	r3, [r7, #12]
 80193aa:	2b00      	cmp	r3, #0
 80193ac:	d106      	bne.n	80193bc <ipfrag_free_pbuf_custom+0x20>
 80193ae:	4b11      	ldr	r3, [pc, #68]	; (80193f4 <ipfrag_free_pbuf_custom+0x58>)
 80193b0:	f240 22ce 	movw	r2, #718	; 0x2ce
 80193b4:	4910      	ldr	r1, [pc, #64]	; (80193f8 <ipfrag_free_pbuf_custom+0x5c>)
 80193b6:	4811      	ldr	r0, [pc, #68]	; (80193fc <ipfrag_free_pbuf_custom+0x60>)
 80193b8:	f000 fe54 	bl	801a064 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80193bc:	68fa      	ldr	r2, [r7, #12]
 80193be:	687b      	ldr	r3, [r7, #4]
 80193c0:	429a      	cmp	r2, r3
 80193c2:	d006      	beq.n	80193d2 <ipfrag_free_pbuf_custom+0x36>
 80193c4:	4b0b      	ldr	r3, [pc, #44]	; (80193f4 <ipfrag_free_pbuf_custom+0x58>)
 80193c6:	f240 22cf 	movw	r2, #719	; 0x2cf
 80193ca:	490d      	ldr	r1, [pc, #52]	; (8019400 <ipfrag_free_pbuf_custom+0x64>)
 80193cc:	480b      	ldr	r0, [pc, #44]	; (80193fc <ipfrag_free_pbuf_custom+0x60>)
 80193ce:	f000 fe49 	bl	801a064 <iprintf>
  if (pcr->original != NULL) {
 80193d2:	68fb      	ldr	r3, [r7, #12]
 80193d4:	695b      	ldr	r3, [r3, #20]
 80193d6:	2b00      	cmp	r3, #0
 80193d8:	d004      	beq.n	80193e4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80193da:	68fb      	ldr	r3, [r7, #12]
 80193dc:	695b      	ldr	r3, [r3, #20]
 80193de:	4618      	mov	r0, r3
 80193e0:	f7f7 f980 	bl	80106e4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80193e4:	68f8      	ldr	r0, [r7, #12]
 80193e6:	f7ff ffbd 	bl	8019364 <ip_frag_free_pbuf_custom_ref>
}
 80193ea:	bf00      	nop
 80193ec:	3710      	adds	r7, #16
 80193ee:	46bd      	mov	sp, r7
 80193f0:	bd80      	pop	{r7, pc}
 80193f2:	bf00      	nop
 80193f4:	0801df3c 	.word	0x0801df3c
 80193f8:	0801e100 	.word	0x0801e100
 80193fc:	0801df84 	.word	0x0801df84
 8019400:	0801e10c 	.word	0x0801e10c

08019404 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8019404:	b580      	push	{r7, lr}
 8019406:	b094      	sub	sp, #80	; 0x50
 8019408:	af02      	add	r7, sp, #8
 801940a:	60f8      	str	r0, [r7, #12]
 801940c:	60b9      	str	r1, [r7, #8]
 801940e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8019410:	2300      	movs	r3, #0
 8019412:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8019416:	68bb      	ldr	r3, [r7, #8]
 8019418:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801941a:	3b14      	subs	r3, #20
 801941c:	2b00      	cmp	r3, #0
 801941e:	da00      	bge.n	8019422 <ip4_frag+0x1e>
 8019420:	3307      	adds	r3, #7
 8019422:	10db      	asrs	r3, r3, #3
 8019424:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8019426:	2314      	movs	r3, #20
 8019428:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801942a:	68fb      	ldr	r3, [r7, #12]
 801942c:	685b      	ldr	r3, [r3, #4]
 801942e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8019430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019432:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8019434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019436:	781b      	ldrb	r3, [r3, #0]
 8019438:	f003 030f 	and.w	r3, r3, #15
 801943c:	b2db      	uxtb	r3, r3
 801943e:	009b      	lsls	r3, r3, #2
 8019440:	b2db      	uxtb	r3, r3
 8019442:	2b14      	cmp	r3, #20
 8019444:	d002      	beq.n	801944c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8019446:	f06f 0305 	mvn.w	r3, #5
 801944a:	e110      	b.n	801966e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801944c:	68fb      	ldr	r3, [r7, #12]
 801944e:	895b      	ldrh	r3, [r3, #10]
 8019450:	2b13      	cmp	r3, #19
 8019452:	d809      	bhi.n	8019468 <ip4_frag+0x64>
 8019454:	4b88      	ldr	r3, [pc, #544]	; (8019678 <ip4_frag+0x274>)
 8019456:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801945a:	4988      	ldr	r1, [pc, #544]	; (801967c <ip4_frag+0x278>)
 801945c:	4888      	ldr	r0, [pc, #544]	; (8019680 <ip4_frag+0x27c>)
 801945e:	f000 fe01 	bl	801a064 <iprintf>
 8019462:	f06f 0305 	mvn.w	r3, #5
 8019466:	e102      	b.n	801966e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8019468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801946a:	88db      	ldrh	r3, [r3, #6]
 801946c:	b29b      	uxth	r3, r3
 801946e:	4618      	mov	r0, r3
 8019470:	f7f5 fe75 	bl	800f15e <lwip_htons>
 8019474:	4603      	mov	r3, r0
 8019476:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8019478:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801947a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801947e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019482:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019484:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8019488:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801948a:	68fb      	ldr	r3, [r7, #12]
 801948c:	891b      	ldrh	r3, [r3, #8]
 801948e:	3b14      	subs	r3, #20
 8019490:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8019494:	e0e1      	b.n	801965a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8019496:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019498:	00db      	lsls	r3, r3, #3
 801949a:	b29b      	uxth	r3, r3
 801949c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80194a0:	4293      	cmp	r3, r2
 80194a2:	bf28      	it	cs
 80194a4:	4613      	movcs	r3, r2
 80194a6:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80194a8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80194ac:	2114      	movs	r1, #20
 80194ae:	200e      	movs	r0, #14
 80194b0:	f7f6 fe34 	bl	801011c <pbuf_alloc>
 80194b4:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80194b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	f000 80d5 	beq.w	8019668 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80194be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194c0:	895b      	ldrh	r3, [r3, #10]
 80194c2:	2b13      	cmp	r3, #19
 80194c4:	d806      	bhi.n	80194d4 <ip4_frag+0xd0>
 80194c6:	4b6c      	ldr	r3, [pc, #432]	; (8019678 <ip4_frag+0x274>)
 80194c8:	f44f 7249 	mov.w	r2, #804	; 0x324
 80194cc:	496d      	ldr	r1, [pc, #436]	; (8019684 <ip4_frag+0x280>)
 80194ce:	486c      	ldr	r0, [pc, #432]	; (8019680 <ip4_frag+0x27c>)
 80194d0:	f000 fdc8 	bl	801a064 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80194d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194d6:	685b      	ldr	r3, [r3, #4]
 80194d8:	2214      	movs	r2, #20
 80194da:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80194dc:	4618      	mov	r0, r3
 80194de:	f000 fd01 	bl	8019ee4 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80194e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194e4:	685b      	ldr	r3, [r3, #4]
 80194e6:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80194e8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80194ea:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80194ee:	e064      	b.n	80195ba <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80194f0:	68fb      	ldr	r3, [r7, #12]
 80194f2:	895a      	ldrh	r2, [r3, #10]
 80194f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80194f6:	1ad3      	subs	r3, r2, r3
 80194f8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80194fa:	68fb      	ldr	r3, [r7, #12]
 80194fc:	895b      	ldrh	r3, [r3, #10]
 80194fe:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019500:	429a      	cmp	r2, r3
 8019502:	d906      	bls.n	8019512 <ip4_frag+0x10e>
 8019504:	4b5c      	ldr	r3, [pc, #368]	; (8019678 <ip4_frag+0x274>)
 8019506:	f240 322d 	movw	r2, #813	; 0x32d
 801950a:	495f      	ldr	r1, [pc, #380]	; (8019688 <ip4_frag+0x284>)
 801950c:	485c      	ldr	r0, [pc, #368]	; (8019680 <ip4_frag+0x27c>)
 801950e:	f000 fda9 	bl	801a064 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8019512:	8bfa      	ldrh	r2, [r7, #30]
 8019514:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019518:	4293      	cmp	r3, r2
 801951a:	bf28      	it	cs
 801951c:	4613      	movcs	r3, r2
 801951e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8019522:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019526:	2b00      	cmp	r3, #0
 8019528:	d105      	bne.n	8019536 <ip4_frag+0x132>
        poff = 0;
 801952a:	2300      	movs	r3, #0
 801952c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801952e:	68fb      	ldr	r3, [r7, #12]
 8019530:	681b      	ldr	r3, [r3, #0]
 8019532:	60fb      	str	r3, [r7, #12]
        continue;
 8019534:	e041      	b.n	80195ba <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8019536:	f7ff ff0d 	bl	8019354 <ip_frag_alloc_pbuf_custom_ref>
 801953a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801953c:	69bb      	ldr	r3, [r7, #24]
 801953e:	2b00      	cmp	r3, #0
 8019540:	d103      	bne.n	801954a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8019542:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019544:	f7f7 f8ce 	bl	80106e4 <pbuf_free>
        goto memerr;
 8019548:	e08f      	b.n	801966a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801954a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801954c:	68fb      	ldr	r3, [r7, #12]
 801954e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019550:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019552:	4413      	add	r3, r2
 8019554:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8019558:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801955c:	9201      	str	r2, [sp, #4]
 801955e:	9300      	str	r3, [sp, #0]
 8019560:	4603      	mov	r3, r0
 8019562:	2241      	movs	r2, #65	; 0x41
 8019564:	2000      	movs	r0, #0
 8019566:	f7f6 ff03 	bl	8010370 <pbuf_alloced_custom>
 801956a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801956c:	697b      	ldr	r3, [r7, #20]
 801956e:	2b00      	cmp	r3, #0
 8019570:	d106      	bne.n	8019580 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019572:	69b8      	ldr	r0, [r7, #24]
 8019574:	f7ff fef6 	bl	8019364 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8019578:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801957a:	f7f7 f8b3 	bl	80106e4 <pbuf_free>
        goto memerr;
 801957e:	e074      	b.n	801966a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8019580:	68f8      	ldr	r0, [r7, #12]
 8019582:	f7f7 f94f 	bl	8010824 <pbuf_ref>
      pcr->original = p;
 8019586:	69bb      	ldr	r3, [r7, #24]
 8019588:	68fa      	ldr	r2, [r7, #12]
 801958a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801958c:	69bb      	ldr	r3, [r7, #24]
 801958e:	4a3f      	ldr	r2, [pc, #252]	; (801968c <ip4_frag+0x288>)
 8019590:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8019592:	6979      	ldr	r1, [r7, #20]
 8019594:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019596:	f7f7 f967 	bl	8010868 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801959a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801959e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80195a2:	1ad3      	subs	r3, r2, r3
 80195a4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80195a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80195ac:	2b00      	cmp	r3, #0
 80195ae:	d004      	beq.n	80195ba <ip4_frag+0x1b6>
        poff = 0;
 80195b0:	2300      	movs	r3, #0
 80195b2:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80195b4:	68fb      	ldr	r3, [r7, #12]
 80195b6:	681b      	ldr	r3, [r3, #0]
 80195b8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80195ba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80195be:	2b00      	cmp	r3, #0
 80195c0:	d196      	bne.n	80194f0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80195c2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80195c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80195c8:	4413      	add	r3, r2
 80195ca:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80195cc:	68bb      	ldr	r3, [r7, #8]
 80195ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80195d0:	f1a3 0213 	sub.w	r2, r3, #19
 80195d4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80195d8:	429a      	cmp	r2, r3
 80195da:	bfcc      	ite	gt
 80195dc:	2301      	movgt	r3, #1
 80195de:	2300      	movle	r3, #0
 80195e0:	b2db      	uxtb	r3, r3
 80195e2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80195e4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80195e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80195ec:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 80195ee:	6a3b      	ldr	r3, [r7, #32]
 80195f0:	2b00      	cmp	r3, #0
 80195f2:	d002      	beq.n	80195fa <ip4_frag+0x1f6>
 80195f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d003      	beq.n	8019602 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80195fa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80195fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019600:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8019602:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019604:	4618      	mov	r0, r3
 8019606:	f7f5 fdaa 	bl	800f15e <lwip_htons>
 801960a:	4603      	mov	r3, r0
 801960c:	461a      	mov	r2, r3
 801960e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019610:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8019612:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019614:	3314      	adds	r3, #20
 8019616:	b29b      	uxth	r3, r3
 8019618:	4618      	mov	r0, r3
 801961a:	f7f5 fda0 	bl	800f15e <lwip_htons>
 801961e:	4603      	mov	r3, r0
 8019620:	461a      	mov	r2, r3
 8019622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019624:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8019626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019628:	2200      	movs	r2, #0
 801962a:	729a      	strb	r2, [r3, #10]
 801962c:	2200      	movs	r2, #0
 801962e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019630:	68bb      	ldr	r3, [r7, #8]
 8019632:	695b      	ldr	r3, [r3, #20]
 8019634:	687a      	ldr	r2, [r7, #4]
 8019636:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019638:	68b8      	ldr	r0, [r7, #8]
 801963a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801963c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801963e:	f7f7 f851 	bl	80106e4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8019642:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019646:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019648:	1ad3      	subs	r3, r2, r3
 801964a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801964e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8019652:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019654:	4413      	add	r3, r2
 8019656:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801965a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801965e:	2b00      	cmp	r3, #0
 8019660:	f47f af19 	bne.w	8019496 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8019664:	2300      	movs	r3, #0
 8019666:	e002      	b.n	801966e <ip4_frag+0x26a>
      goto memerr;
 8019668:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801966a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801966e:	4618      	mov	r0, r3
 8019670:	3748      	adds	r7, #72	; 0x48
 8019672:	46bd      	mov	sp, r7
 8019674:	bd80      	pop	{r7, pc}
 8019676:	bf00      	nop
 8019678:	0801df3c 	.word	0x0801df3c
 801967c:	0801e118 	.word	0x0801e118
 8019680:	0801df84 	.word	0x0801df84
 8019684:	0801e134 	.word	0x0801e134
 8019688:	0801e154 	.word	0x0801e154
 801968c:	0801939d 	.word	0x0801939d

08019690 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8019690:	b580      	push	{r7, lr}
 8019692:	b086      	sub	sp, #24
 8019694:	af00      	add	r7, sp, #0
 8019696:	6078      	str	r0, [r7, #4]
 8019698:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801969a:	230e      	movs	r3, #14
 801969c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801969e:	687b      	ldr	r3, [r7, #4]
 80196a0:	895b      	ldrh	r3, [r3, #10]
 80196a2:	2b0e      	cmp	r3, #14
 80196a4:	d96e      	bls.n	8019784 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80196a6:	687b      	ldr	r3, [r7, #4]
 80196a8:	7bdb      	ldrb	r3, [r3, #15]
 80196aa:	2b00      	cmp	r3, #0
 80196ac:	d106      	bne.n	80196bc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80196ae:	683b      	ldr	r3, [r7, #0]
 80196b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80196b4:	3301      	adds	r3, #1
 80196b6:	b2da      	uxtb	r2, r3
 80196b8:	687b      	ldr	r3, [r7, #4]
 80196ba:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	685b      	ldr	r3, [r3, #4]
 80196c0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80196c2:	693b      	ldr	r3, [r7, #16]
 80196c4:	7b1a      	ldrb	r2, [r3, #12]
 80196c6:	7b5b      	ldrb	r3, [r3, #13]
 80196c8:	021b      	lsls	r3, r3, #8
 80196ca:	4313      	orrs	r3, r2
 80196cc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80196ce:	693b      	ldr	r3, [r7, #16]
 80196d0:	781b      	ldrb	r3, [r3, #0]
 80196d2:	f003 0301 	and.w	r3, r3, #1
 80196d6:	2b00      	cmp	r3, #0
 80196d8:	d023      	beq.n	8019722 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80196da:	693b      	ldr	r3, [r7, #16]
 80196dc:	781b      	ldrb	r3, [r3, #0]
 80196de:	2b01      	cmp	r3, #1
 80196e0:	d10f      	bne.n	8019702 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80196e2:	693b      	ldr	r3, [r7, #16]
 80196e4:	785b      	ldrb	r3, [r3, #1]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d11b      	bne.n	8019722 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80196ea:	693b      	ldr	r3, [r7, #16]
 80196ec:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80196ee:	2b5e      	cmp	r3, #94	; 0x5e
 80196f0:	d117      	bne.n	8019722 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80196f2:	687b      	ldr	r3, [r7, #4]
 80196f4:	7b5b      	ldrb	r3, [r3, #13]
 80196f6:	f043 0310 	orr.w	r3, r3, #16
 80196fa:	b2da      	uxtb	r2, r3
 80196fc:	687b      	ldr	r3, [r7, #4]
 80196fe:	735a      	strb	r2, [r3, #13]
 8019700:	e00f      	b.n	8019722 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8019702:	693b      	ldr	r3, [r7, #16]
 8019704:	2206      	movs	r2, #6
 8019706:	4928      	ldr	r1, [pc, #160]	; (80197a8 <ethernet_input+0x118>)
 8019708:	4618      	mov	r0, r3
 801970a:	f000 fbdd 	bl	8019ec8 <memcmp>
 801970e:	4603      	mov	r3, r0
 8019710:	2b00      	cmp	r3, #0
 8019712:	d106      	bne.n	8019722 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8019714:	687b      	ldr	r3, [r7, #4]
 8019716:	7b5b      	ldrb	r3, [r3, #13]
 8019718:	f043 0308 	orr.w	r3, r3, #8
 801971c:	b2da      	uxtb	r2, r3
 801971e:	687b      	ldr	r3, [r7, #4]
 8019720:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8019722:	89fb      	ldrh	r3, [r7, #14]
 8019724:	2b08      	cmp	r3, #8
 8019726:	d003      	beq.n	8019730 <ethernet_input+0xa0>
 8019728:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801972c:	d014      	beq.n	8019758 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801972e:	e032      	b.n	8019796 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019730:	683b      	ldr	r3, [r7, #0]
 8019732:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019736:	f003 0308 	and.w	r3, r3, #8
 801973a:	2b00      	cmp	r3, #0
 801973c:	d024      	beq.n	8019788 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801973e:	8afb      	ldrh	r3, [r7, #22]
 8019740:	4619      	mov	r1, r3
 8019742:	6878      	ldr	r0, [r7, #4]
 8019744:	f7f6 ff48 	bl	80105d8 <pbuf_remove_header>
 8019748:	4603      	mov	r3, r0
 801974a:	2b00      	cmp	r3, #0
 801974c:	d11e      	bne.n	801978c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801974e:	6839      	ldr	r1, [r7, #0]
 8019750:	6878      	ldr	r0, [r7, #4]
 8019752:	f7fe ff27 	bl	80185a4 <ip4_input>
      break;
 8019756:	e013      	b.n	8019780 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019758:	683b      	ldr	r3, [r7, #0]
 801975a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801975e:	f003 0308 	and.w	r3, r3, #8
 8019762:	2b00      	cmp	r3, #0
 8019764:	d014      	beq.n	8019790 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019766:	8afb      	ldrh	r3, [r7, #22]
 8019768:	4619      	mov	r1, r3
 801976a:	6878      	ldr	r0, [r7, #4]
 801976c:	f7f6 ff34 	bl	80105d8 <pbuf_remove_header>
 8019770:	4603      	mov	r3, r0
 8019772:	2b00      	cmp	r3, #0
 8019774:	d10e      	bne.n	8019794 <ethernet_input+0x104>
        etharp_input(p, netif);
 8019776:	6839      	ldr	r1, [r7, #0]
 8019778:	6878      	ldr	r0, [r7, #4]
 801977a:	f7fe f8c7 	bl	801790c <etharp_input>
      break;
 801977e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019780:	2300      	movs	r3, #0
 8019782:	e00c      	b.n	801979e <ethernet_input+0x10e>
    goto free_and_return;
 8019784:	bf00      	nop
 8019786:	e006      	b.n	8019796 <ethernet_input+0x106>
        goto free_and_return;
 8019788:	bf00      	nop
 801978a:	e004      	b.n	8019796 <ethernet_input+0x106>
        goto free_and_return;
 801978c:	bf00      	nop
 801978e:	e002      	b.n	8019796 <ethernet_input+0x106>
        goto free_and_return;
 8019790:	bf00      	nop
 8019792:	e000      	b.n	8019796 <ethernet_input+0x106>
        goto free_and_return;
 8019794:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8019796:	6878      	ldr	r0, [r7, #4]
 8019798:	f7f6 ffa4 	bl	80106e4 <pbuf_free>
  return ERR_OK;
 801979c:	2300      	movs	r3, #0
}
 801979e:	4618      	mov	r0, r3
 80197a0:	3718      	adds	r7, #24
 80197a2:	46bd      	mov	sp, r7
 80197a4:	bd80      	pop	{r7, pc}
 80197a6:	bf00      	nop
 80197a8:	08094cc4 	.word	0x08094cc4

080197ac <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80197ac:	b580      	push	{r7, lr}
 80197ae:	b086      	sub	sp, #24
 80197b0:	af00      	add	r7, sp, #0
 80197b2:	60f8      	str	r0, [r7, #12]
 80197b4:	60b9      	str	r1, [r7, #8]
 80197b6:	607a      	str	r2, [r7, #4]
 80197b8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80197ba:	8c3b      	ldrh	r3, [r7, #32]
 80197bc:	4618      	mov	r0, r3
 80197be:	f7f5 fcce 	bl	800f15e <lwip_htons>
 80197c2:	4603      	mov	r3, r0
 80197c4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80197c6:	210e      	movs	r1, #14
 80197c8:	68b8      	ldr	r0, [r7, #8]
 80197ca:	f7f6 fef5 	bl	80105b8 <pbuf_add_header>
 80197ce:	4603      	mov	r3, r0
 80197d0:	2b00      	cmp	r3, #0
 80197d2:	d125      	bne.n	8019820 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80197d4:	68bb      	ldr	r3, [r7, #8]
 80197d6:	685b      	ldr	r3, [r3, #4]
 80197d8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80197da:	693b      	ldr	r3, [r7, #16]
 80197dc:	8afa      	ldrh	r2, [r7, #22]
 80197de:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80197e0:	693b      	ldr	r3, [r7, #16]
 80197e2:	2206      	movs	r2, #6
 80197e4:	6839      	ldr	r1, [r7, #0]
 80197e6:	4618      	mov	r0, r3
 80197e8:	f000 fb7c 	bl	8019ee4 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80197ec:	693b      	ldr	r3, [r7, #16]
 80197ee:	3306      	adds	r3, #6
 80197f0:	2206      	movs	r2, #6
 80197f2:	6879      	ldr	r1, [r7, #4]
 80197f4:	4618      	mov	r0, r3
 80197f6:	f000 fb75 	bl	8019ee4 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80197fa:	68fb      	ldr	r3, [r7, #12]
 80197fc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019800:	2b06      	cmp	r3, #6
 8019802:	d006      	beq.n	8019812 <ethernet_output+0x66>
 8019804:	4b0a      	ldr	r3, [pc, #40]	; (8019830 <ethernet_output+0x84>)
 8019806:	f44f 7299 	mov.w	r2, #306	; 0x132
 801980a:	490a      	ldr	r1, [pc, #40]	; (8019834 <ethernet_output+0x88>)
 801980c:	480a      	ldr	r0, [pc, #40]	; (8019838 <ethernet_output+0x8c>)
 801980e:	f000 fc29 	bl	801a064 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8019812:	68fb      	ldr	r3, [r7, #12]
 8019814:	699b      	ldr	r3, [r3, #24]
 8019816:	68b9      	ldr	r1, [r7, #8]
 8019818:	68f8      	ldr	r0, [r7, #12]
 801981a:	4798      	blx	r3
 801981c:	4603      	mov	r3, r0
 801981e:	e002      	b.n	8019826 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8019820:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8019822:	f06f 0301 	mvn.w	r3, #1
}
 8019826:	4618      	mov	r0, r3
 8019828:	3718      	adds	r7, #24
 801982a:	46bd      	mov	sp, r7
 801982c:	bd80      	pop	{r7, pc}
 801982e:	bf00      	nop
 8019830:	0801e164 	.word	0x0801e164
 8019834:	0801e19c 	.word	0x0801e19c
 8019838:	0801e1d0 	.word	0x0801e1d0

0801983c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 801983c:	b580      	push	{r7, lr}
 801983e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8019840:	2201      	movs	r2, #1
 8019842:	490e      	ldr	r1, [pc, #56]	; (801987c <MX_USB_HOST_Init+0x40>)
 8019844:	480e      	ldr	r0, [pc, #56]	; (8019880 <MX_USB_HOST_Init+0x44>)
 8019846:	f7f3 ff0d 	bl	800d664 <USBH_Init>
 801984a:	4603      	mov	r3, r0
 801984c:	2b00      	cmp	r3, #0
 801984e:	d001      	beq.n	8019854 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8019850:	f7e8 f882 	bl	8001958 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8019854:	490b      	ldr	r1, [pc, #44]	; (8019884 <MX_USB_HOST_Init+0x48>)
 8019856:	480a      	ldr	r0, [pc, #40]	; (8019880 <MX_USB_HOST_Init+0x44>)
 8019858:	f7f3 ffa0 	bl	800d79c <USBH_RegisterClass>
 801985c:	4603      	mov	r3, r0
 801985e:	2b00      	cmp	r3, #0
 8019860:	d001      	beq.n	8019866 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8019862:	f7e8 f879 	bl	8001958 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8019866:	4806      	ldr	r0, [pc, #24]	; (8019880 <MX_USB_HOST_Init+0x44>)
 8019868:	f7f4 f886 	bl	800d978 <USBH_Start>
 801986c:	4603      	mov	r3, r0
 801986e:	2b00      	cmp	r3, #0
 8019870:	d001      	beq.n	8019876 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8019872:	f7e8 f871 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8019876:	bf00      	nop
 8019878:	bd80      	pop	{r7, pc}
 801987a:	bf00      	nop
 801987c:	0801989d 	.word	0x0801989d
 8019880:	2001bca4 	.word	0x2001bca4
 8019884:	20000088 	.word	0x20000088

08019888 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8019888:	b580      	push	{r7, lr}
 801988a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 801988c:	4802      	ldr	r0, [pc, #8]	; (8019898 <MX_USB_HOST_Process+0x10>)
 801988e:	f7f4 f883 	bl	800d998 <USBH_Process>
}
 8019892:	bf00      	nop
 8019894:	bd80      	pop	{r7, pc}
 8019896:	bf00      	nop
 8019898:	2001bca4 	.word	0x2001bca4

0801989c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 801989c:	b480      	push	{r7}
 801989e:	b083      	sub	sp, #12
 80198a0:	af00      	add	r7, sp, #0
 80198a2:	6078      	str	r0, [r7, #4]
 80198a4:	460b      	mov	r3, r1
 80198a6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80198a8:	78fb      	ldrb	r3, [r7, #3]
 80198aa:	3b01      	subs	r3, #1
 80198ac:	2b04      	cmp	r3, #4
 80198ae:	d819      	bhi.n	80198e4 <USBH_UserProcess+0x48>
 80198b0:	a201      	add	r2, pc, #4	; (adr r2, 80198b8 <USBH_UserProcess+0x1c>)
 80198b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80198b6:	bf00      	nop
 80198b8:	080198e5 	.word	0x080198e5
 80198bc:	080198d5 	.word	0x080198d5
 80198c0:	080198e5 	.word	0x080198e5
 80198c4:	080198dd 	.word	0x080198dd
 80198c8:	080198cd 	.word	0x080198cd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80198cc:	4b09      	ldr	r3, [pc, #36]	; (80198f4 <USBH_UserProcess+0x58>)
 80198ce:	2203      	movs	r2, #3
 80198d0:	701a      	strb	r2, [r3, #0]
  break;
 80198d2:	e008      	b.n	80198e6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80198d4:	4b07      	ldr	r3, [pc, #28]	; (80198f4 <USBH_UserProcess+0x58>)
 80198d6:	2202      	movs	r2, #2
 80198d8:	701a      	strb	r2, [r3, #0]
  break;
 80198da:	e004      	b.n	80198e6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80198dc:	4b05      	ldr	r3, [pc, #20]	; (80198f4 <USBH_UserProcess+0x58>)
 80198de:	2201      	movs	r2, #1
 80198e0:	701a      	strb	r2, [r3, #0]
  break;
 80198e2:	e000      	b.n	80198e6 <USBH_UserProcess+0x4a>

  default:
  break;
 80198e4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80198e6:	bf00      	nop
 80198e8:	370c      	adds	r7, #12
 80198ea:	46bd      	mov	sp, r7
 80198ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198f0:	4770      	bx	lr
 80198f2:	bf00      	nop
 80198f4:	20000a86 	.word	0x20000a86

080198f8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80198f8:	b580      	push	{r7, lr}
 80198fa:	b08a      	sub	sp, #40	; 0x28
 80198fc:	af00      	add	r7, sp, #0
 80198fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019900:	f107 0314 	add.w	r3, r7, #20
 8019904:	2200      	movs	r2, #0
 8019906:	601a      	str	r2, [r3, #0]
 8019908:	605a      	str	r2, [r3, #4]
 801990a:	609a      	str	r2, [r3, #8]
 801990c:	60da      	str	r2, [r3, #12]
 801990e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	681b      	ldr	r3, [r3, #0]
 8019914:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8019918:	d147      	bne.n	80199aa <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801991a:	2300      	movs	r3, #0
 801991c:	613b      	str	r3, [r7, #16]
 801991e:	4b25      	ldr	r3, [pc, #148]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019922:	4a24      	ldr	r2, [pc, #144]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019924:	f043 0301 	orr.w	r3, r3, #1
 8019928:	6313      	str	r3, [r2, #48]	; 0x30
 801992a:	4b22      	ldr	r3, [pc, #136]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 801992c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801992e:	f003 0301 	and.w	r3, r3, #1
 8019932:	613b      	str	r3, [r7, #16]
 8019934:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8019936:	f44f 7300 	mov.w	r3, #512	; 0x200
 801993a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801993c:	2300      	movs	r3, #0
 801993e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019940:	2300      	movs	r3, #0
 8019942:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019944:	f107 0314 	add.w	r3, r7, #20
 8019948:	4619      	mov	r1, r3
 801994a:	481b      	ldr	r0, [pc, #108]	; (80199b8 <HAL_HCD_MspInit+0xc0>)
 801994c:	f7eb ffec 	bl	8005928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8019950:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8019954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019956:	2302      	movs	r3, #2
 8019958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801995a:	2300      	movs	r3, #0
 801995c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801995e:	2303      	movs	r3, #3
 8019960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8019962:	230a      	movs	r3, #10
 8019964:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019966:	f107 0314 	add.w	r3, r7, #20
 801996a:	4619      	mov	r1, r3
 801996c:	4812      	ldr	r0, [pc, #72]	; (80199b8 <HAL_HCD_MspInit+0xc0>)
 801996e:	f7eb ffdb 	bl	8005928 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8019972:	4b10      	ldr	r3, [pc, #64]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019976:	4a0f      	ldr	r2, [pc, #60]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801997c:	6353      	str	r3, [r2, #52]	; 0x34
 801997e:	2300      	movs	r3, #0
 8019980:	60fb      	str	r3, [r7, #12]
 8019982:	4b0c      	ldr	r3, [pc, #48]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019986:	4a0b      	ldr	r2, [pc, #44]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801998c:	6453      	str	r3, [r2, #68]	; 0x44
 801998e:	4b09      	ldr	r3, [pc, #36]	; (80199b4 <HAL_HCD_MspInit+0xbc>)
 8019990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8019996:	60fb      	str	r3, [r7, #12]
 8019998:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 801999a:	2200      	movs	r2, #0
 801999c:	2101      	movs	r1, #1
 801999e:	2043      	movs	r0, #67	; 0x43
 80199a0:	f7e9 f86d 	bl	8002a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80199a4:	2043      	movs	r0, #67	; 0x43
 80199a6:	f7e9 f886 	bl	8002ab6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80199aa:	bf00      	nop
 80199ac:	3728      	adds	r7, #40	; 0x28
 80199ae:	46bd      	mov	sp, r7
 80199b0:	bd80      	pop	{r7, pc}
 80199b2:	bf00      	nop
 80199b4:	40023800 	.word	0x40023800
 80199b8:	40020000 	.word	0x40020000

080199bc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80199bc:	b580      	push	{r7, lr}
 80199be:	b082      	sub	sp, #8
 80199c0:	af00      	add	r7, sp, #0
 80199c2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80199ca:	4618      	mov	r0, r3
 80199cc:	f7f4 fd03 	bl	800e3d6 <USBH_LL_IncTimer>
}
 80199d0:	bf00      	nop
 80199d2:	3708      	adds	r7, #8
 80199d4:	46bd      	mov	sp, r7
 80199d6:	bd80      	pop	{r7, pc}

080199d8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80199d8:	b580      	push	{r7, lr}
 80199da:	b082      	sub	sp, #8
 80199dc:	af00      	add	r7, sp, #0
 80199de:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80199e0:	687b      	ldr	r3, [r7, #4]
 80199e2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80199e6:	4618      	mov	r0, r3
 80199e8:	f7f4 fd3b 	bl	800e462 <USBH_LL_Connect>
}
 80199ec:	bf00      	nop
 80199ee:	3708      	adds	r7, #8
 80199f0:	46bd      	mov	sp, r7
 80199f2:	bd80      	pop	{r7, pc}

080199f4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80199f4:	b580      	push	{r7, lr}
 80199f6:	b082      	sub	sp, #8
 80199f8:	af00      	add	r7, sp, #0
 80199fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80199fc:	687b      	ldr	r3, [r7, #4]
 80199fe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019a02:	4618      	mov	r0, r3
 8019a04:	f7f4 fd44 	bl	800e490 <USBH_LL_Disconnect>
}
 8019a08:	bf00      	nop
 8019a0a:	3708      	adds	r7, #8
 8019a0c:	46bd      	mov	sp, r7
 8019a0e:	bd80      	pop	{r7, pc}

08019a10 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8019a10:	b480      	push	{r7}
 8019a12:	b083      	sub	sp, #12
 8019a14:	af00      	add	r7, sp, #0
 8019a16:	6078      	str	r0, [r7, #4]
 8019a18:	460b      	mov	r3, r1
 8019a1a:	70fb      	strb	r3, [r7, #3]
 8019a1c:	4613      	mov	r3, r2
 8019a1e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8019a20:	bf00      	nop
 8019a22:	370c      	adds	r7, #12
 8019a24:	46bd      	mov	sp, r7
 8019a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a2a:	4770      	bx	lr

08019a2c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8019a2c:	b580      	push	{r7, lr}
 8019a2e:	b082      	sub	sp, #8
 8019a30:	af00      	add	r7, sp, #0
 8019a32:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019a3a:	4618      	mov	r0, r3
 8019a3c:	f7f4 fcf5 	bl	800e42a <USBH_LL_PortEnabled>
}
 8019a40:	bf00      	nop
 8019a42:	3708      	adds	r7, #8
 8019a44:	46bd      	mov	sp, r7
 8019a46:	bd80      	pop	{r7, pc}

08019a48 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8019a48:	b580      	push	{r7, lr}
 8019a4a:	b082      	sub	sp, #8
 8019a4c:	af00      	add	r7, sp, #0
 8019a4e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8019a50:	687b      	ldr	r3, [r7, #4]
 8019a52:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8019a56:	4618      	mov	r0, r3
 8019a58:	f7f4 fcf5 	bl	800e446 <USBH_LL_PortDisabled>
}
 8019a5c:	bf00      	nop
 8019a5e:	3708      	adds	r7, #8
 8019a60:	46bd      	mov	sp, r7
 8019a62:	bd80      	pop	{r7, pc}

08019a64 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8019a64:	b580      	push	{r7, lr}
 8019a66:	b082      	sub	sp, #8
 8019a68:	af00      	add	r7, sp, #0
 8019a6a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8019a72:	2b01      	cmp	r3, #1
 8019a74:	d12a      	bne.n	8019acc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8019a76:	4a18      	ldr	r2, [pc, #96]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019a78:	687b      	ldr	r3, [r7, #4]
 8019a7a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8019a7e:	687b      	ldr	r3, [r7, #4]
 8019a80:	4a15      	ldr	r2, [pc, #84]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019a82:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019a86:	4b14      	ldr	r3, [pc, #80]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019a88:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8019a8c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8019a8e:	4b12      	ldr	r3, [pc, #72]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019a90:	2208      	movs	r2, #8
 8019a92:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8019a94:	4b10      	ldr	r3, [pc, #64]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019a96:	2201      	movs	r2, #1
 8019a98:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019a9a:	4b0f      	ldr	r3, [pc, #60]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019a9c:	2200      	movs	r2, #0
 8019a9e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8019aa0:	4b0d      	ldr	r3, [pc, #52]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019aa2:	2202      	movs	r2, #2
 8019aa4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8019aa6:	4b0c      	ldr	r3, [pc, #48]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019aa8:	2200      	movs	r2, #0
 8019aaa:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8019aac:	480a      	ldr	r0, [pc, #40]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019aae:	f7ec f8d7 	bl	8005c60 <HAL_HCD_Init>
 8019ab2:	4603      	mov	r3, r0
 8019ab4:	2b00      	cmp	r3, #0
 8019ab6:	d001      	beq.n	8019abc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8019ab8:	f7e7 ff4e 	bl	8001958 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8019abc:	4806      	ldr	r0, [pc, #24]	; (8019ad8 <USBH_LL_Init+0x74>)
 8019abe:	f7ec fcba 	bl	8006436 <HAL_HCD_GetCurrentFrame>
 8019ac2:	4603      	mov	r3, r0
 8019ac4:	4619      	mov	r1, r3
 8019ac6:	6878      	ldr	r0, [r7, #4]
 8019ac8:	f7f4 fc76 	bl	800e3b8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8019acc:	2300      	movs	r3, #0
}
 8019ace:	4618      	mov	r0, r3
 8019ad0:	3708      	adds	r7, #8
 8019ad2:	46bd      	mov	sp, r7
 8019ad4:	bd80      	pop	{r7, pc}
 8019ad6:	bf00      	nop
 8019ad8:	2001c07c 	.word	0x2001c07c

08019adc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8019adc:	b580      	push	{r7, lr}
 8019ade:	b084      	sub	sp, #16
 8019ae0:	af00      	add	r7, sp, #0
 8019ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019ae4:	2300      	movs	r3, #0
 8019ae6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019ae8:	2300      	movs	r3, #0
 8019aea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019af2:	4618      	mov	r0, r3
 8019af4:	f7ec fc29 	bl	800634a <HAL_HCD_Start>
 8019af8:	4603      	mov	r3, r0
 8019afa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019afc:	7bfb      	ldrb	r3, [r7, #15]
 8019afe:	4618      	mov	r0, r3
 8019b00:	f000 f982 	bl	8019e08 <USBH_Get_USB_Status>
 8019b04:	4603      	mov	r3, r0
 8019b06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019b08:	7bbb      	ldrb	r3, [r7, #14]
}
 8019b0a:	4618      	mov	r0, r3
 8019b0c:	3710      	adds	r7, #16
 8019b0e:	46bd      	mov	sp, r7
 8019b10:	bd80      	pop	{r7, pc}

08019b12 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8019b12:	b580      	push	{r7, lr}
 8019b14:	b084      	sub	sp, #16
 8019b16:	af00      	add	r7, sp, #0
 8019b18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019b1a:	2300      	movs	r3, #0
 8019b1c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019b1e:	2300      	movs	r3, #0
 8019b20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019b28:	4618      	mov	r0, r3
 8019b2a:	f7ec fc31 	bl	8006390 <HAL_HCD_Stop>
 8019b2e:	4603      	mov	r3, r0
 8019b30:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019b32:	7bfb      	ldrb	r3, [r7, #15]
 8019b34:	4618      	mov	r0, r3
 8019b36:	f000 f967 	bl	8019e08 <USBH_Get_USB_Status>
 8019b3a:	4603      	mov	r3, r0
 8019b3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019b3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8019b40:	4618      	mov	r0, r3
 8019b42:	3710      	adds	r7, #16
 8019b44:	46bd      	mov	sp, r7
 8019b46:	bd80      	pop	{r7, pc}

08019b48 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8019b48:	b580      	push	{r7, lr}
 8019b4a:	b084      	sub	sp, #16
 8019b4c:	af00      	add	r7, sp, #0
 8019b4e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8019b50:	2301      	movs	r3, #1
 8019b52:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019b5a:	4618      	mov	r0, r3
 8019b5c:	f7ec fc79 	bl	8006452 <HAL_HCD_GetCurrentSpeed>
 8019b60:	4603      	mov	r3, r0
 8019b62:	2b02      	cmp	r3, #2
 8019b64:	d00c      	beq.n	8019b80 <USBH_LL_GetSpeed+0x38>
 8019b66:	2b02      	cmp	r3, #2
 8019b68:	d80d      	bhi.n	8019b86 <USBH_LL_GetSpeed+0x3e>
 8019b6a:	2b00      	cmp	r3, #0
 8019b6c:	d002      	beq.n	8019b74 <USBH_LL_GetSpeed+0x2c>
 8019b6e:	2b01      	cmp	r3, #1
 8019b70:	d003      	beq.n	8019b7a <USBH_LL_GetSpeed+0x32>
 8019b72:	e008      	b.n	8019b86 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8019b74:	2300      	movs	r3, #0
 8019b76:	73fb      	strb	r3, [r7, #15]
    break;
 8019b78:	e008      	b.n	8019b8c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8019b7a:	2301      	movs	r3, #1
 8019b7c:	73fb      	strb	r3, [r7, #15]
    break;
 8019b7e:	e005      	b.n	8019b8c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8019b80:	2302      	movs	r3, #2
 8019b82:	73fb      	strb	r3, [r7, #15]
    break;
 8019b84:	e002      	b.n	8019b8c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8019b86:	2301      	movs	r3, #1
 8019b88:	73fb      	strb	r3, [r7, #15]
    break;
 8019b8a:	bf00      	nop
  }
  return  speed;
 8019b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8019b8e:	4618      	mov	r0, r3
 8019b90:	3710      	adds	r7, #16
 8019b92:	46bd      	mov	sp, r7
 8019b94:	bd80      	pop	{r7, pc}

08019b96 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8019b96:	b580      	push	{r7, lr}
 8019b98:	b084      	sub	sp, #16
 8019b9a:	af00      	add	r7, sp, #0
 8019b9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019b9e:	2300      	movs	r3, #0
 8019ba0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019ba2:	2300      	movs	r3, #0
 8019ba4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8019ba6:	687b      	ldr	r3, [r7, #4]
 8019ba8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019bac:	4618      	mov	r0, r3
 8019bae:	f7ec fc0c 	bl	80063ca <HAL_HCD_ResetPort>
 8019bb2:	4603      	mov	r3, r0
 8019bb4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019bb6:	7bfb      	ldrb	r3, [r7, #15]
 8019bb8:	4618      	mov	r0, r3
 8019bba:	f000 f925 	bl	8019e08 <USBH_Get_USB_Status>
 8019bbe:	4603      	mov	r3, r0
 8019bc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019bc2:	7bbb      	ldrb	r3, [r7, #14]
}
 8019bc4:	4618      	mov	r0, r3
 8019bc6:	3710      	adds	r7, #16
 8019bc8:	46bd      	mov	sp, r7
 8019bca:	bd80      	pop	{r7, pc}

08019bcc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019bcc:	b580      	push	{r7, lr}
 8019bce:	b082      	sub	sp, #8
 8019bd0:	af00      	add	r7, sp, #0
 8019bd2:	6078      	str	r0, [r7, #4]
 8019bd4:	460b      	mov	r3, r1
 8019bd6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8019bd8:	687b      	ldr	r3, [r7, #4]
 8019bda:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019bde:	78fa      	ldrb	r2, [r7, #3]
 8019be0:	4611      	mov	r1, r2
 8019be2:	4618      	mov	r0, r3
 8019be4:	f7ec fc13 	bl	800640e <HAL_HCD_HC_GetXferCount>
 8019be8:	4603      	mov	r3, r0
}
 8019bea:	4618      	mov	r0, r3
 8019bec:	3708      	adds	r7, #8
 8019bee:	46bd      	mov	sp, r7
 8019bf0:	bd80      	pop	{r7, pc}

08019bf2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8019bf2:	b590      	push	{r4, r7, lr}
 8019bf4:	b089      	sub	sp, #36	; 0x24
 8019bf6:	af04      	add	r7, sp, #16
 8019bf8:	6078      	str	r0, [r7, #4]
 8019bfa:	4608      	mov	r0, r1
 8019bfc:	4611      	mov	r1, r2
 8019bfe:	461a      	mov	r2, r3
 8019c00:	4603      	mov	r3, r0
 8019c02:	70fb      	strb	r3, [r7, #3]
 8019c04:	460b      	mov	r3, r1
 8019c06:	70bb      	strb	r3, [r7, #2]
 8019c08:	4613      	mov	r3, r2
 8019c0a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019c0c:	2300      	movs	r3, #0
 8019c0e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019c10:	2300      	movs	r3, #0
 8019c12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8019c1a:	787c      	ldrb	r4, [r7, #1]
 8019c1c:	78ba      	ldrb	r2, [r7, #2]
 8019c1e:	78f9      	ldrb	r1, [r7, #3]
 8019c20:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019c22:	9302      	str	r3, [sp, #8]
 8019c24:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019c28:	9301      	str	r3, [sp, #4]
 8019c2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019c2e:	9300      	str	r3, [sp, #0]
 8019c30:	4623      	mov	r3, r4
 8019c32:	f7ec f877 	bl	8005d24 <HAL_HCD_HC_Init>
 8019c36:	4603      	mov	r3, r0
 8019c38:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8019c3a:	7bfb      	ldrb	r3, [r7, #15]
 8019c3c:	4618      	mov	r0, r3
 8019c3e:	f000 f8e3 	bl	8019e08 <USBH_Get_USB_Status>
 8019c42:	4603      	mov	r3, r0
 8019c44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019c46:	7bbb      	ldrb	r3, [r7, #14]
}
 8019c48:	4618      	mov	r0, r3
 8019c4a:	3714      	adds	r7, #20
 8019c4c:	46bd      	mov	sp, r7
 8019c4e:	bd90      	pop	{r4, r7, pc}

08019c50 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019c50:	b580      	push	{r7, lr}
 8019c52:	b084      	sub	sp, #16
 8019c54:	af00      	add	r7, sp, #0
 8019c56:	6078      	str	r0, [r7, #4]
 8019c58:	460b      	mov	r3, r1
 8019c5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019c5c:	2300      	movs	r3, #0
 8019c5e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019c60:	2300      	movs	r3, #0
 8019c62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8019c64:	687b      	ldr	r3, [r7, #4]
 8019c66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019c6a:	78fa      	ldrb	r2, [r7, #3]
 8019c6c:	4611      	mov	r1, r2
 8019c6e:	4618      	mov	r0, r3
 8019c70:	f7ec f8e7 	bl	8005e42 <HAL_HCD_HC_Halt>
 8019c74:	4603      	mov	r3, r0
 8019c76:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019c78:	7bfb      	ldrb	r3, [r7, #15]
 8019c7a:	4618      	mov	r0, r3
 8019c7c:	f000 f8c4 	bl	8019e08 <USBH_Get_USB_Status>
 8019c80:	4603      	mov	r3, r0
 8019c82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019c84:	7bbb      	ldrb	r3, [r7, #14]
}
 8019c86:	4618      	mov	r0, r3
 8019c88:	3710      	adds	r7, #16
 8019c8a:	46bd      	mov	sp, r7
 8019c8c:	bd80      	pop	{r7, pc}

08019c8e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8019c8e:	b590      	push	{r4, r7, lr}
 8019c90:	b089      	sub	sp, #36	; 0x24
 8019c92:	af04      	add	r7, sp, #16
 8019c94:	6078      	str	r0, [r7, #4]
 8019c96:	4608      	mov	r0, r1
 8019c98:	4611      	mov	r1, r2
 8019c9a:	461a      	mov	r2, r3
 8019c9c:	4603      	mov	r3, r0
 8019c9e:	70fb      	strb	r3, [r7, #3]
 8019ca0:	460b      	mov	r3, r1
 8019ca2:	70bb      	strb	r3, [r7, #2]
 8019ca4:	4613      	mov	r3, r2
 8019ca6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019ca8:	2300      	movs	r3, #0
 8019caa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019cac:	2300      	movs	r3, #0
 8019cae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8019cb6:	787c      	ldrb	r4, [r7, #1]
 8019cb8:	78ba      	ldrb	r2, [r7, #2]
 8019cba:	78f9      	ldrb	r1, [r7, #3]
 8019cbc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019cc0:	9303      	str	r3, [sp, #12]
 8019cc2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019cc4:	9302      	str	r3, [sp, #8]
 8019cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019cc8:	9301      	str	r3, [sp, #4]
 8019cca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019cce:	9300      	str	r3, [sp, #0]
 8019cd0:	4623      	mov	r3, r4
 8019cd2:	f7ec f8d9 	bl	8005e88 <HAL_HCD_HC_SubmitRequest>
 8019cd6:	4603      	mov	r3, r0
 8019cd8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8019cda:	7bfb      	ldrb	r3, [r7, #15]
 8019cdc:	4618      	mov	r0, r3
 8019cde:	f000 f893 	bl	8019e08 <USBH_Get_USB_Status>
 8019ce2:	4603      	mov	r3, r0
 8019ce4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019ce6:	7bbb      	ldrb	r3, [r7, #14]
}
 8019ce8:	4618      	mov	r0, r3
 8019cea:	3714      	adds	r7, #20
 8019cec:	46bd      	mov	sp, r7
 8019cee:	bd90      	pop	{r4, r7, pc}

08019cf0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019cf0:	b580      	push	{r7, lr}
 8019cf2:	b082      	sub	sp, #8
 8019cf4:	af00      	add	r7, sp, #0
 8019cf6:	6078      	str	r0, [r7, #4]
 8019cf8:	460b      	mov	r3, r1
 8019cfa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019d02:	78fa      	ldrb	r2, [r7, #3]
 8019d04:	4611      	mov	r1, r2
 8019d06:	4618      	mov	r0, r3
 8019d08:	f7ec fb6d 	bl	80063e6 <HAL_HCD_HC_GetURBState>
 8019d0c:	4603      	mov	r3, r0
}
 8019d0e:	4618      	mov	r0, r3
 8019d10:	3708      	adds	r7, #8
 8019d12:	46bd      	mov	sp, r7
 8019d14:	bd80      	pop	{r7, pc}

08019d16 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8019d16:	b580      	push	{r7, lr}
 8019d18:	b082      	sub	sp, #8
 8019d1a:	af00      	add	r7, sp, #0
 8019d1c:	6078      	str	r0, [r7, #4]
 8019d1e:	460b      	mov	r3, r1
 8019d20:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8019d22:	20c8      	movs	r0, #200	; 0xc8
 8019d24:	f7e8 fdac 	bl	8002880 <HAL_Delay>
  return USBH_OK;
 8019d28:	2300      	movs	r3, #0
}
 8019d2a:	4618      	mov	r0, r3
 8019d2c:	3708      	adds	r7, #8
 8019d2e:	46bd      	mov	sp, r7
 8019d30:	bd80      	pop	{r7, pc}

08019d32 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8019d32:	b480      	push	{r7}
 8019d34:	b085      	sub	sp, #20
 8019d36:	af00      	add	r7, sp, #0
 8019d38:	6078      	str	r0, [r7, #4]
 8019d3a:	460b      	mov	r3, r1
 8019d3c:	70fb      	strb	r3, [r7, #3]
 8019d3e:	4613      	mov	r3, r2
 8019d40:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8019d42:	687b      	ldr	r3, [r7, #4]
 8019d44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019d48:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8019d4a:	78fb      	ldrb	r3, [r7, #3]
 8019d4c:	68fa      	ldr	r2, [r7, #12]
 8019d4e:	212c      	movs	r1, #44	; 0x2c
 8019d50:	fb01 f303 	mul.w	r3, r1, r3
 8019d54:	4413      	add	r3, r2
 8019d56:	333b      	adds	r3, #59	; 0x3b
 8019d58:	781b      	ldrb	r3, [r3, #0]
 8019d5a:	2b00      	cmp	r3, #0
 8019d5c:	d009      	beq.n	8019d72 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8019d5e:	78fb      	ldrb	r3, [r7, #3]
 8019d60:	68fa      	ldr	r2, [r7, #12]
 8019d62:	212c      	movs	r1, #44	; 0x2c
 8019d64:	fb01 f303 	mul.w	r3, r1, r3
 8019d68:	4413      	add	r3, r2
 8019d6a:	3354      	adds	r3, #84	; 0x54
 8019d6c:	78ba      	ldrb	r2, [r7, #2]
 8019d6e:	701a      	strb	r2, [r3, #0]
 8019d70:	e008      	b.n	8019d84 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8019d72:	78fb      	ldrb	r3, [r7, #3]
 8019d74:	68fa      	ldr	r2, [r7, #12]
 8019d76:	212c      	movs	r1, #44	; 0x2c
 8019d78:	fb01 f303 	mul.w	r3, r1, r3
 8019d7c:	4413      	add	r3, r2
 8019d7e:	3355      	adds	r3, #85	; 0x55
 8019d80:	78ba      	ldrb	r2, [r7, #2]
 8019d82:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8019d84:	2300      	movs	r3, #0
}
 8019d86:	4618      	mov	r0, r3
 8019d88:	3714      	adds	r7, #20
 8019d8a:	46bd      	mov	sp, r7
 8019d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d90:	4770      	bx	lr

08019d92 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019d92:	b480      	push	{r7}
 8019d94:	b085      	sub	sp, #20
 8019d96:	af00      	add	r7, sp, #0
 8019d98:	6078      	str	r0, [r7, #4]
 8019d9a:	460b      	mov	r3, r1
 8019d9c:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8019d9e:	2300      	movs	r3, #0
 8019da0:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8019da2:	687b      	ldr	r3, [r7, #4]
 8019da4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019da8:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8019daa:	78fb      	ldrb	r3, [r7, #3]
 8019dac:	68ba      	ldr	r2, [r7, #8]
 8019dae:	212c      	movs	r1, #44	; 0x2c
 8019db0:	fb01 f303 	mul.w	r3, r1, r3
 8019db4:	4413      	add	r3, r2
 8019db6:	333b      	adds	r3, #59	; 0x3b
 8019db8:	781b      	ldrb	r3, [r3, #0]
 8019dba:	2b00      	cmp	r3, #0
 8019dbc:	d009      	beq.n	8019dd2 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8019dbe:	78fb      	ldrb	r3, [r7, #3]
 8019dc0:	68ba      	ldr	r2, [r7, #8]
 8019dc2:	212c      	movs	r1, #44	; 0x2c
 8019dc4:	fb01 f303 	mul.w	r3, r1, r3
 8019dc8:	4413      	add	r3, r2
 8019dca:	3354      	adds	r3, #84	; 0x54
 8019dcc:	781b      	ldrb	r3, [r3, #0]
 8019dce:	73fb      	strb	r3, [r7, #15]
 8019dd0:	e008      	b.n	8019de4 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8019dd2:	78fb      	ldrb	r3, [r7, #3]
 8019dd4:	68ba      	ldr	r2, [r7, #8]
 8019dd6:	212c      	movs	r1, #44	; 0x2c
 8019dd8:	fb01 f303 	mul.w	r3, r1, r3
 8019ddc:	4413      	add	r3, r2
 8019dde:	3355      	adds	r3, #85	; 0x55
 8019de0:	781b      	ldrb	r3, [r3, #0]
 8019de2:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8019de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8019de6:	4618      	mov	r0, r3
 8019de8:	3714      	adds	r7, #20
 8019dea:	46bd      	mov	sp, r7
 8019dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019df0:	4770      	bx	lr

08019df2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8019df2:	b580      	push	{r7, lr}
 8019df4:	b082      	sub	sp, #8
 8019df6:	af00      	add	r7, sp, #0
 8019df8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8019dfa:	6878      	ldr	r0, [r7, #4]
 8019dfc:	f7e8 fd40 	bl	8002880 <HAL_Delay>
}
 8019e00:	bf00      	nop
 8019e02:	3708      	adds	r7, #8
 8019e04:	46bd      	mov	sp, r7
 8019e06:	bd80      	pop	{r7, pc}

08019e08 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8019e08:	b480      	push	{r7}
 8019e0a:	b085      	sub	sp, #20
 8019e0c:	af00      	add	r7, sp, #0
 8019e0e:	4603      	mov	r3, r0
 8019e10:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019e12:	2300      	movs	r3, #0
 8019e14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8019e16:	79fb      	ldrb	r3, [r7, #7]
 8019e18:	2b03      	cmp	r3, #3
 8019e1a:	d817      	bhi.n	8019e4c <USBH_Get_USB_Status+0x44>
 8019e1c:	a201      	add	r2, pc, #4	; (adr r2, 8019e24 <USBH_Get_USB_Status+0x1c>)
 8019e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019e22:	bf00      	nop
 8019e24:	08019e35 	.word	0x08019e35
 8019e28:	08019e3b 	.word	0x08019e3b
 8019e2c:	08019e41 	.word	0x08019e41
 8019e30:	08019e47 	.word	0x08019e47
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8019e34:	2300      	movs	r3, #0
 8019e36:	73fb      	strb	r3, [r7, #15]
    break;
 8019e38:	e00b      	b.n	8019e52 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8019e3a:	2302      	movs	r3, #2
 8019e3c:	73fb      	strb	r3, [r7, #15]
    break;
 8019e3e:	e008      	b.n	8019e52 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8019e40:	2301      	movs	r3, #1
 8019e42:	73fb      	strb	r3, [r7, #15]
    break;
 8019e44:	e005      	b.n	8019e52 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8019e46:	2302      	movs	r3, #2
 8019e48:	73fb      	strb	r3, [r7, #15]
    break;
 8019e4a:	e002      	b.n	8019e52 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8019e4c:	2302      	movs	r3, #2
 8019e4e:	73fb      	strb	r3, [r7, #15]
    break;
 8019e50:	bf00      	nop
  }
  return usb_status;
 8019e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8019e54:	4618      	mov	r0, r3
 8019e56:	3714      	adds	r7, #20
 8019e58:	46bd      	mov	sp, r7
 8019e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e5e:	4770      	bx	lr

08019e60 <__libc_init_array>:
 8019e60:	b570      	push	{r4, r5, r6, lr}
 8019e62:	4d0d      	ldr	r5, [pc, #52]	; (8019e98 <__libc_init_array+0x38>)
 8019e64:	4c0d      	ldr	r4, [pc, #52]	; (8019e9c <__libc_init_array+0x3c>)
 8019e66:	1b64      	subs	r4, r4, r5
 8019e68:	10a4      	asrs	r4, r4, #2
 8019e6a:	2600      	movs	r6, #0
 8019e6c:	42a6      	cmp	r6, r4
 8019e6e:	d109      	bne.n	8019e84 <__libc_init_array+0x24>
 8019e70:	4d0b      	ldr	r5, [pc, #44]	; (8019ea0 <__libc_init_array+0x40>)
 8019e72:	4c0c      	ldr	r4, [pc, #48]	; (8019ea4 <__libc_init_array+0x44>)
 8019e74:	f001 f932 	bl	801b0dc <_init>
 8019e78:	1b64      	subs	r4, r4, r5
 8019e7a:	10a4      	asrs	r4, r4, #2
 8019e7c:	2600      	movs	r6, #0
 8019e7e:	42a6      	cmp	r6, r4
 8019e80:	d105      	bne.n	8019e8e <__libc_init_array+0x2e>
 8019e82:	bd70      	pop	{r4, r5, r6, pc}
 8019e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e88:	4798      	blx	r3
 8019e8a:	3601      	adds	r6, #1
 8019e8c:	e7ee      	b.n	8019e6c <__libc_init_array+0xc>
 8019e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e92:	4798      	blx	r3
 8019e94:	3601      	adds	r6, #1
 8019e96:	e7f2      	b.n	8019e7e <__libc_init_array+0x1e>
 8019e98:	08094e28 	.word	0x08094e28
 8019e9c:	08094e28 	.word	0x08094e28
 8019ea0:	08094e28 	.word	0x08094e28
 8019ea4:	08094e2c 	.word	0x08094e2c

08019ea8 <malloc>:
 8019ea8:	4b02      	ldr	r3, [pc, #8]	; (8019eb4 <malloc+0xc>)
 8019eaa:	4601      	mov	r1, r0
 8019eac:	6818      	ldr	r0, [r3, #0]
 8019eae:	f000 b87f 	b.w	8019fb0 <_malloc_r>
 8019eb2:	bf00      	nop
 8019eb4:	200000b4 	.word	0x200000b4

08019eb8 <free>:
 8019eb8:	4b02      	ldr	r3, [pc, #8]	; (8019ec4 <free+0xc>)
 8019eba:	4601      	mov	r1, r0
 8019ebc:	6818      	ldr	r0, [r3, #0]
 8019ebe:	f000 b827 	b.w	8019f10 <_free_r>
 8019ec2:	bf00      	nop
 8019ec4:	200000b4 	.word	0x200000b4

08019ec8 <memcmp>:
 8019ec8:	b530      	push	{r4, r5, lr}
 8019eca:	3901      	subs	r1, #1
 8019ecc:	2400      	movs	r4, #0
 8019ece:	42a2      	cmp	r2, r4
 8019ed0:	d101      	bne.n	8019ed6 <memcmp+0xe>
 8019ed2:	2000      	movs	r0, #0
 8019ed4:	e005      	b.n	8019ee2 <memcmp+0x1a>
 8019ed6:	5d03      	ldrb	r3, [r0, r4]
 8019ed8:	3401      	adds	r4, #1
 8019eda:	5d0d      	ldrb	r5, [r1, r4]
 8019edc:	42ab      	cmp	r3, r5
 8019ede:	d0f6      	beq.n	8019ece <memcmp+0x6>
 8019ee0:	1b58      	subs	r0, r3, r5
 8019ee2:	bd30      	pop	{r4, r5, pc}

08019ee4 <memcpy>:
 8019ee4:	440a      	add	r2, r1
 8019ee6:	4291      	cmp	r1, r2
 8019ee8:	f100 33ff 	add.w	r3, r0, #4294967295
 8019eec:	d100      	bne.n	8019ef0 <memcpy+0xc>
 8019eee:	4770      	bx	lr
 8019ef0:	b510      	push	{r4, lr}
 8019ef2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019ef6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019efa:	4291      	cmp	r1, r2
 8019efc:	d1f9      	bne.n	8019ef2 <memcpy+0xe>
 8019efe:	bd10      	pop	{r4, pc}

08019f00 <memset>:
 8019f00:	4402      	add	r2, r0
 8019f02:	4603      	mov	r3, r0
 8019f04:	4293      	cmp	r3, r2
 8019f06:	d100      	bne.n	8019f0a <memset+0xa>
 8019f08:	4770      	bx	lr
 8019f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8019f0e:	e7f9      	b.n	8019f04 <memset+0x4>

08019f10 <_free_r>:
 8019f10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019f12:	2900      	cmp	r1, #0
 8019f14:	d048      	beq.n	8019fa8 <_free_r+0x98>
 8019f16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019f1a:	9001      	str	r0, [sp, #4]
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	f1a1 0404 	sub.w	r4, r1, #4
 8019f22:	bfb8      	it	lt
 8019f24:	18e4      	addlt	r4, r4, r3
 8019f26:	f000 fc9f 	bl	801a868 <__malloc_lock>
 8019f2a:	4a20      	ldr	r2, [pc, #128]	; (8019fac <_free_r+0x9c>)
 8019f2c:	9801      	ldr	r0, [sp, #4]
 8019f2e:	6813      	ldr	r3, [r2, #0]
 8019f30:	4615      	mov	r5, r2
 8019f32:	b933      	cbnz	r3, 8019f42 <_free_r+0x32>
 8019f34:	6063      	str	r3, [r4, #4]
 8019f36:	6014      	str	r4, [r2, #0]
 8019f38:	b003      	add	sp, #12
 8019f3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019f3e:	f000 bc99 	b.w	801a874 <__malloc_unlock>
 8019f42:	42a3      	cmp	r3, r4
 8019f44:	d90b      	bls.n	8019f5e <_free_r+0x4e>
 8019f46:	6821      	ldr	r1, [r4, #0]
 8019f48:	1862      	adds	r2, r4, r1
 8019f4a:	4293      	cmp	r3, r2
 8019f4c:	bf04      	itt	eq
 8019f4e:	681a      	ldreq	r2, [r3, #0]
 8019f50:	685b      	ldreq	r3, [r3, #4]
 8019f52:	6063      	str	r3, [r4, #4]
 8019f54:	bf04      	itt	eq
 8019f56:	1852      	addeq	r2, r2, r1
 8019f58:	6022      	streq	r2, [r4, #0]
 8019f5a:	602c      	str	r4, [r5, #0]
 8019f5c:	e7ec      	b.n	8019f38 <_free_r+0x28>
 8019f5e:	461a      	mov	r2, r3
 8019f60:	685b      	ldr	r3, [r3, #4]
 8019f62:	b10b      	cbz	r3, 8019f68 <_free_r+0x58>
 8019f64:	42a3      	cmp	r3, r4
 8019f66:	d9fa      	bls.n	8019f5e <_free_r+0x4e>
 8019f68:	6811      	ldr	r1, [r2, #0]
 8019f6a:	1855      	adds	r5, r2, r1
 8019f6c:	42a5      	cmp	r5, r4
 8019f6e:	d10b      	bne.n	8019f88 <_free_r+0x78>
 8019f70:	6824      	ldr	r4, [r4, #0]
 8019f72:	4421      	add	r1, r4
 8019f74:	1854      	adds	r4, r2, r1
 8019f76:	42a3      	cmp	r3, r4
 8019f78:	6011      	str	r1, [r2, #0]
 8019f7a:	d1dd      	bne.n	8019f38 <_free_r+0x28>
 8019f7c:	681c      	ldr	r4, [r3, #0]
 8019f7e:	685b      	ldr	r3, [r3, #4]
 8019f80:	6053      	str	r3, [r2, #4]
 8019f82:	4421      	add	r1, r4
 8019f84:	6011      	str	r1, [r2, #0]
 8019f86:	e7d7      	b.n	8019f38 <_free_r+0x28>
 8019f88:	d902      	bls.n	8019f90 <_free_r+0x80>
 8019f8a:	230c      	movs	r3, #12
 8019f8c:	6003      	str	r3, [r0, #0]
 8019f8e:	e7d3      	b.n	8019f38 <_free_r+0x28>
 8019f90:	6825      	ldr	r5, [r4, #0]
 8019f92:	1961      	adds	r1, r4, r5
 8019f94:	428b      	cmp	r3, r1
 8019f96:	bf04      	itt	eq
 8019f98:	6819      	ldreq	r1, [r3, #0]
 8019f9a:	685b      	ldreq	r3, [r3, #4]
 8019f9c:	6063      	str	r3, [r4, #4]
 8019f9e:	bf04      	itt	eq
 8019fa0:	1949      	addeq	r1, r1, r5
 8019fa2:	6021      	streq	r1, [r4, #0]
 8019fa4:	6054      	str	r4, [r2, #4]
 8019fa6:	e7c7      	b.n	8019f38 <_free_r+0x28>
 8019fa8:	b003      	add	sp, #12
 8019faa:	bd30      	pop	{r4, r5, pc}
 8019fac:	20000a88 	.word	0x20000a88

08019fb0 <_malloc_r>:
 8019fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019fb2:	1ccd      	adds	r5, r1, #3
 8019fb4:	f025 0503 	bic.w	r5, r5, #3
 8019fb8:	3508      	adds	r5, #8
 8019fba:	2d0c      	cmp	r5, #12
 8019fbc:	bf38      	it	cc
 8019fbe:	250c      	movcc	r5, #12
 8019fc0:	2d00      	cmp	r5, #0
 8019fc2:	4606      	mov	r6, r0
 8019fc4:	db01      	blt.n	8019fca <_malloc_r+0x1a>
 8019fc6:	42a9      	cmp	r1, r5
 8019fc8:	d903      	bls.n	8019fd2 <_malloc_r+0x22>
 8019fca:	230c      	movs	r3, #12
 8019fcc:	6033      	str	r3, [r6, #0]
 8019fce:	2000      	movs	r0, #0
 8019fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019fd2:	f000 fc49 	bl	801a868 <__malloc_lock>
 8019fd6:	4921      	ldr	r1, [pc, #132]	; (801a05c <_malloc_r+0xac>)
 8019fd8:	680a      	ldr	r2, [r1, #0]
 8019fda:	4614      	mov	r4, r2
 8019fdc:	b99c      	cbnz	r4, 801a006 <_malloc_r+0x56>
 8019fde:	4f20      	ldr	r7, [pc, #128]	; (801a060 <_malloc_r+0xb0>)
 8019fe0:	683b      	ldr	r3, [r7, #0]
 8019fe2:	b923      	cbnz	r3, 8019fee <_malloc_r+0x3e>
 8019fe4:	4621      	mov	r1, r4
 8019fe6:	4630      	mov	r0, r6
 8019fe8:	f000 f920 	bl	801a22c <_sbrk_r>
 8019fec:	6038      	str	r0, [r7, #0]
 8019fee:	4629      	mov	r1, r5
 8019ff0:	4630      	mov	r0, r6
 8019ff2:	f000 f91b 	bl	801a22c <_sbrk_r>
 8019ff6:	1c43      	adds	r3, r0, #1
 8019ff8:	d123      	bne.n	801a042 <_malloc_r+0x92>
 8019ffa:	230c      	movs	r3, #12
 8019ffc:	6033      	str	r3, [r6, #0]
 8019ffe:	4630      	mov	r0, r6
 801a000:	f000 fc38 	bl	801a874 <__malloc_unlock>
 801a004:	e7e3      	b.n	8019fce <_malloc_r+0x1e>
 801a006:	6823      	ldr	r3, [r4, #0]
 801a008:	1b5b      	subs	r3, r3, r5
 801a00a:	d417      	bmi.n	801a03c <_malloc_r+0x8c>
 801a00c:	2b0b      	cmp	r3, #11
 801a00e:	d903      	bls.n	801a018 <_malloc_r+0x68>
 801a010:	6023      	str	r3, [r4, #0]
 801a012:	441c      	add	r4, r3
 801a014:	6025      	str	r5, [r4, #0]
 801a016:	e004      	b.n	801a022 <_malloc_r+0x72>
 801a018:	6863      	ldr	r3, [r4, #4]
 801a01a:	42a2      	cmp	r2, r4
 801a01c:	bf0c      	ite	eq
 801a01e:	600b      	streq	r3, [r1, #0]
 801a020:	6053      	strne	r3, [r2, #4]
 801a022:	4630      	mov	r0, r6
 801a024:	f000 fc26 	bl	801a874 <__malloc_unlock>
 801a028:	f104 000b 	add.w	r0, r4, #11
 801a02c:	1d23      	adds	r3, r4, #4
 801a02e:	f020 0007 	bic.w	r0, r0, #7
 801a032:	1ac2      	subs	r2, r0, r3
 801a034:	d0cc      	beq.n	8019fd0 <_malloc_r+0x20>
 801a036:	1a1b      	subs	r3, r3, r0
 801a038:	50a3      	str	r3, [r4, r2]
 801a03a:	e7c9      	b.n	8019fd0 <_malloc_r+0x20>
 801a03c:	4622      	mov	r2, r4
 801a03e:	6864      	ldr	r4, [r4, #4]
 801a040:	e7cc      	b.n	8019fdc <_malloc_r+0x2c>
 801a042:	1cc4      	adds	r4, r0, #3
 801a044:	f024 0403 	bic.w	r4, r4, #3
 801a048:	42a0      	cmp	r0, r4
 801a04a:	d0e3      	beq.n	801a014 <_malloc_r+0x64>
 801a04c:	1a21      	subs	r1, r4, r0
 801a04e:	4630      	mov	r0, r6
 801a050:	f000 f8ec 	bl	801a22c <_sbrk_r>
 801a054:	3001      	adds	r0, #1
 801a056:	d1dd      	bne.n	801a014 <_malloc_r+0x64>
 801a058:	e7cf      	b.n	8019ffa <_malloc_r+0x4a>
 801a05a:	bf00      	nop
 801a05c:	20000a88 	.word	0x20000a88
 801a060:	20000a8c 	.word	0x20000a8c

0801a064 <iprintf>:
 801a064:	b40f      	push	{r0, r1, r2, r3}
 801a066:	4b0a      	ldr	r3, [pc, #40]	; (801a090 <iprintf+0x2c>)
 801a068:	b513      	push	{r0, r1, r4, lr}
 801a06a:	681c      	ldr	r4, [r3, #0]
 801a06c:	b124      	cbz	r4, 801a078 <iprintf+0x14>
 801a06e:	69a3      	ldr	r3, [r4, #24]
 801a070:	b913      	cbnz	r3, 801a078 <iprintf+0x14>
 801a072:	4620      	mov	r0, r4
 801a074:	f000 fae2 	bl	801a63c <__sinit>
 801a078:	ab05      	add	r3, sp, #20
 801a07a:	9a04      	ldr	r2, [sp, #16]
 801a07c:	68a1      	ldr	r1, [r4, #8]
 801a07e:	9301      	str	r3, [sp, #4]
 801a080:	4620      	mov	r0, r4
 801a082:	f000 fc27 	bl	801a8d4 <_vfiprintf_r>
 801a086:	b002      	add	sp, #8
 801a088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a08c:	b004      	add	sp, #16
 801a08e:	4770      	bx	lr
 801a090:	200000b4 	.word	0x200000b4

0801a094 <putchar>:
 801a094:	4b09      	ldr	r3, [pc, #36]	; (801a0bc <putchar+0x28>)
 801a096:	b513      	push	{r0, r1, r4, lr}
 801a098:	681c      	ldr	r4, [r3, #0]
 801a09a:	4601      	mov	r1, r0
 801a09c:	b134      	cbz	r4, 801a0ac <putchar+0x18>
 801a09e:	69a3      	ldr	r3, [r4, #24]
 801a0a0:	b923      	cbnz	r3, 801a0ac <putchar+0x18>
 801a0a2:	9001      	str	r0, [sp, #4]
 801a0a4:	4620      	mov	r0, r4
 801a0a6:	f000 fac9 	bl	801a63c <__sinit>
 801a0aa:	9901      	ldr	r1, [sp, #4]
 801a0ac:	68a2      	ldr	r2, [r4, #8]
 801a0ae:	4620      	mov	r0, r4
 801a0b0:	b002      	add	sp, #8
 801a0b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a0b6:	f000 bed1 	b.w	801ae5c <_putc_r>
 801a0ba:	bf00      	nop
 801a0bc:	200000b4 	.word	0x200000b4

0801a0c0 <_puts_r>:
 801a0c0:	b570      	push	{r4, r5, r6, lr}
 801a0c2:	460e      	mov	r6, r1
 801a0c4:	4605      	mov	r5, r0
 801a0c6:	b118      	cbz	r0, 801a0d0 <_puts_r+0x10>
 801a0c8:	6983      	ldr	r3, [r0, #24]
 801a0ca:	b90b      	cbnz	r3, 801a0d0 <_puts_r+0x10>
 801a0cc:	f000 fab6 	bl	801a63c <__sinit>
 801a0d0:	69ab      	ldr	r3, [r5, #24]
 801a0d2:	68ac      	ldr	r4, [r5, #8]
 801a0d4:	b913      	cbnz	r3, 801a0dc <_puts_r+0x1c>
 801a0d6:	4628      	mov	r0, r5
 801a0d8:	f000 fab0 	bl	801a63c <__sinit>
 801a0dc:	4b2c      	ldr	r3, [pc, #176]	; (801a190 <_puts_r+0xd0>)
 801a0de:	429c      	cmp	r4, r3
 801a0e0:	d120      	bne.n	801a124 <_puts_r+0x64>
 801a0e2:	686c      	ldr	r4, [r5, #4]
 801a0e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a0e6:	07db      	lsls	r3, r3, #31
 801a0e8:	d405      	bmi.n	801a0f6 <_puts_r+0x36>
 801a0ea:	89a3      	ldrh	r3, [r4, #12]
 801a0ec:	0598      	lsls	r0, r3, #22
 801a0ee:	d402      	bmi.n	801a0f6 <_puts_r+0x36>
 801a0f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a0f2:	f000 fb53 	bl	801a79c <__retarget_lock_acquire_recursive>
 801a0f6:	89a3      	ldrh	r3, [r4, #12]
 801a0f8:	0719      	lsls	r1, r3, #28
 801a0fa:	d51d      	bpl.n	801a138 <_puts_r+0x78>
 801a0fc:	6923      	ldr	r3, [r4, #16]
 801a0fe:	b1db      	cbz	r3, 801a138 <_puts_r+0x78>
 801a100:	3e01      	subs	r6, #1
 801a102:	68a3      	ldr	r3, [r4, #8]
 801a104:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a108:	3b01      	subs	r3, #1
 801a10a:	60a3      	str	r3, [r4, #8]
 801a10c:	bb39      	cbnz	r1, 801a15e <_puts_r+0x9e>
 801a10e:	2b00      	cmp	r3, #0
 801a110:	da38      	bge.n	801a184 <_puts_r+0xc4>
 801a112:	4622      	mov	r2, r4
 801a114:	210a      	movs	r1, #10
 801a116:	4628      	mov	r0, r5
 801a118:	f000 f898 	bl	801a24c <__swbuf_r>
 801a11c:	3001      	adds	r0, #1
 801a11e:	d011      	beq.n	801a144 <_puts_r+0x84>
 801a120:	250a      	movs	r5, #10
 801a122:	e011      	b.n	801a148 <_puts_r+0x88>
 801a124:	4b1b      	ldr	r3, [pc, #108]	; (801a194 <_puts_r+0xd4>)
 801a126:	429c      	cmp	r4, r3
 801a128:	d101      	bne.n	801a12e <_puts_r+0x6e>
 801a12a:	68ac      	ldr	r4, [r5, #8]
 801a12c:	e7da      	b.n	801a0e4 <_puts_r+0x24>
 801a12e:	4b1a      	ldr	r3, [pc, #104]	; (801a198 <_puts_r+0xd8>)
 801a130:	429c      	cmp	r4, r3
 801a132:	bf08      	it	eq
 801a134:	68ec      	ldreq	r4, [r5, #12]
 801a136:	e7d5      	b.n	801a0e4 <_puts_r+0x24>
 801a138:	4621      	mov	r1, r4
 801a13a:	4628      	mov	r0, r5
 801a13c:	f000 f8d8 	bl	801a2f0 <__swsetup_r>
 801a140:	2800      	cmp	r0, #0
 801a142:	d0dd      	beq.n	801a100 <_puts_r+0x40>
 801a144:	f04f 35ff 	mov.w	r5, #4294967295
 801a148:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a14a:	07da      	lsls	r2, r3, #31
 801a14c:	d405      	bmi.n	801a15a <_puts_r+0x9a>
 801a14e:	89a3      	ldrh	r3, [r4, #12]
 801a150:	059b      	lsls	r3, r3, #22
 801a152:	d402      	bmi.n	801a15a <_puts_r+0x9a>
 801a154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a156:	f000 fb22 	bl	801a79e <__retarget_lock_release_recursive>
 801a15a:	4628      	mov	r0, r5
 801a15c:	bd70      	pop	{r4, r5, r6, pc}
 801a15e:	2b00      	cmp	r3, #0
 801a160:	da04      	bge.n	801a16c <_puts_r+0xac>
 801a162:	69a2      	ldr	r2, [r4, #24]
 801a164:	429a      	cmp	r2, r3
 801a166:	dc06      	bgt.n	801a176 <_puts_r+0xb6>
 801a168:	290a      	cmp	r1, #10
 801a16a:	d004      	beq.n	801a176 <_puts_r+0xb6>
 801a16c:	6823      	ldr	r3, [r4, #0]
 801a16e:	1c5a      	adds	r2, r3, #1
 801a170:	6022      	str	r2, [r4, #0]
 801a172:	7019      	strb	r1, [r3, #0]
 801a174:	e7c5      	b.n	801a102 <_puts_r+0x42>
 801a176:	4622      	mov	r2, r4
 801a178:	4628      	mov	r0, r5
 801a17a:	f000 f867 	bl	801a24c <__swbuf_r>
 801a17e:	3001      	adds	r0, #1
 801a180:	d1bf      	bne.n	801a102 <_puts_r+0x42>
 801a182:	e7df      	b.n	801a144 <_puts_r+0x84>
 801a184:	6823      	ldr	r3, [r4, #0]
 801a186:	250a      	movs	r5, #10
 801a188:	1c5a      	adds	r2, r3, #1
 801a18a:	6022      	str	r2, [r4, #0]
 801a18c:	701d      	strb	r5, [r3, #0]
 801a18e:	e7db      	b.n	801a148 <_puts_r+0x88>
 801a190:	08094dac 	.word	0x08094dac
 801a194:	08094dcc 	.word	0x08094dcc
 801a198:	08094d8c 	.word	0x08094d8c

0801a19c <puts>:
 801a19c:	4b02      	ldr	r3, [pc, #8]	; (801a1a8 <puts+0xc>)
 801a19e:	4601      	mov	r1, r0
 801a1a0:	6818      	ldr	r0, [r3, #0]
 801a1a2:	f7ff bf8d 	b.w	801a0c0 <_puts_r>
 801a1a6:	bf00      	nop
 801a1a8:	200000b4 	.word	0x200000b4

0801a1ac <rand>:
 801a1ac:	4b17      	ldr	r3, [pc, #92]	; (801a20c <rand+0x60>)
 801a1ae:	b510      	push	{r4, lr}
 801a1b0:	681c      	ldr	r4, [r3, #0]
 801a1b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801a1b4:	b9b3      	cbnz	r3, 801a1e4 <rand+0x38>
 801a1b6:	2018      	movs	r0, #24
 801a1b8:	f7ff fe76 	bl	8019ea8 <malloc>
 801a1bc:	63a0      	str	r0, [r4, #56]	; 0x38
 801a1be:	b928      	cbnz	r0, 801a1cc <rand+0x20>
 801a1c0:	4602      	mov	r2, r0
 801a1c2:	4b13      	ldr	r3, [pc, #76]	; (801a210 <rand+0x64>)
 801a1c4:	4813      	ldr	r0, [pc, #76]	; (801a214 <rand+0x68>)
 801a1c6:	214e      	movs	r1, #78	; 0x4e
 801a1c8:	f000 f900 	bl	801a3cc <__assert_func>
 801a1cc:	4a12      	ldr	r2, [pc, #72]	; (801a218 <rand+0x6c>)
 801a1ce:	4b13      	ldr	r3, [pc, #76]	; (801a21c <rand+0x70>)
 801a1d0:	e9c0 2300 	strd	r2, r3, [r0]
 801a1d4:	4b12      	ldr	r3, [pc, #72]	; (801a220 <rand+0x74>)
 801a1d6:	6083      	str	r3, [r0, #8]
 801a1d8:	230b      	movs	r3, #11
 801a1da:	8183      	strh	r3, [r0, #12]
 801a1dc:	2201      	movs	r2, #1
 801a1de:	2300      	movs	r3, #0
 801a1e0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801a1e4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801a1e6:	480f      	ldr	r0, [pc, #60]	; (801a224 <rand+0x78>)
 801a1e8:	690a      	ldr	r2, [r1, #16]
 801a1ea:	694b      	ldr	r3, [r1, #20]
 801a1ec:	4c0e      	ldr	r4, [pc, #56]	; (801a228 <rand+0x7c>)
 801a1ee:	4350      	muls	r0, r2
 801a1f0:	fb04 0003 	mla	r0, r4, r3, r0
 801a1f4:	fba2 3404 	umull	r3, r4, r2, r4
 801a1f8:	1c5a      	adds	r2, r3, #1
 801a1fa:	4404      	add	r4, r0
 801a1fc:	f144 0000 	adc.w	r0, r4, #0
 801a200:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801a204:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801a208:	bd10      	pop	{r4, pc}
 801a20a:	bf00      	nop
 801a20c:	200000b4 	.word	0x200000b4
 801a210:	08094cd8 	.word	0x08094cd8
 801a214:	08094cef 	.word	0x08094cef
 801a218:	abcd330e 	.word	0xabcd330e
 801a21c:	e66d1234 	.word	0xe66d1234
 801a220:	0005deec 	.word	0x0005deec
 801a224:	5851f42d 	.word	0x5851f42d
 801a228:	4c957f2d 	.word	0x4c957f2d

0801a22c <_sbrk_r>:
 801a22c:	b538      	push	{r3, r4, r5, lr}
 801a22e:	4d06      	ldr	r5, [pc, #24]	; (801a248 <_sbrk_r+0x1c>)
 801a230:	2300      	movs	r3, #0
 801a232:	4604      	mov	r4, r0
 801a234:	4608      	mov	r0, r1
 801a236:	602b      	str	r3, [r5, #0]
 801a238:	f7e7 ff70 	bl	800211c <_sbrk>
 801a23c:	1c43      	adds	r3, r0, #1
 801a23e:	d102      	bne.n	801a246 <_sbrk_r+0x1a>
 801a240:	682b      	ldr	r3, [r5, #0]
 801a242:	b103      	cbz	r3, 801a246 <_sbrk_r+0x1a>
 801a244:	6023      	str	r3, [r4, #0]
 801a246:	bd38      	pop	{r3, r4, r5, pc}
 801a248:	2001c380 	.word	0x2001c380

0801a24c <__swbuf_r>:
 801a24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a24e:	460e      	mov	r6, r1
 801a250:	4614      	mov	r4, r2
 801a252:	4605      	mov	r5, r0
 801a254:	b118      	cbz	r0, 801a25e <__swbuf_r+0x12>
 801a256:	6983      	ldr	r3, [r0, #24]
 801a258:	b90b      	cbnz	r3, 801a25e <__swbuf_r+0x12>
 801a25a:	f000 f9ef 	bl	801a63c <__sinit>
 801a25e:	4b21      	ldr	r3, [pc, #132]	; (801a2e4 <__swbuf_r+0x98>)
 801a260:	429c      	cmp	r4, r3
 801a262:	d12b      	bne.n	801a2bc <__swbuf_r+0x70>
 801a264:	686c      	ldr	r4, [r5, #4]
 801a266:	69a3      	ldr	r3, [r4, #24]
 801a268:	60a3      	str	r3, [r4, #8]
 801a26a:	89a3      	ldrh	r3, [r4, #12]
 801a26c:	071a      	lsls	r2, r3, #28
 801a26e:	d52f      	bpl.n	801a2d0 <__swbuf_r+0x84>
 801a270:	6923      	ldr	r3, [r4, #16]
 801a272:	b36b      	cbz	r3, 801a2d0 <__swbuf_r+0x84>
 801a274:	6923      	ldr	r3, [r4, #16]
 801a276:	6820      	ldr	r0, [r4, #0]
 801a278:	1ac0      	subs	r0, r0, r3
 801a27a:	6963      	ldr	r3, [r4, #20]
 801a27c:	b2f6      	uxtb	r6, r6
 801a27e:	4283      	cmp	r3, r0
 801a280:	4637      	mov	r7, r6
 801a282:	dc04      	bgt.n	801a28e <__swbuf_r+0x42>
 801a284:	4621      	mov	r1, r4
 801a286:	4628      	mov	r0, r5
 801a288:	f000 f944 	bl	801a514 <_fflush_r>
 801a28c:	bb30      	cbnz	r0, 801a2dc <__swbuf_r+0x90>
 801a28e:	68a3      	ldr	r3, [r4, #8]
 801a290:	3b01      	subs	r3, #1
 801a292:	60a3      	str	r3, [r4, #8]
 801a294:	6823      	ldr	r3, [r4, #0]
 801a296:	1c5a      	adds	r2, r3, #1
 801a298:	6022      	str	r2, [r4, #0]
 801a29a:	701e      	strb	r6, [r3, #0]
 801a29c:	6963      	ldr	r3, [r4, #20]
 801a29e:	3001      	adds	r0, #1
 801a2a0:	4283      	cmp	r3, r0
 801a2a2:	d004      	beq.n	801a2ae <__swbuf_r+0x62>
 801a2a4:	89a3      	ldrh	r3, [r4, #12]
 801a2a6:	07db      	lsls	r3, r3, #31
 801a2a8:	d506      	bpl.n	801a2b8 <__swbuf_r+0x6c>
 801a2aa:	2e0a      	cmp	r6, #10
 801a2ac:	d104      	bne.n	801a2b8 <__swbuf_r+0x6c>
 801a2ae:	4621      	mov	r1, r4
 801a2b0:	4628      	mov	r0, r5
 801a2b2:	f000 f92f 	bl	801a514 <_fflush_r>
 801a2b6:	b988      	cbnz	r0, 801a2dc <__swbuf_r+0x90>
 801a2b8:	4638      	mov	r0, r7
 801a2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a2bc:	4b0a      	ldr	r3, [pc, #40]	; (801a2e8 <__swbuf_r+0x9c>)
 801a2be:	429c      	cmp	r4, r3
 801a2c0:	d101      	bne.n	801a2c6 <__swbuf_r+0x7a>
 801a2c2:	68ac      	ldr	r4, [r5, #8]
 801a2c4:	e7cf      	b.n	801a266 <__swbuf_r+0x1a>
 801a2c6:	4b09      	ldr	r3, [pc, #36]	; (801a2ec <__swbuf_r+0xa0>)
 801a2c8:	429c      	cmp	r4, r3
 801a2ca:	bf08      	it	eq
 801a2cc:	68ec      	ldreq	r4, [r5, #12]
 801a2ce:	e7ca      	b.n	801a266 <__swbuf_r+0x1a>
 801a2d0:	4621      	mov	r1, r4
 801a2d2:	4628      	mov	r0, r5
 801a2d4:	f000 f80c 	bl	801a2f0 <__swsetup_r>
 801a2d8:	2800      	cmp	r0, #0
 801a2da:	d0cb      	beq.n	801a274 <__swbuf_r+0x28>
 801a2dc:	f04f 37ff 	mov.w	r7, #4294967295
 801a2e0:	e7ea      	b.n	801a2b8 <__swbuf_r+0x6c>
 801a2e2:	bf00      	nop
 801a2e4:	08094dac 	.word	0x08094dac
 801a2e8:	08094dcc 	.word	0x08094dcc
 801a2ec:	08094d8c 	.word	0x08094d8c

0801a2f0 <__swsetup_r>:
 801a2f0:	4b32      	ldr	r3, [pc, #200]	; (801a3bc <__swsetup_r+0xcc>)
 801a2f2:	b570      	push	{r4, r5, r6, lr}
 801a2f4:	681d      	ldr	r5, [r3, #0]
 801a2f6:	4606      	mov	r6, r0
 801a2f8:	460c      	mov	r4, r1
 801a2fa:	b125      	cbz	r5, 801a306 <__swsetup_r+0x16>
 801a2fc:	69ab      	ldr	r3, [r5, #24]
 801a2fe:	b913      	cbnz	r3, 801a306 <__swsetup_r+0x16>
 801a300:	4628      	mov	r0, r5
 801a302:	f000 f99b 	bl	801a63c <__sinit>
 801a306:	4b2e      	ldr	r3, [pc, #184]	; (801a3c0 <__swsetup_r+0xd0>)
 801a308:	429c      	cmp	r4, r3
 801a30a:	d10f      	bne.n	801a32c <__swsetup_r+0x3c>
 801a30c:	686c      	ldr	r4, [r5, #4]
 801a30e:	89a3      	ldrh	r3, [r4, #12]
 801a310:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a314:	0719      	lsls	r1, r3, #28
 801a316:	d42c      	bmi.n	801a372 <__swsetup_r+0x82>
 801a318:	06dd      	lsls	r5, r3, #27
 801a31a:	d411      	bmi.n	801a340 <__swsetup_r+0x50>
 801a31c:	2309      	movs	r3, #9
 801a31e:	6033      	str	r3, [r6, #0]
 801a320:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a324:	81a3      	strh	r3, [r4, #12]
 801a326:	f04f 30ff 	mov.w	r0, #4294967295
 801a32a:	e03e      	b.n	801a3aa <__swsetup_r+0xba>
 801a32c:	4b25      	ldr	r3, [pc, #148]	; (801a3c4 <__swsetup_r+0xd4>)
 801a32e:	429c      	cmp	r4, r3
 801a330:	d101      	bne.n	801a336 <__swsetup_r+0x46>
 801a332:	68ac      	ldr	r4, [r5, #8]
 801a334:	e7eb      	b.n	801a30e <__swsetup_r+0x1e>
 801a336:	4b24      	ldr	r3, [pc, #144]	; (801a3c8 <__swsetup_r+0xd8>)
 801a338:	429c      	cmp	r4, r3
 801a33a:	bf08      	it	eq
 801a33c:	68ec      	ldreq	r4, [r5, #12]
 801a33e:	e7e6      	b.n	801a30e <__swsetup_r+0x1e>
 801a340:	0758      	lsls	r0, r3, #29
 801a342:	d512      	bpl.n	801a36a <__swsetup_r+0x7a>
 801a344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a346:	b141      	cbz	r1, 801a35a <__swsetup_r+0x6a>
 801a348:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a34c:	4299      	cmp	r1, r3
 801a34e:	d002      	beq.n	801a356 <__swsetup_r+0x66>
 801a350:	4630      	mov	r0, r6
 801a352:	f7ff fddd 	bl	8019f10 <_free_r>
 801a356:	2300      	movs	r3, #0
 801a358:	6363      	str	r3, [r4, #52]	; 0x34
 801a35a:	89a3      	ldrh	r3, [r4, #12]
 801a35c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a360:	81a3      	strh	r3, [r4, #12]
 801a362:	2300      	movs	r3, #0
 801a364:	6063      	str	r3, [r4, #4]
 801a366:	6923      	ldr	r3, [r4, #16]
 801a368:	6023      	str	r3, [r4, #0]
 801a36a:	89a3      	ldrh	r3, [r4, #12]
 801a36c:	f043 0308 	orr.w	r3, r3, #8
 801a370:	81a3      	strh	r3, [r4, #12]
 801a372:	6923      	ldr	r3, [r4, #16]
 801a374:	b94b      	cbnz	r3, 801a38a <__swsetup_r+0x9a>
 801a376:	89a3      	ldrh	r3, [r4, #12]
 801a378:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a37c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a380:	d003      	beq.n	801a38a <__swsetup_r+0x9a>
 801a382:	4621      	mov	r1, r4
 801a384:	4630      	mov	r0, r6
 801a386:	f000 fa2f 	bl	801a7e8 <__smakebuf_r>
 801a38a:	89a0      	ldrh	r0, [r4, #12]
 801a38c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a390:	f010 0301 	ands.w	r3, r0, #1
 801a394:	d00a      	beq.n	801a3ac <__swsetup_r+0xbc>
 801a396:	2300      	movs	r3, #0
 801a398:	60a3      	str	r3, [r4, #8]
 801a39a:	6963      	ldr	r3, [r4, #20]
 801a39c:	425b      	negs	r3, r3
 801a39e:	61a3      	str	r3, [r4, #24]
 801a3a0:	6923      	ldr	r3, [r4, #16]
 801a3a2:	b943      	cbnz	r3, 801a3b6 <__swsetup_r+0xc6>
 801a3a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a3a8:	d1ba      	bne.n	801a320 <__swsetup_r+0x30>
 801a3aa:	bd70      	pop	{r4, r5, r6, pc}
 801a3ac:	0781      	lsls	r1, r0, #30
 801a3ae:	bf58      	it	pl
 801a3b0:	6963      	ldrpl	r3, [r4, #20]
 801a3b2:	60a3      	str	r3, [r4, #8]
 801a3b4:	e7f4      	b.n	801a3a0 <__swsetup_r+0xb0>
 801a3b6:	2000      	movs	r0, #0
 801a3b8:	e7f7      	b.n	801a3aa <__swsetup_r+0xba>
 801a3ba:	bf00      	nop
 801a3bc:	200000b4 	.word	0x200000b4
 801a3c0:	08094dac 	.word	0x08094dac
 801a3c4:	08094dcc 	.word	0x08094dcc
 801a3c8:	08094d8c 	.word	0x08094d8c

0801a3cc <__assert_func>:
 801a3cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a3ce:	4614      	mov	r4, r2
 801a3d0:	461a      	mov	r2, r3
 801a3d2:	4b09      	ldr	r3, [pc, #36]	; (801a3f8 <__assert_func+0x2c>)
 801a3d4:	681b      	ldr	r3, [r3, #0]
 801a3d6:	4605      	mov	r5, r0
 801a3d8:	68d8      	ldr	r0, [r3, #12]
 801a3da:	b14c      	cbz	r4, 801a3f0 <__assert_func+0x24>
 801a3dc:	4b07      	ldr	r3, [pc, #28]	; (801a3fc <__assert_func+0x30>)
 801a3de:	9100      	str	r1, [sp, #0]
 801a3e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a3e4:	4906      	ldr	r1, [pc, #24]	; (801a400 <__assert_func+0x34>)
 801a3e6:	462b      	mov	r3, r5
 801a3e8:	f000 f9a6 	bl	801a738 <fiprintf>
 801a3ec:	f000 fdd4 	bl	801af98 <abort>
 801a3f0:	4b04      	ldr	r3, [pc, #16]	; (801a404 <__assert_func+0x38>)
 801a3f2:	461c      	mov	r4, r3
 801a3f4:	e7f3      	b.n	801a3de <__assert_func+0x12>
 801a3f6:	bf00      	nop
 801a3f8:	200000b4 	.word	0x200000b4
 801a3fc:	08094d4e 	.word	0x08094d4e
 801a400:	08094d5b 	.word	0x08094d5b
 801a404:	08094d89 	.word	0x08094d89

0801a408 <__sflush_r>:
 801a408:	898a      	ldrh	r2, [r1, #12]
 801a40a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a40e:	4605      	mov	r5, r0
 801a410:	0710      	lsls	r0, r2, #28
 801a412:	460c      	mov	r4, r1
 801a414:	d458      	bmi.n	801a4c8 <__sflush_r+0xc0>
 801a416:	684b      	ldr	r3, [r1, #4]
 801a418:	2b00      	cmp	r3, #0
 801a41a:	dc05      	bgt.n	801a428 <__sflush_r+0x20>
 801a41c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a41e:	2b00      	cmp	r3, #0
 801a420:	dc02      	bgt.n	801a428 <__sflush_r+0x20>
 801a422:	2000      	movs	r0, #0
 801a424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a428:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a42a:	2e00      	cmp	r6, #0
 801a42c:	d0f9      	beq.n	801a422 <__sflush_r+0x1a>
 801a42e:	2300      	movs	r3, #0
 801a430:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a434:	682f      	ldr	r7, [r5, #0]
 801a436:	602b      	str	r3, [r5, #0]
 801a438:	d032      	beq.n	801a4a0 <__sflush_r+0x98>
 801a43a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a43c:	89a3      	ldrh	r3, [r4, #12]
 801a43e:	075a      	lsls	r2, r3, #29
 801a440:	d505      	bpl.n	801a44e <__sflush_r+0x46>
 801a442:	6863      	ldr	r3, [r4, #4]
 801a444:	1ac0      	subs	r0, r0, r3
 801a446:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a448:	b10b      	cbz	r3, 801a44e <__sflush_r+0x46>
 801a44a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a44c:	1ac0      	subs	r0, r0, r3
 801a44e:	2300      	movs	r3, #0
 801a450:	4602      	mov	r2, r0
 801a452:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a454:	6a21      	ldr	r1, [r4, #32]
 801a456:	4628      	mov	r0, r5
 801a458:	47b0      	blx	r6
 801a45a:	1c43      	adds	r3, r0, #1
 801a45c:	89a3      	ldrh	r3, [r4, #12]
 801a45e:	d106      	bne.n	801a46e <__sflush_r+0x66>
 801a460:	6829      	ldr	r1, [r5, #0]
 801a462:	291d      	cmp	r1, #29
 801a464:	d82c      	bhi.n	801a4c0 <__sflush_r+0xb8>
 801a466:	4a2a      	ldr	r2, [pc, #168]	; (801a510 <__sflush_r+0x108>)
 801a468:	40ca      	lsrs	r2, r1
 801a46a:	07d6      	lsls	r6, r2, #31
 801a46c:	d528      	bpl.n	801a4c0 <__sflush_r+0xb8>
 801a46e:	2200      	movs	r2, #0
 801a470:	6062      	str	r2, [r4, #4]
 801a472:	04d9      	lsls	r1, r3, #19
 801a474:	6922      	ldr	r2, [r4, #16]
 801a476:	6022      	str	r2, [r4, #0]
 801a478:	d504      	bpl.n	801a484 <__sflush_r+0x7c>
 801a47a:	1c42      	adds	r2, r0, #1
 801a47c:	d101      	bne.n	801a482 <__sflush_r+0x7a>
 801a47e:	682b      	ldr	r3, [r5, #0]
 801a480:	b903      	cbnz	r3, 801a484 <__sflush_r+0x7c>
 801a482:	6560      	str	r0, [r4, #84]	; 0x54
 801a484:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a486:	602f      	str	r7, [r5, #0]
 801a488:	2900      	cmp	r1, #0
 801a48a:	d0ca      	beq.n	801a422 <__sflush_r+0x1a>
 801a48c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a490:	4299      	cmp	r1, r3
 801a492:	d002      	beq.n	801a49a <__sflush_r+0x92>
 801a494:	4628      	mov	r0, r5
 801a496:	f7ff fd3b 	bl	8019f10 <_free_r>
 801a49a:	2000      	movs	r0, #0
 801a49c:	6360      	str	r0, [r4, #52]	; 0x34
 801a49e:	e7c1      	b.n	801a424 <__sflush_r+0x1c>
 801a4a0:	6a21      	ldr	r1, [r4, #32]
 801a4a2:	2301      	movs	r3, #1
 801a4a4:	4628      	mov	r0, r5
 801a4a6:	47b0      	blx	r6
 801a4a8:	1c41      	adds	r1, r0, #1
 801a4aa:	d1c7      	bne.n	801a43c <__sflush_r+0x34>
 801a4ac:	682b      	ldr	r3, [r5, #0]
 801a4ae:	2b00      	cmp	r3, #0
 801a4b0:	d0c4      	beq.n	801a43c <__sflush_r+0x34>
 801a4b2:	2b1d      	cmp	r3, #29
 801a4b4:	d001      	beq.n	801a4ba <__sflush_r+0xb2>
 801a4b6:	2b16      	cmp	r3, #22
 801a4b8:	d101      	bne.n	801a4be <__sflush_r+0xb6>
 801a4ba:	602f      	str	r7, [r5, #0]
 801a4bc:	e7b1      	b.n	801a422 <__sflush_r+0x1a>
 801a4be:	89a3      	ldrh	r3, [r4, #12]
 801a4c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a4c4:	81a3      	strh	r3, [r4, #12]
 801a4c6:	e7ad      	b.n	801a424 <__sflush_r+0x1c>
 801a4c8:	690f      	ldr	r7, [r1, #16]
 801a4ca:	2f00      	cmp	r7, #0
 801a4cc:	d0a9      	beq.n	801a422 <__sflush_r+0x1a>
 801a4ce:	0793      	lsls	r3, r2, #30
 801a4d0:	680e      	ldr	r6, [r1, #0]
 801a4d2:	bf08      	it	eq
 801a4d4:	694b      	ldreq	r3, [r1, #20]
 801a4d6:	600f      	str	r7, [r1, #0]
 801a4d8:	bf18      	it	ne
 801a4da:	2300      	movne	r3, #0
 801a4dc:	eba6 0807 	sub.w	r8, r6, r7
 801a4e0:	608b      	str	r3, [r1, #8]
 801a4e2:	f1b8 0f00 	cmp.w	r8, #0
 801a4e6:	dd9c      	ble.n	801a422 <__sflush_r+0x1a>
 801a4e8:	6a21      	ldr	r1, [r4, #32]
 801a4ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a4ec:	4643      	mov	r3, r8
 801a4ee:	463a      	mov	r2, r7
 801a4f0:	4628      	mov	r0, r5
 801a4f2:	47b0      	blx	r6
 801a4f4:	2800      	cmp	r0, #0
 801a4f6:	dc06      	bgt.n	801a506 <__sflush_r+0xfe>
 801a4f8:	89a3      	ldrh	r3, [r4, #12]
 801a4fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a4fe:	81a3      	strh	r3, [r4, #12]
 801a500:	f04f 30ff 	mov.w	r0, #4294967295
 801a504:	e78e      	b.n	801a424 <__sflush_r+0x1c>
 801a506:	4407      	add	r7, r0
 801a508:	eba8 0800 	sub.w	r8, r8, r0
 801a50c:	e7e9      	b.n	801a4e2 <__sflush_r+0xda>
 801a50e:	bf00      	nop
 801a510:	20400001 	.word	0x20400001

0801a514 <_fflush_r>:
 801a514:	b538      	push	{r3, r4, r5, lr}
 801a516:	690b      	ldr	r3, [r1, #16]
 801a518:	4605      	mov	r5, r0
 801a51a:	460c      	mov	r4, r1
 801a51c:	b913      	cbnz	r3, 801a524 <_fflush_r+0x10>
 801a51e:	2500      	movs	r5, #0
 801a520:	4628      	mov	r0, r5
 801a522:	bd38      	pop	{r3, r4, r5, pc}
 801a524:	b118      	cbz	r0, 801a52e <_fflush_r+0x1a>
 801a526:	6983      	ldr	r3, [r0, #24]
 801a528:	b90b      	cbnz	r3, 801a52e <_fflush_r+0x1a>
 801a52a:	f000 f887 	bl	801a63c <__sinit>
 801a52e:	4b14      	ldr	r3, [pc, #80]	; (801a580 <_fflush_r+0x6c>)
 801a530:	429c      	cmp	r4, r3
 801a532:	d11b      	bne.n	801a56c <_fflush_r+0x58>
 801a534:	686c      	ldr	r4, [r5, #4]
 801a536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a53a:	2b00      	cmp	r3, #0
 801a53c:	d0ef      	beq.n	801a51e <_fflush_r+0xa>
 801a53e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a540:	07d0      	lsls	r0, r2, #31
 801a542:	d404      	bmi.n	801a54e <_fflush_r+0x3a>
 801a544:	0599      	lsls	r1, r3, #22
 801a546:	d402      	bmi.n	801a54e <_fflush_r+0x3a>
 801a548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a54a:	f000 f927 	bl	801a79c <__retarget_lock_acquire_recursive>
 801a54e:	4628      	mov	r0, r5
 801a550:	4621      	mov	r1, r4
 801a552:	f7ff ff59 	bl	801a408 <__sflush_r>
 801a556:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a558:	07da      	lsls	r2, r3, #31
 801a55a:	4605      	mov	r5, r0
 801a55c:	d4e0      	bmi.n	801a520 <_fflush_r+0xc>
 801a55e:	89a3      	ldrh	r3, [r4, #12]
 801a560:	059b      	lsls	r3, r3, #22
 801a562:	d4dd      	bmi.n	801a520 <_fflush_r+0xc>
 801a564:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a566:	f000 f91a 	bl	801a79e <__retarget_lock_release_recursive>
 801a56a:	e7d9      	b.n	801a520 <_fflush_r+0xc>
 801a56c:	4b05      	ldr	r3, [pc, #20]	; (801a584 <_fflush_r+0x70>)
 801a56e:	429c      	cmp	r4, r3
 801a570:	d101      	bne.n	801a576 <_fflush_r+0x62>
 801a572:	68ac      	ldr	r4, [r5, #8]
 801a574:	e7df      	b.n	801a536 <_fflush_r+0x22>
 801a576:	4b04      	ldr	r3, [pc, #16]	; (801a588 <_fflush_r+0x74>)
 801a578:	429c      	cmp	r4, r3
 801a57a:	bf08      	it	eq
 801a57c:	68ec      	ldreq	r4, [r5, #12]
 801a57e:	e7da      	b.n	801a536 <_fflush_r+0x22>
 801a580:	08094dac 	.word	0x08094dac
 801a584:	08094dcc 	.word	0x08094dcc
 801a588:	08094d8c 	.word	0x08094d8c

0801a58c <std>:
 801a58c:	2300      	movs	r3, #0
 801a58e:	b510      	push	{r4, lr}
 801a590:	4604      	mov	r4, r0
 801a592:	e9c0 3300 	strd	r3, r3, [r0]
 801a596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a59a:	6083      	str	r3, [r0, #8]
 801a59c:	8181      	strh	r1, [r0, #12]
 801a59e:	6643      	str	r3, [r0, #100]	; 0x64
 801a5a0:	81c2      	strh	r2, [r0, #14]
 801a5a2:	6183      	str	r3, [r0, #24]
 801a5a4:	4619      	mov	r1, r3
 801a5a6:	2208      	movs	r2, #8
 801a5a8:	305c      	adds	r0, #92	; 0x5c
 801a5aa:	f7ff fca9 	bl	8019f00 <memset>
 801a5ae:	4b05      	ldr	r3, [pc, #20]	; (801a5c4 <std+0x38>)
 801a5b0:	6263      	str	r3, [r4, #36]	; 0x24
 801a5b2:	4b05      	ldr	r3, [pc, #20]	; (801a5c8 <std+0x3c>)
 801a5b4:	62a3      	str	r3, [r4, #40]	; 0x28
 801a5b6:	4b05      	ldr	r3, [pc, #20]	; (801a5cc <std+0x40>)
 801a5b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a5ba:	4b05      	ldr	r3, [pc, #20]	; (801a5d0 <std+0x44>)
 801a5bc:	6224      	str	r4, [r4, #32]
 801a5be:	6323      	str	r3, [r4, #48]	; 0x30
 801a5c0:	bd10      	pop	{r4, pc}
 801a5c2:	bf00      	nop
 801a5c4:	0801aeed 	.word	0x0801aeed
 801a5c8:	0801af0f 	.word	0x0801af0f
 801a5cc:	0801af47 	.word	0x0801af47
 801a5d0:	0801af6b 	.word	0x0801af6b

0801a5d4 <_cleanup_r>:
 801a5d4:	4901      	ldr	r1, [pc, #4]	; (801a5dc <_cleanup_r+0x8>)
 801a5d6:	f000 b8c1 	b.w	801a75c <_fwalk_reent>
 801a5da:	bf00      	nop
 801a5dc:	0801a515 	.word	0x0801a515

0801a5e0 <__sfmoreglue>:
 801a5e0:	b570      	push	{r4, r5, r6, lr}
 801a5e2:	1e4a      	subs	r2, r1, #1
 801a5e4:	2568      	movs	r5, #104	; 0x68
 801a5e6:	4355      	muls	r5, r2
 801a5e8:	460e      	mov	r6, r1
 801a5ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a5ee:	f7ff fcdf 	bl	8019fb0 <_malloc_r>
 801a5f2:	4604      	mov	r4, r0
 801a5f4:	b140      	cbz	r0, 801a608 <__sfmoreglue+0x28>
 801a5f6:	2100      	movs	r1, #0
 801a5f8:	e9c0 1600 	strd	r1, r6, [r0]
 801a5fc:	300c      	adds	r0, #12
 801a5fe:	60a0      	str	r0, [r4, #8]
 801a600:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a604:	f7ff fc7c 	bl	8019f00 <memset>
 801a608:	4620      	mov	r0, r4
 801a60a:	bd70      	pop	{r4, r5, r6, pc}

0801a60c <__sfp_lock_acquire>:
 801a60c:	4801      	ldr	r0, [pc, #4]	; (801a614 <__sfp_lock_acquire+0x8>)
 801a60e:	f000 b8c5 	b.w	801a79c <__retarget_lock_acquire_recursive>
 801a612:	bf00      	nop
 801a614:	2001c38c 	.word	0x2001c38c

0801a618 <__sfp_lock_release>:
 801a618:	4801      	ldr	r0, [pc, #4]	; (801a620 <__sfp_lock_release+0x8>)
 801a61a:	f000 b8c0 	b.w	801a79e <__retarget_lock_release_recursive>
 801a61e:	bf00      	nop
 801a620:	2001c38c 	.word	0x2001c38c

0801a624 <__sinit_lock_acquire>:
 801a624:	4801      	ldr	r0, [pc, #4]	; (801a62c <__sinit_lock_acquire+0x8>)
 801a626:	f000 b8b9 	b.w	801a79c <__retarget_lock_acquire_recursive>
 801a62a:	bf00      	nop
 801a62c:	2001c387 	.word	0x2001c387

0801a630 <__sinit_lock_release>:
 801a630:	4801      	ldr	r0, [pc, #4]	; (801a638 <__sinit_lock_release+0x8>)
 801a632:	f000 b8b4 	b.w	801a79e <__retarget_lock_release_recursive>
 801a636:	bf00      	nop
 801a638:	2001c387 	.word	0x2001c387

0801a63c <__sinit>:
 801a63c:	b510      	push	{r4, lr}
 801a63e:	4604      	mov	r4, r0
 801a640:	f7ff fff0 	bl	801a624 <__sinit_lock_acquire>
 801a644:	69a3      	ldr	r3, [r4, #24]
 801a646:	b11b      	cbz	r3, 801a650 <__sinit+0x14>
 801a648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a64c:	f7ff bff0 	b.w	801a630 <__sinit_lock_release>
 801a650:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a654:	6523      	str	r3, [r4, #80]	; 0x50
 801a656:	4b13      	ldr	r3, [pc, #76]	; (801a6a4 <__sinit+0x68>)
 801a658:	4a13      	ldr	r2, [pc, #76]	; (801a6a8 <__sinit+0x6c>)
 801a65a:	681b      	ldr	r3, [r3, #0]
 801a65c:	62a2      	str	r2, [r4, #40]	; 0x28
 801a65e:	42a3      	cmp	r3, r4
 801a660:	bf04      	itt	eq
 801a662:	2301      	moveq	r3, #1
 801a664:	61a3      	streq	r3, [r4, #24]
 801a666:	4620      	mov	r0, r4
 801a668:	f000 f820 	bl	801a6ac <__sfp>
 801a66c:	6060      	str	r0, [r4, #4]
 801a66e:	4620      	mov	r0, r4
 801a670:	f000 f81c 	bl	801a6ac <__sfp>
 801a674:	60a0      	str	r0, [r4, #8]
 801a676:	4620      	mov	r0, r4
 801a678:	f000 f818 	bl	801a6ac <__sfp>
 801a67c:	2200      	movs	r2, #0
 801a67e:	60e0      	str	r0, [r4, #12]
 801a680:	2104      	movs	r1, #4
 801a682:	6860      	ldr	r0, [r4, #4]
 801a684:	f7ff ff82 	bl	801a58c <std>
 801a688:	68a0      	ldr	r0, [r4, #8]
 801a68a:	2201      	movs	r2, #1
 801a68c:	2109      	movs	r1, #9
 801a68e:	f7ff ff7d 	bl	801a58c <std>
 801a692:	68e0      	ldr	r0, [r4, #12]
 801a694:	2202      	movs	r2, #2
 801a696:	2112      	movs	r1, #18
 801a698:	f7ff ff78 	bl	801a58c <std>
 801a69c:	2301      	movs	r3, #1
 801a69e:	61a3      	str	r3, [r4, #24]
 801a6a0:	e7d2      	b.n	801a648 <__sinit+0xc>
 801a6a2:	bf00      	nop
 801a6a4:	08094cd4 	.word	0x08094cd4
 801a6a8:	0801a5d5 	.word	0x0801a5d5

0801a6ac <__sfp>:
 801a6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a6ae:	4607      	mov	r7, r0
 801a6b0:	f7ff ffac 	bl	801a60c <__sfp_lock_acquire>
 801a6b4:	4b1e      	ldr	r3, [pc, #120]	; (801a730 <__sfp+0x84>)
 801a6b6:	681e      	ldr	r6, [r3, #0]
 801a6b8:	69b3      	ldr	r3, [r6, #24]
 801a6ba:	b913      	cbnz	r3, 801a6c2 <__sfp+0x16>
 801a6bc:	4630      	mov	r0, r6
 801a6be:	f7ff ffbd 	bl	801a63c <__sinit>
 801a6c2:	3648      	adds	r6, #72	; 0x48
 801a6c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a6c8:	3b01      	subs	r3, #1
 801a6ca:	d503      	bpl.n	801a6d4 <__sfp+0x28>
 801a6cc:	6833      	ldr	r3, [r6, #0]
 801a6ce:	b30b      	cbz	r3, 801a714 <__sfp+0x68>
 801a6d0:	6836      	ldr	r6, [r6, #0]
 801a6d2:	e7f7      	b.n	801a6c4 <__sfp+0x18>
 801a6d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a6d8:	b9d5      	cbnz	r5, 801a710 <__sfp+0x64>
 801a6da:	4b16      	ldr	r3, [pc, #88]	; (801a734 <__sfp+0x88>)
 801a6dc:	60e3      	str	r3, [r4, #12]
 801a6de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a6e2:	6665      	str	r5, [r4, #100]	; 0x64
 801a6e4:	f000 f859 	bl	801a79a <__retarget_lock_init_recursive>
 801a6e8:	f7ff ff96 	bl	801a618 <__sfp_lock_release>
 801a6ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a6f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a6f4:	6025      	str	r5, [r4, #0]
 801a6f6:	61a5      	str	r5, [r4, #24]
 801a6f8:	2208      	movs	r2, #8
 801a6fa:	4629      	mov	r1, r5
 801a6fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a700:	f7ff fbfe 	bl	8019f00 <memset>
 801a704:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a708:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a70c:	4620      	mov	r0, r4
 801a70e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a710:	3468      	adds	r4, #104	; 0x68
 801a712:	e7d9      	b.n	801a6c8 <__sfp+0x1c>
 801a714:	2104      	movs	r1, #4
 801a716:	4638      	mov	r0, r7
 801a718:	f7ff ff62 	bl	801a5e0 <__sfmoreglue>
 801a71c:	4604      	mov	r4, r0
 801a71e:	6030      	str	r0, [r6, #0]
 801a720:	2800      	cmp	r0, #0
 801a722:	d1d5      	bne.n	801a6d0 <__sfp+0x24>
 801a724:	f7ff ff78 	bl	801a618 <__sfp_lock_release>
 801a728:	230c      	movs	r3, #12
 801a72a:	603b      	str	r3, [r7, #0]
 801a72c:	e7ee      	b.n	801a70c <__sfp+0x60>
 801a72e:	bf00      	nop
 801a730:	08094cd4 	.word	0x08094cd4
 801a734:	ffff0001 	.word	0xffff0001

0801a738 <fiprintf>:
 801a738:	b40e      	push	{r1, r2, r3}
 801a73a:	b503      	push	{r0, r1, lr}
 801a73c:	4601      	mov	r1, r0
 801a73e:	ab03      	add	r3, sp, #12
 801a740:	4805      	ldr	r0, [pc, #20]	; (801a758 <fiprintf+0x20>)
 801a742:	f853 2b04 	ldr.w	r2, [r3], #4
 801a746:	6800      	ldr	r0, [r0, #0]
 801a748:	9301      	str	r3, [sp, #4]
 801a74a:	f000 f8c3 	bl	801a8d4 <_vfiprintf_r>
 801a74e:	b002      	add	sp, #8
 801a750:	f85d eb04 	ldr.w	lr, [sp], #4
 801a754:	b003      	add	sp, #12
 801a756:	4770      	bx	lr
 801a758:	200000b4 	.word	0x200000b4

0801a75c <_fwalk_reent>:
 801a75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a760:	4606      	mov	r6, r0
 801a762:	4688      	mov	r8, r1
 801a764:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a768:	2700      	movs	r7, #0
 801a76a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a76e:	f1b9 0901 	subs.w	r9, r9, #1
 801a772:	d505      	bpl.n	801a780 <_fwalk_reent+0x24>
 801a774:	6824      	ldr	r4, [r4, #0]
 801a776:	2c00      	cmp	r4, #0
 801a778:	d1f7      	bne.n	801a76a <_fwalk_reent+0xe>
 801a77a:	4638      	mov	r0, r7
 801a77c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a780:	89ab      	ldrh	r3, [r5, #12]
 801a782:	2b01      	cmp	r3, #1
 801a784:	d907      	bls.n	801a796 <_fwalk_reent+0x3a>
 801a786:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a78a:	3301      	adds	r3, #1
 801a78c:	d003      	beq.n	801a796 <_fwalk_reent+0x3a>
 801a78e:	4629      	mov	r1, r5
 801a790:	4630      	mov	r0, r6
 801a792:	47c0      	blx	r8
 801a794:	4307      	orrs	r7, r0
 801a796:	3568      	adds	r5, #104	; 0x68
 801a798:	e7e9      	b.n	801a76e <_fwalk_reent+0x12>

0801a79a <__retarget_lock_init_recursive>:
 801a79a:	4770      	bx	lr

0801a79c <__retarget_lock_acquire_recursive>:
 801a79c:	4770      	bx	lr

0801a79e <__retarget_lock_release_recursive>:
 801a79e:	4770      	bx	lr

0801a7a0 <__swhatbuf_r>:
 801a7a0:	b570      	push	{r4, r5, r6, lr}
 801a7a2:	460e      	mov	r6, r1
 801a7a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a7a8:	2900      	cmp	r1, #0
 801a7aa:	b096      	sub	sp, #88	; 0x58
 801a7ac:	4614      	mov	r4, r2
 801a7ae:	461d      	mov	r5, r3
 801a7b0:	da07      	bge.n	801a7c2 <__swhatbuf_r+0x22>
 801a7b2:	2300      	movs	r3, #0
 801a7b4:	602b      	str	r3, [r5, #0]
 801a7b6:	89b3      	ldrh	r3, [r6, #12]
 801a7b8:	061a      	lsls	r2, r3, #24
 801a7ba:	d410      	bmi.n	801a7de <__swhatbuf_r+0x3e>
 801a7bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a7c0:	e00e      	b.n	801a7e0 <__swhatbuf_r+0x40>
 801a7c2:	466a      	mov	r2, sp
 801a7c4:	f000 fc00 	bl	801afc8 <_fstat_r>
 801a7c8:	2800      	cmp	r0, #0
 801a7ca:	dbf2      	blt.n	801a7b2 <__swhatbuf_r+0x12>
 801a7cc:	9a01      	ldr	r2, [sp, #4]
 801a7ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a7d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a7d6:	425a      	negs	r2, r3
 801a7d8:	415a      	adcs	r2, r3
 801a7da:	602a      	str	r2, [r5, #0]
 801a7dc:	e7ee      	b.n	801a7bc <__swhatbuf_r+0x1c>
 801a7de:	2340      	movs	r3, #64	; 0x40
 801a7e0:	2000      	movs	r0, #0
 801a7e2:	6023      	str	r3, [r4, #0]
 801a7e4:	b016      	add	sp, #88	; 0x58
 801a7e6:	bd70      	pop	{r4, r5, r6, pc}

0801a7e8 <__smakebuf_r>:
 801a7e8:	898b      	ldrh	r3, [r1, #12]
 801a7ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a7ec:	079d      	lsls	r5, r3, #30
 801a7ee:	4606      	mov	r6, r0
 801a7f0:	460c      	mov	r4, r1
 801a7f2:	d507      	bpl.n	801a804 <__smakebuf_r+0x1c>
 801a7f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a7f8:	6023      	str	r3, [r4, #0]
 801a7fa:	6123      	str	r3, [r4, #16]
 801a7fc:	2301      	movs	r3, #1
 801a7fe:	6163      	str	r3, [r4, #20]
 801a800:	b002      	add	sp, #8
 801a802:	bd70      	pop	{r4, r5, r6, pc}
 801a804:	ab01      	add	r3, sp, #4
 801a806:	466a      	mov	r2, sp
 801a808:	f7ff ffca 	bl	801a7a0 <__swhatbuf_r>
 801a80c:	9900      	ldr	r1, [sp, #0]
 801a80e:	4605      	mov	r5, r0
 801a810:	4630      	mov	r0, r6
 801a812:	f7ff fbcd 	bl	8019fb0 <_malloc_r>
 801a816:	b948      	cbnz	r0, 801a82c <__smakebuf_r+0x44>
 801a818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a81c:	059a      	lsls	r2, r3, #22
 801a81e:	d4ef      	bmi.n	801a800 <__smakebuf_r+0x18>
 801a820:	f023 0303 	bic.w	r3, r3, #3
 801a824:	f043 0302 	orr.w	r3, r3, #2
 801a828:	81a3      	strh	r3, [r4, #12]
 801a82a:	e7e3      	b.n	801a7f4 <__smakebuf_r+0xc>
 801a82c:	4b0d      	ldr	r3, [pc, #52]	; (801a864 <__smakebuf_r+0x7c>)
 801a82e:	62b3      	str	r3, [r6, #40]	; 0x28
 801a830:	89a3      	ldrh	r3, [r4, #12]
 801a832:	6020      	str	r0, [r4, #0]
 801a834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a838:	81a3      	strh	r3, [r4, #12]
 801a83a:	9b00      	ldr	r3, [sp, #0]
 801a83c:	6163      	str	r3, [r4, #20]
 801a83e:	9b01      	ldr	r3, [sp, #4]
 801a840:	6120      	str	r0, [r4, #16]
 801a842:	b15b      	cbz	r3, 801a85c <__smakebuf_r+0x74>
 801a844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a848:	4630      	mov	r0, r6
 801a84a:	f000 fbcf 	bl	801afec <_isatty_r>
 801a84e:	b128      	cbz	r0, 801a85c <__smakebuf_r+0x74>
 801a850:	89a3      	ldrh	r3, [r4, #12]
 801a852:	f023 0303 	bic.w	r3, r3, #3
 801a856:	f043 0301 	orr.w	r3, r3, #1
 801a85a:	81a3      	strh	r3, [r4, #12]
 801a85c:	89a0      	ldrh	r0, [r4, #12]
 801a85e:	4305      	orrs	r5, r0
 801a860:	81a5      	strh	r5, [r4, #12]
 801a862:	e7cd      	b.n	801a800 <__smakebuf_r+0x18>
 801a864:	0801a5d5 	.word	0x0801a5d5

0801a868 <__malloc_lock>:
 801a868:	4801      	ldr	r0, [pc, #4]	; (801a870 <__malloc_lock+0x8>)
 801a86a:	f7ff bf97 	b.w	801a79c <__retarget_lock_acquire_recursive>
 801a86e:	bf00      	nop
 801a870:	2001c388 	.word	0x2001c388

0801a874 <__malloc_unlock>:
 801a874:	4801      	ldr	r0, [pc, #4]	; (801a87c <__malloc_unlock+0x8>)
 801a876:	f7ff bf92 	b.w	801a79e <__retarget_lock_release_recursive>
 801a87a:	bf00      	nop
 801a87c:	2001c388 	.word	0x2001c388

0801a880 <__sfputc_r>:
 801a880:	6893      	ldr	r3, [r2, #8]
 801a882:	3b01      	subs	r3, #1
 801a884:	2b00      	cmp	r3, #0
 801a886:	b410      	push	{r4}
 801a888:	6093      	str	r3, [r2, #8]
 801a88a:	da08      	bge.n	801a89e <__sfputc_r+0x1e>
 801a88c:	6994      	ldr	r4, [r2, #24]
 801a88e:	42a3      	cmp	r3, r4
 801a890:	db01      	blt.n	801a896 <__sfputc_r+0x16>
 801a892:	290a      	cmp	r1, #10
 801a894:	d103      	bne.n	801a89e <__sfputc_r+0x1e>
 801a896:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a89a:	f7ff bcd7 	b.w	801a24c <__swbuf_r>
 801a89e:	6813      	ldr	r3, [r2, #0]
 801a8a0:	1c58      	adds	r0, r3, #1
 801a8a2:	6010      	str	r0, [r2, #0]
 801a8a4:	7019      	strb	r1, [r3, #0]
 801a8a6:	4608      	mov	r0, r1
 801a8a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a8ac:	4770      	bx	lr

0801a8ae <__sfputs_r>:
 801a8ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a8b0:	4606      	mov	r6, r0
 801a8b2:	460f      	mov	r7, r1
 801a8b4:	4614      	mov	r4, r2
 801a8b6:	18d5      	adds	r5, r2, r3
 801a8b8:	42ac      	cmp	r4, r5
 801a8ba:	d101      	bne.n	801a8c0 <__sfputs_r+0x12>
 801a8bc:	2000      	movs	r0, #0
 801a8be:	e007      	b.n	801a8d0 <__sfputs_r+0x22>
 801a8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a8c4:	463a      	mov	r2, r7
 801a8c6:	4630      	mov	r0, r6
 801a8c8:	f7ff ffda 	bl	801a880 <__sfputc_r>
 801a8cc:	1c43      	adds	r3, r0, #1
 801a8ce:	d1f3      	bne.n	801a8b8 <__sfputs_r+0xa>
 801a8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a8d4 <_vfiprintf_r>:
 801a8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8d8:	460d      	mov	r5, r1
 801a8da:	b09d      	sub	sp, #116	; 0x74
 801a8dc:	4614      	mov	r4, r2
 801a8de:	4698      	mov	r8, r3
 801a8e0:	4606      	mov	r6, r0
 801a8e2:	b118      	cbz	r0, 801a8ec <_vfiprintf_r+0x18>
 801a8e4:	6983      	ldr	r3, [r0, #24]
 801a8e6:	b90b      	cbnz	r3, 801a8ec <_vfiprintf_r+0x18>
 801a8e8:	f7ff fea8 	bl	801a63c <__sinit>
 801a8ec:	4b89      	ldr	r3, [pc, #548]	; (801ab14 <_vfiprintf_r+0x240>)
 801a8ee:	429d      	cmp	r5, r3
 801a8f0:	d11b      	bne.n	801a92a <_vfiprintf_r+0x56>
 801a8f2:	6875      	ldr	r5, [r6, #4]
 801a8f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a8f6:	07d9      	lsls	r1, r3, #31
 801a8f8:	d405      	bmi.n	801a906 <_vfiprintf_r+0x32>
 801a8fa:	89ab      	ldrh	r3, [r5, #12]
 801a8fc:	059a      	lsls	r2, r3, #22
 801a8fe:	d402      	bmi.n	801a906 <_vfiprintf_r+0x32>
 801a900:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a902:	f7ff ff4b 	bl	801a79c <__retarget_lock_acquire_recursive>
 801a906:	89ab      	ldrh	r3, [r5, #12]
 801a908:	071b      	lsls	r3, r3, #28
 801a90a:	d501      	bpl.n	801a910 <_vfiprintf_r+0x3c>
 801a90c:	692b      	ldr	r3, [r5, #16]
 801a90e:	b9eb      	cbnz	r3, 801a94c <_vfiprintf_r+0x78>
 801a910:	4629      	mov	r1, r5
 801a912:	4630      	mov	r0, r6
 801a914:	f7ff fcec 	bl	801a2f0 <__swsetup_r>
 801a918:	b1c0      	cbz	r0, 801a94c <_vfiprintf_r+0x78>
 801a91a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a91c:	07dc      	lsls	r4, r3, #31
 801a91e:	d50e      	bpl.n	801a93e <_vfiprintf_r+0x6a>
 801a920:	f04f 30ff 	mov.w	r0, #4294967295
 801a924:	b01d      	add	sp, #116	; 0x74
 801a926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a92a:	4b7b      	ldr	r3, [pc, #492]	; (801ab18 <_vfiprintf_r+0x244>)
 801a92c:	429d      	cmp	r5, r3
 801a92e:	d101      	bne.n	801a934 <_vfiprintf_r+0x60>
 801a930:	68b5      	ldr	r5, [r6, #8]
 801a932:	e7df      	b.n	801a8f4 <_vfiprintf_r+0x20>
 801a934:	4b79      	ldr	r3, [pc, #484]	; (801ab1c <_vfiprintf_r+0x248>)
 801a936:	429d      	cmp	r5, r3
 801a938:	bf08      	it	eq
 801a93a:	68f5      	ldreq	r5, [r6, #12]
 801a93c:	e7da      	b.n	801a8f4 <_vfiprintf_r+0x20>
 801a93e:	89ab      	ldrh	r3, [r5, #12]
 801a940:	0598      	lsls	r0, r3, #22
 801a942:	d4ed      	bmi.n	801a920 <_vfiprintf_r+0x4c>
 801a944:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a946:	f7ff ff2a 	bl	801a79e <__retarget_lock_release_recursive>
 801a94a:	e7e9      	b.n	801a920 <_vfiprintf_r+0x4c>
 801a94c:	2300      	movs	r3, #0
 801a94e:	9309      	str	r3, [sp, #36]	; 0x24
 801a950:	2320      	movs	r3, #32
 801a952:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a956:	f8cd 800c 	str.w	r8, [sp, #12]
 801a95a:	2330      	movs	r3, #48	; 0x30
 801a95c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801ab20 <_vfiprintf_r+0x24c>
 801a960:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a964:	f04f 0901 	mov.w	r9, #1
 801a968:	4623      	mov	r3, r4
 801a96a:	469a      	mov	sl, r3
 801a96c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a970:	b10a      	cbz	r2, 801a976 <_vfiprintf_r+0xa2>
 801a972:	2a25      	cmp	r2, #37	; 0x25
 801a974:	d1f9      	bne.n	801a96a <_vfiprintf_r+0x96>
 801a976:	ebba 0b04 	subs.w	fp, sl, r4
 801a97a:	d00b      	beq.n	801a994 <_vfiprintf_r+0xc0>
 801a97c:	465b      	mov	r3, fp
 801a97e:	4622      	mov	r2, r4
 801a980:	4629      	mov	r1, r5
 801a982:	4630      	mov	r0, r6
 801a984:	f7ff ff93 	bl	801a8ae <__sfputs_r>
 801a988:	3001      	adds	r0, #1
 801a98a:	f000 80aa 	beq.w	801aae2 <_vfiprintf_r+0x20e>
 801a98e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a990:	445a      	add	r2, fp
 801a992:	9209      	str	r2, [sp, #36]	; 0x24
 801a994:	f89a 3000 	ldrb.w	r3, [sl]
 801a998:	2b00      	cmp	r3, #0
 801a99a:	f000 80a2 	beq.w	801aae2 <_vfiprintf_r+0x20e>
 801a99e:	2300      	movs	r3, #0
 801a9a0:	f04f 32ff 	mov.w	r2, #4294967295
 801a9a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a9a8:	f10a 0a01 	add.w	sl, sl, #1
 801a9ac:	9304      	str	r3, [sp, #16]
 801a9ae:	9307      	str	r3, [sp, #28]
 801a9b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a9b4:	931a      	str	r3, [sp, #104]	; 0x68
 801a9b6:	4654      	mov	r4, sl
 801a9b8:	2205      	movs	r2, #5
 801a9ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a9be:	4858      	ldr	r0, [pc, #352]	; (801ab20 <_vfiprintf_r+0x24c>)
 801a9c0:	f7e5 fc06 	bl	80001d0 <memchr>
 801a9c4:	9a04      	ldr	r2, [sp, #16]
 801a9c6:	b9d8      	cbnz	r0, 801aa00 <_vfiprintf_r+0x12c>
 801a9c8:	06d1      	lsls	r1, r2, #27
 801a9ca:	bf44      	itt	mi
 801a9cc:	2320      	movmi	r3, #32
 801a9ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a9d2:	0713      	lsls	r3, r2, #28
 801a9d4:	bf44      	itt	mi
 801a9d6:	232b      	movmi	r3, #43	; 0x2b
 801a9d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a9dc:	f89a 3000 	ldrb.w	r3, [sl]
 801a9e0:	2b2a      	cmp	r3, #42	; 0x2a
 801a9e2:	d015      	beq.n	801aa10 <_vfiprintf_r+0x13c>
 801a9e4:	9a07      	ldr	r2, [sp, #28]
 801a9e6:	4654      	mov	r4, sl
 801a9e8:	2000      	movs	r0, #0
 801a9ea:	f04f 0c0a 	mov.w	ip, #10
 801a9ee:	4621      	mov	r1, r4
 801a9f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a9f4:	3b30      	subs	r3, #48	; 0x30
 801a9f6:	2b09      	cmp	r3, #9
 801a9f8:	d94e      	bls.n	801aa98 <_vfiprintf_r+0x1c4>
 801a9fa:	b1b0      	cbz	r0, 801aa2a <_vfiprintf_r+0x156>
 801a9fc:	9207      	str	r2, [sp, #28]
 801a9fe:	e014      	b.n	801aa2a <_vfiprintf_r+0x156>
 801aa00:	eba0 0308 	sub.w	r3, r0, r8
 801aa04:	fa09 f303 	lsl.w	r3, r9, r3
 801aa08:	4313      	orrs	r3, r2
 801aa0a:	9304      	str	r3, [sp, #16]
 801aa0c:	46a2      	mov	sl, r4
 801aa0e:	e7d2      	b.n	801a9b6 <_vfiprintf_r+0xe2>
 801aa10:	9b03      	ldr	r3, [sp, #12]
 801aa12:	1d19      	adds	r1, r3, #4
 801aa14:	681b      	ldr	r3, [r3, #0]
 801aa16:	9103      	str	r1, [sp, #12]
 801aa18:	2b00      	cmp	r3, #0
 801aa1a:	bfbb      	ittet	lt
 801aa1c:	425b      	neglt	r3, r3
 801aa1e:	f042 0202 	orrlt.w	r2, r2, #2
 801aa22:	9307      	strge	r3, [sp, #28]
 801aa24:	9307      	strlt	r3, [sp, #28]
 801aa26:	bfb8      	it	lt
 801aa28:	9204      	strlt	r2, [sp, #16]
 801aa2a:	7823      	ldrb	r3, [r4, #0]
 801aa2c:	2b2e      	cmp	r3, #46	; 0x2e
 801aa2e:	d10c      	bne.n	801aa4a <_vfiprintf_r+0x176>
 801aa30:	7863      	ldrb	r3, [r4, #1]
 801aa32:	2b2a      	cmp	r3, #42	; 0x2a
 801aa34:	d135      	bne.n	801aaa2 <_vfiprintf_r+0x1ce>
 801aa36:	9b03      	ldr	r3, [sp, #12]
 801aa38:	1d1a      	adds	r2, r3, #4
 801aa3a:	681b      	ldr	r3, [r3, #0]
 801aa3c:	9203      	str	r2, [sp, #12]
 801aa3e:	2b00      	cmp	r3, #0
 801aa40:	bfb8      	it	lt
 801aa42:	f04f 33ff 	movlt.w	r3, #4294967295
 801aa46:	3402      	adds	r4, #2
 801aa48:	9305      	str	r3, [sp, #20]
 801aa4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801ab30 <_vfiprintf_r+0x25c>
 801aa4e:	7821      	ldrb	r1, [r4, #0]
 801aa50:	2203      	movs	r2, #3
 801aa52:	4650      	mov	r0, sl
 801aa54:	f7e5 fbbc 	bl	80001d0 <memchr>
 801aa58:	b140      	cbz	r0, 801aa6c <_vfiprintf_r+0x198>
 801aa5a:	2340      	movs	r3, #64	; 0x40
 801aa5c:	eba0 000a 	sub.w	r0, r0, sl
 801aa60:	fa03 f000 	lsl.w	r0, r3, r0
 801aa64:	9b04      	ldr	r3, [sp, #16]
 801aa66:	4303      	orrs	r3, r0
 801aa68:	3401      	adds	r4, #1
 801aa6a:	9304      	str	r3, [sp, #16]
 801aa6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa70:	482c      	ldr	r0, [pc, #176]	; (801ab24 <_vfiprintf_r+0x250>)
 801aa72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801aa76:	2206      	movs	r2, #6
 801aa78:	f7e5 fbaa 	bl	80001d0 <memchr>
 801aa7c:	2800      	cmp	r0, #0
 801aa7e:	d03f      	beq.n	801ab00 <_vfiprintf_r+0x22c>
 801aa80:	4b29      	ldr	r3, [pc, #164]	; (801ab28 <_vfiprintf_r+0x254>)
 801aa82:	bb1b      	cbnz	r3, 801aacc <_vfiprintf_r+0x1f8>
 801aa84:	9b03      	ldr	r3, [sp, #12]
 801aa86:	3307      	adds	r3, #7
 801aa88:	f023 0307 	bic.w	r3, r3, #7
 801aa8c:	3308      	adds	r3, #8
 801aa8e:	9303      	str	r3, [sp, #12]
 801aa90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801aa92:	443b      	add	r3, r7
 801aa94:	9309      	str	r3, [sp, #36]	; 0x24
 801aa96:	e767      	b.n	801a968 <_vfiprintf_r+0x94>
 801aa98:	fb0c 3202 	mla	r2, ip, r2, r3
 801aa9c:	460c      	mov	r4, r1
 801aa9e:	2001      	movs	r0, #1
 801aaa0:	e7a5      	b.n	801a9ee <_vfiprintf_r+0x11a>
 801aaa2:	2300      	movs	r3, #0
 801aaa4:	3401      	adds	r4, #1
 801aaa6:	9305      	str	r3, [sp, #20]
 801aaa8:	4619      	mov	r1, r3
 801aaaa:	f04f 0c0a 	mov.w	ip, #10
 801aaae:	4620      	mov	r0, r4
 801aab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801aab4:	3a30      	subs	r2, #48	; 0x30
 801aab6:	2a09      	cmp	r2, #9
 801aab8:	d903      	bls.n	801aac2 <_vfiprintf_r+0x1ee>
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d0c5      	beq.n	801aa4a <_vfiprintf_r+0x176>
 801aabe:	9105      	str	r1, [sp, #20]
 801aac0:	e7c3      	b.n	801aa4a <_vfiprintf_r+0x176>
 801aac2:	fb0c 2101 	mla	r1, ip, r1, r2
 801aac6:	4604      	mov	r4, r0
 801aac8:	2301      	movs	r3, #1
 801aaca:	e7f0      	b.n	801aaae <_vfiprintf_r+0x1da>
 801aacc:	ab03      	add	r3, sp, #12
 801aace:	9300      	str	r3, [sp, #0]
 801aad0:	462a      	mov	r2, r5
 801aad2:	4b16      	ldr	r3, [pc, #88]	; (801ab2c <_vfiprintf_r+0x258>)
 801aad4:	a904      	add	r1, sp, #16
 801aad6:	4630      	mov	r0, r6
 801aad8:	f3af 8000 	nop.w
 801aadc:	4607      	mov	r7, r0
 801aade:	1c78      	adds	r0, r7, #1
 801aae0:	d1d6      	bne.n	801aa90 <_vfiprintf_r+0x1bc>
 801aae2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801aae4:	07d9      	lsls	r1, r3, #31
 801aae6:	d405      	bmi.n	801aaf4 <_vfiprintf_r+0x220>
 801aae8:	89ab      	ldrh	r3, [r5, #12]
 801aaea:	059a      	lsls	r2, r3, #22
 801aaec:	d402      	bmi.n	801aaf4 <_vfiprintf_r+0x220>
 801aaee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801aaf0:	f7ff fe55 	bl	801a79e <__retarget_lock_release_recursive>
 801aaf4:	89ab      	ldrh	r3, [r5, #12]
 801aaf6:	065b      	lsls	r3, r3, #25
 801aaf8:	f53f af12 	bmi.w	801a920 <_vfiprintf_r+0x4c>
 801aafc:	9809      	ldr	r0, [sp, #36]	; 0x24
 801aafe:	e711      	b.n	801a924 <_vfiprintf_r+0x50>
 801ab00:	ab03      	add	r3, sp, #12
 801ab02:	9300      	str	r3, [sp, #0]
 801ab04:	462a      	mov	r2, r5
 801ab06:	4b09      	ldr	r3, [pc, #36]	; (801ab2c <_vfiprintf_r+0x258>)
 801ab08:	a904      	add	r1, sp, #16
 801ab0a:	4630      	mov	r0, r6
 801ab0c:	f000 f880 	bl	801ac10 <_printf_i>
 801ab10:	e7e4      	b.n	801aadc <_vfiprintf_r+0x208>
 801ab12:	bf00      	nop
 801ab14:	08094dac 	.word	0x08094dac
 801ab18:	08094dcc 	.word	0x08094dcc
 801ab1c:	08094d8c 	.word	0x08094d8c
 801ab20:	08094dec 	.word	0x08094dec
 801ab24:	08094df6 	.word	0x08094df6
 801ab28:	00000000 	.word	0x00000000
 801ab2c:	0801a8af 	.word	0x0801a8af
 801ab30:	08094df2 	.word	0x08094df2

0801ab34 <_printf_common>:
 801ab34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ab38:	4616      	mov	r6, r2
 801ab3a:	4699      	mov	r9, r3
 801ab3c:	688a      	ldr	r2, [r1, #8]
 801ab3e:	690b      	ldr	r3, [r1, #16]
 801ab40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801ab44:	4293      	cmp	r3, r2
 801ab46:	bfb8      	it	lt
 801ab48:	4613      	movlt	r3, r2
 801ab4a:	6033      	str	r3, [r6, #0]
 801ab4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801ab50:	4607      	mov	r7, r0
 801ab52:	460c      	mov	r4, r1
 801ab54:	b10a      	cbz	r2, 801ab5a <_printf_common+0x26>
 801ab56:	3301      	adds	r3, #1
 801ab58:	6033      	str	r3, [r6, #0]
 801ab5a:	6823      	ldr	r3, [r4, #0]
 801ab5c:	0699      	lsls	r1, r3, #26
 801ab5e:	bf42      	ittt	mi
 801ab60:	6833      	ldrmi	r3, [r6, #0]
 801ab62:	3302      	addmi	r3, #2
 801ab64:	6033      	strmi	r3, [r6, #0]
 801ab66:	6825      	ldr	r5, [r4, #0]
 801ab68:	f015 0506 	ands.w	r5, r5, #6
 801ab6c:	d106      	bne.n	801ab7c <_printf_common+0x48>
 801ab6e:	f104 0a19 	add.w	sl, r4, #25
 801ab72:	68e3      	ldr	r3, [r4, #12]
 801ab74:	6832      	ldr	r2, [r6, #0]
 801ab76:	1a9b      	subs	r3, r3, r2
 801ab78:	42ab      	cmp	r3, r5
 801ab7a:	dc26      	bgt.n	801abca <_printf_common+0x96>
 801ab7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801ab80:	1e13      	subs	r3, r2, #0
 801ab82:	6822      	ldr	r2, [r4, #0]
 801ab84:	bf18      	it	ne
 801ab86:	2301      	movne	r3, #1
 801ab88:	0692      	lsls	r2, r2, #26
 801ab8a:	d42b      	bmi.n	801abe4 <_printf_common+0xb0>
 801ab8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801ab90:	4649      	mov	r1, r9
 801ab92:	4638      	mov	r0, r7
 801ab94:	47c0      	blx	r8
 801ab96:	3001      	adds	r0, #1
 801ab98:	d01e      	beq.n	801abd8 <_printf_common+0xa4>
 801ab9a:	6823      	ldr	r3, [r4, #0]
 801ab9c:	68e5      	ldr	r5, [r4, #12]
 801ab9e:	6832      	ldr	r2, [r6, #0]
 801aba0:	f003 0306 	and.w	r3, r3, #6
 801aba4:	2b04      	cmp	r3, #4
 801aba6:	bf08      	it	eq
 801aba8:	1aad      	subeq	r5, r5, r2
 801abaa:	68a3      	ldr	r3, [r4, #8]
 801abac:	6922      	ldr	r2, [r4, #16]
 801abae:	bf0c      	ite	eq
 801abb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801abb4:	2500      	movne	r5, #0
 801abb6:	4293      	cmp	r3, r2
 801abb8:	bfc4      	itt	gt
 801abba:	1a9b      	subgt	r3, r3, r2
 801abbc:	18ed      	addgt	r5, r5, r3
 801abbe:	2600      	movs	r6, #0
 801abc0:	341a      	adds	r4, #26
 801abc2:	42b5      	cmp	r5, r6
 801abc4:	d11a      	bne.n	801abfc <_printf_common+0xc8>
 801abc6:	2000      	movs	r0, #0
 801abc8:	e008      	b.n	801abdc <_printf_common+0xa8>
 801abca:	2301      	movs	r3, #1
 801abcc:	4652      	mov	r2, sl
 801abce:	4649      	mov	r1, r9
 801abd0:	4638      	mov	r0, r7
 801abd2:	47c0      	blx	r8
 801abd4:	3001      	adds	r0, #1
 801abd6:	d103      	bne.n	801abe0 <_printf_common+0xac>
 801abd8:	f04f 30ff 	mov.w	r0, #4294967295
 801abdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801abe0:	3501      	adds	r5, #1
 801abe2:	e7c6      	b.n	801ab72 <_printf_common+0x3e>
 801abe4:	18e1      	adds	r1, r4, r3
 801abe6:	1c5a      	adds	r2, r3, #1
 801abe8:	2030      	movs	r0, #48	; 0x30
 801abea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801abee:	4422      	add	r2, r4
 801abf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801abf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801abf8:	3302      	adds	r3, #2
 801abfa:	e7c7      	b.n	801ab8c <_printf_common+0x58>
 801abfc:	2301      	movs	r3, #1
 801abfe:	4622      	mov	r2, r4
 801ac00:	4649      	mov	r1, r9
 801ac02:	4638      	mov	r0, r7
 801ac04:	47c0      	blx	r8
 801ac06:	3001      	adds	r0, #1
 801ac08:	d0e6      	beq.n	801abd8 <_printf_common+0xa4>
 801ac0a:	3601      	adds	r6, #1
 801ac0c:	e7d9      	b.n	801abc2 <_printf_common+0x8e>
	...

0801ac10 <_printf_i>:
 801ac10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ac14:	460c      	mov	r4, r1
 801ac16:	4691      	mov	r9, r2
 801ac18:	7e27      	ldrb	r7, [r4, #24]
 801ac1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801ac1c:	2f78      	cmp	r7, #120	; 0x78
 801ac1e:	4680      	mov	r8, r0
 801ac20:	469a      	mov	sl, r3
 801ac22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801ac26:	d807      	bhi.n	801ac38 <_printf_i+0x28>
 801ac28:	2f62      	cmp	r7, #98	; 0x62
 801ac2a:	d80a      	bhi.n	801ac42 <_printf_i+0x32>
 801ac2c:	2f00      	cmp	r7, #0
 801ac2e:	f000 80d8 	beq.w	801ade2 <_printf_i+0x1d2>
 801ac32:	2f58      	cmp	r7, #88	; 0x58
 801ac34:	f000 80a3 	beq.w	801ad7e <_printf_i+0x16e>
 801ac38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801ac3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801ac40:	e03a      	b.n	801acb8 <_printf_i+0xa8>
 801ac42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801ac46:	2b15      	cmp	r3, #21
 801ac48:	d8f6      	bhi.n	801ac38 <_printf_i+0x28>
 801ac4a:	a001      	add	r0, pc, #4	; (adr r0, 801ac50 <_printf_i+0x40>)
 801ac4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801ac50:	0801aca9 	.word	0x0801aca9
 801ac54:	0801acbd 	.word	0x0801acbd
 801ac58:	0801ac39 	.word	0x0801ac39
 801ac5c:	0801ac39 	.word	0x0801ac39
 801ac60:	0801ac39 	.word	0x0801ac39
 801ac64:	0801ac39 	.word	0x0801ac39
 801ac68:	0801acbd 	.word	0x0801acbd
 801ac6c:	0801ac39 	.word	0x0801ac39
 801ac70:	0801ac39 	.word	0x0801ac39
 801ac74:	0801ac39 	.word	0x0801ac39
 801ac78:	0801ac39 	.word	0x0801ac39
 801ac7c:	0801adc9 	.word	0x0801adc9
 801ac80:	0801aced 	.word	0x0801aced
 801ac84:	0801adab 	.word	0x0801adab
 801ac88:	0801ac39 	.word	0x0801ac39
 801ac8c:	0801ac39 	.word	0x0801ac39
 801ac90:	0801adeb 	.word	0x0801adeb
 801ac94:	0801ac39 	.word	0x0801ac39
 801ac98:	0801aced 	.word	0x0801aced
 801ac9c:	0801ac39 	.word	0x0801ac39
 801aca0:	0801ac39 	.word	0x0801ac39
 801aca4:	0801adb3 	.word	0x0801adb3
 801aca8:	680b      	ldr	r3, [r1, #0]
 801acaa:	1d1a      	adds	r2, r3, #4
 801acac:	681b      	ldr	r3, [r3, #0]
 801acae:	600a      	str	r2, [r1, #0]
 801acb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801acb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801acb8:	2301      	movs	r3, #1
 801acba:	e0a3      	b.n	801ae04 <_printf_i+0x1f4>
 801acbc:	6825      	ldr	r5, [r4, #0]
 801acbe:	6808      	ldr	r0, [r1, #0]
 801acc0:	062e      	lsls	r6, r5, #24
 801acc2:	f100 0304 	add.w	r3, r0, #4
 801acc6:	d50a      	bpl.n	801acde <_printf_i+0xce>
 801acc8:	6805      	ldr	r5, [r0, #0]
 801acca:	600b      	str	r3, [r1, #0]
 801accc:	2d00      	cmp	r5, #0
 801acce:	da03      	bge.n	801acd8 <_printf_i+0xc8>
 801acd0:	232d      	movs	r3, #45	; 0x2d
 801acd2:	426d      	negs	r5, r5
 801acd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801acd8:	485e      	ldr	r0, [pc, #376]	; (801ae54 <_printf_i+0x244>)
 801acda:	230a      	movs	r3, #10
 801acdc:	e019      	b.n	801ad12 <_printf_i+0x102>
 801acde:	f015 0f40 	tst.w	r5, #64	; 0x40
 801ace2:	6805      	ldr	r5, [r0, #0]
 801ace4:	600b      	str	r3, [r1, #0]
 801ace6:	bf18      	it	ne
 801ace8:	b22d      	sxthne	r5, r5
 801acea:	e7ef      	b.n	801accc <_printf_i+0xbc>
 801acec:	680b      	ldr	r3, [r1, #0]
 801acee:	6825      	ldr	r5, [r4, #0]
 801acf0:	1d18      	adds	r0, r3, #4
 801acf2:	6008      	str	r0, [r1, #0]
 801acf4:	0628      	lsls	r0, r5, #24
 801acf6:	d501      	bpl.n	801acfc <_printf_i+0xec>
 801acf8:	681d      	ldr	r5, [r3, #0]
 801acfa:	e002      	b.n	801ad02 <_printf_i+0xf2>
 801acfc:	0669      	lsls	r1, r5, #25
 801acfe:	d5fb      	bpl.n	801acf8 <_printf_i+0xe8>
 801ad00:	881d      	ldrh	r5, [r3, #0]
 801ad02:	4854      	ldr	r0, [pc, #336]	; (801ae54 <_printf_i+0x244>)
 801ad04:	2f6f      	cmp	r7, #111	; 0x6f
 801ad06:	bf0c      	ite	eq
 801ad08:	2308      	moveq	r3, #8
 801ad0a:	230a      	movne	r3, #10
 801ad0c:	2100      	movs	r1, #0
 801ad0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801ad12:	6866      	ldr	r6, [r4, #4]
 801ad14:	60a6      	str	r6, [r4, #8]
 801ad16:	2e00      	cmp	r6, #0
 801ad18:	bfa2      	ittt	ge
 801ad1a:	6821      	ldrge	r1, [r4, #0]
 801ad1c:	f021 0104 	bicge.w	r1, r1, #4
 801ad20:	6021      	strge	r1, [r4, #0]
 801ad22:	b90d      	cbnz	r5, 801ad28 <_printf_i+0x118>
 801ad24:	2e00      	cmp	r6, #0
 801ad26:	d04d      	beq.n	801adc4 <_printf_i+0x1b4>
 801ad28:	4616      	mov	r6, r2
 801ad2a:	fbb5 f1f3 	udiv	r1, r5, r3
 801ad2e:	fb03 5711 	mls	r7, r3, r1, r5
 801ad32:	5dc7      	ldrb	r7, [r0, r7]
 801ad34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ad38:	462f      	mov	r7, r5
 801ad3a:	42bb      	cmp	r3, r7
 801ad3c:	460d      	mov	r5, r1
 801ad3e:	d9f4      	bls.n	801ad2a <_printf_i+0x11a>
 801ad40:	2b08      	cmp	r3, #8
 801ad42:	d10b      	bne.n	801ad5c <_printf_i+0x14c>
 801ad44:	6823      	ldr	r3, [r4, #0]
 801ad46:	07df      	lsls	r7, r3, #31
 801ad48:	d508      	bpl.n	801ad5c <_printf_i+0x14c>
 801ad4a:	6923      	ldr	r3, [r4, #16]
 801ad4c:	6861      	ldr	r1, [r4, #4]
 801ad4e:	4299      	cmp	r1, r3
 801ad50:	bfde      	ittt	le
 801ad52:	2330      	movle	r3, #48	; 0x30
 801ad54:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ad58:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ad5c:	1b92      	subs	r2, r2, r6
 801ad5e:	6122      	str	r2, [r4, #16]
 801ad60:	f8cd a000 	str.w	sl, [sp]
 801ad64:	464b      	mov	r3, r9
 801ad66:	aa03      	add	r2, sp, #12
 801ad68:	4621      	mov	r1, r4
 801ad6a:	4640      	mov	r0, r8
 801ad6c:	f7ff fee2 	bl	801ab34 <_printf_common>
 801ad70:	3001      	adds	r0, #1
 801ad72:	d14c      	bne.n	801ae0e <_printf_i+0x1fe>
 801ad74:	f04f 30ff 	mov.w	r0, #4294967295
 801ad78:	b004      	add	sp, #16
 801ad7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ad7e:	4835      	ldr	r0, [pc, #212]	; (801ae54 <_printf_i+0x244>)
 801ad80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801ad84:	6823      	ldr	r3, [r4, #0]
 801ad86:	680e      	ldr	r6, [r1, #0]
 801ad88:	061f      	lsls	r7, r3, #24
 801ad8a:	f856 5b04 	ldr.w	r5, [r6], #4
 801ad8e:	600e      	str	r6, [r1, #0]
 801ad90:	d514      	bpl.n	801adbc <_printf_i+0x1ac>
 801ad92:	07d9      	lsls	r1, r3, #31
 801ad94:	bf44      	itt	mi
 801ad96:	f043 0320 	orrmi.w	r3, r3, #32
 801ad9a:	6023      	strmi	r3, [r4, #0]
 801ad9c:	b91d      	cbnz	r5, 801ada6 <_printf_i+0x196>
 801ad9e:	6823      	ldr	r3, [r4, #0]
 801ada0:	f023 0320 	bic.w	r3, r3, #32
 801ada4:	6023      	str	r3, [r4, #0]
 801ada6:	2310      	movs	r3, #16
 801ada8:	e7b0      	b.n	801ad0c <_printf_i+0xfc>
 801adaa:	6823      	ldr	r3, [r4, #0]
 801adac:	f043 0320 	orr.w	r3, r3, #32
 801adb0:	6023      	str	r3, [r4, #0]
 801adb2:	2378      	movs	r3, #120	; 0x78
 801adb4:	4828      	ldr	r0, [pc, #160]	; (801ae58 <_printf_i+0x248>)
 801adb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801adba:	e7e3      	b.n	801ad84 <_printf_i+0x174>
 801adbc:	065e      	lsls	r6, r3, #25
 801adbe:	bf48      	it	mi
 801adc0:	b2ad      	uxthmi	r5, r5
 801adc2:	e7e6      	b.n	801ad92 <_printf_i+0x182>
 801adc4:	4616      	mov	r6, r2
 801adc6:	e7bb      	b.n	801ad40 <_printf_i+0x130>
 801adc8:	680b      	ldr	r3, [r1, #0]
 801adca:	6826      	ldr	r6, [r4, #0]
 801adcc:	6960      	ldr	r0, [r4, #20]
 801adce:	1d1d      	adds	r5, r3, #4
 801add0:	600d      	str	r5, [r1, #0]
 801add2:	0635      	lsls	r5, r6, #24
 801add4:	681b      	ldr	r3, [r3, #0]
 801add6:	d501      	bpl.n	801addc <_printf_i+0x1cc>
 801add8:	6018      	str	r0, [r3, #0]
 801adda:	e002      	b.n	801ade2 <_printf_i+0x1d2>
 801addc:	0671      	lsls	r1, r6, #25
 801adde:	d5fb      	bpl.n	801add8 <_printf_i+0x1c8>
 801ade0:	8018      	strh	r0, [r3, #0]
 801ade2:	2300      	movs	r3, #0
 801ade4:	6123      	str	r3, [r4, #16]
 801ade6:	4616      	mov	r6, r2
 801ade8:	e7ba      	b.n	801ad60 <_printf_i+0x150>
 801adea:	680b      	ldr	r3, [r1, #0]
 801adec:	1d1a      	adds	r2, r3, #4
 801adee:	600a      	str	r2, [r1, #0]
 801adf0:	681e      	ldr	r6, [r3, #0]
 801adf2:	6862      	ldr	r2, [r4, #4]
 801adf4:	2100      	movs	r1, #0
 801adf6:	4630      	mov	r0, r6
 801adf8:	f7e5 f9ea 	bl	80001d0 <memchr>
 801adfc:	b108      	cbz	r0, 801ae02 <_printf_i+0x1f2>
 801adfe:	1b80      	subs	r0, r0, r6
 801ae00:	6060      	str	r0, [r4, #4]
 801ae02:	6863      	ldr	r3, [r4, #4]
 801ae04:	6123      	str	r3, [r4, #16]
 801ae06:	2300      	movs	r3, #0
 801ae08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ae0c:	e7a8      	b.n	801ad60 <_printf_i+0x150>
 801ae0e:	6923      	ldr	r3, [r4, #16]
 801ae10:	4632      	mov	r2, r6
 801ae12:	4649      	mov	r1, r9
 801ae14:	4640      	mov	r0, r8
 801ae16:	47d0      	blx	sl
 801ae18:	3001      	adds	r0, #1
 801ae1a:	d0ab      	beq.n	801ad74 <_printf_i+0x164>
 801ae1c:	6823      	ldr	r3, [r4, #0]
 801ae1e:	079b      	lsls	r3, r3, #30
 801ae20:	d413      	bmi.n	801ae4a <_printf_i+0x23a>
 801ae22:	68e0      	ldr	r0, [r4, #12]
 801ae24:	9b03      	ldr	r3, [sp, #12]
 801ae26:	4298      	cmp	r0, r3
 801ae28:	bfb8      	it	lt
 801ae2a:	4618      	movlt	r0, r3
 801ae2c:	e7a4      	b.n	801ad78 <_printf_i+0x168>
 801ae2e:	2301      	movs	r3, #1
 801ae30:	4632      	mov	r2, r6
 801ae32:	4649      	mov	r1, r9
 801ae34:	4640      	mov	r0, r8
 801ae36:	47d0      	blx	sl
 801ae38:	3001      	adds	r0, #1
 801ae3a:	d09b      	beq.n	801ad74 <_printf_i+0x164>
 801ae3c:	3501      	adds	r5, #1
 801ae3e:	68e3      	ldr	r3, [r4, #12]
 801ae40:	9903      	ldr	r1, [sp, #12]
 801ae42:	1a5b      	subs	r3, r3, r1
 801ae44:	42ab      	cmp	r3, r5
 801ae46:	dcf2      	bgt.n	801ae2e <_printf_i+0x21e>
 801ae48:	e7eb      	b.n	801ae22 <_printf_i+0x212>
 801ae4a:	2500      	movs	r5, #0
 801ae4c:	f104 0619 	add.w	r6, r4, #25
 801ae50:	e7f5      	b.n	801ae3e <_printf_i+0x22e>
 801ae52:	bf00      	nop
 801ae54:	08094dfd 	.word	0x08094dfd
 801ae58:	08094e0e 	.word	0x08094e0e

0801ae5c <_putc_r>:
 801ae5c:	b570      	push	{r4, r5, r6, lr}
 801ae5e:	460d      	mov	r5, r1
 801ae60:	4614      	mov	r4, r2
 801ae62:	4606      	mov	r6, r0
 801ae64:	b118      	cbz	r0, 801ae6e <_putc_r+0x12>
 801ae66:	6983      	ldr	r3, [r0, #24]
 801ae68:	b90b      	cbnz	r3, 801ae6e <_putc_r+0x12>
 801ae6a:	f7ff fbe7 	bl	801a63c <__sinit>
 801ae6e:	4b1c      	ldr	r3, [pc, #112]	; (801aee0 <_putc_r+0x84>)
 801ae70:	429c      	cmp	r4, r3
 801ae72:	d124      	bne.n	801aebe <_putc_r+0x62>
 801ae74:	6874      	ldr	r4, [r6, #4]
 801ae76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ae78:	07d8      	lsls	r0, r3, #31
 801ae7a:	d405      	bmi.n	801ae88 <_putc_r+0x2c>
 801ae7c:	89a3      	ldrh	r3, [r4, #12]
 801ae7e:	0599      	lsls	r1, r3, #22
 801ae80:	d402      	bmi.n	801ae88 <_putc_r+0x2c>
 801ae82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ae84:	f7ff fc8a 	bl	801a79c <__retarget_lock_acquire_recursive>
 801ae88:	68a3      	ldr	r3, [r4, #8]
 801ae8a:	3b01      	subs	r3, #1
 801ae8c:	2b00      	cmp	r3, #0
 801ae8e:	60a3      	str	r3, [r4, #8]
 801ae90:	da05      	bge.n	801ae9e <_putc_r+0x42>
 801ae92:	69a2      	ldr	r2, [r4, #24]
 801ae94:	4293      	cmp	r3, r2
 801ae96:	db1c      	blt.n	801aed2 <_putc_r+0x76>
 801ae98:	b2eb      	uxtb	r3, r5
 801ae9a:	2b0a      	cmp	r3, #10
 801ae9c:	d019      	beq.n	801aed2 <_putc_r+0x76>
 801ae9e:	6823      	ldr	r3, [r4, #0]
 801aea0:	1c5a      	adds	r2, r3, #1
 801aea2:	6022      	str	r2, [r4, #0]
 801aea4:	701d      	strb	r5, [r3, #0]
 801aea6:	b2ed      	uxtb	r5, r5
 801aea8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801aeaa:	07da      	lsls	r2, r3, #31
 801aeac:	d405      	bmi.n	801aeba <_putc_r+0x5e>
 801aeae:	89a3      	ldrh	r3, [r4, #12]
 801aeb0:	059b      	lsls	r3, r3, #22
 801aeb2:	d402      	bmi.n	801aeba <_putc_r+0x5e>
 801aeb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801aeb6:	f7ff fc72 	bl	801a79e <__retarget_lock_release_recursive>
 801aeba:	4628      	mov	r0, r5
 801aebc:	bd70      	pop	{r4, r5, r6, pc}
 801aebe:	4b09      	ldr	r3, [pc, #36]	; (801aee4 <_putc_r+0x88>)
 801aec0:	429c      	cmp	r4, r3
 801aec2:	d101      	bne.n	801aec8 <_putc_r+0x6c>
 801aec4:	68b4      	ldr	r4, [r6, #8]
 801aec6:	e7d6      	b.n	801ae76 <_putc_r+0x1a>
 801aec8:	4b07      	ldr	r3, [pc, #28]	; (801aee8 <_putc_r+0x8c>)
 801aeca:	429c      	cmp	r4, r3
 801aecc:	bf08      	it	eq
 801aece:	68f4      	ldreq	r4, [r6, #12]
 801aed0:	e7d1      	b.n	801ae76 <_putc_r+0x1a>
 801aed2:	4629      	mov	r1, r5
 801aed4:	4622      	mov	r2, r4
 801aed6:	4630      	mov	r0, r6
 801aed8:	f7ff f9b8 	bl	801a24c <__swbuf_r>
 801aedc:	4605      	mov	r5, r0
 801aede:	e7e3      	b.n	801aea8 <_putc_r+0x4c>
 801aee0:	08094dac 	.word	0x08094dac
 801aee4:	08094dcc 	.word	0x08094dcc
 801aee8:	08094d8c 	.word	0x08094d8c

0801aeec <__sread>:
 801aeec:	b510      	push	{r4, lr}
 801aeee:	460c      	mov	r4, r1
 801aef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aef4:	f000 f89c 	bl	801b030 <_read_r>
 801aef8:	2800      	cmp	r0, #0
 801aefa:	bfab      	itete	ge
 801aefc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801aefe:	89a3      	ldrhlt	r3, [r4, #12]
 801af00:	181b      	addge	r3, r3, r0
 801af02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801af06:	bfac      	ite	ge
 801af08:	6563      	strge	r3, [r4, #84]	; 0x54
 801af0a:	81a3      	strhlt	r3, [r4, #12]
 801af0c:	bd10      	pop	{r4, pc}

0801af0e <__swrite>:
 801af0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af12:	461f      	mov	r7, r3
 801af14:	898b      	ldrh	r3, [r1, #12]
 801af16:	05db      	lsls	r3, r3, #23
 801af18:	4605      	mov	r5, r0
 801af1a:	460c      	mov	r4, r1
 801af1c:	4616      	mov	r6, r2
 801af1e:	d505      	bpl.n	801af2c <__swrite+0x1e>
 801af20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af24:	2302      	movs	r3, #2
 801af26:	2200      	movs	r2, #0
 801af28:	f000 f870 	bl	801b00c <_lseek_r>
 801af2c:	89a3      	ldrh	r3, [r4, #12]
 801af2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801af32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801af36:	81a3      	strh	r3, [r4, #12]
 801af38:	4632      	mov	r2, r6
 801af3a:	463b      	mov	r3, r7
 801af3c:	4628      	mov	r0, r5
 801af3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801af42:	f000 b817 	b.w	801af74 <_write_r>

0801af46 <__sseek>:
 801af46:	b510      	push	{r4, lr}
 801af48:	460c      	mov	r4, r1
 801af4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af4e:	f000 f85d 	bl	801b00c <_lseek_r>
 801af52:	1c43      	adds	r3, r0, #1
 801af54:	89a3      	ldrh	r3, [r4, #12]
 801af56:	bf15      	itete	ne
 801af58:	6560      	strne	r0, [r4, #84]	; 0x54
 801af5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801af5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801af62:	81a3      	strheq	r3, [r4, #12]
 801af64:	bf18      	it	ne
 801af66:	81a3      	strhne	r3, [r4, #12]
 801af68:	bd10      	pop	{r4, pc}

0801af6a <__sclose>:
 801af6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af6e:	f000 b81b 	b.w	801afa8 <_close_r>
	...

0801af74 <_write_r>:
 801af74:	b538      	push	{r3, r4, r5, lr}
 801af76:	4d07      	ldr	r5, [pc, #28]	; (801af94 <_write_r+0x20>)
 801af78:	4604      	mov	r4, r0
 801af7a:	4608      	mov	r0, r1
 801af7c:	4611      	mov	r1, r2
 801af7e:	2200      	movs	r2, #0
 801af80:	602a      	str	r2, [r5, #0]
 801af82:	461a      	mov	r2, r3
 801af84:	f7e7 f879 	bl	800207a <_write>
 801af88:	1c43      	adds	r3, r0, #1
 801af8a:	d102      	bne.n	801af92 <_write_r+0x1e>
 801af8c:	682b      	ldr	r3, [r5, #0]
 801af8e:	b103      	cbz	r3, 801af92 <_write_r+0x1e>
 801af90:	6023      	str	r3, [r4, #0]
 801af92:	bd38      	pop	{r3, r4, r5, pc}
 801af94:	2001c380 	.word	0x2001c380

0801af98 <abort>:
 801af98:	b508      	push	{r3, lr}
 801af9a:	2006      	movs	r0, #6
 801af9c:	f000 f882 	bl	801b0a4 <raise>
 801afa0:	2001      	movs	r0, #1
 801afa2:	f7e7 f843 	bl	800202c <_exit>
	...

0801afa8 <_close_r>:
 801afa8:	b538      	push	{r3, r4, r5, lr}
 801afaa:	4d06      	ldr	r5, [pc, #24]	; (801afc4 <_close_r+0x1c>)
 801afac:	2300      	movs	r3, #0
 801afae:	4604      	mov	r4, r0
 801afb0:	4608      	mov	r0, r1
 801afb2:	602b      	str	r3, [r5, #0]
 801afb4:	f7e7 f87d 	bl	80020b2 <_close>
 801afb8:	1c43      	adds	r3, r0, #1
 801afba:	d102      	bne.n	801afc2 <_close_r+0x1a>
 801afbc:	682b      	ldr	r3, [r5, #0]
 801afbe:	b103      	cbz	r3, 801afc2 <_close_r+0x1a>
 801afc0:	6023      	str	r3, [r4, #0]
 801afc2:	bd38      	pop	{r3, r4, r5, pc}
 801afc4:	2001c380 	.word	0x2001c380

0801afc8 <_fstat_r>:
 801afc8:	b538      	push	{r3, r4, r5, lr}
 801afca:	4d07      	ldr	r5, [pc, #28]	; (801afe8 <_fstat_r+0x20>)
 801afcc:	2300      	movs	r3, #0
 801afce:	4604      	mov	r4, r0
 801afd0:	4608      	mov	r0, r1
 801afd2:	4611      	mov	r1, r2
 801afd4:	602b      	str	r3, [r5, #0]
 801afd6:	f7e7 f878 	bl	80020ca <_fstat>
 801afda:	1c43      	adds	r3, r0, #1
 801afdc:	d102      	bne.n	801afe4 <_fstat_r+0x1c>
 801afde:	682b      	ldr	r3, [r5, #0]
 801afe0:	b103      	cbz	r3, 801afe4 <_fstat_r+0x1c>
 801afe2:	6023      	str	r3, [r4, #0]
 801afe4:	bd38      	pop	{r3, r4, r5, pc}
 801afe6:	bf00      	nop
 801afe8:	2001c380 	.word	0x2001c380

0801afec <_isatty_r>:
 801afec:	b538      	push	{r3, r4, r5, lr}
 801afee:	4d06      	ldr	r5, [pc, #24]	; (801b008 <_isatty_r+0x1c>)
 801aff0:	2300      	movs	r3, #0
 801aff2:	4604      	mov	r4, r0
 801aff4:	4608      	mov	r0, r1
 801aff6:	602b      	str	r3, [r5, #0]
 801aff8:	f7e7 f877 	bl	80020ea <_isatty>
 801affc:	1c43      	adds	r3, r0, #1
 801affe:	d102      	bne.n	801b006 <_isatty_r+0x1a>
 801b000:	682b      	ldr	r3, [r5, #0]
 801b002:	b103      	cbz	r3, 801b006 <_isatty_r+0x1a>
 801b004:	6023      	str	r3, [r4, #0]
 801b006:	bd38      	pop	{r3, r4, r5, pc}
 801b008:	2001c380 	.word	0x2001c380

0801b00c <_lseek_r>:
 801b00c:	b538      	push	{r3, r4, r5, lr}
 801b00e:	4d07      	ldr	r5, [pc, #28]	; (801b02c <_lseek_r+0x20>)
 801b010:	4604      	mov	r4, r0
 801b012:	4608      	mov	r0, r1
 801b014:	4611      	mov	r1, r2
 801b016:	2200      	movs	r2, #0
 801b018:	602a      	str	r2, [r5, #0]
 801b01a:	461a      	mov	r2, r3
 801b01c:	f7e7 f870 	bl	8002100 <_lseek>
 801b020:	1c43      	adds	r3, r0, #1
 801b022:	d102      	bne.n	801b02a <_lseek_r+0x1e>
 801b024:	682b      	ldr	r3, [r5, #0]
 801b026:	b103      	cbz	r3, 801b02a <_lseek_r+0x1e>
 801b028:	6023      	str	r3, [r4, #0]
 801b02a:	bd38      	pop	{r3, r4, r5, pc}
 801b02c:	2001c380 	.word	0x2001c380

0801b030 <_read_r>:
 801b030:	b538      	push	{r3, r4, r5, lr}
 801b032:	4d07      	ldr	r5, [pc, #28]	; (801b050 <_read_r+0x20>)
 801b034:	4604      	mov	r4, r0
 801b036:	4608      	mov	r0, r1
 801b038:	4611      	mov	r1, r2
 801b03a:	2200      	movs	r2, #0
 801b03c:	602a      	str	r2, [r5, #0]
 801b03e:	461a      	mov	r2, r3
 801b040:	f7e6 fffe 	bl	8002040 <_read>
 801b044:	1c43      	adds	r3, r0, #1
 801b046:	d102      	bne.n	801b04e <_read_r+0x1e>
 801b048:	682b      	ldr	r3, [r5, #0]
 801b04a:	b103      	cbz	r3, 801b04e <_read_r+0x1e>
 801b04c:	6023      	str	r3, [r4, #0]
 801b04e:	bd38      	pop	{r3, r4, r5, pc}
 801b050:	2001c380 	.word	0x2001c380

0801b054 <_raise_r>:
 801b054:	291f      	cmp	r1, #31
 801b056:	b538      	push	{r3, r4, r5, lr}
 801b058:	4604      	mov	r4, r0
 801b05a:	460d      	mov	r5, r1
 801b05c:	d904      	bls.n	801b068 <_raise_r+0x14>
 801b05e:	2316      	movs	r3, #22
 801b060:	6003      	str	r3, [r0, #0]
 801b062:	f04f 30ff 	mov.w	r0, #4294967295
 801b066:	bd38      	pop	{r3, r4, r5, pc}
 801b068:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801b06a:	b112      	cbz	r2, 801b072 <_raise_r+0x1e>
 801b06c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b070:	b94b      	cbnz	r3, 801b086 <_raise_r+0x32>
 801b072:	4620      	mov	r0, r4
 801b074:	f000 f830 	bl	801b0d8 <_getpid_r>
 801b078:	462a      	mov	r2, r5
 801b07a:	4601      	mov	r1, r0
 801b07c:	4620      	mov	r0, r4
 801b07e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b082:	f000 b817 	b.w	801b0b4 <_kill_r>
 801b086:	2b01      	cmp	r3, #1
 801b088:	d00a      	beq.n	801b0a0 <_raise_r+0x4c>
 801b08a:	1c59      	adds	r1, r3, #1
 801b08c:	d103      	bne.n	801b096 <_raise_r+0x42>
 801b08e:	2316      	movs	r3, #22
 801b090:	6003      	str	r3, [r0, #0]
 801b092:	2001      	movs	r0, #1
 801b094:	e7e7      	b.n	801b066 <_raise_r+0x12>
 801b096:	2400      	movs	r4, #0
 801b098:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b09c:	4628      	mov	r0, r5
 801b09e:	4798      	blx	r3
 801b0a0:	2000      	movs	r0, #0
 801b0a2:	e7e0      	b.n	801b066 <_raise_r+0x12>

0801b0a4 <raise>:
 801b0a4:	4b02      	ldr	r3, [pc, #8]	; (801b0b0 <raise+0xc>)
 801b0a6:	4601      	mov	r1, r0
 801b0a8:	6818      	ldr	r0, [r3, #0]
 801b0aa:	f7ff bfd3 	b.w	801b054 <_raise_r>
 801b0ae:	bf00      	nop
 801b0b0:	200000b4 	.word	0x200000b4

0801b0b4 <_kill_r>:
 801b0b4:	b538      	push	{r3, r4, r5, lr}
 801b0b6:	4d07      	ldr	r5, [pc, #28]	; (801b0d4 <_kill_r+0x20>)
 801b0b8:	2300      	movs	r3, #0
 801b0ba:	4604      	mov	r4, r0
 801b0bc:	4608      	mov	r0, r1
 801b0be:	4611      	mov	r1, r2
 801b0c0:	602b      	str	r3, [r5, #0]
 801b0c2:	f7e6 ffa1 	bl	8002008 <_kill>
 801b0c6:	1c43      	adds	r3, r0, #1
 801b0c8:	d102      	bne.n	801b0d0 <_kill_r+0x1c>
 801b0ca:	682b      	ldr	r3, [r5, #0]
 801b0cc:	b103      	cbz	r3, 801b0d0 <_kill_r+0x1c>
 801b0ce:	6023      	str	r3, [r4, #0]
 801b0d0:	bd38      	pop	{r3, r4, r5, pc}
 801b0d2:	bf00      	nop
 801b0d4:	2001c380 	.word	0x2001c380

0801b0d8 <_getpid_r>:
 801b0d8:	f7e6 bf8e 	b.w	8001ff8 <_getpid>

0801b0dc <_init>:
 801b0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0de:	bf00      	nop
 801b0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b0e2:	bc08      	pop	{r3}
 801b0e4:	469e      	mov	lr, r3
 801b0e6:	4770      	bx	lr

0801b0e8 <_fini>:
 801b0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0ea:	bf00      	nop
 801b0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b0ee:	bc08      	pop	{r3}
 801b0f0:	469e      	mov	lr, r3
 801b0f2:	4770      	bx	lr
