

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_2_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:36:18 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.842 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    624|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     270|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     334|    700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_123_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_159_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_148_p2         |         +|   0|  0|  71|          64|          64|
    |and_ln54_11_fu_203_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_fu_154_p2        |       and|   0|  0|  64|          64|          64|
    |ap_condition_272          |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_117_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln54_11_fu_214_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln54_fu_173_p2         |        or|   0|  0|  64|          64|          64|
    |sext_ln45_cast_fu_101_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_31_fu_169_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_33_fu_208_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_34_fu_186_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_fu_164_p2        |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 624|         588|         589|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |borrow_reg_90            |   9|          2|    1|          2|
    |i_168_fu_50              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln54_reg_269             |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |borrow_reg_90                |   1|   0|    1|          0|
    |i_168_fu_50                  |   4|   0|    4|          0|
    |icmp_ln53_reg_240            |   1|   0|    1|          0|
    |sext_ln45_cast_reg_235       |  64|   0|   64|          0|
    |t2_addr_reg_244              |   3|   0|    3|          0|
    |t2_load_reg_255              |  64|   0|   64|          0|
    |tempReg_reg_260              |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 270|   0|  270|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2|  return value|
|t2_address0  |  out|    3|   ap_memory|                                         t2|         array|
|t2_ce0       |  out|    1|   ap_memory|                                         t2|         array|
|t2_we0       |  out|    1|   ap_memory|                                         t2|         array|
|t2_d0        |  out|   64|   ap_memory|                                         t2|         array|
|t2_address1  |  out|    3|   ap_memory|                                         t2|         array|
|t2_ce1       |  out|    1|   ap_memory|                                         t2|         array|
|t2_q1        |   in|   64|   ap_memory|                                         t2|         array|
|sext_ln45    |   in|    1|     ap_none|                                  sext_ln45|        scalar|
+-------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_168 = alloca i32 1" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 6 'alloca' 'i_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln45"   --->   Operation 7 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%sext_ln45_cast = select i1 %sext_ln45_read, i64 18446744073709551615, i64 0"   --->   Operation 8 'select' 'sext_ln45_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 0, i4 %i_168" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 9 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc32.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_168" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln53 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 12 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln53 = add i4 %i, i4 1" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 13 'add' 'add_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc32.i.split, void %for.inc.i.i39.preheader.exitStub" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 14 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %i" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 15 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %trunc_ln54" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 16 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln54" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 17 'getelementptr' 't2_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%t2_load = load i3 %t2_addr" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 18 'load' 't2_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln54" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 19 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 20 'load' 'p503x2_1_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %add_ln53, i4 %i_168" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 21 'store' 'store_ln44' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc32.i.split" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 22 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t2_load = load i3 %t2_addr" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 23 'load' 't2_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i1 %borrow" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 24 'zext' 'zext_ln54_22' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%tempReg = add i64 %t2_load, i64 %zext_ln54_22" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 25 'add' 'tempReg' <Predicate = (!icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 26 'load' 'p503x2_1_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%and_ln54 = and i64 %p503x2_1_load, i64 %sext_ln45_cast" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 27 'and' 'and_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 28 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 30 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.52ns)   --->   "%add_ln54 = add i64 %and_ln54, i64 %tempReg" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 31 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln54 = store i64 %add_ln54, i3 %t2_addr" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 32 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_33)   --->   "%xor_ln54 = xor i64 %add_ln54, i64 %tempReg" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 33 'xor' 'xor_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_33)   --->   "%xor_ln54_31 = xor i64 %and_ln54, i64 %tempReg" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 34 'xor' 'xor_ln54_31' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_33)   --->   "%or_ln54 = or i64 %xor_ln54, i64 %xor_ln54_31" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 35 'or' 'or_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_11)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 36 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_11)   --->   "%xor_ln54_34 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 37 'xor' 'xor_ln54_34' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_11)   --->   "%trunc_ln54_22 = trunc i64 %tempReg" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 38 'trunc' 'trunc_ln54_22' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_11)   --->   "%xor_ln54_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln54_34, i63 %trunc_ln54_22" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 39 'bitconcatenate' 'xor_ln54_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_11)   --->   "%and_ln54_11 = and i64 %t2_load, i64 %xor_ln54_s" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 40 'and' 'and_ln54_11' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_33 = xor i64 %or_ln54, i64 %add_ln54" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 41 'xor' 'xor_ln54_33' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln54_11 = or i64 %xor_ln54_33, i64 %and_ln54_11" [src/generic/fp_generic.c:54->src/fpx.c:158]   --->   Operation 42 'or' 'or_ln54_11' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln54_11, i32 63" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc32.i" [src/generic/fp_generic.c:53->src/fpx.c:158]   --->   Operation 44 'br' 'br_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_168                  (alloca           ) [ 0100]
sext_ln45_read         (read             ) [ 0000]
sext_ln45_cast         (select           ) [ 0010]
store_ln44             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i                      (load             ) [ 0000]
icmp_ln53              (icmp             ) [ 0111]
add_ln53               (add              ) [ 0000]
br_ln53                (br               ) [ 0000]
trunc_ln54             (trunc            ) [ 0000]
zext_ln54              (zext             ) [ 0000]
t2_addr                (getelementptr    ) [ 0111]
p503x2_1_addr          (getelementptr    ) [ 0010]
store_ln44             (store            ) [ 0000]
borrow                 (phi              ) [ 0010]
t2_load                (load             ) [ 0101]
zext_ln54_22           (zext             ) [ 0000]
tempReg                (add              ) [ 0101]
p503x2_1_load          (load             ) [ 0000]
and_ln54               (and              ) [ 0101]
specpipeline_ln44      (specpipeline     ) [ 0000]
speclooptripcount_ln44 (speclooptripcount) [ 0000]
specloopname_ln53      (specloopname     ) [ 0000]
add_ln54               (add              ) [ 0000]
store_ln54             (store            ) [ 0000]
xor_ln54               (xor              ) [ 0000]
xor_ln54_31            (xor              ) [ 0000]
or_ln54                (or               ) [ 0000]
bit_sel1               (bitselect        ) [ 0000]
xor_ln54_34            (xor              ) [ 0000]
trunc_ln54_22          (trunc            ) [ 0000]
xor_ln54_s             (bitconcatenate   ) [ 0000]
and_ln54_11            (and              ) [ 0000]
xor_ln54_33            (xor              ) [ 0000]
or_ln54_11             (or               ) [ 0000]
tmp                    (bitselect        ) [ 0111]
br_ln53                (br               ) [ 0111]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_168_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_168/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln45_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="t2_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t2_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="2"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t2_load/1 store_ln54/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="p503x2_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="borrow_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="borrow_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_ln45_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="64" slack="0"/>
<pin id="105" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln44_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln53_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln53_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln54_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln54_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln44_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln54_22_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_22/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tempReg_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln54_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="1"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln54_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="xor_ln54_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="1"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xor_ln54_31_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="0" index="1" bw="64" slack="1"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_31/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln54_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bit_sel1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="1"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln54_34_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_34/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln54_22_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_22/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln54_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="63" slack="0"/>
<pin id="199" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln54_s/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="and_ln54_11_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_11/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln54_33_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_33/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln54_11_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_11/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_168_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_168 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sext_ln45_cast_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln53_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="244" class="1005" name="t2_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="1"/>
<pin id="246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t2_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="p503x2_1_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="t2_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="tempReg_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="269" class="1005" name="and_ln54_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln54 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="54" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="143"><net_src comp="123" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="94" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="67" pin="7"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="84" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="159" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="186" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="173" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="159" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="203" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="50" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="238"><net_src comp="101" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="243"><net_src comp="117" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="60" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="253"><net_src comp="77" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="258"><net_src comp="67" pin="7"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="263"><net_src comp="148" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="272"><net_src comp="154" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="278"><net_src comp="220" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t2 | {3 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2 : t2 | {1 2 }
	Port: fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2 : sext_ln45 | {1 }
	Port: fp2sqr503_mont.2_Pipeline_VITIS_LOOP_53_2 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		trunc_ln54 : 2
		zext_ln54 : 3
		t2_addr : 4
		t2_load : 5
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln44 : 3
	State 2
		zext_ln54_22 : 1
		tempReg : 2
		and_ln54 : 1
	State 3
		store_ln54 : 1
		xor_ln54 : 1
		or_ln54 : 1
		xor_ln54_34 : 1
		xor_ln54_s : 1
		and_ln54_11 : 2
		xor_ln54_33 : 1
		or_ln54_11 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln54_fu_164      |    0    |    64   |
|    xor   |     xor_ln54_31_fu_169    |    0    |    64   |
|          |     xor_ln54_34_fu_186    |    0    |    2    |
|          |     xor_ln54_33_fu_208    |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln53_fu_123      |    0    |    13   |
|    add   |       tempReg_fu_148      |    0    |    71   |
|          |      add_ln54_fu_159      |    0    |    71   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln54_fu_154      |    0    |    64   |
|          |     and_ln54_11_fu_203    |    0    |    64   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln54_fu_173      |    0    |    64   |
|          |     or_ln54_11_fu_214     |    0    |    64   |
|----------|---------------------------|---------|---------|
|  select  |   sext_ln45_cast_fu_101   |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln53_fu_117     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln54_fu_129     |    0    |    0    |
|          |    trunc_ln54_22_fu_192   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln54_fu_133     |    0    |    0    |
|          |    zext_ln54_22_fu_144    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|      bit_sel1_fu_179      |    0    |    0    |
|          |         tmp_fu_220        |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     xor_ln54_s_fu_195     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   682   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln54_reg_269   |   64   |
|     borrow_reg_90    |    1   |
|     i_168_reg_228    |    4   |
|   icmp_ln53_reg_240  |    1   |
| p503x2_1_addr_reg_250|    3   |
|sext_ln45_cast_reg_235|   64   |
|    t2_addr_reg_244   |    3   |
|    t2_load_reg_255   |   64   |
|    tempReg_reg_260   |   64   |
|      tmp_reg_275     |    1   |
+----------------------+--------+
|         Total        |   269  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_84 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   682  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   269  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   269  |   700  |
+-----------+--------+--------+--------+
