# ğŸ§  Cognichip MIPS Processor  
### Single-Cycle Architecture from Fragmented Modules

---

## ğŸ“Œ Project Overview

This project demonstrates the reconstruction of a **Single-Cycle MIPS Processor** using Cognichip by providing fragmented and incomplete RTL modules and obtaining a fully functional processor.

### ğŸ¯ Objective
To design and validate a **single-cycle processor** that correctly executes four specified instructions using AI-assisted hardware completion.

The system successfully integrates:
- Incomplete datapath fragments  
- Partial control logic  
- Missing module interconnections  

Into a fully synthesizable processor.

---

## âœ… Supported Instructions

The processor supports the following four instructions:

```assembly
OR   reg3, reg1, reg2
SUBI reg4, reg5, 21
SW   reg6, 5(reg7)
BEQ  reg9, reg8, 7
```

These instructions represent:

| Instruction | Type | Operation Category |
|-------------|------|--------------------|
| OR | R-format | Logical |
| SUBI | I-format | Arithmetic |
| SW | I-format | Memory |
| BEQ | I-format | Branch |

---

# ğŸ—ï¸ Single-Cycle Processor Basics

- Each instruction executes in **one clock cycle**
- Clock period equals the execution time of the **slowest instruction**
- Separate **Instruction Memory** and **Data Memory** (Harvard architecture)
- Simple combinational control logic
- No pipelining or multi-cycle stages

âš ï¸ Limitation: Performance is constrained by the slowest instruction.

---

# ğŸ”„ Instruction Execution Flow

Every instruction follows these stages:

### 1ï¸âƒ£ Instruction Fetch (IF)
- PC provides address
- Instruction memory returns instruction

### 2ï¸âƒ£ Instruction Decode (ID)
- Opcode extracted
- Source and destination registers identified

### 3ï¸âƒ£ Execute (EX)
- ALU performs required operation

### 4ï¸âƒ£ PC Update
- PC increments by 4 (word-aligned instructions)
- For branch, PC may update to computed branch target

---

# ğŸ§© Datapath Design Details

---

## ğŸ”¹ R-Format: `OR reg3, reg1, reg2`

**Steps:**
1. Fetch instruction
2. Decode rs, rt, rd
3. Read reg1 and reg2
4. ALU performs OR operation
5. Result written back to reg3
6. PC â† PC + 4

---

## ğŸ”¹ I-Format Arithmetic: `SUBI reg4, reg5, 21`

**Steps:**
1. Fetch instruction
2. Decode rs and destination register
3. Read reg5
4. Sign-extend immediate (21 â†’ 32-bit)
5. ALU performs subtraction
6. Result written to reg4
7. PC â† PC + 4

---

## ğŸ”¹ Store Word: `SW reg6, 5(reg7)`

**Steps:**
1. Fetch instruction
2. Decode base register (reg7) and data register (reg6)
3. Sign-extend offset (5)
4. Compute effective address = reg7 + offset
5. Write reg6 value to Data Memory
6. PC â† PC + 4

---

## ğŸ”¹ Branch Equal: `BEQ reg9, reg8, 7`

Branch requires:
- Register comparison
- Branch target computation

**Steps:**
1. Fetch instruction
2. Read reg9 and reg8
3. ALU compares values
4. Sign-extend offset
5. Shift offset left by 2
6. Compute branch target = PC+4 + shifted offset
7. If Zero flag = 1 â†’ PC = branch target  
   Else â†’ PC = PC + 4

---

# ğŸ§  Control Logic Summary

| Signal | Purpose |
|--------|----------|
| RegWrite | Enables register file write |
| ALUSrc | Selects register/immediate |
| MemWrite | Enables memory write |
| Branch | Enables branch decision |
| ALUOp | Selects ALU operation |
| PCSrc | Selects next PC value |

Control unit is fully combinational.

---

# ğŸ›ï¸ Architectural Summary

| Feature | Implementation |
|----------|---------------|
| Architecture | Single-Cycle |
| Memory Model | Separate Instruction & Data Memory |
| Supported Formats | R-type, I-type |
| ALU Operations | OR, SUB |
| Branch Handling | Zero flag + PC multiplexer |
| Control Type | Combinational |
| Synthesis | Fully synthesizable |

---

# ğŸš€ Cognichip Contribution

Initially provided:
- Fragmented datapath blocks
- Missing interconnections
- Partial ALU logic
- Incomplete control signals

Cognichip successfully:
- Completed missing RTL modules
- Generated consistent control logic
- Connected datapath elements correctly
- Ensured correct instruction-level behavior
- Produced a fully functional processor

---

# ğŸ¯ Key Outcome

This work demonstrates that AI-assisted hardware completion can:

- Recover incomplete processor designs
- Preserve architectural correctness
- Maintain synthesizability
- Satisfy strict instruction-level specifications

The final processor executes all required instructions correctly within a single-cycle architecture.
