{
    "DESIGN_NAME": "user_proj_IMPACT_HEAD",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_proj_IMPACT_HEAD.v",
        "dir::../../verilog/rtl/user_defines.v",
        "dir::../../verilog/rtl/data_in_decoder.v",
        "dir::../../verilog/rtl/FourBanksMux.v",
	"dir::../../verilog/rtl/IMPACTSram.v",
        "dir::../../verilog/rtl/BankWordDecoder.v"
    ],
    
    "EXTRA_LEFS": "dir::macros/lef/*.lef",
    "EXTRA_GDS_FILES": "dir::macros/gds/*.gds",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    
    "FP_PDN_VERTICAL_LAYER":"met4",
    "FP_PDN_HORIZONTAL_LAYER":"met3",
    
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/full_sram.v"
    ],
    
    "FP_PDN_MACRO_HOOKS": ["bank01", "vccd1", "vssd1", "vccd1", "vssd1"],
    
    "CLOCK_PORT": "clk",
    
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 3000 3000",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "NO_SYNTH_CELL_LIST": "dir::no_synth.cells",
    "DRC_EXCLUDE_CELL_LIST": "dir::drc_exclude.cells",
        
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    
    "pdk::sky130*": {
        "FP_CORE_UTIL": 55,
        "RT_MAX_LAYER": "met4",
        "PL_TARGET_DENSITY": 0.4,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    }
}
