
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.360157                       # Number of seconds simulated
sim_ticks                                360156981834                       # Number of ticks simulated
final_tick                               693157293522                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 241465                       # Simulator instruction rate (inst/s)
host_op_rate                                   241465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28988436                       # Simulator tick rate (ticks/s)
host_mem_usage                                2347880                       # Number of bytes of host memory used
host_seconds                                 12424.16                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        25792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     44693696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44719488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        25792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42136064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42136064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       698339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              698742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        658376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             658376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        71613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    124095043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124166656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        71613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       116993606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116993606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       116993606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        71613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    124095043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            241160262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      698742                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     658376                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    698742                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   658376                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   44719488                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                42136064                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             44719488                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             42136064                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               44799                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               46012                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               45918                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               44346                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42013                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               41636                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41329                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               42572                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               44493                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               45606                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              45887                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              44673                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              42508                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              41881                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42094                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              42975                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               42252                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               43493                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               43414                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               41864                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               39537                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               39138                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               38692                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               40083                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               41983                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               43082                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              43371                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              42201                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              40011                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              39388                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              39525                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              40342                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  360147089403                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                698742                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               658376                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  190813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  175044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  172478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  160397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   27822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   28535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   28608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   28620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    715.559334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   416.297782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   682.511890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        19728     16.25%     16.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        11951      9.85%     26.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         8795      7.25%     33.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         6961      5.73%     39.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         4658      3.84%     42.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         4079      3.36%     46.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         3224      2.66%     48.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3794      3.13%     52.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         2251      1.85%     53.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2160      1.78%     55.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         2011      1.66%     57.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         2088      1.72%     59.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1295      1.07%     60.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1293      1.07%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1256      1.03%     62.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1607      1.32%     63.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1744      1.44%     65.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         2830      2.33%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         4101      3.38%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         5086      4.19%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        10367      8.54%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         3543      2.92%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         2164      1.78%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        13386     11.03%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          307      0.25%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           29      0.02%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           14      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           43      0.04%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           20      0.02%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           14      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           13      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           17      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           13      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            7      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            6      0.00%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           13      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            5      0.00%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            5      0.00%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            2      0.00%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           13      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            4      0.00%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            6      0.00%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           12      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           11      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           12      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            6      0.00%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            4      0.00%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            5      0.00%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            7      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            2      0.00%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            8      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            7      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            6      0.00%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            1      0.00%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            3      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            7      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            6      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            4      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            1      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            3      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            5      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            4      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            6      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            1      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            3      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            4      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            2      0.00%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            3      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            1      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            3      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            2      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            2      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            3      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            2      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            3      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            2      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            3      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            1      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            5      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            1      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            2      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            3      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            2      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            2      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            1      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            3      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            1      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            3      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            2      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            2      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            2      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            1      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            1      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            1      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            1      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            1      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          270      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121380                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  31962504794                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             39684119794                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3493710000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4227905000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     45742.93                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6050.74                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                56793.67                       # Average memory access latency
system.mem_ctrls.avgRdBW                       124.17                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       116.99                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               124.17                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               116.99                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.11                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.85                       # Average write queue length over time
system.mem_ctrls.readRowHits                   658881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  576856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 94.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     265376.40                       # Average gap between requests
system.membus.throughput                    241160262                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               36575                       # Transaction distribution
system.membus.trans_dist::ReadResp              36575                       # Transaction distribution
system.membus.trans_dist::Writeback            658376                       # Transaction distribution
system.membus.trans_dist::ReadExReq            662167                       # Transaction distribution
system.membus.trans_dist::ReadExResp           662167                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2055860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2055860                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     86855552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            86855552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               86855552                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2205833958                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2225680625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       218797307                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    165558019                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4868151                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    172642286                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       127843717                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.051219                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6399019                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2381                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            457064208                       # DTB read hits
system.switch_cpus.dtb.read_misses              77385                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        457141593                       # DTB read accesses
system.switch_cpus.dtb.write_hits           124747499                       # DTB write hits
system.switch_cpus.dtb.write_misses            153161                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       124900660                       # DTB write accesses
system.switch_cpus.dtb.data_hits            581811707                       # DTB hits
system.switch_cpus.dtb.data_misses             230546                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        582042253                       # DTB accesses
system.switch_cpus.itb.fetch_hits           252739180                       # ITB hits
system.switch_cpus.itb.fetch_misses               855                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       252740035                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles               1081552498                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    505344971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2148910110                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           218797307                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    134242736                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383969266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17765167                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      144926599                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          494                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5463                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         252739180                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2652188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1047057977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.052332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.170934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        663088711     63.33%     63.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         43819995      4.19%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         48896201      4.67%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         18987902      1.81%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         30125339      2.88%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21114014      2.02%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         15805087      1.51%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12333765      1.18%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        192886963     18.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1047057977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.202299                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.986875                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        533638614                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     118871009                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         380832419                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1132064                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12583870                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45179248                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        294574                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2135217484                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        481778                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12583870                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        541900120                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        44512507                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15020825                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         373522642                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      59518012                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2124992903                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2899                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       17772604                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      40162710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1772508890                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3115813344                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1759444232                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1356369112                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         86328275                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1088925                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139699                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         138846951                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    460310631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    126224223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23935626                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10038405                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2081292095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2059541207                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1045094                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     79508129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     38149655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1291                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1047057977                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.966979                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.602566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    215682883     20.60%     20.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    248361879     23.72%     44.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    233770735     22.33%     66.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    173914942     16.61%     83.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     93899364      8.97%     92.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     52153977      4.98%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     20849882      1.99%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6968121      0.67%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1456194      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1047057977                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          546969      1.87%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            80      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     14922610     51.09%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     52.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9936601     34.02%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3800094     13.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     953303646     46.29%     46.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1461606      0.07%     46.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    264081630     12.82%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15355044      0.75%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343488      0.55%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    229888891     11.16%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    459119979     22.29%     93.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    124986577      6.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2059541207                       # Type of FU issued
system.switch_cpus.iq.rate                   1.904245                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            29206354                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014181                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3563478450                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1335745333                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1246671957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1632913387                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    825341870                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    800654347                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1260705415                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       828041914                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     22784937                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     17984148                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5945                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8381                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3973365                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135075                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       426569                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12583870                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5065388                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        415601                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2098853029                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      4685937                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     460310631                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    126224223                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139694                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          13979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          6464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8381                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1944566                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2729325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4673891                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2052951218                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     457141619                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6589987                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17282332                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            582042280                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        206636069                       # Number of branches executed
system.switch_cpus.iew.exec_stores          124900661                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.898152                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2048609918                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2047326304                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1422820762                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1938171240                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.892951                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.734105                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     81600943                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4640947                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1034474107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.949890                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.323740                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    348870368     33.72%     33.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    237740041     22.98%     56.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    168305226     16.27%     72.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     87448571      8.45%     81.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     52935468      5.12%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     34264015      3.31%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16094367      1.56%     91.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9741877      0.94%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     79074174      7.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1034474107                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      79074174                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3054007333                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4210056345                       # The number of ROB writes
system.switch_cpus.timesIdled                  195190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                34494521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.540776                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.540776                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.849194                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.849194                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2000422203                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       982264759                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1040005480                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        741233926                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             17082                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1074                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.130325                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008194                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2081523548                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         470013.600010                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          470013.600010                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    660077                       # number of replacements
system.l2.tags.tagsinuse                 124784.737905                       # Cycle average of tags in use
system.l2.tags.total_refs                       36069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    790042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.045655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    115225.291871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   104.780297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9153.192645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        157.178407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        144.294686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.879099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.069833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952032                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        20450                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20450                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           679269                       # number of Writeback hits
system.l2.Writeback_hits::total                679269                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          389                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   389                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data         20839                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20839                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        20839                       # number of overall hits
system.l2.overall_hits::total                   20839                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          403                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        36172                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36575                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       662167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662167                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          403                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       698339                       # number of demand (read+write) misses
system.l2.demand_misses::total                 698742                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          403                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       698339                       # number of overall misses
system.l2.overall_misses::total                698742                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     30107371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2919622031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2949729402                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  58038859826                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58038859826                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     30107371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  60958481857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60988589228                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     30107371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  60958481857                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60988589228                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        56622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               57025                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       679269                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            679269                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       662556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            662556                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       719178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               719581                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       719178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              719581                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.638833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.641385                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.999413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999413                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.971024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971040                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.971024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971040                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 74708.116625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80714.973764                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80648.787478                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87649.882622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87649.882622                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 74708.116625                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87290.673809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87283.416809                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 74708.116625                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87290.673809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87283.416809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               658376                       # number of writebacks
system.l2.writebacks::total                    658376                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          403                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        36172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36575                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       662167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         662167                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       698339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            698742                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       698339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           698742                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     27033431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2641533913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2668567344                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  52937936290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52937936290                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     27033431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  55579470203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55606503634                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     27033431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  55579470203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55606503634                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.638833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.641385                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.999413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999413                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.971024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.971024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971040                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67080.473945                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73027.035082                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72961.513165                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79946.503359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79946.503359                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67080.473945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79588.094325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79580.880545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67080.473945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79588.094325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79580.880545                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   248576050                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              57025                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             57025                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           679269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           662556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          662556                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2117625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2118431                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     89500608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           89526400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              89526400                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          918210204                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            476015                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         819504501                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2081553430                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 15401925.267084                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  15401925.267084                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1136.163368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1252738617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          972623.149845                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   251.163368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.061319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.216064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.277384                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    252738602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       252738602                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    252738602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        252738602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    252738602                       # number of overall hits
system.cpu.icache.overall_hits::total       252738602                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          573                       # number of overall misses
system.cpu.icache.overall_misses::total           573                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     39813538                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39813538                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     39813538                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39813538                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     39813538                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39813538                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    252739175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    252739175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    252739175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    252739175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    252739175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    252739175                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 69482.614311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69482.614311                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 69482.614311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69482.614311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 69482.614311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69482.614311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2233                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   139.562500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          403                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          403                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     30511300                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30511300                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     30511300                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30511300                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     30511300                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30511300                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75710.421836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75710.421836                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 75710.421836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75710.421836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 75710.421836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75710.421836                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1257                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.306885                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2081553433                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 30186118.801806                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  30186118.801806                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements            719178                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           641325784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            723237                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            886.743604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3925.085320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   133.914680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.958273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.032694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990967                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    433804196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       433804196                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116892205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116892205                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138377                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138377                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    550696401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        550696401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    550696401                       # number of overall hits
system.cpu.dcache.overall_hits::total       550696401                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       130157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        130157                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5220257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5220257                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5350414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5350414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5350414                       # number of overall misses
system.cpu.dcache.overall_misses::total       5350414                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   6754400926                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6754400926                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 374219989655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 374219989655                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       174070                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       174070                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 380974390581                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 380974390581                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 380974390581                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 380974390581                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    433934353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    433934353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    556046815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    556046815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    556046815                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    556046815                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000300                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.042750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042750                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000116                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000116                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009622                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009622                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009622                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51894.257904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51894.257904                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 71686.123816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71686.123816                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 10879.375000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10879.375000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 71204.656421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71204.656421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 71204.656421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71204.656421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     38242376                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            493940                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.423120                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.289474                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       679269                       # number of writebacks
system.cpu.dcache.writebacks::total            679269                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        73549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        73549                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4557701                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4557701                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4631250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4631250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4631250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4631250                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        56608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        56608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       662556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       662556                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           14                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       719164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       719164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       719164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       719164                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3031389302                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3031389302                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  58764480971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58764480971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        51282                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        51282                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  61795870273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61795870273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  61795870273                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61795870273                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000101                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001293                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53550.545895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53550.545895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 88693.606233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88693.606233                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 85927.368824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85927.368824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 85927.368824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85927.368824                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
