# Smart_home_automation_verilog
This was a term project made for Digital System Design Lab course 
Its a design project implemented in verilog and logisim
