$date
	Sat Nov 12 22:38:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2a $end
$var wire 4 ! Y [3:0] $end
$var reg 3 " S [2:0] $end
$var reg 4 # i0 [3:0] $end
$var reg 4 $ i1 [3:0] $end
$var reg 4 % i2 [3:0] $end
$var reg 4 & i3 [3:0] $end
$var reg 4 ' i4 [3:0] $end
$var reg 4 ( i5 [3:0] $end
$var reg 4 ) i6 [3:0] $end
$var reg 4 * i7 [3:0] $end
$var integer 32 + j [31:0] $end
$scope module m1 $end
$var wire 3 , S [2:0] $end
$var wire 4 - i0 [3:0] $end
$var wire 4 . i1 [3:0] $end
$var wire 4 / i2 [3:0] $end
$var wire 4 0 i3 [3:0] $end
$var wire 4 1 i4 [3:0] $end
$var wire 4 2 i5 [3:0] $end
$var wire 4 3 i6 [3:0] $end
$var wire 4 4 i7 [3:0] $end
$var reg 4 5 Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 5
b111 4
b110 3
b101 2
b100 1
b11 0
b10 /
b1 .
b0 -
b0 ,
b0 +
b111 *
b110 )
b101 (
b100 '
b11 &
b10 %
b1 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 5
b1 "
b1 ,
b1 +
#20
b10 !
b10 5
b10 "
b10 ,
b10 +
#30
b11 !
b11 5
b11 "
b11 ,
b11 +
#40
b100 !
b100 5
b100 "
b100 ,
b100 +
#50
b101 !
b101 5
b101 "
b101 ,
b101 +
#60
b110 !
b110 5
b110 "
b110 ,
b110 +
#70
b111 !
b111 5
b111 "
b111 ,
b111 +
#80
b1000 +
