/*
 * Copyright (c) 2025 Realtek Semiconductor, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_CLOCK_CONTROL_RTS5817_CONTROL_REG_H_
#define ZEPHYR_DRIVERS_CLOCK_CONTROL_RTS5817_CONTROL_REG_H_

#define R_SYS_CLK_CHANGE            0x00
#define R_SYS_BUS_CLK_CFG_REG       0x04
#define R_SYS_SPI_CACHE_CLK_CFG_REG 0x08
#define R_SYS_SPI_SSOR_CLK_CFG_REG  0x0C
#define R_SYS_SPI_SSI_M_CLK_CFG_REG 0x10
#define R_SYS_SPI_SSI_S_CLK_CFG_REG 0x14
#define R_SYS_SHA_CLK_CFG_REG       0x18
#define R_SYS_AES_CLK_CFG_REG       0x1C
#define R_SYS_PKE_CLK_CFG_REG       0x20
#define R_SYS_I2C_CLK_CFG_REG       0x24
#define R_SYS_CK60_CFG_REG          0x28
#define R_SYS_UART0_CLK_CFG_REG     0x2C
#define R_SYS_UART1_CLK_CFG_REG     0x30
#define R_SYS_SIE_CLK_CFG_REG       0x34
#define R_SYS_PUF_CLK_CFG_REG       0x38

/* Bits of R_SYS_CLK_CHANGE (0X0300) */

#define CHANGE_BUS_CLK_PRE_OFFSET 0
#define CHANGE_BUS_CLK_PRE_BITS   1
#define CHANGE_BUS_CLK_PRE_MASK   BIT(0)
#define CHANGE_BUS_CLK_PRE        (CHANGE_BUS_CLK_PRE_MASK)

#define CHANGE_SPI_CACHE_CLK_OFFSET 1
#define CHANGE_SPI_CACHE_CLK_BITS   1
#define CHANGE_SPI_CACHE_CLK_MASK   BIT(1)
#define CHANGE_SPI_CACHE_CLK        (CHANGE_SPI_CACHE_CLK_MASK)

#define CHANGE_SPI_SSOR_CLK_OFFSET 2
#define CHANGE_SPI_SSOR_CLK_BITS   1
#define CHANGE_SPI_SSOR_CLK_MASK   BIT(2)
#define CHANGE_SPI_SSOR_CLK        (CHANGE_SPI_SSOR_CLK_MASK)

#define CHANGE_SPI_SSI_M_CLK_OFFSET 3
#define CHANGE_SPI_SSI_M_CLK_BITS   1
#define CHANGE_SPI_SSI_M_CLK_MASK   BIT(3)
#define CHANGE_SPI_SSI_M_CLK        (CHANGE_SPI_SSI_M_CLK_MASK)

#define CHANGE_SPI_SSI_S_CLK_OFFSET 4
#define CHANGE_SPI_SSI_S_CLK_BITS   1
#define CHANGE_SPI_SSI_S_CLK_MASK   BIT(4)
#define CHANGE_SPI_SSI_S_CLK        (CHANGE_SPI_SSI_S_CLK_MASK)

#define CHANGE_SHA_CLK_OFFSET 5
#define CHANGE_SHA_CLK_BITS   1
#define CHANGE_SHA_CLK_MASK   BIT(5)
#define CHANGE_SHA_CLK        (CHANGE_SHA_CLK_MASK)

#define CHANGE_AES_CLK_OFFSET 6
#define CHANGE_AES_CLK_BITS   1
#define CHANGE_AES_CLK_MASK   BIT(6)
#define CHANGE_AES_CLK        (CHANGE_AES_CLK_MASK)

#define CHANGE_UART0_CLK_OFFSET 7
#define CHANGE_UART0_CLK_BITS   1
#define CHANGE_UART0_CLK_MASK   BIT(7)
#define CHANGE_UART0_CLK        (CHANGE_UART0_CLK_MASK)

#define CHANGE_UART1_CLK_OFFSET 8
#define CHANGE_UART1_CLK_BITS   1
#define CHANGE_UART1_CLK_MASK   BIT(8)
#define CHANGE_UART1_CLK        (CHANGE_UART1_CLK_MASK)

/* Common bits of R_SYS_XXX_CLK_CFG_REG (0x0304 ~ 0x338) */

#define COMMON_CLK_SRC_SEL_OFFSET 0
#define COMMON_CLK_SRC_SEL_MASK   GENMASK(1, 0)

#define COMMON_CLK_DIV_OFFSET 2
#define COMMON_CLK_DIV_MASK   GENMASK(5, 2)

#define COMMON_CLK_EN BIT(24)

/* Bits of R_SYS_BUS_CLK_CFG_REG (0X0304) */

#define GE_CLK_EN BIT(25)

/* Bits of R_SYS_I2C_CLK_CFG_REG (0X0324) */

#define I2C_CLK_EN BIT(24)

#define I2C0_CLK_EN BIT(25)

#define I2C1_CLK_EN BIT(26)

/* Bits of R_SYS_CK60_CFG_REG (0X0328) */

#define I2C_S_CLK_EN BIT(24)

#define TRNG_CLK_EN BIT(25)

#endif /* ZEPHYR_DRIVERS_CLOCK_CONTROL_RTS5817_CONTROL_REG_H_ */
