vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\register.vhd"
vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\mux_3to1_16bit.vhd"
vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\demux_3to1_16bit.vhd"
vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\demo_rom.vhd"
vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\control.vhd"
vhdl work "C:\Users\OWner\Documents\CENG 450\lab\UvicSpring2016CENG450Lab\ALU.vhd"
