Warning (10273): Verilog HDL warning at CPU.sv(13): extended using "x" or "z" File: C:/Users/samas/Desktop/TEC/IIS-2022/Arqui-I/Repositorio-GitHub/proyecto_2/arquitectura/CPU.sv Line: 13
