// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/27/2023 19:02:06"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplier (
	Clk,
	Reset,
	Run,
	Reset_Load_Clear,
	SW,
	X,
	Aval,
	Bval,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	Clk;
input 	Reset;
input 	Run;
input 	Reset_Load_Clear;
input 	[7:0] SW;
output 	X;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;

// Design Ports Information
// X	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_Load_Clear	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \X~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \Run~input_o ;
wire \Reset~input_o ;
wire \control_unit|curr_state~36_combout ;
wire \control_unit|curr_state.B~q ;
wire \control_unit|curr_state~27_combout ;
wire \control_unit|curr_state.B_Shift~q ;
wire \control_unit|curr_state~37_combout ;
wire \control_unit|curr_state.C~q ;
wire \control_unit|curr_state~28_combout ;
wire \control_unit|curr_state.C_Shift~q ;
wire \control_unit|curr_state~38_combout ;
wire \control_unit|curr_state.D~q ;
wire \control_unit|curr_state~29_combout ;
wire \control_unit|curr_state.D_Shift~q ;
wire \control_unit|curr_state~39_combout ;
wire \control_unit|curr_state.E~q ;
wire \control_unit|curr_state~30_combout ;
wire \control_unit|curr_state.E_Shift~q ;
wire \control_unit|curr_state~40_combout ;
wire \control_unit|curr_state.F~q ;
wire \control_unit|curr_state~31_combout ;
wire \control_unit|curr_state.F_Shift~q ;
wire \control_unit|curr_state~41_combout ;
wire \control_unit|curr_state.G~q ;
wire \control_unit|curr_state~32_combout ;
wire \control_unit|curr_state.G_Shift~q ;
wire \control_unit|curr_state~42_combout ;
wire \control_unit|curr_state.H~q ;
wire \control_unit|curr_state~33_combout ;
wire \control_unit|curr_state.H_Shift~q ;
wire \control_unit|curr_state~35_combout ;
wire \control_unit|curr_state.I~q ;
wire \control_unit|curr_state~34_combout ;
wire \control_unit|curr_state.I_Shift~q ;
wire \control_unit|Selector9~0_combout ;
wire \control_unit|curr_state.J~q ;
wire \control_unit|curr_state~26_combout ;
wire \control_unit|curr_state.A~q ;
wire \Reset_Load_Clear~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \control_unit|WideNor0~1_combout ;
wire \control_unit|WideNor0~0_combout ;
wire \control_unit|curr_state~25_combout ;
wire \comb~0_combout ;
wire \comb~1_combout ;
wire \control_unit|Subtraction~0_combout ;
wire \FA9|FullAdder0|sum~combout ;
wire \Adder[1]~14_combout ;
wire \FA9|FullAdder0|c_out~0_combout ;
wire \reg_unit|reg_A|Data_Out~5_combout ;
wire \FA9|FullAdder2|c_out~0_combout ;
wire \FA9|FullAdder2|c_out~1_combout ;
wire \FA9|FullAdder2|c_out~2_combout ;
wire \Adder[3]~13_combout ;
wire \FA9|FullAdder3|sum~combout ;
wire \reg_unit|reg_A|Data_Out~2_combout ;
wire \FA9|FullAdder3|c_out~0_combout ;
wire \SW[4]~input_o ;
wire \Adder[4]~12_combout ;
wire \reg_unit|reg_A|Data_Out~9_combout ;
wire \SW[5]~input_o ;
wire \FA9|FullAdder5|sum~0_combout ;
wire \FA9|FullAdder5|sum~combout ;
wire \FA9|FullAdder5|c_out~0_combout ;
wire \SW[6]~input_o ;
wire \Adder[6]~11_combout ;
wire \FA9|FullAdder6|sum~combout ;
wire \SW[7]~input_o ;
wire \Adder[7]~10_combout ;
wire \reg_unit|reg_A|Data_Out~13_combout ;
wire \reg_unit|reg_A|Data_Out~14_combout ;
wire \reg_unit|reg_A|Data_Out[6]~4_combout ;
wire \reg_unit|reg_A|Data_Out~12_combout ;
wire \reg_unit|reg_A|Data_Out~11_combout ;
wire \reg_unit|reg_A|Data_Out~10_combout ;
wire \reg_unit|reg_A|Data_Out~8_combout ;
wire \FA9|FullAdder2|sum~0_combout ;
wire \FA9|FullAdder2|sum~combout ;
wire \reg_unit|reg_A|Data_Out~7_combout ;
wire \reg_unit|reg_A|Data_Out~6_combout ;
wire \reg_unit|reg_A|Data_Out~3_combout ;
wire \reg_unit|reg_B|Data_Out~9_combout ;
wire \reg_unit|reg_B|Data_Out[4]~1_combout ;
wire \reg_unit|reg_B|Data_Out[4]~2_combout ;
wire \reg_unit|reg_B|Data_Out~8_combout ;
wire \reg_unit|reg_B|Data_Out~7_combout ;
wire \reg_unit|reg_B|Data_Out~6_combout ;
wire \reg_unit|reg_B|Data_Out~5_combout ;
wire \reg_unit|reg_B|Data_Out~4_combout ;
wire \reg_unit|reg_B|Data_Out~3_combout ;
wire \reg_unit|reg_B|Data_Out~0_combout ;
wire \control_unit|Addition~0_combout ;
wire \control_unit|Addition~1_combout ;
wire \FA9|FullAdder5|c_out~1_combout ;
wire \FA9|FullAdder5|c_out~2_combout ;
wire \FA9|FullAdder6|c_out~0_combout ;
wire \newX~0_combout ;
wire \X~reg0_q ;
wire \Aval[0]~reg0_q ;
wire \Aval[1]~reg0_q ;
wire \Aval[2]~reg0_q ;
wire \Aval[3]~reg0_q ;
wire \Aval[4]~reg0_q ;
wire \Aval[5]~reg0_q ;
wire \Aval[6]~reg0_q ;
wire \Aval[7]~reg0_q ;
wire \Bval[0]~reg0_q ;
wire \Bval[1]~reg0_q ;
wire \Bval[2]~reg0_q ;
wire \Bval[3]~reg0_q ;
wire \Bval[4]~reg0_q ;
wire \Bval[5]~reg0_q ;
wire \Bval[6]~reg0_q ;
wire \Bval[7]~reg0_q ;
wire \HEX0_inst|WideOr6~0_combout ;
wire \HEX0_inst|WideOr5~0_combout ;
wire \HEX0_inst|WideOr4~0_combout ;
wire \HEX0_inst|WideOr3~0_combout ;
wire \HEX0_inst|WideOr2~0_combout ;
wire \HEX0_inst|WideOr1~0_combout ;
wire \HEX0_inst|WideOr0~0_combout ;
wire \HEX1_inst|WideOr6~0_combout ;
wire \HEX1_inst|WideOr5~0_combout ;
wire \HEX1_inst|WideOr4~0_combout ;
wire \HEX1_inst|WideOr3~0_combout ;
wire \HEX1_inst|WideOr2~0_combout ;
wire \HEX1_inst|WideOr1~0_combout ;
wire \HEX1_inst|WideOr0~0_combout ;
wire \HEX2_inst|WideOr6~0_combout ;
wire \HEX2_inst|WideOr5~0_combout ;
wire \HEX2_inst|WideOr4~0_combout ;
wire \HEX2_inst|WideOr3~0_combout ;
wire \HEX2_inst|WideOr2~0_combout ;
wire \HEX2_inst|WideOr1~0_combout ;
wire \HEX2_inst|WideOr0~0_combout ;
wire \HEX3_inst|WideOr6~0_combout ;
wire \HEX3_inst|WideOr5~0_combout ;
wire \HEX3_inst|WideOr4~0_combout ;
wire \HEX3_inst|WideOr3~0_combout ;
wire \HEX3_inst|WideOr2~0_combout ;
wire \HEX3_inst|WideOr1~0_combout ;
wire \HEX3_inst|WideOr0~0_combout ;
wire [7:0] \reg_unit|reg_B|Data_Out ;
wire [7:0] \reg_unit|reg_A|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N2
fiftyfivenm_io_obuf \X~output (
	.i(\X~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X~output_o ),
	.obar());
// synopsys translate_off
defparam \X~output .bus_hold = "false";
defparam \X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\Aval[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\Aval[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N23
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\Aval[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\Aval[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N16
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\Aval[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N16
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\Aval[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N9
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\Aval[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\Aval[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\Bval[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\Bval[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\Bval[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\Bval[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\Bval[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\Bval[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\Bval[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\Bval[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\HEX0_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\HEX0_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\HEX0_inst|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\HEX0_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\HEX0_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\HEX0_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\HEX0_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\HEX1_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\HEX1_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\HEX1_inst|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\HEX1_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\HEX1_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\HEX1_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\HEX1_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\HEX2_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\HEX2_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\HEX2_inst|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\HEX2_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\HEX2_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\HEX2_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\HEX2_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\HEX3_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\HEX3_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\HEX3_inst|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\HEX3_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\HEX3_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\HEX3_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\HEX3_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y44_N15
fiftyfivenm_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .listen_to_nsleep_signal = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N26
fiftyfivenm_lcell_comb \control_unit|curr_state~36 (
// Equation(s):
// \control_unit|curr_state~36_combout  = (!\Run~input_o  & (\Reset~input_o  & !\control_unit|curr_state.A~q ))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~36 .lut_mask = 16'h0030;
defparam \control_unit|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N27
dffeas \control_unit|curr_state.B (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.B .is_wysiwyg = "true";
defparam \control_unit|curr_state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N6
fiftyfivenm_lcell_comb \control_unit|curr_state~27 (
// Equation(s):
// \control_unit|curr_state~27_combout  = (\Reset~input_o  & \control_unit|curr_state.B~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\control_unit|curr_state.B~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~27 .lut_mask = 16'hC0C0;
defparam \control_unit|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N7
dffeas \control_unit|curr_state.B_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.B_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.B_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.B_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N28
fiftyfivenm_lcell_comb \control_unit|curr_state~37 (
// Equation(s):
// \control_unit|curr_state~37_combout  = (\Reset~input_o  & \control_unit|curr_state.B_Shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.B_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~37 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N29
dffeas \control_unit|curr_state.C (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.C .is_wysiwyg = "true";
defparam \control_unit|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N24
fiftyfivenm_lcell_comb \control_unit|curr_state~28 (
// Equation(s):
// \control_unit|curr_state~28_combout  = (\Reset~input_o  & \control_unit|curr_state.C~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.C~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~28 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N25
dffeas \control_unit|curr_state.C_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.C_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.C_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.C_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N30
fiftyfivenm_lcell_comb \control_unit|curr_state~38 (
// Equation(s):
// \control_unit|curr_state~38_combout  = (\Reset~input_o  & \control_unit|curr_state.C_Shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.C_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~38 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N31
dffeas \control_unit|curr_state.D (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.D .is_wysiwyg = "true";
defparam \control_unit|curr_state.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N10
fiftyfivenm_lcell_comb \control_unit|curr_state~29 (
// Equation(s):
// \control_unit|curr_state~29_combout  = (\control_unit|curr_state.D~q  & \Reset~input_o )

	.dataa(\control_unit|curr_state.D~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~29 .lut_mask = 16'hA0A0;
defparam \control_unit|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N11
dffeas \control_unit|curr_state.D_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.D_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.D_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.D_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N0
fiftyfivenm_lcell_comb \control_unit|curr_state~39 (
// Equation(s):
// \control_unit|curr_state~39_combout  = (\Reset~input_o  & \control_unit|curr_state.D_Shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.D_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~39 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N1
dffeas \control_unit|curr_state.E (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.E .is_wysiwyg = "true";
defparam \control_unit|curr_state.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N4
fiftyfivenm_lcell_comb \control_unit|curr_state~30 (
// Equation(s):
// \control_unit|curr_state~30_combout  = (\Reset~input_o  & \control_unit|curr_state.E~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.E~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~30 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N5
dffeas \control_unit|curr_state.E_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.E_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.E_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.E_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N18
fiftyfivenm_lcell_comb \control_unit|curr_state~40 (
// Equation(s):
// \control_unit|curr_state~40_combout  = (\control_unit|curr_state.E_Shift~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\control_unit|curr_state.E_Shift~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~40 .lut_mask = 16'hC0C0;
defparam \control_unit|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N19
dffeas \control_unit|curr_state.F (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.F .is_wysiwyg = "true";
defparam \control_unit|curr_state.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N16
fiftyfivenm_lcell_comb \control_unit|curr_state~31 (
// Equation(s):
// \control_unit|curr_state~31_combout  = (\control_unit|curr_state.F~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\control_unit|curr_state.F~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~31 .lut_mask = 16'hC0C0;
defparam \control_unit|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N17
dffeas \control_unit|curr_state.F_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.F_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.F_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.F_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N30
fiftyfivenm_lcell_comb \control_unit|curr_state~41 (
// Equation(s):
// \control_unit|curr_state~41_combout  = (\Reset~input_o  & \control_unit|curr_state.F_Shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.F_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~41 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N31
dffeas \control_unit|curr_state.G (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.G .is_wysiwyg = "true";
defparam \control_unit|curr_state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
fiftyfivenm_lcell_comb \control_unit|curr_state~32 (
// Equation(s):
// \control_unit|curr_state~32_combout  = (\control_unit|curr_state.G~q  & \Reset~input_o )

	.dataa(\control_unit|curr_state.G~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~32 .lut_mask = 16'hA0A0;
defparam \control_unit|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N25
dffeas \control_unit|curr_state.G_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.G_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.G_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.G_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
fiftyfivenm_lcell_comb \control_unit|curr_state~42 (
// Equation(s):
// \control_unit|curr_state~42_combout  = (\Reset~input_o  & \control_unit|curr_state.G_Shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.G_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~42 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N9
dffeas \control_unit|curr_state.H (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.H .is_wysiwyg = "true";
defparam \control_unit|curr_state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
fiftyfivenm_lcell_comb \control_unit|curr_state~33 (
// Equation(s):
// \control_unit|curr_state~33_combout  = (\control_unit|curr_state.H~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\control_unit|curr_state.H~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~33 .lut_mask = 16'hC0C0;
defparam \control_unit|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N19
dffeas \control_unit|curr_state.H_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.H_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.H_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.H_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
fiftyfivenm_lcell_comb \control_unit|curr_state~35 (
// Equation(s):
// \control_unit|curr_state~35_combout  = (\Reset~input_o  & \control_unit|curr_state.H_Shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.H_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~35 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N17
dffeas \control_unit|curr_state.I (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.I .is_wysiwyg = "true";
defparam \control_unit|curr_state.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
fiftyfivenm_lcell_comb \control_unit|curr_state~34 (
// Equation(s):
// \control_unit|curr_state~34_combout  = (\Reset~input_o  & \control_unit|curr_state.I~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~34 .lut_mask = 16'hF000;
defparam \control_unit|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N13
dffeas \control_unit|curr_state.I_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.I_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.I_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.I_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N8
fiftyfivenm_lcell_comb \control_unit|Selector9~0 (
// Equation(s):
// \control_unit|Selector9~0_combout  = (\control_unit|curr_state.I_Shift~q ) # ((!\Run~input_o  & \control_unit|curr_state.J~q ))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\control_unit|curr_state.J~q ),
	.datad(\control_unit|curr_state.I_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector9~0 .lut_mask = 16'hFF30;
defparam \control_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N9
dffeas \control_unit|curr_state.J (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.J .is_wysiwyg = "true";
defparam \control_unit|curr_state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N2
fiftyfivenm_lcell_comb \control_unit|curr_state~26 (
// Equation(s):
// \control_unit|curr_state~26_combout  = (\Reset~input_o  & (((!\control_unit|curr_state.J~q  & \control_unit|curr_state.A~q )) # (!\Run~input_o )))

	.dataa(\control_unit|curr_state.J~q ),
	.datab(\Reset~input_o ),
	.datac(\control_unit|curr_state.A~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\control_unit|curr_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~26 .lut_mask = 16'h40CC;
defparam \control_unit|curr_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N3
dffeas \control_unit|curr_state.A (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.A .is_wysiwyg = "true";
defparam \control_unit|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset_Load_Clear~input (
	.i(Reset_Load_Clear),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_Load_Clear~input_o ));
// synopsys translate_off
defparam \Reset_Load_Clear~input .bus_hold = "false";
defparam \Reset_Load_Clear~input .listen_to_nsleep_signal = "false";
defparam \Reset_Load_Clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
fiftyfivenm_lcell_comb \control_unit|WideNor0~1 (
// Equation(s):
// \control_unit|WideNor0~1_combout  = (!\control_unit|curr_state.I_Shift~q  & (!\control_unit|curr_state.H_Shift~q  & (!\control_unit|curr_state.G_Shift~q  & !\control_unit|curr_state.F_Shift~q )))

	.dataa(\control_unit|curr_state.I_Shift~q ),
	.datab(\control_unit|curr_state.H_Shift~q ),
	.datac(\control_unit|curr_state.G_Shift~q ),
	.datad(\control_unit|curr_state.F_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideNor0~1 .lut_mask = 16'h0001;
defparam \control_unit|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N14
fiftyfivenm_lcell_comb \control_unit|WideNor0~0 (
// Equation(s):
// \control_unit|WideNor0~0_combout  = (!\control_unit|curr_state.D_Shift~q  & (!\control_unit|curr_state.C_Shift~q  & (!\control_unit|curr_state.E_Shift~q  & !\control_unit|curr_state.B_Shift~q )))

	.dataa(\control_unit|curr_state.D_Shift~q ),
	.datab(\control_unit|curr_state.C_Shift~q ),
	.datac(\control_unit|curr_state.E_Shift~q ),
	.datad(\control_unit|curr_state.B_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideNor0~0 .lut_mask = 16'h0001;
defparam \control_unit|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N12
fiftyfivenm_lcell_comb \control_unit|curr_state~25 (
// Equation(s):
// \control_unit|curr_state~25_combout  = (!\control_unit|curr_state.J~q  & \control_unit|curr_state.A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.J~q ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~25 .lut_mask = 16'h0F00;
defparam \control_unit|curr_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\control_unit|curr_state.I~q ) # ((\control_unit|WideNor0~1_combout  & (\control_unit|WideNor0~0_combout  & \control_unit|curr_state~25_combout )))

	.dataa(\control_unit|WideNor0~1_combout ),
	.datab(\control_unit|WideNor0~0_combout ),
	.datac(\control_unit|curr_state~25_combout ),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFF80;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\reg_unit|reg_B|Data_Out [0] & \comb~0_combout )

	.dataa(gnd),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(gnd),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hCC00;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
fiftyfivenm_lcell_comb \control_unit|Subtraction~0 (
// Equation(s):
// \control_unit|Subtraction~0_combout  = (\reg_unit|reg_B|Data_Out [0] & \control_unit|curr_state.I~q )

	.dataa(gnd),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(gnd),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\control_unit|Subtraction~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Subtraction~0 .lut_mask = 16'hCC00;
defparam \control_unit|Subtraction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
fiftyfivenm_lcell_comb \FA9|FullAdder0|sum (
// Equation(s):
// \FA9|FullAdder0|sum~combout  = \reg_unit|reg_A|Data_Out [0] $ (((\SW[0]~input_o  & ((\control_unit|Subtraction~0_combout ) # (\control_unit|Addition~1_combout )))))

	.dataa(\control_unit|Subtraction~0_combout ),
	.datab(\control_unit|Addition~1_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\FA9|FullAdder0|sum~combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder0|sum .lut_mask = 16'h1FE0;
defparam \FA9|FullAdder0|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N6
fiftyfivenm_lcell_comb \Adder[1]~14 (
// Equation(s):
// \Adder[1]~14_combout  = (\SW[1]~input_o  & (\control_unit|Addition~1_combout  & ((!\control_unit|curr_state.I~q ) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\SW[1]~input_o  & (((\reg_unit|reg_B|Data_Out [0] & \control_unit|curr_state.I~q ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(\SW[1]~input_o ),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\Adder[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Adder[1]~14 .lut_mask = 16'h2CA0;
defparam \Adder[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
fiftyfivenm_lcell_comb \FA9|FullAdder0|c_out~0 (
// Equation(s):
// \FA9|FullAdder0|c_out~0_combout  = (\SW[0]~input_o  & (\reg_unit|reg_A|Data_Out [0] & ((\control_unit|Addition~1_combout ) # (\control_unit|Subtraction~0_combout )))) # (!\SW[0]~input_o  & (((\control_unit|Subtraction~0_combout ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\FA9|FullAdder0|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder0|c_out~0 .lut_mask = 16'hEC0C;
defparam \FA9|FullAdder0|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~5 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~5_combout  = (\comb~1_combout  & (\Adder[1]~14_combout  $ (\reg_unit|reg_A|Data_Out [1] $ (\FA9|FullAdder0|c_out~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\Adder[1]~14_combout ),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\FA9|FullAdder0|c_out~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~5 .lut_mask = 16'h8228;
defparam \reg_unit|reg_A|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
fiftyfivenm_lcell_comb \FA9|FullAdder2|c_out~0 (
// Equation(s):
// \FA9|FullAdder2|c_out~0_combout  = (\reg_unit|reg_A|Data_Out [2] & ((\control_unit|Subtraction~0_combout  & ((!\SW[2]~input_o ))) # (!\control_unit|Subtraction~0_combout  & (\control_unit|Addition~1_combout  & \SW[2]~input_o ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\FA9|FullAdder2|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder2|c_out~0 .lut_mask = 16'h2C00;
defparam \FA9|FullAdder2|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
fiftyfivenm_lcell_comb \FA9|FullAdder2|c_out~1 (
// Equation(s):
// \FA9|FullAdder2|c_out~1_combout  = (\reg_unit|reg_A|Data_Out [2]) # ((\control_unit|Subtraction~0_combout  & ((!\SW[2]~input_o ))) # (!\control_unit|Subtraction~0_combout  & (\control_unit|Addition~1_combout  & \SW[2]~input_o )))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\FA9|FullAdder2|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder2|c_out~1 .lut_mask = 16'hFF2C;
defparam \FA9|FullAdder2|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
fiftyfivenm_lcell_comb \FA9|FullAdder2|c_out~2 (
// Equation(s):
// \FA9|FullAdder2|c_out~2_combout  = (\FA9|FullAdder2|c_out~1_combout  & ((\Adder[1]~14_combout  & ((\FA9|FullAdder0|c_out~0_combout ) # (\reg_unit|reg_A|Data_Out [1]))) # (!\Adder[1]~14_combout  & (\FA9|FullAdder0|c_out~0_combout  & 
// \reg_unit|reg_A|Data_Out [1]))))

	.dataa(\Adder[1]~14_combout ),
	.datab(\FA9|FullAdder0|c_out~0_combout ),
	.datac(\FA9|FullAdder2|c_out~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out [1]),
	.cin(gnd),
	.combout(\FA9|FullAdder2|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder2|c_out~2 .lut_mask = 16'hE080;
defparam \FA9|FullAdder2|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N20
fiftyfivenm_lcell_comb \Adder[3]~13 (
// Equation(s):
// \Adder[3]~13_combout  = (\SW[3]~input_o  & (\control_unit|Addition~1_combout  & ((!\control_unit|curr_state.I~q ) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\SW[3]~input_o  & (((\reg_unit|reg_B|Data_Out [0] & \control_unit|curr_state.I~q ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(\SW[3]~input_o ),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\Adder[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Adder[3]~13 .lut_mask = 16'h2CA0;
defparam \Adder[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N18
fiftyfivenm_lcell_comb \FA9|FullAdder3|sum (
// Equation(s):
// \FA9|FullAdder3|sum~combout  = \reg_unit|reg_A|Data_Out [3] $ (\Adder[3]~13_combout  $ (((\FA9|FullAdder2|c_out~0_combout ) # (\FA9|FullAdder2|c_out~2_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out [3]),
	.datab(\FA9|FullAdder2|c_out~0_combout ),
	.datac(\FA9|FullAdder2|c_out~2_combout ),
	.datad(\Adder[3]~13_combout ),
	.cin(gnd),
	.combout(\FA9|FullAdder3|sum~combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder3|sum .lut_mask = 16'hA956;
defparam \FA9|FullAdder3|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N8
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~2 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~2_combout  = (\control_unit|curr_state.A~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.A~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~2 .lut_mask = 16'hF000;
defparam \reg_unit|reg_A|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N12
fiftyfivenm_lcell_comb \FA9|FullAdder3|c_out~0 (
// Equation(s):
// \FA9|FullAdder3|c_out~0_combout  = (\reg_unit|reg_A|Data_Out [3] & ((\FA9|FullAdder2|c_out~0_combout ) # ((\FA9|FullAdder2|c_out~2_combout ) # (\Adder[3]~13_combout )))) # (!\reg_unit|reg_A|Data_Out [3] & (\Adder[3]~13_combout  & 
// ((\FA9|FullAdder2|c_out~0_combout ) # (\FA9|FullAdder2|c_out~2_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out [3]),
	.datab(\FA9|FullAdder2|c_out~0_combout ),
	.datac(\FA9|FullAdder2|c_out~2_combout ),
	.datad(\Adder[3]~13_combout ),
	.cin(gnd),
	.combout(\FA9|FullAdder3|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder3|c_out~0 .lut_mask = 16'hFEA8;
defparam \FA9|FullAdder3|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N2
fiftyfivenm_lcell_comb \Adder[4]~12 (
// Equation(s):
// \Adder[4]~12_combout  = (\SW[4]~input_o  & (\control_unit|Addition~1_combout  & ((!\control_unit|curr_state.I~q ) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\SW[4]~input_o  & (((\reg_unit|reg_B|Data_Out [0] & \control_unit|curr_state.I~q ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\Adder[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Adder[4]~12 .lut_mask = 16'h3888;
defparam \Adder[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N2
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~9 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~9_combout  = (\comb~1_combout  & (\FA9|FullAdder3|c_out~0_combout  $ (\reg_unit|reg_A|Data_Out [4] $ (\Adder[4]~12_combout ))))

	.dataa(\FA9|FullAdder3|c_out~0_combout ),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\comb~1_combout ),
	.datad(\Adder[4]~12_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~9 .lut_mask = 16'h9060;
defparam \reg_unit|reg_A|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N4
fiftyfivenm_lcell_comb \FA9|FullAdder5|sum~0 (
// Equation(s):
// \FA9|FullAdder5|sum~0_combout  = \reg_unit|reg_A|Data_Out [5] $ (((\control_unit|Subtraction~0_combout  & ((!\SW[5]~input_o ))) # (!\control_unit|Subtraction~0_combout  & (\control_unit|Addition~1_combout  & \SW[5]~input_o ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\FA9|FullAdder5|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder5|sum~0 .lut_mask = 16'hD23C;
defparam \FA9|FullAdder5|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N20
fiftyfivenm_lcell_comb \FA9|FullAdder5|sum (
// Equation(s):
// \FA9|FullAdder5|sum~combout  = \FA9|FullAdder5|sum~0_combout  $ (((\Adder[4]~12_combout  & ((\reg_unit|reg_A|Data_Out [4]) # (\FA9|FullAdder3|c_out~0_combout ))) # (!\Adder[4]~12_combout  & (\reg_unit|reg_A|Data_Out [4] & \FA9|FullAdder3|c_out~0_combout 
// ))))

	.dataa(\Adder[4]~12_combout ),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\FA9|FullAdder5|sum~0_combout ),
	.datad(\FA9|FullAdder3|c_out~0_combout ),
	.cin(gnd),
	.combout(\FA9|FullAdder5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder5|sum .lut_mask = 16'h1E78;
defparam \FA9|FullAdder5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
fiftyfivenm_lcell_comb \FA9|FullAdder5|c_out~0 (
// Equation(s):
// \FA9|FullAdder5|c_out~0_combout  = (\reg_unit|reg_A|Data_Out [5] & ((\control_unit|Subtraction~0_combout  & ((!\SW[5]~input_o ))) # (!\control_unit|Subtraction~0_combout  & (\control_unit|Addition~1_combout  & \SW[5]~input_o ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\FA9|FullAdder5|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder5|c_out~0 .lut_mask = 16'h20C0;
defparam \FA9|FullAdder5|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N8
fiftyfivenm_lcell_comb \Adder[6]~11 (
// Equation(s):
// \Adder[6]~11_combout  = (\SW[6]~input_o  & (\control_unit|Addition~1_combout  & ((!\reg_unit|reg_B|Data_Out [0]) # (!\control_unit|curr_state.I~q )))) # (!\SW[6]~input_o  & (\control_unit|curr_state.I~q  & (\reg_unit|reg_B|Data_Out [0])))

	.dataa(\SW[6]~input_o ),
	.datab(\control_unit|curr_state.I~q ),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\control_unit|Addition~1_combout ),
	.cin(gnd),
	.combout(\Adder[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Adder[6]~11 .lut_mask = 16'h6A40;
defparam \Adder[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
fiftyfivenm_lcell_comb \FA9|FullAdder6|sum (
// Equation(s):
// \FA9|FullAdder6|sum~combout  = \reg_unit|reg_A|Data_Out [6] $ (\Adder[6]~11_combout  $ (((\FA9|FullAdder5|c_out~2_combout ) # (\FA9|FullAdder5|c_out~0_combout ))))

	.dataa(\FA9|FullAdder5|c_out~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\FA9|FullAdder5|c_out~0_combout ),
	.datad(\Adder[6]~11_combout ),
	.cin(gnd),
	.combout(\FA9|FullAdder6|sum~combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder6|sum .lut_mask = 16'hC936;
defparam \FA9|FullAdder6|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N30
fiftyfivenm_lcell_comb \Adder[7]~10 (
// Equation(s):
// \Adder[7]~10_combout  = (\SW[7]~input_o  & (\control_unit|Addition~1_combout  & ((!\control_unit|curr_state.I~q ) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\SW[7]~input_o  & (((\reg_unit|reg_B|Data_Out [0] & \control_unit|curr_state.I~q ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\Adder[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Adder[7]~10 .lut_mask = 16'h3888;
defparam \Adder[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N30
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~13 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~13_combout  = (\FA9|FullAdder6|c_out~0_combout  & ((\Adder[7]~10_combout  & (\reg_unit|reg_A|Data_Out [7])) # (!\Adder[7]~10_combout  & (!\reg_unit|reg_A|Data_Out [7] & \comb~1_combout )))) # (!\FA9|FullAdder6|c_out~0_combout  & 
// ((\Adder[7]~10_combout  & ((!\comb~1_combout ) # (!\reg_unit|reg_A|Data_Out [7]))) # (!\Adder[7]~10_combout  & (\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\FA9|FullAdder6|c_out~0_combout ),
	.datab(\Adder[7]~10_combout ),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~13 .lut_mask = 16'h96D4;
defparam \reg_unit|reg_A|Data_Out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~14 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~14_combout  = (\reg_unit|reg_A|Data_Out~13_combout  & (\control_unit|curr_state.A~q  & \Reset~input_o ))

	.dataa(\reg_unit|reg_A|Data_Out~13_combout ),
	.datab(gnd),
	.datac(\control_unit|curr_state.A~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~14 .lut_mask = 16'hA000;
defparam \reg_unit|reg_A|Data_Out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out[6]~4 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[6]~4_combout  = (((\comb~1_combout ) # (!\reg_unit|reg_A|Data_Out~2_combout )) # (!\control_unit|WideNor0~0_combout )) # (!\control_unit|WideNor0~1_combout )

	.dataa(\control_unit|WideNor0~1_combout ),
	.datab(\control_unit|WideNor0~0_combout ),
	.datac(\comb~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out~2_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6]~4 .lut_mask = 16'hF7FF;
defparam \reg_unit|reg_A|Data_Out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N15
dffeas \reg_unit|reg_A|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~12 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~12_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\comb~1_combout  & (\FA9|FullAdder6|sum~combout )) # (!\comb~1_combout  & ((\reg_unit|reg_A|Data_Out [7])))))

	.dataa(\reg_unit|reg_A|Data_Out~2_combout ),
	.datab(\FA9|FullAdder6|sum~combout ),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~12 .lut_mask = 16'h88A0;
defparam \reg_unit|reg_A|Data_Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N29
dffeas \reg_unit|reg_A|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N10
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~11 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~11_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\comb~1_combout  & (\FA9|FullAdder5|sum~combout )) # (!\comb~1_combout  & ((\reg_unit|reg_A|Data_Out [6])))))

	.dataa(\reg_unit|reg_A|Data_Out~2_combout ),
	.datab(\FA9|FullAdder5|sum~combout ),
	.datac(\comb~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out [6]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~11 .lut_mask = 16'h8A80;
defparam \reg_unit|reg_A|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N11
dffeas \reg_unit|reg_A|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~10 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~10_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\reg_unit|reg_A|Data_Out~9_combout ) # ((!\comb~1_combout  & \reg_unit|reg_A|Data_Out [5]))))

	.dataa(\reg_unit|reg_A|Data_Out~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out~9_combout ),
	.datac(\comb~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~10 .lut_mask = 16'h8A88;
defparam \reg_unit|reg_A|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N1
dffeas \reg_unit|reg_A|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~8 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~8_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\comb~1_combout  & (\FA9|FullAdder3|sum~combout )) # (!\comb~1_combout  & ((\reg_unit|reg_A|Data_Out [4])))))

	.dataa(\FA9|FullAdder3|sum~combout ),
	.datab(\reg_unit|reg_A|Data_Out~2_combout ),
	.datac(\comb~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~8 .lut_mask = 16'h8C80;
defparam \reg_unit|reg_A|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N23
dffeas \reg_unit|reg_A|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N0
fiftyfivenm_lcell_comb \FA9|FullAdder2|sum~0 (
// Equation(s):
// \FA9|FullAdder2|sum~0_combout  = \reg_unit|reg_A|Data_Out [2] $ (((\control_unit|Subtraction~0_combout  & ((!\SW[2]~input_o ))) # (!\control_unit|Subtraction~0_combout  & (\control_unit|Addition~1_combout  & \SW[2]~input_o ))))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\FA9|FullAdder2|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder2|sum~0 .lut_mask = 16'hD32C;
defparam \FA9|FullAdder2|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
fiftyfivenm_lcell_comb \FA9|FullAdder2|sum (
// Equation(s):
// \FA9|FullAdder2|sum~combout  = \FA9|FullAdder2|sum~0_combout  $ (((\Adder[1]~14_combout  & ((\reg_unit|reg_A|Data_Out [1]) # (\FA9|FullAdder0|c_out~0_combout ))) # (!\Adder[1]~14_combout  & (\reg_unit|reg_A|Data_Out [1] & \FA9|FullAdder0|c_out~0_combout 
// ))))

	.dataa(\FA9|FullAdder2|sum~0_combout ),
	.datab(\Adder[1]~14_combout ),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\FA9|FullAdder0|c_out~0_combout ),
	.cin(gnd),
	.combout(\FA9|FullAdder2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder2|sum .lut_mask = 16'h566A;
defparam \FA9|FullAdder2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~7 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~7_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\comb~1_combout  & ((\FA9|FullAdder2|sum~combout ))) # (!\comb~1_combout  & (\reg_unit|reg_A|Data_Out [3]))))

	.dataa(\reg_unit|reg_A|Data_Out [3]),
	.datab(\FA9|FullAdder2|sum~combout ),
	.datac(\comb~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out~2_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~7 .lut_mask = 16'hCA00;
defparam \reg_unit|reg_A|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N29
dffeas \reg_unit|reg_A|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~6 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~6_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\reg_unit|reg_A|Data_Out~5_combout ) # ((\reg_unit|reg_A|Data_Out [2] & !\comb~1_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out~5_combout ),
	.datab(\reg_unit|reg_A|Data_Out [2]),
	.datac(\comb~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out~2_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~6 .lut_mask = 16'hAE00;
defparam \reg_unit|reg_A|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N27
dffeas \reg_unit|reg_A|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~3 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~3_combout  = (\reg_unit|reg_A|Data_Out~2_combout  & ((\comb~1_combout  & (\FA9|FullAdder0|sum~combout )) # (!\comb~1_combout  & ((\reg_unit|reg_A|Data_Out [1])))))

	.dataa(\comb~1_combout ),
	.datab(\FA9|FullAdder0|sum~combout ),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out~2_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~3 .lut_mask = 16'hD800;
defparam \reg_unit|reg_A|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N25
dffeas \reg_unit|reg_A|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~9 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~9_combout  = (\Reset_Load_Clear~input_o  & (\reg_unit|reg_A|Data_Out [0])) # (!\Reset_Load_Clear~input_o  & ((\control_unit|curr_state.A~q  & (\reg_unit|reg_A|Data_Out [0])) # (!\control_unit|curr_state.A~q  & ((\SW[7]~input_o 
// )))))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\SW[7]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~9 .lut_mask = 16'hAAAC;
defparam \reg_unit|reg_B|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N30
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out[4]~1 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[4]~1_combout  = (\Reset~input_o  & ((\Reset_Load_Clear~input_o ) # (\control_unit|curr_state.A~q )))

	.dataa(gnd),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(\Reset~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~1 .lut_mask = 16'hF0C0;
defparam \reg_unit|reg_B|Data_Out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out[4]~2 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[4]~2_combout  = ((!\control_unit|WideNor0~1_combout ) # (!\control_unit|WideNor0~0_combout )) # (!\reg_unit|reg_B|Data_Out[4]~1_combout )

	.dataa(\reg_unit|reg_B|Data_Out[4]~1_combout ),
	.datab(gnd),
	.datac(\control_unit|WideNor0~0_combout ),
	.datad(\control_unit|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~2 .lut_mask = 16'h5FFF;
defparam \reg_unit|reg_B|Data_Out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N15
dffeas \reg_unit|reg_B|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~8 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~8_combout  = (\Reset_Load_Clear~input_o  & (\reg_unit|reg_B|Data_Out [7])) # (!\Reset_Load_Clear~input_o  & ((\control_unit|curr_state.A~q  & (\reg_unit|reg_B|Data_Out [7])) # (!\control_unit|curr_state.A~q  & ((\SW[6]~input_o 
// )))))

	.dataa(\reg_unit|reg_B|Data_Out [7]),
	.datab(\SW[6]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~8 .lut_mask = 16'hAAAC;
defparam \reg_unit|reg_B|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N13
dffeas \reg_unit|reg_B|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~7 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~7_combout  = (\Reset_Load_Clear~input_o  & (\reg_unit|reg_B|Data_Out [6])) # (!\Reset_Load_Clear~input_o  & ((\control_unit|curr_state.A~q  & (\reg_unit|reg_B|Data_Out [6])) # (!\control_unit|curr_state.A~q  & ((\SW[5]~input_o 
// )))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\SW[5]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~7 .lut_mask = 16'hAAAC;
defparam \reg_unit|reg_B|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N3
dffeas \reg_unit|reg_B|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~6 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~6_combout  = (\Reset_Load_Clear~input_o  & (\reg_unit|reg_B|Data_Out [5])) # (!\Reset_Load_Clear~input_o  & ((\control_unit|curr_state.A~q  & (\reg_unit|reg_B|Data_Out [5])) # (!\control_unit|curr_state.A~q  & ((\SW[4]~input_o 
// )))))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\SW[4]~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~6 .lut_mask = 16'hCCD8;
defparam \reg_unit|reg_B|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N1
dffeas \reg_unit|reg_B|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~5 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~5_combout  = (\Reset_Load_Clear~input_o  & (((\reg_unit|reg_B|Data_Out [4])))) # (!\Reset_Load_Clear~input_o  & ((\control_unit|curr_state.A~q  & ((\reg_unit|reg_B|Data_Out [4]))) # (!\control_unit|curr_state.A~q  & 
// (\SW[3]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\reg_unit|reg_B|Data_Out [4]),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~5 .lut_mask = 16'hCCCA;
defparam \reg_unit|reg_B|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N7
dffeas \reg_unit|reg_B|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~4 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~4_combout  = (\control_unit|curr_state.A~q  & (((\reg_unit|reg_B|Data_Out [3])))) # (!\control_unit|curr_state.A~q  & ((\Reset_Load_Clear~input_o  & ((\reg_unit|reg_B|Data_Out [3]))) # (!\Reset_Load_Clear~input_o  & 
// (\SW[2]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\control_unit|curr_state.A~q ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~4 .lut_mask = 16'hFE02;
defparam \reg_unit|reg_B|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N5
dffeas \reg_unit|reg_B|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~3 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~3_combout  = (\Reset_Load_Clear~input_o  & (((\reg_unit|reg_B|Data_Out [2])))) # (!\Reset_Load_Clear~input_o  & ((\control_unit|curr_state.A~q  & ((\reg_unit|reg_B|Data_Out [2]))) # (!\control_unit|curr_state.A~q  & 
// (\SW[1]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~3 .lut_mask = 16'hCCCA;
defparam \reg_unit|reg_B|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N11
dffeas \reg_unit|reg_B|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~0 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~0_combout  = (\control_unit|curr_state.A~q  & (((\reg_unit|reg_B|Data_Out [1])))) # (!\control_unit|curr_state.A~q  & ((\Reset_Load_Clear~input_o  & ((\reg_unit|reg_B|Data_Out [1]))) # (!\Reset_Load_Clear~input_o  & 
// (\SW[0]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\control_unit|curr_state.A~q ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\reg_unit|reg_B|Data_Out [1]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~0 .lut_mask = 16'hFE02;
defparam \reg_unit|reg_B|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N9
dffeas \reg_unit|reg_B|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
fiftyfivenm_lcell_comb \control_unit|Addition~0 (
// Equation(s):
// \control_unit|Addition~0_combout  = (\reg_unit|reg_B|Data_Out [0] & !\control_unit|curr_state.I~q )

	.dataa(gnd),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(gnd),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\control_unit|Addition~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Addition~0 .lut_mask = 16'h00CC;
defparam \control_unit|Addition~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
fiftyfivenm_lcell_comb \control_unit|Addition~1 (
// Equation(s):
// \control_unit|Addition~1_combout  = (\control_unit|Addition~0_combout  & (\control_unit|WideNor0~0_combout  & (\control_unit|curr_state~25_combout  & \control_unit|WideNor0~1_combout )))

	.dataa(\control_unit|Addition~0_combout ),
	.datab(\control_unit|WideNor0~0_combout ),
	.datac(\control_unit|curr_state~25_combout ),
	.datad(\control_unit|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\control_unit|Addition~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Addition~1 .lut_mask = 16'h8000;
defparam \control_unit|Addition~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N10
fiftyfivenm_lcell_comb \FA9|FullAdder5|c_out~1 (
// Equation(s):
// \FA9|FullAdder5|c_out~1_combout  = (\reg_unit|reg_A|Data_Out [5]) # ((\control_unit|Subtraction~0_combout  & ((!\SW[5]~input_o ))) # (!\control_unit|Subtraction~0_combout  & (\control_unit|Addition~1_combout  & \SW[5]~input_o )))

	.dataa(\control_unit|Addition~1_combout ),
	.datab(\control_unit|Subtraction~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\FA9|FullAdder5|c_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder5|c_out~1 .lut_mask = 16'hF2FC;
defparam \FA9|FullAdder5|c_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N14
fiftyfivenm_lcell_comb \FA9|FullAdder5|c_out~2 (
// Equation(s):
// \FA9|FullAdder5|c_out~2_combout  = (\FA9|FullAdder5|c_out~1_combout  & ((\Adder[4]~12_combout  & ((\FA9|FullAdder3|c_out~0_combout ) # (\reg_unit|reg_A|Data_Out [4]))) # (!\Adder[4]~12_combout  & (\FA9|FullAdder3|c_out~0_combout  & 
// \reg_unit|reg_A|Data_Out [4]))))

	.dataa(\FA9|FullAdder5|c_out~1_combout ),
	.datab(\Adder[4]~12_combout ),
	.datac(\FA9|FullAdder3|c_out~0_combout ),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\FA9|FullAdder5|c_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder5|c_out~2 .lut_mask = 16'hA880;
defparam \FA9|FullAdder5|c_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N22
fiftyfivenm_lcell_comb \FA9|FullAdder6|c_out~0 (
// Equation(s):
// \FA9|FullAdder6|c_out~0_combout  = (\Adder[6]~11_combout  & ((\FA9|FullAdder5|c_out~2_combout ) # ((\FA9|FullAdder5|c_out~0_combout ) # (\reg_unit|reg_A|Data_Out [6])))) # (!\Adder[6]~11_combout  & (\reg_unit|reg_A|Data_Out [6] & 
// ((\FA9|FullAdder5|c_out~2_combout ) # (\FA9|FullAdder5|c_out~0_combout ))))

	.dataa(\FA9|FullAdder5|c_out~2_combout ),
	.datab(\Adder[6]~11_combout ),
	.datac(\FA9|FullAdder5|c_out~0_combout ),
	.datad(\reg_unit|reg_A|Data_Out [6]),
	.cin(gnd),
	.combout(\FA9|FullAdder6|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FA9|FullAdder6|c_out~0 .lut_mask = 16'hFEC8;
defparam \FA9|FullAdder6|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
fiftyfivenm_lcell_comb \newX~0 (
// Equation(s):
// \newX~0_combout  = (\control_unit|curr_state.A~q  & ((\FA9|FullAdder6|c_out~0_combout  & (\Adder[7]~10_combout  & \reg_unit|reg_A|Data_Out [7])) # (!\FA9|FullAdder6|c_out~0_combout  & ((\Adder[7]~10_combout ) # (\reg_unit|reg_A|Data_Out [7])))))

	.dataa(\FA9|FullAdder6|c_out~0_combout ),
	.datab(\Adder[7]~10_combout ),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\newX~0_combout ),
	.cout());
// synopsys translate_off
defparam \newX~0 .lut_mask = 16'hD400;
defparam \newX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y45_N4
dffeas \X~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\newX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \X~reg0 .is_wysiwyg = "true";
defparam \X~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X71_Y54_N32
dffeas \Aval[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[0]~reg0 .is_wysiwyg = "true";
defparam \Aval[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y45_N11
dffeas \Aval[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[1]~reg0 .is_wysiwyg = "true";
defparam \Aval[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y42_N25
dffeas \Aval[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[2]~reg0 .is_wysiwyg = "true";
defparam \Aval[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y49_N25
dffeas \Aval[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[3]~reg0 .is_wysiwyg = "true";
defparam \Aval[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y45_N18
dffeas \Aval[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[4]~reg0 .is_wysiwyg = "true";
defparam \Aval[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y49_N18
dffeas \Aval[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[5]~reg0 .is_wysiwyg = "true";
defparam \Aval[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y42_N11
dffeas \Aval[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[6]~reg0 .is_wysiwyg = "true";
defparam \Aval[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y45_N25
dffeas \Aval[7]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Aval[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Aval[7]~reg0 .is_wysiwyg = "true";
defparam \Aval[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y54_N4
dffeas \Bval[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[0]~reg0 .is_wysiwyg = "true";
defparam \Bval[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X58_Y54_N25
dffeas \Bval[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[1]~reg0 .is_wysiwyg = "true";
defparam \Bval[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X56_Y54_N25
dffeas \Bval[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[2]~reg0 .is_wysiwyg = "true";
defparam \Bval[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X58_Y54_N11
dffeas \Bval[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[3]~reg0 .is_wysiwyg = "true";
defparam \Bval[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X60_Y54_N32
dffeas \Bval[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[4]~reg0 .is_wysiwyg = "true";
defparam \Bval[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X66_Y54_N25
dffeas \Bval[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[5]~reg0 .is_wysiwyg = "true";
defparam \Bval[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X58_Y54_N4
dffeas \Bval[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[6]~reg0 .is_wysiwyg = "true";
defparam \Bval[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X60_Y54_N25
dffeas \Bval[7]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bval[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bval[7]~reg0 .is_wysiwyg = "true";
defparam \Bval[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
fiftyfivenm_lcell_comb \HEX0_inst|WideOr6~0 (
// Equation(s):
// \HEX0_inst|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out [2] & (!\reg_unit|reg_B|Data_Out [1] & (\reg_unit|reg_B|Data_Out [0] $ (!\reg_unit|reg_B|Data_Out [3])))) # (!\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [0] & 
// (\reg_unit|reg_B|Data_Out [1] $ (!\reg_unit|reg_B|Data_Out [3]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr6~0 .lut_mask = 16'h6014;
defparam \HEX0_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
fiftyfivenm_lcell_comb \HEX0_inst|WideOr5~0 (
// Equation(s):
// \HEX0_inst|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [3]))) # (!\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [1] & 
// (\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_B|Data_Out [3]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HEX0_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
fiftyfivenm_lcell_comb \HEX0_inst|WideOr4~0 (
// Equation(s):
// \HEX0_inst|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [3] & ((\reg_unit|reg_B|Data_Out [1]) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [1] & 
// (!\reg_unit|reg_B|Data_Out [0] & !\reg_unit|reg_B|Data_Out [3])))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HEX0_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
fiftyfivenm_lcell_comb \HEX0_inst|WideOr3~0 (
// Equation(s):
// \HEX0_inst|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [0])) # (!\reg_unit|reg_B|Data_Out [2] & (!\reg_unit|reg_B|Data_Out [0] & \reg_unit|reg_B|Data_Out [3])))) # 
// (!\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [2] $ (\reg_unit|reg_B|Data_Out [0]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr3~0 .lut_mask = 16'h8294;
defparam \HEX0_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
fiftyfivenm_lcell_comb \HEX0_inst|WideOr2~0 (
// Equation(s):
// \HEX0_inst|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out [1] & (((\reg_unit|reg_B|Data_Out [0] & !\reg_unit|reg_B|Data_Out [3])))) # (!\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [2] & ((!\reg_unit|reg_B|Data_Out [3]))) # 
// (!\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [0]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr2~0 .lut_mask = 16'h10F4;
defparam \HEX0_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
fiftyfivenm_lcell_comb \HEX0_inst|WideOr1~0 (
// Equation(s):
// \HEX0_inst|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & ((\reg_unit|reg_B|Data_Out [0]) # (!\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [1] & (\reg_unit|reg_B|Data_Out [0] & 
// (\reg_unit|reg_B|Data_Out [2] $ (!\reg_unit|reg_B|Data_Out [3]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr1~0 .lut_mask = 16'h40B2;
defparam \HEX0_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N28
fiftyfivenm_lcell_comb \HEX0_inst|WideOr0~0 (
// Equation(s):
// \HEX0_inst|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [3]) # (\reg_unit|reg_B|Data_Out [1] $ (\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [1]) # 
// (\reg_unit|reg_B|Data_Out [2] $ (\reg_unit|reg_B|Data_Out [3]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [2]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\HEX0_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0_inst|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \HEX0_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N8
fiftyfivenm_lcell_comb \HEX1_inst|WideOr6~0 (
// Equation(s):
// \HEX1_inst|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [5] & (\reg_unit|reg_B|Data_Out [7] $ (!\reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4] & 
// (\reg_unit|reg_B|Data_Out [5] $ (!\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr6~0 .lut_mask = 16'h6102;
defparam \HEX1_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N10
fiftyfivenm_lcell_comb \HEX1_inst|WideOr5~0 (
// Equation(s):
// \HEX1_inst|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [7]))) # (!\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [5] & 
// (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] $ (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \HEX1_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N12
fiftyfivenm_lcell_comb \HEX1_inst|WideOr4~0 (
// Equation(s):
// \HEX1_inst|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] & ((\reg_unit|reg_B|Data_Out [5]) # (!\reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [5] & 
// (!\reg_unit|reg_B|Data_Out [7] & !\reg_unit|reg_B|Data_Out [4])))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr4~0 .lut_mask = 16'h80A4;
defparam \HEX1_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N6
fiftyfivenm_lcell_comb \HEX1_inst|WideOr3~0 (
// Equation(s):
// \HEX1_inst|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [6] & ((\reg_unit|reg_B|Data_Out [4]))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] & !\reg_unit|reg_B|Data_Out [4])))) # 
// (!\reg_unit|reg_B|Data_Out [5] & (!\reg_unit|reg_B|Data_Out [7] & (\reg_unit|reg_B|Data_Out [6] $ (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr3~0 .lut_mask = 16'h8942;
defparam \HEX1_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N24
fiftyfivenm_lcell_comb \HEX1_inst|WideOr2~0 (
// Equation(s):
// \HEX1_inst|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out [5] & (((!\reg_unit|reg_B|Data_Out [7] & \reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [7])) # 
// (!\reg_unit|reg_B|Data_Out [6] & ((\reg_unit|reg_B|Data_Out [4])))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr2~0 .lut_mask = 16'h1F02;
defparam \HEX1_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N26
fiftyfivenm_lcell_comb \HEX1_inst|WideOr1~0 (
// Equation(s):
// \HEX1_inst|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out [5] $ (\reg_unit|reg_B|Data_Out [7])))) # (!\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [7] & 
// ((\reg_unit|reg_B|Data_Out [5]) # (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr1~0 .lut_mask = 16'h2D04;
defparam \HEX1_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N4
fiftyfivenm_lcell_comb \HEX1_inst|WideOr0~0 (
// Equation(s):
// \HEX1_inst|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [7]) # (\reg_unit|reg_B|Data_Out [6] $ (\reg_unit|reg_B|Data_Out [5])))) # (!\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [5]) # 
// (\reg_unit|reg_B|Data_Out [6] $ (\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [6]),
	.datab(\reg_unit|reg_B|Data_Out [5]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX1_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1_inst|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \HEX1_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
fiftyfivenm_lcell_comb \HEX2_inst|WideOr6~0 (
// Equation(s):
// \HEX2_inst|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [1] $ (\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [3] & (!\reg_unit|reg_A|Data_Out [1] & (\reg_unit|reg_A|Data_Out 
// [0] $ (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr6~0 .lut_mask = 16'h4184;
defparam \HEX2_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
fiftyfivenm_lcell_comb \HEX2_inst|WideOr5~0 (
// Equation(s):
// \HEX2_inst|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [3])) # (!\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [2]))))) # (!\reg_unit|reg_A|Data_Out [1] & 
// (\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [0] $ (\reg_unit|reg_A|Data_Out [3]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr5~0 .lut_mask = 16'hB680;
defparam \HEX2_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
fiftyfivenm_lcell_comb \HEX2_inst|WideOr4~0 (
// Equation(s):
// \HEX2_inst|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [2] & ((\reg_unit|reg_A|Data_Out [1]) # (!\reg_unit|reg_A|Data_Out [0])))) # (!\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [1] & 
// (!\reg_unit|reg_A|Data_Out [0] & !\reg_unit|reg_A|Data_Out [2])))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr4~0 .lut_mask = 16'hB002;
defparam \HEX2_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
fiftyfivenm_lcell_comb \HEX2_inst|WideOr3~0 (
// Equation(s):
// \HEX2_inst|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [2]))) # (!\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [3] & !\reg_unit|reg_A|Data_Out [2])))) # 
// (!\reg_unit|reg_A|Data_Out [1] & (!\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [0] $ (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr3~0 .lut_mask = 16'h8924;
defparam \HEX2_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
fiftyfivenm_lcell_comb \HEX2_inst|WideOr2~0 (
// Equation(s):
// \HEX2_inst|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out [1] & (\reg_unit|reg_A|Data_Out [0] & (!\reg_unit|reg_A|Data_Out [3]))) # (!\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [2] & ((!\reg_unit|reg_A|Data_Out [3]))) # 
// (!\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [0]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \HEX2_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
fiftyfivenm_lcell_comb \HEX2_inst|WideOr1~0 (
// Equation(s):
// \HEX2_inst|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out [1] & (!\reg_unit|reg_A|Data_Out [3] & ((\reg_unit|reg_A|Data_Out [0]) # (!\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [1] & (\reg_unit|reg_A|Data_Out [0] & 
// (\reg_unit|reg_A|Data_Out [3] $ (!\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr1~0 .lut_mask = 16'h480E;
defparam \HEX2_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
fiftyfivenm_lcell_comb \HEX2_inst|WideOr0~0 (
// Equation(s):
// \HEX2_inst|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [3]) # (\reg_unit|reg_A|Data_Out [1] $ (\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [1]) # 
// (\reg_unit|reg_A|Data_Out [3] $ (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [0]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HEX2_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2_inst|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \HEX2_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
fiftyfivenm_lcell_comb \HEX3_inst|WideOr6~0 (
// Equation(s):
// \HEX3_inst|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [5] & (\reg_unit|reg_A|Data_Out [7] $ (!\reg_unit|reg_A|Data_Out [4])))) # (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4] & 
// (\reg_unit|reg_A|Data_Out [5] $ (!\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr6~0 .lut_mask = 16'h6104;
defparam \HEX3_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N26
fiftyfivenm_lcell_comb \HEX3_inst|WideOr5~0 (
// Equation(s):
// \HEX3_inst|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [7]))) # (!\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out [6])))) # (!\reg_unit|reg_A|Data_Out [5] & 
// (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [7] $ (\reg_unit|reg_A|Data_Out [4]))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HEX3_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N4
fiftyfivenm_lcell_comb \HEX3_inst|WideOr4~0 (
// Equation(s):
// \HEX3_inst|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out [5]) # (!\reg_unit|reg_A|Data_Out [4])))) # (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [5] & 
// (!\reg_unit|reg_A|Data_Out [7] & !\reg_unit|reg_A|Data_Out [4])))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HEX3_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
fiftyfivenm_lcell_comb \HEX3_inst|WideOr3~0 (
// Equation(s):
// \HEX3_inst|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [6] & ((\reg_unit|reg_A|Data_Out [4]))) # (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [7] & !\reg_unit|reg_A|Data_Out [4])))) # 
// (!\reg_unit|reg_A|Data_Out [5] & (!\reg_unit|reg_A|Data_Out [7] & (\reg_unit|reg_A|Data_Out [6] $ (\reg_unit|reg_A|Data_Out [4]))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr3~0 .lut_mask = 16'h8924;
defparam \HEX3_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
fiftyfivenm_lcell_comb \HEX3_inst|WideOr2~0 (
// Equation(s):
// \HEX3_inst|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out [5] & (((!\reg_unit|reg_A|Data_Out [7] & \reg_unit|reg_A|Data_Out [4])))) # (!\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [7])) # 
// (!\reg_unit|reg_A|Data_Out [6] & ((\reg_unit|reg_A|Data_Out [4])))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HEX3_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
fiftyfivenm_lcell_comb \HEX3_inst|WideOr1~0 (
// Equation(s):
// \HEX3_inst|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out [5] & (!\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out [4]) # (!\reg_unit|reg_A|Data_Out [6])))) # (!\reg_unit|reg_A|Data_Out [5] & (\reg_unit|reg_A|Data_Out [4] & 
// (\reg_unit|reg_A|Data_Out [6] $ (!\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HEX3_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
fiftyfivenm_lcell_comb \HEX3_inst|WideOr0~0 (
// Equation(s):
// \HEX3_inst|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [7]) # (\reg_unit|reg_A|Data_Out [5] $ (\reg_unit|reg_A|Data_Out [6])))) # (!\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [5]) # 
// (\reg_unit|reg_A|Data_Out [6] $ (\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HEX3_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3_inst|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HEX3_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign X = \X~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
