# This is a YAML description file for a machine.
# A poor man's Analog HDL (should use Verilog HDLs instead)
#
# Copyright (c) 2020 anabrid GmbH
# Contact: https://www.anabrid.com/licensing/
#
# This file is part of the FPAA module of the PyAnalog toolkit.
#
# ANABRID_BEGIN_LICENSE:GPL
# Commercial License Usage
# Licensees holding valid commercial anabrid licenses may use this file in
# accordance with the commercial license agreement provided with the
# Software or, alternatively, in accordance with the terms contained in
# a written agreement between you and Anabrid GmbH. For licensing terms
# and conditions see https://www.anabrid.com/licensing. For further
# information use the contact form at https://www.anabrid.com/contact.
# 
# GNU General Public License Usage
# Alternatively, this file may be used under the terms of the GNU 
# General Public License version 3 as published by the Free Software
# Foundation and appearing in the file LICENSE.GPL3 included in the
# packaging of this file. Please review the following information to
# ensure the GNU General Public License version 3 requirements
# will be met: https://www.gnu.org/licenses/gpl-3.0.html.
# ANABRID_END_LICENSE
#

title: XBAR-Only

description: |
   Test machine which only programs an XBAR with dummy inputs/outputs.
   
configurable_parts:
   D1:  { type: DummyType }
   D2:  { type: DummyType }
   D3:  { type: DummyType }
   D4:  { type: DummyType }
   D5:  { type: DummyType }
   D6:  { type: DummyType }
   D7:  { type: DummyType }
   D8:  { type: DummyType }
   D9:  { type: DummyType }
   D10: { type: DummyType }
   D11: { type: DummyType }
   D12: { type: DummyType }
   D13: { type: DummyType }
   D14: { type: DummyType }
   D15: { type: DummyType }
   D16: { type: DummyType }
   None:
     cannot_be_allocated: True
     type: NoneType

entities:
   DummyType:
     input:
       - name: v
         type: analog
     output:
       - name: v
         type: analog
     default_inputs: { v: 0 } 

   NoneType:
     input:          [{ name: none, type: analog }]
     output:         [{ name: none, type: analog }]
     default_inputs: { none: 0 }

wired_parts:
  X1:
    type: XBAR
    address: 0x0020  # FIXME
    # Datasheet of chip AD8113:
    # https://www.analog.com/media/en/technical-documentation/data-sheets/AD8113.pdf
    topology: Single AD8113
    size: [ 16, 16 ]
    input_columns: [ D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, D16 ]
    output_rows:   [ D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, D16 ]
