circuit noc :
  module Router :
    input clock : Clock
    input reset : UInt<1>
    input io_in_N_valid_in : UInt<1>
    output io_in_N_ready_out : UInt<1>
    input io_in_N_din : UInt<32>
    input io_in_S_valid_in : UInt<1>
    output io_in_S_ready_out : UInt<1>
    input io_in_S_din : UInt<32>
    input io_in_W_valid_in : UInt<1>
    output io_in_W_ready_out : UInt<1>
    input io_in_W_din : UInt<32>
    input io_in_E_valid_in : UInt<1>
    output io_in_E_ready_out : UInt<1>
    input io_in_E_din : UInt<32>
    input io_in_NI_valid_in : UInt<1>
    output io_in_NI_ready_out : UInt<1>
    input io_in_NI_din : UInt<32>
    output io_out_N_valid_out : UInt<1>
    input io_out_N_ready_in : UInt<1>
    output io_out_N_dout : UInt<32>
    output io_out_S_valid_out : UInt<1>
    input io_out_S_ready_in : UInt<1>
    output io_out_S_dout : UInt<32>
    output io_out_W_valid_out : UInt<1>
    input io_out_W_ready_in : UInt<1>
    output io_out_W_dout : UInt<32>
    output io_out_E_valid_out : UInt<1>
    input io_out_E_ready_in : UInt<1>
    output io_out_E_dout : UInt<32>
    output io_out_NI_valid_out : UInt<1>
    input io_out_NI_ready_in : UInt<1>
    output io_out_NI_dout : UInt<32>
    input io_x : UInt<2>
    input io_y : UInt<2>
  
    reg som : UInt<1>, clock with :
      reset => (UInt<1>("h0"), som) @[Router.scala 42:20]
    reg dataReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_N) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_S) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_W) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_E) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_NI) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h0")) @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h10")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h0")) @[Router.scala 89:17]
    node _T_10 = neq(dataReg_N, UInt<1>("h0")) @[Router.scala 101:20]
    node _T_11 = add(dataReg_N, UInt<5>("h10")) @[Router.scala 102:28]
    node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
    node _T_13 = neq(dataReg_W, UInt<1>("h0")) @[Router.scala 105:27]
    node _T_14 = add(dataReg_W, UInt<5>("h10")) @[Router.scala 106:28]
    node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
    node _T_16 = neq(dataReg_NI, UInt<1>("h0")) @[Router.scala 109:28]
    node _T_17 = add(dataReg_NI, UInt<5>("h10")) @[Router.scala 110:29]
    node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
    node _T_19 = add(io_in_N_din, UInt<5>("h10")) @[Router.scala 118:32]
    node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
    node _T_21 = add(io_in_S_din, UInt<5>("h10")) @[Router.scala 122:32]
    node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
    node _T_23 = add(io_in_W_din, UInt<5>("h10")) @[Router.scala 126:32]
    node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
    node _T_25 = add(io_in_E_din, UInt<5>("h10")) @[Router.scala 130:32]
    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
    node _T_27 = add(io_in_NI_din, UInt<5>("h10")) @[Router.scala 134:33]
    node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
    node _GEN_0 = mux(io_in_NI_valid_in, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 131:37]
    node _GEN_1 = mux(io_in_NI_valid_in, UInt<1>("h1"), stateReg) @[Router.scala 131:37]
    node _GEN_2 = mux(io_in_NI_valid_in, _T_28, dataReg) @[Router.scala 131:37]
    node _GEN_3 = mux(io_in_E_valid_in, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 127:36]
    node _GEN_4 = mux(io_in_E_valid_in, UInt<1>("h1"), _GEN_1) @[Router.scala 127:36]
    node _GEN_5 = mux(io_in_E_valid_in, _T_26, _GEN_2) @[Router.scala 127:36]
    node _GEN_6 = mux(io_in_E_valid_in, UInt<1>("h0"), _GEN_0) @[Router.scala 127:36]
    node _GEN_7 = mux(io_in_W_valid_in, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 123:36]
    node _GEN_8 = mux(io_in_W_valid_in, UInt<1>("h1"), _GEN_4) @[Router.scala 123:36]
    node _GEN_9 = mux(io_in_W_valid_in, _T_24, _GEN_5) @[Router.scala 123:36]
    node _GEN_10 = mux(io_in_W_valid_in, UInt<1>("h0"), _GEN_3) @[Router.scala 123:36]
    node _GEN_11 = mux(io_in_W_valid_in, UInt<1>("h0"), _GEN_6) @[Router.scala 123:36]
    node _GEN_12 = mux(io_in_S_valid_in, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 119:37]
    node _GEN_13 = mux(io_in_S_valid_in, UInt<1>("h1"), _GEN_8) @[Router.scala 119:37]
    node _GEN_14 = mux(io_in_S_valid_in, _T_22, _GEN_9) @[Router.scala 119:37]
    node _GEN_15 = mux(io_in_S_valid_in, UInt<1>("h0"), _GEN_7) @[Router.scala 119:37]
    node _GEN_16 = mux(io_in_S_valid_in, UInt<1>("h0"), _GEN_10) @[Router.scala 119:37]
    node _GEN_17 = mux(io_in_S_valid_in, UInt<1>("h0"), _GEN_11) @[Router.scala 119:37]
    node _GEN_18 = mux(io_in_N_valid_in, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 115:31]
    node _GEN_19 = mux(io_in_N_valid_in, UInt<1>("h1"), _GEN_13) @[Router.scala 115:31]
    node _GEN_20 = mux(io_in_N_valid_in, _T_20, _GEN_14) @[Router.scala 115:31]
    node _GEN_21 = mux(io_in_N_valid_in, UInt<1>("h0"), _GEN_12) @[Router.scala 115:31]
    node _GEN_22 = mux(io_in_N_valid_in, UInt<1>("h0"), _GEN_15) @[Router.scala 115:31]
    node _GEN_23 = mux(io_in_N_valid_in, UInt<1>("h0"), _GEN_16) @[Router.scala 115:31]
    node _GEN_24 = mux(io_in_N_valid_in, UInt<1>("h0"), _GEN_17) @[Router.scala 115:31]
    node _GEN_25 = mux(_T_16, _T_18, _GEN_20) @[Router.scala 109:37]
    node _GEN_26 = mux(_T_16, UInt<1>("h0"), dataReg_NI) @[Router.scala 109:37]
    node _GEN_27 = mux(_T_16, UInt<1>("h1"), _GEN_19) @[Router.scala 109:37]
    node _GEN_28 = mux(_T_16, UInt<1>("h0"), _GEN_18) @[Router.scala 109:37]
    node _GEN_29 = mux(_T_16, UInt<1>("h0"), _GEN_21) @[Router.scala 109:37]
    node _GEN_30 = mux(_T_16, UInt<1>("h0"), _GEN_22) @[Router.scala 109:37]
    node _GEN_31 = mux(_T_16, UInt<1>("h0"), _GEN_23) @[Router.scala 109:37]
    node _GEN_32 = mux(_T_16, UInt<1>("h0"), _GEN_24) @[Router.scala 109:37]
    node _GEN_33 = mux(_T_13, _T_15, _GEN_25) @[Router.scala 105:36]
    node _GEN_34 = mux(_T_13, UInt<1>("h0"), dataReg_W) @[Router.scala 105:36]
    node _GEN_35 = mux(_T_13, UInt<1>("h1"), _GEN_27) @[Router.scala 105:36]
    node _GEN_36 = mux(_T_13, dataReg_NI, _GEN_26) @[Router.scala 105:36]
    node _GEN_37 = mux(_T_13, UInt<1>("h0"), _GEN_28) @[Router.scala 105:36]
    node _GEN_38 = mux(_T_13, UInt<1>("h0"), _GEN_29) @[Router.scala 105:36]
    node _GEN_39 = mux(_T_13, UInt<1>("h0"), _GEN_30) @[Router.scala 105:36]
    node _GEN_40 = mux(_T_13, UInt<1>("h0"), _GEN_31) @[Router.scala 105:36]
    node _GEN_41 = mux(_T_13, UInt<1>("h0"), _GEN_32) @[Router.scala 105:36]
    node _GEN_42 = mux(_T_10, _T_12, _GEN_33) @[Router.scala 101:29]
    node _GEN_43 = mux(_T_10, UInt<1>("h0"), dataReg_N) @[Router.scala 101:29]
    node _GEN_44 = mux(_T_10, UInt<1>("h1"), _GEN_35) @[Router.scala 101:29]
    node _GEN_45 = mux(_T_10, dataReg_W, _GEN_34) @[Router.scala 101:29]
    node _GEN_46 = mux(_T_10, dataReg_NI, _GEN_36) @[Router.scala 101:29]
    node _GEN_47 = mux(_T_10, UInt<1>("h0"), _GEN_37) @[Router.scala 101:29]
    node _GEN_48 = mux(_T_10, UInt<1>("h0"), _GEN_38) @[Router.scala 101:29]
    node _GEN_49 = mux(_T_10, UInt<1>("h0"), _GEN_39) @[Router.scala 101:29]
    node _GEN_50 = mux(_T_10, UInt<1>("h0"), _GEN_40) @[Router.scala 101:29]
    node _GEN_51 = mux(_T_10, UInt<1>("h0"), _GEN_41) @[Router.scala 101:29]
    node _T_29 = eq(stateReg, UInt<1>("h1")) @[Router.scala 139:24]
    node _T_30 = add(dataReg, UInt<5>("h10")) @[Router.scala 140:24]
    node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
    node _T_32 = neq(dataReg_N, UInt<1>("h0")) @[Router.scala 141:21]
    node _T_33 = add(dataReg_N, UInt<5>("h10")) @[Router.scala 142:30]
    node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
    node _GEN_52 = mux(_T_32, _T_34, dataReg_N) @[Router.scala 141:30]
    node _T_35 = neq(dataReg_W, UInt<1>("h0")) @[Router.scala 145:21]
    node _T_36 = add(dataReg_W, UInt<5>("h10")) @[Router.scala 146:30]
    node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
    node _GEN_53 = mux(_T_35, _T_37, dataReg_W) @[Router.scala 145:30]
    node _T_38 = neq(dataReg_NI, UInt<1>("h0")) @[Router.scala 149:22]
    node _T_39 = add(dataReg_NI, UInt<5>("h10")) @[Router.scala 150:32]
    node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
    node _T_41 = eq(dataReg_NI, UInt<1>("h0")) @[Router.scala 151:28]
    node _T_42 = add(io_in_NI_din, UInt<5>("h10")) @[Router.scala 154:36]
    node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
    node _GEN_54 = mux(io_in_NI_valid_in, _T_43, dataReg_NI) @[Router.scala 152:32]
    node _GEN_55 = mux(_T_41, _GEN_0, UInt<1>("h0")) @[Router.scala 151:37]
    node _GEN_56 = mux(_T_41, _GEN_54, dataReg_NI) @[Router.scala 151:37]
    node _GEN_57 = mux(_T_38, _T_40, _GEN_56) @[Router.scala 149:31]
    node _GEN_58 = mux(_T_38, UInt<1>("h0"), _GEN_55) @[Router.scala 149:31]
    node _T_44 = gt(destination_y, io_y) @[Router.scala 158:25]
    node _T_45 = asUInt(reset) @[Router.scala 159:13]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[Router.scala 159:13]
    node _T_47 = lt(destination_y, io_y) @[Router.scala 161:31]
    node _T_48 = asUInt(reset) @[Router.scala 162:13]
    node _T_49 = eq(_T_48, UInt<1>("h0")) @[Router.scala 162:13]
    node _T_50 = gt(destination_x, io_x) @[Router.scala 165:27]
    node _T_51 = asUInt(reset) @[Router.scala 166:15]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[Router.scala 166:15]
    node _T_53 = lt(destination_x, io_x) @[Router.scala 168:33]
    node _T_54 = asUInt(reset) @[Router.scala 170:15]
    node _T_55 = eq(_T_54, UInt<1>("h0")) @[Router.scala 170:15]
    node _T_56 = asUInt(reset) @[Router.scala 172:15]
    node _T_57 = eq(_T_56, UInt<1>("h0")) @[Router.scala 172:15]
    node _GEN_59 = mux(_T_53, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 168:41]
    node _GEN_60 = mux(_T_53, UInt<1>("h0"), UInt<1>("h1")) @[Router.scala 168:41]
    node _GEN_61 = mux(_T_50, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 165:35]
    node _GEN_62 = mux(_T_50, UInt<1>("h0"), _GEN_59) @[Router.scala 165:35]
    node _GEN_63 = mux(_T_50, UInt<1>("h0"), _GEN_60) @[Router.scala 165:35]
    node _GEN_64 = mux(_T_47, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 161:39]
    node _GEN_65 = mux(_T_47, UInt<1>("h0"), _GEN_61) @[Router.scala 161:39]
    node _GEN_66 = mux(_T_47, UInt<1>("h0"), _GEN_62) @[Router.scala 161:39]
    node _GEN_67 = mux(_T_47, UInt<1>("h0"), _GEN_63) @[Router.scala 161:39]
    node _GEN_68 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 158:33]
    node _GEN_69 = mux(_T_44, UInt<1>("h0"), _GEN_64) @[Router.scala 158:33]
    node _GEN_70 = mux(_T_44, UInt<1>("h0"), _GEN_65) @[Router.scala 158:33]
    node _GEN_71 = mux(_T_44, UInt<1>("h0"), _GEN_66) @[Router.scala 158:33]
    node _GEN_72 = mux(_T_44, UInt<1>("h0"), _GEN_67) @[Router.scala 158:33]
    node _T_58 = add(io_in_N_din, UInt<5>("h10")) @[Router.scala 184:34]
    node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
    node _GEN_73 = mux(io_in_N_valid_in, _T_59, _GEN_52) @[Router.scala 182:37]
    node _GEN_74 = mux(io_out_N_ready_in, dataReg, UInt<32>("h0")) @[Router.scala 178:31]
    node _GEN_75 = mux(io_out_N_ready_in, UInt<1>("h0"), stateReg) @[Router.scala 178:31]
    node _GEN_76 = mux(io_out_N_ready_in, UInt<1>("h0"), _T_31) @[Router.scala 178:31]
    node _GEN_77 = mux(io_out_N_ready_in, UInt<1>("h0"), _GEN_18) @[Router.scala 178:31]
    node _GEN_78 = mux(io_out_N_ready_in, _GEN_52, _GEN_73) @[Router.scala 178:31]
    node out_S_dout = UInt<32>("h0")
    node _GEN_79 = mux(io_out_S_ready_in, dataReg, out_S_dout) @[Router.scala 187:31]
    node _GEN_80 = mux(io_out_S_ready_in, UInt<1>("h0"), stateReg) @[Router.scala 187:31]
    node _GEN_81 = mux(io_out_S_ready_in, UInt<1>("h0"), _T_31) @[Router.scala 187:31]
    node _T_60 = add(io_in_W_din, UInt<5>("h10")) @[Router.scala 199:34]
    node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
    node _GEN_82 = mux(io_in_W_valid_in, _T_61, _GEN_53) @[Router.scala 197:37]
    node out_W_dout = UInt<32>("h0")
    node _GEN_83 = mux(io_out_W_ready_in, dataReg, out_W_dout) @[Router.scala 193:31]
    node _GEN_84 = mux(io_out_W_ready_in, UInt<1>("h0"), stateReg) @[Router.scala 193:31]
    node _GEN_85 = mux(io_out_W_ready_in, UInt<1>("h0"), _T_31) @[Router.scala 193:31]
    node _GEN_86 = mux(io_out_W_ready_in, UInt<1>("h0"), _GEN_7) @[Router.scala 193:31]
    node _GEN_87 = mux(io_out_W_ready_in, _GEN_53, _GEN_82) @[Router.scala 193:31]
    node _GEN_88 = mux(io_out_E_ready_in, dataReg, UInt<32>("h0")) @[Router.scala 202:31]
    node _GEN_89 = mux(io_out_E_ready_in, UInt<1>("h0"), stateReg) @[Router.scala 202:31]
    node _GEN_90 = mux(io_out_E_ready_in, UInt<1>("h0"), _T_31) @[Router.scala 202:31]
    node _GEN_91 = mux(io_out_NI_ready_in, dataReg, UInt<32>("h0")) @[Router.scala 208:32]
    node _GEN_92 = mux(io_out_NI_ready_in, UInt<1>("h0"), stateReg) @[Router.scala 208:32]
    node _GEN_93 = mux(io_out_NI_ready_in, UInt<1>("h0"), _T_31) @[Router.scala 208:32]
    node _GEN_94 = mux(io_out_NI_valid_out, _GEN_91, UInt<32>("h0")) @[Router.scala 207:38]
    node _GEN_95 = mux(io_out_NI_valid_out, _GEN_92, stateReg) @[Router.scala 207:38]
    node _GEN_96 = mux(io_out_NI_valid_out, _GEN_93, _T_31) @[Router.scala 207:38]
    node _GEN_97 = mux(io_out_E_valid_out, _GEN_88, UInt<32>("h0")) @[Router.scala 201:37]
    node _GEN_98 = mux(io_out_E_valid_out, _GEN_89, _GEN_95) @[Router.scala 201:37]
    node _GEN_99 = mux(io_out_E_valid_out, _GEN_90, _GEN_96) @[Router.scala 201:37]
    node _GEN_100 = mux(io_out_E_valid_out, UInt<32>("h0"), _GEN_94) @[Router.scala 201:37]
    node _GEN_101 = mux(io_out_W_valid_out, _GEN_83, out_W_dout) @[Router.scala 192:37]
    node _GEN_102 = mux(io_out_W_valid_out, _GEN_84, _GEN_98) @[Router.scala 192:37]
    node _GEN_103 = mux(io_out_W_valid_out, _GEN_85, _GEN_99) @[Router.scala 192:37]
    node _GEN_104 = mux(io_out_W_valid_out, _GEN_86, UInt<1>("h0")) @[Router.scala 192:37]
    node _GEN_105 = mux(io_out_W_valid_out, _GEN_87, _GEN_53) @[Router.scala 192:37]
    node _GEN_106 = mux(io_out_W_valid_out, UInt<32>("h0"), _GEN_97) @[Router.scala 192:37]
    node _GEN_107 = mux(io_out_W_valid_out, UInt<32>("h0"), _GEN_100) @[Router.scala 192:37]
    node _GEN_108 = mux(io_out_S_valid_out, _GEN_79, out_S_dout) @[Router.scala 186:37]
    node _GEN_109 = mux(io_out_S_valid_out, _GEN_80, _GEN_102) @[Router.scala 186:37]
    node _GEN_110 = mux(io_out_S_valid_out, _GEN_81, _GEN_103) @[Router.scala 186:37]
    node _GEN_111 = mux(io_out_S_valid_out, out_W_dout, _GEN_101) @[Router.scala 186:37]
    node _GEN_112 = mux(io_out_S_valid_out, UInt<1>("h0"), _GEN_104) @[Router.scala 186:37]
    node _GEN_113 = mux(io_out_S_valid_out, _GEN_53, _GEN_105) @[Router.scala 186:37]
    node _GEN_114 = mux(io_out_S_valid_out, UInt<32>("h0"), _GEN_106) @[Router.scala 186:37]
    node _GEN_115 = mux(io_out_S_valid_out, UInt<32>("h0"), _GEN_107) @[Router.scala 186:37]
    node _GEN_116 = mux(io_out_N_valid_out, _GEN_74, UInt<32>("h0")) @[Router.scala 177:30]
    node _GEN_117 = mux(io_out_N_valid_out, _GEN_75, _GEN_109) @[Router.scala 177:30]
    node _GEN_118 = mux(io_out_N_valid_out, _GEN_76, _GEN_110) @[Router.scala 177:30]
    node _GEN_119 = mux(io_out_N_valid_out, _GEN_77, UInt<1>("h0")) @[Router.scala 177:30]
    node _GEN_120 = mux(io_out_N_valid_out, _GEN_78, _GEN_52) @[Router.scala 177:30]
    node _GEN_121 = mux(io_out_N_valid_out, out_S_dout, _GEN_108) @[Router.scala 177:30]
    node _GEN_122 = mux(io_out_N_valid_out, out_W_dout, _GEN_111) @[Router.scala 177:30]
    node _GEN_123 = mux(io_out_N_valid_out, UInt<1>("h0"), _GEN_112) @[Router.scala 177:30]
    node _GEN_124 = mux(io_out_N_valid_out, _GEN_53, _GEN_113) @[Router.scala 177:30]
    node _GEN_125 = mux(io_out_N_valid_out, UInt<32>("h0"), _GEN_114) @[Router.scala 177:30]
    node _GEN_126 = mux(io_out_N_valid_out, UInt<32>("h0"), _GEN_115) @[Router.scala 177:30]
    node _GEN_127 = mux(_T_29, _GEN_118, dataReg) @[Router.scala 139:33]
    node _GEN_128 = mux(_T_29, _GEN_120, dataReg_N) @[Router.scala 139:33]
    node _GEN_129 = mux(_T_29, _GEN_124, dataReg_W) @[Router.scala 139:33]
    node _GEN_130 = mux(_T_29, _GEN_57, dataReg_NI) @[Router.scala 139:33]
    node _GEN_131 = mux(_T_29, _GEN_58, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_132 = mux(_T_29, _GEN_68, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_133 = mux(_T_29, _GEN_69, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_134 = mux(_T_29, _GEN_70, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_135 = mux(_T_29, _GEN_71, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_136 = mux(_T_29, _GEN_72, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_137 = mux(_T_29, _GEN_116, UInt<32>("h0")) @[Router.scala 139:33]
    node _GEN_138 = mux(_T_29, _GEN_117, stateReg) @[Router.scala 139:33]
    node _GEN_139 = mux(_T_29, _GEN_119, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_140 = mux(_T_29, _GEN_121, out_S_dout) @[Router.scala 139:33]
    node _GEN_141 = mux(_T_29, _GEN_122, out_W_dout) @[Router.scala 139:33]
    node _GEN_142 = mux(_T_29, _GEN_123, UInt<1>("h0")) @[Router.scala 139:33]
    node _GEN_143 = mux(_T_29, _GEN_125, UInt<32>("h0")) @[Router.scala 139:33]
    node _GEN_144 = mux(_T_29, _GEN_126, UInt<32>("h0")) @[Router.scala 139:33]
    node _GEN_145 = mux(_T_9, UInt<1>("h0"), _GEN_135) @[Router.scala 89:26]
    node _GEN_165 = mux(_T_9, UInt<32>("h0"), _GEN_137) @[Router.scala 89:26]
    node out_N_dout = _GEN_165 @[Router.scala 179:20]
    node _GEN_146 = mux(_T_9, UInt<1>("h0"), out_N_dout) @[Router.scala 89:26]
    node _GEN_147 = mux(_T_9, UInt<1>("h0"), _GEN_134) @[Router.scala 89:26]
    node _GEN_148 = mux(_T_9, UInt<1>("h0"), _GEN_140) @[Router.scala 89:26]
    node _GEN_149 = mux(_T_9, UInt<1>("h0"), _GEN_133) @[Router.scala 89:26]
    node _GEN_150 = mux(_T_9, UInt<1>("h0"), _GEN_141) @[Router.scala 89:26]
    node _GEN_151 = mux(_T_9, UInt<1>("h0"), _GEN_132) @[Router.scala 89:26]
    node _GEN_166 = mux(_T_9, UInt<32>("h0"), _GEN_143) @[Router.scala 89:26]
    node out_E_dout = _GEN_166 @[Router.scala 203:20]
    node _GEN_152 = mux(_T_9, UInt<1>("h0"), out_E_dout) @[Router.scala 89:26]
    node _GEN_153 = mux(_T_9, UInt<1>("h0"), _GEN_136) @[Router.scala 89:26]
    node _GEN_167 = mux(_T_9, UInt<32>("h0"), _GEN_144) @[Router.scala 89:26]
    node out_NI_dout = _GEN_167 @[Router.scala 209:21]
    node _GEN_154 = mux(_T_9, UInt<1>("h0"), out_NI_dout) @[Router.scala 89:26]
    node _GEN_155 = mux(_T_9, _GEN_42, _GEN_127) @[Router.scala 89:26]
    node _GEN_156 = mux(_T_9, _GEN_43, _GEN_128) @[Router.scala 89:26]
    node _GEN_157 = mux(_T_9, _GEN_44, _GEN_138) @[Router.scala 89:26]
    node _GEN_158 = mux(_T_9, _GEN_45, _GEN_129) @[Router.scala 89:26]
    node _GEN_159 = mux(_T_9, _GEN_46, _GEN_130) @[Router.scala 89:26]
    node _GEN_160 = mux(_T_9, _GEN_47, _GEN_139) @[Router.scala 89:26]
    node _GEN_161 = mux(_T_9, _GEN_48, UInt<1>("h0")) @[Router.scala 89:26]
    node _GEN_162 = mux(_T_9, _GEN_49, _GEN_142) @[Router.scala 89:26]
    node _GEN_163 = mux(_T_9, _GEN_50, UInt<1>("h0")) @[Router.scala 89:26]
    node _GEN_164 = mux(_T_9, _GEN_51, _GEN_131) @[Router.scala 89:26]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[Router.scala 216:9]
    io_in_N_ready_out <= _GEN_160 @[Router.scala 62:21 Router.scala 116:27 Router.scala 183:27]
    io_in_S_ready_out <= _GEN_161 @[Router.scala 63:21 Router.scala 120:27]
    io_in_W_ready_out <= _GEN_162 @[Router.scala 64:21 Router.scala 124:27 Router.scala 198:27]
    io_in_E_ready_out <= _GEN_163 @[Router.scala 65:21 Router.scala 128:27]
    io_in_NI_ready_out <= _GEN_164 @[Router.scala 66:22 Router.scala 132:28 Router.scala 153:28]
    io_out_N_valid_out <= _GEN_145 @[Router.scala 56:22 Router.scala 90:24 Router.scala 169:28]
    io_out_N_dout <= _GEN_146 @[Router.scala 50:17 Router.scala 91:19]
    io_out_S_valid_out <= _GEN_147 @[Router.scala 57:22 Router.scala 92:24 Router.scala 167:28]
    io_out_S_dout <= _GEN_148 @[Router.scala 51:17 Router.scala 93:19 Router.scala 188:23]
    io_out_W_valid_out <= _GEN_149 @[Router.scala 58:22 Router.scala 94:24 Router.scala 163:26]
    io_out_W_dout <= _GEN_150 @[Router.scala 52:17 Router.scala 95:19 Router.scala 194:23]
    io_out_E_valid_out <= _GEN_151 @[Router.scala 59:22 Router.scala 96:24 Router.scala 160:26]
    io_out_E_dout <= _GEN_152 @[Router.scala 53:17 Router.scala 97:19]
    io_out_NI_valid_out <= _GEN_153 @[Router.scala 60:23 Router.scala 98:25 Router.scala 173:29]
    io_out_NI_dout <= _GEN_154 @[Router.scala 54:18 Router.scala 99:20]
    som <= mux(reset, UInt<1>("h0"), som)
    dataReg <= mux(reset, UInt<32>("h0"), _GEN_155) @[Router.scala 102:15 Router.scala 106:15 Router.scala 110:15 Router.scala 118:17 Router.scala 122:17 Router.scala 126:17 Router.scala 130:17 Router.scala 134:17 Router.scala 140:13 Router.scala 181:17 Router.scala 190:17 Router.scala 196:17 Router.scala 205:17 Router.scala 211:17]
    dataReg_N <= mux(reset, UInt<32>("h0"), _GEN_156) @[Router.scala 103:17 Router.scala 142:17 Router.scala 184:19]
    dataReg_S <= mux(reset, UInt<32>("h0"), dataReg_S)
    dataReg_W <= mux(reset, UInt<32>("h0"), _GEN_158) @[Router.scala 107:17 Router.scala 146:17 Router.scala 199:19]
    dataReg_E <= mux(reset, UInt<32>("h0"), dataReg_E)
    dataReg_NI <= mux(reset, UInt<32>("h0"), _GEN_159) @[Router.scala 111:18 Router.scala 150:18 Router.scala 154:20]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_157) @[Router.scala 104:16 Router.scala 108:16 Router.scala 112:16 Router.scala 117:18 Router.scala 121:18 Router.scala 125:18 Router.scala 129:18 Router.scala 133:18 Router.scala 180:18 Router.scala 189:18 Router.scala 195:18 Router.scala 204:18 Router.scala 210:18]
    printf(clock, and(and(UInt<1>("h1"), _T_1), UInt<1>("h1")), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
    printf(clock, and(and(UInt<1>("h1"), _T_4), UInt<1>("h1")), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io_x, io_y, dataReg, _T_2) @[Router.scala 82:9]
    printf(clock, and(and(UInt<1>("h1"), _T_6), UInt<1>("h1")), "Data Registar NI of router (%d,%d) is: %d\n", io_x, io_y, dataReg_NI) @[Router.scala 85:9]
    printf(clock, and(and(UInt<1>("h1"), _T_8), UInt<1>("h1")), "State registar of router (%d,%d) is: %d\n", io_x, io_y, stateReg) @[Router.scala 87:9]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T_9, UInt<1>("h0"))), _T_29), _T_44), _T_46), UInt<1>("h1")), "Should go east\n") @[Router.scala 159:13]
    printf(clock, and(and(and(and(and(and(UInt<1>("h1"), eq(_T_9, UInt<1>("h0"))), _T_29), eq(_T_44, UInt<1>("h0"))), _T_47), _T_49), UInt<1>("h1")), "Should go west\n") @[Router.scala 162:13]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_9, UInt<1>("h0"))), _T_29), eq(_T_44, UInt<1>("h0"))), eq(_T_47, UInt<1>("h0"))), _T_50), _T_52), UInt<1>("h1")), "Should go south\n") @[Router.scala 166:15]
    printf(clock, and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_9, UInt<1>("h0"))), _T_29), eq(_T_44, UInt<1>("h0"))), eq(_T_47, UInt<1>("h0"))), eq(_T_50, UInt<1>("h0"))), _T_53), _T_55), UInt<1>("h1")), "Should go north\n") @[Router.scala 170:15]
    printf(clock, and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_9, UInt<1>("h0"))), _T_29), eq(_T_44, UInt<1>("h0"))), eq(_T_47, UInt<1>("h0"))), eq(_T_50, UInt<1>("h0"))), eq(_T_53, UInt<1>("h0"))), _T_57), UInt<1>("h1")), "Should go to NI\n") @[Router.scala 172:15]
    printf(clock, and(and(UInt<1>("h1"), _T_63), UInt<1>("h1")), "!!!!!!!!\n") @[Router.scala 216:9]

  module noc :
    input clock : Clock
    input reset : UInt<1>
    output io_ni_1_data : UInt<32>
    output io_ni_2_data : UInt<32>
    output io_ni_3_data : UInt<32>
    output io_ni_4_data : UInt<32>
    output io_ni_5_data : UInt<32>
    output io_ni_6_data : UInt<32>
    output io_ni_7_data : UInt<32>
    output io_ni_8_data : UInt<32>
    output io_ni_9_data : UInt<32>
    input io_ni_1_din : UInt<32>
    input io_ni_2_din : UInt<32>
    input io_ni_3_din : UInt<32>
    input io_ni_4_din : UInt<32>
    input io_ni_5_din : UInt<32>
    input io_ni_6_din : UInt<32>
    input io_ni_7_din : UInt<32>
    input io_ni_8_din : UInt<32>
    input io_ni_9_din : UInt<32>
    input io_ni_1_valid_in : UInt<1>
    input io_ni_2_valid_in : UInt<1>
    input io_ni_3_valid_in : UInt<1>
    input io_ni_4_valid_in : UInt<1>
    input io_ni_5_valid_in : UInt<1>
    input io_ni_6_valid_in : UInt<1>
    input io_ni_7_valid_in : UInt<1>
    input io_ni_8_valid_in : UInt<1>
    input io_ni_9_valid_in : UInt<1>
    input io_ni_1_ready_in : UInt<1>
    input io_ni_2_ready_in : UInt<1>
    input io_ni_3_ready_in : UInt<1>
    input io_ni_4_ready_in : UInt<1>
    input io_ni_5_ready_in : UInt<1>
    input io_ni_6_ready_in : UInt<1>
    input io_ni_7_ready_in : UInt<1>
    input io_ni_8_ready_in : UInt<1>
    input io_ni_9_ready_in : UInt<1>
  
    inst router1 of Router @[noc.scala 61:23]
    inst router2 of Router @[noc.scala 62:23]
    inst router3 of Router @[noc.scala 63:23]
    inst router4 of Router @[noc.scala 64:23]
    inst router5 of Router @[noc.scala 65:23]
    inst router6 of Router @[noc.scala 66:23]
    inst router7 of Router @[noc.scala 67:23]
    inst router8 of Router @[noc.scala 68:23]
    inst router9 of Router @[noc.scala 69:23]
    node _T = bits(reset, 0, 0) @[noc.scala 253:9]
    node _T_1 = eq(_T, UInt<1>("h0")) @[noc.scala 253:9]
    node som = UInt<32>("h0")
    io_ni_1_data <= router1.io_out_NI_dout @[noc.scala 242:16]
    io_ni_2_data <= router2.io_out_NI_dout @[noc.scala 243:16]
    io_ni_3_data <= router3.io_out_NI_dout @[noc.scala 244:16]
    io_ni_4_data <= router4.io_out_NI_dout @[noc.scala 245:16]
    io_ni_5_data <= router5.io_out_NI_dout @[noc.scala 246:16]
    io_ni_6_data <= router6.io_out_NI_dout @[noc.scala 247:16]
    io_ni_7_data <= router7.io_out_NI_dout @[noc.scala 248:16]
    io_ni_8_data <= router8.io_out_NI_dout @[noc.scala 249:16]
    io_ni_9_data <= router9.io_out_NI_dout @[noc.scala 250:16]
    router1.clock <= clock
    router1.reset <= reset
    router1.io_in_N_valid_in <= router7.io_out_S_valid_out @[noc.scala 148:28]
    router1.io_in_N_din <= router7.io_out_S_dout @[noc.scala 98:23]
    router1.io_in_S_valid_in <= router4.io_out_N_valid_out @[noc.scala 149:28]
    router1.io_in_S_din <= router4.io_out_N_dout @[noc.scala 99:23]
    router1.io_in_W_valid_in <= router3.io_out_E_valid_out @[noc.scala 150:28]
    router1.io_in_W_din <= router3.io_out_E_dout @[noc.scala 100:23]
    router1.io_in_E_valid_in <= router2.io_out_W_valid_out @[noc.scala 151:28]
    router1.io_in_E_din <= router2.io_out_W_dout @[noc.scala 101:23]
    router1.io_in_NI_valid_in <= io_ni_1_valid_in @[noc.scala 257:29]
    router1.io_in_NI_din <= io_ni_1_din @[noc.scala 256:24]
    router1.io_out_N_ready_in <= router7.io_in_S_ready_out @[noc.scala 197:29]
    router1.io_out_S_ready_in <= router4.io_in_N_ready_out @[noc.scala 198:29]
    router1.io_out_W_ready_in <= router3.io_in_E_ready_out @[noc.scala 199:29]
    router1.io_out_E_ready_in <= router2.io_in_W_ready_out @[noc.scala 200:29]
    router1.io_out_NI_ready_in <= io_ni_1_ready_in @[noc.scala 258:30]
    router1.io_x <= UInt<1>("h0") @[noc.scala 71:16]
    router1.io_y <= UInt<1>("h0") @[noc.scala 72:16]
    router2.clock <= clock
    router2.reset <= reset
    router2.io_in_N_valid_in <= router8.io_out_S_valid_out @[noc.scala 153:28]
    router2.io_in_N_din <= router8.io_out_S_dout @[noc.scala 103:23]
    router2.io_in_S_valid_in <= router5.io_out_N_valid_out @[noc.scala 154:28]
    router2.io_in_S_din <= router5.io_out_N_dout @[noc.scala 104:23]
    router2.io_in_W_valid_in <= router1.io_out_E_valid_out @[noc.scala 155:28]
    router2.io_in_W_din <= router1.io_out_E_dout @[noc.scala 105:23]
    router2.io_in_E_valid_in <= router3.io_out_W_valid_out @[noc.scala 156:28]
    router2.io_in_E_din <= router3.io_out_W_dout @[noc.scala 106:23]
    router2.io_in_NI_valid_in <= io_ni_2_valid_in @[noc.scala 261:29]
    router2.io_in_NI_din <= io_ni_2_din @[noc.scala 260:24]
    router2.io_out_N_ready_in <= router8.io_in_S_ready_out @[noc.scala 202:29]
    router2.io_out_S_ready_in <= router5.io_in_N_ready_out @[noc.scala 203:29]
    router2.io_out_W_ready_in <= router1.io_in_E_ready_out @[noc.scala 204:29]
    router2.io_out_E_ready_in <= router3.io_in_W_ready_out @[noc.scala 205:29]
    router2.io_out_NI_ready_in <= io_ni_2_ready_in @[noc.scala 262:30]
    router2.io_x <= UInt<1>("h0") @[noc.scala 74:16]
    router2.io_y <= UInt<1>("h1") @[noc.scala 75:16]
    router3.clock <= clock
    router3.reset <= reset
    router3.io_in_N_valid_in <= router9.io_out_S_valid_out @[noc.scala 158:28]
    router3.io_in_N_din <= router9.io_out_S_dout @[noc.scala 108:23]
    router3.io_in_S_valid_in <= router6.io_out_N_valid_out @[noc.scala 159:28]
    router3.io_in_S_din <= router6.io_out_N_dout @[noc.scala 109:23]
    router3.io_in_W_valid_in <= router2.io_out_E_valid_out @[noc.scala 160:28]
    router3.io_in_W_din <= router2.io_out_E_dout @[noc.scala 110:23]
    router3.io_in_E_valid_in <= router1.io_out_W_valid_out @[noc.scala 161:28]
    router3.io_in_E_din <= router1.io_out_W_dout @[noc.scala 111:23]
    router3.io_in_NI_valid_in <= io_ni_3_valid_in @[noc.scala 265:29]
    router3.io_in_NI_din <= io_ni_3_din @[noc.scala 264:24]
    router3.io_out_N_ready_in <= router9.io_in_S_ready_out @[noc.scala 207:29]
    router3.io_out_S_ready_in <= router6.io_in_N_ready_out @[noc.scala 208:29]
    router3.io_out_W_ready_in <= router2.io_in_E_ready_out @[noc.scala 209:29]
    router3.io_out_E_ready_in <= router1.io_in_W_ready_out @[noc.scala 210:29]
    router3.io_out_NI_ready_in <= io_ni_3_ready_in @[noc.scala 266:30]
    router3.io_x <= UInt<1>("h0") @[noc.scala 77:16]
    router3.io_y <= UInt<2>("h2") @[noc.scala 78:16]
    router4.clock <= clock
    router4.reset <= reset
    router4.io_in_N_valid_in <= router1.io_out_S_valid_out @[noc.scala 163:28]
    router4.io_in_N_din <= router1.io_out_S_dout @[noc.scala 113:23]
    router4.io_in_S_valid_in <= router7.io_out_N_valid_out @[noc.scala 164:28]
    router4.io_in_S_din <= router7.io_out_N_dout @[noc.scala 114:23]
    router4.io_in_W_valid_in <= router6.io_out_E_valid_out @[noc.scala 165:28]
    router4.io_in_W_din <= router6.io_out_E_dout @[noc.scala 115:23]
    router4.io_in_E_valid_in <= router5.io_out_W_valid_out @[noc.scala 166:28]
    router4.io_in_E_din <= router5.io_out_W_dout @[noc.scala 116:23]
    router4.io_in_NI_valid_in <= io_ni_4_valid_in @[noc.scala 269:29]
    router4.io_in_NI_din <= io_ni_4_din @[noc.scala 268:24]
    router4.io_out_N_ready_in <= router1.io_in_S_ready_out @[noc.scala 212:29]
    router4.io_out_S_ready_in <= router7.io_in_N_ready_out @[noc.scala 213:29]
    router4.io_out_W_ready_in <= router6.io_in_E_ready_out @[noc.scala 214:29]
    router4.io_out_E_ready_in <= router5.io_in_W_ready_out @[noc.scala 215:29]
    router4.io_out_NI_ready_in <= io_ni_4_ready_in @[noc.scala 270:30]
    router4.io_x <= UInt<1>("h1") @[noc.scala 80:16]
    router4.io_y <= UInt<1>("h0") @[noc.scala 81:16]
    router5.clock <= clock
    router5.reset <= reset
    router5.io_in_N_valid_in <= router2.io_out_S_valid_out @[noc.scala 168:28]
    router5.io_in_N_din <= router2.io_out_S_dout @[noc.scala 118:23]
    router5.io_in_S_valid_in <= router8.io_out_N_valid_out @[noc.scala 169:28]
    router5.io_in_S_din <= router8.io_out_N_dout @[noc.scala 119:23]
    router5.io_in_W_valid_in <= router4.io_out_E_valid_out @[noc.scala 170:28]
    router5.io_in_W_din <= router4.io_out_E_dout @[noc.scala 120:23]
    router5.io_in_E_valid_in <= router6.io_out_W_valid_out @[noc.scala 171:28]
    router5.io_in_E_din <= router6.io_out_W_dout @[noc.scala 121:23]
    router5.io_in_NI_valid_in <= io_ni_5_valid_in @[noc.scala 273:29]
    router5.io_in_NI_din <= io_ni_5_din @[noc.scala 272:24]
    router5.io_out_N_ready_in <= router2.io_in_S_ready_out @[noc.scala 217:29]
    router5.io_out_S_ready_in <= router8.io_in_N_ready_out @[noc.scala 218:29]
    router5.io_out_W_ready_in <= router4.io_in_E_ready_out @[noc.scala 219:29]
    router5.io_out_E_ready_in <= router6.io_in_W_ready_out @[noc.scala 220:29]
    router5.io_out_NI_ready_in <= io_ni_5_ready_in @[noc.scala 274:30]
    router5.io_x <= UInt<1>("h1") @[noc.scala 83:16]
    router5.io_y <= UInt<1>("h1") @[noc.scala 84:16]
    router6.clock <= clock
    router6.reset <= reset
    router6.io_in_N_valid_in <= router3.io_out_S_valid_out @[noc.scala 173:28]
    router6.io_in_N_din <= router3.io_out_S_dout @[noc.scala 123:23]
    router6.io_in_S_valid_in <= router9.io_out_N_valid_out @[noc.scala 174:28]
    router6.io_in_S_din <= router9.io_out_N_dout @[noc.scala 124:23]
    router6.io_in_W_valid_in <= router5.io_out_E_valid_out @[noc.scala 175:28]
    router6.io_in_W_din <= router5.io_out_E_dout @[noc.scala 125:23]
    router6.io_in_E_valid_in <= router4.io_out_W_valid_out @[noc.scala 176:28]
    router6.io_in_E_din <= router4.io_out_W_dout @[noc.scala 126:23]
    router6.io_in_NI_valid_in <= io_ni_6_valid_in @[noc.scala 277:29]
    router6.io_in_NI_din <= io_ni_6_din @[noc.scala 276:24]
    router6.io_out_N_ready_in <= router3.io_in_S_ready_out @[noc.scala 222:29]
    router6.io_out_S_ready_in <= router9.io_in_N_ready_out @[noc.scala 223:29]
    router6.io_out_W_ready_in <= router5.io_in_E_ready_out @[noc.scala 224:29]
    router6.io_out_E_ready_in <= router4.io_in_W_ready_out @[noc.scala 225:29]
    router6.io_out_NI_ready_in <= io_ni_6_ready_in @[noc.scala 278:30]
    router6.io_x <= UInt<1>("h1") @[noc.scala 86:16]
    router6.io_y <= UInt<2>("h2") @[noc.scala 87:16]
    router7.clock <= clock
    router7.reset <= reset
    router7.io_in_N_valid_in <= router4.io_out_S_valid_out @[noc.scala 178:28]
    router7.io_in_N_din <= router4.io_out_S_dout @[noc.scala 128:23]
    router7.io_in_S_valid_in <= router1.io_out_N_valid_out @[noc.scala 179:28]
    router7.io_in_S_din <= router1.io_out_N_dout @[noc.scala 129:23]
    router7.io_in_W_valid_in <= router9.io_out_E_valid_out @[noc.scala 180:28]
    router7.io_in_W_din <= router9.io_out_E_dout @[noc.scala 130:23]
    router7.io_in_E_valid_in <= router8.io_out_W_valid_out @[noc.scala 181:28]
    router7.io_in_E_din <= router8.io_out_W_dout @[noc.scala 131:23]
    router7.io_in_NI_valid_in <= io_ni_7_valid_in @[noc.scala 281:29]
    router7.io_in_NI_din <= io_ni_7_din @[noc.scala 280:24]
    router7.io_out_N_ready_in <= router4.io_in_S_ready_out @[noc.scala 227:29]
    router7.io_out_S_ready_in <= router1.io_in_N_ready_out @[noc.scala 228:29]
    router7.io_out_W_ready_in <= router9.io_in_E_ready_out @[noc.scala 229:29]
    router7.io_out_E_ready_in <= router8.io_in_W_ready_out @[noc.scala 230:29]
    router7.io_out_NI_ready_in <= io_ni_7_ready_in @[noc.scala 282:30]
    router7.io_x <= UInt<2>("h2") @[noc.scala 89:16]
    router7.io_y <= UInt<1>("h0") @[noc.scala 90:16]
    router8.clock <= clock
    router8.reset <= reset
    router8.io_in_N_valid_in <= router5.io_out_S_valid_out @[noc.scala 183:28]
    router8.io_in_N_din <= router5.io_out_S_dout @[noc.scala 133:23]
    router8.io_in_S_valid_in <= router2.io_out_N_valid_out @[noc.scala 184:28]
    router8.io_in_S_din <= router2.io_out_N_dout @[noc.scala 134:23]
    router8.io_in_W_valid_in <= router7.io_out_E_valid_out @[noc.scala 185:28]
    router8.io_in_W_din <= router7.io_out_E_dout @[noc.scala 135:23]
    router8.io_in_E_valid_in <= router9.io_out_W_valid_out @[noc.scala 186:28]
    router8.io_in_E_din <= router9.io_out_W_dout @[noc.scala 136:23]
    router8.io_in_NI_valid_in <= io_ni_8_valid_in @[noc.scala 285:29]
    router8.io_in_NI_din <= io_ni_8_din @[noc.scala 284:24]
    router8.io_out_N_ready_in <= router5.io_in_S_ready_out @[noc.scala 232:29]
    router8.io_out_S_ready_in <= router2.io_in_N_ready_out @[noc.scala 233:29]
    router8.io_out_W_ready_in <= router7.io_in_E_ready_out @[noc.scala 234:29]
    router8.io_out_E_ready_in <= router9.io_in_W_ready_out @[noc.scala 235:29]
    router8.io_out_NI_ready_in <= io_ni_8_ready_in @[noc.scala 286:30]
    router8.io_x <= UInt<2>("h2") @[noc.scala 92:16]
    router8.io_y <= UInt<1>("h1") @[noc.scala 93:16]
    router9.clock <= clock
    router9.reset <= reset
    router9.io_in_N_valid_in <= router6.io_out_S_valid_out @[noc.scala 188:28]
    router9.io_in_N_din <= router6.io_out_S_dout @[noc.scala 138:23]
    router9.io_in_S_valid_in <= router3.io_out_N_valid_out @[noc.scala 189:28]
    router9.io_in_S_din <= router3.io_out_N_dout @[noc.scala 139:23]
    router9.io_in_W_valid_in <= router8.io_out_E_valid_out @[noc.scala 190:28]
    router9.io_in_W_din <= router8.io_out_E_dout @[noc.scala 140:23]
    router9.io_in_E_valid_in <= router7.io_out_W_valid_out @[noc.scala 191:28]
    router9.io_in_E_din <= router7.io_out_W_dout @[noc.scala 141:23]
    router9.io_in_NI_valid_in <= io_ni_9_valid_in @[noc.scala 289:29]
    router9.io_in_NI_din <= io_ni_9_din @[noc.scala 288:24]
    router9.io_out_N_ready_in <= router6.io_in_S_ready_out @[noc.scala 237:29]
    router9.io_out_S_ready_in <= router3.io_in_N_ready_out @[noc.scala 238:29]
    router9.io_out_W_ready_in <= router8.io_in_E_ready_out @[noc.scala 239:29]
    router9.io_out_E_ready_in <= router7.io_in_W_ready_out @[noc.scala 240:29]
    router9.io_out_NI_ready_in <= io_ni_9_ready_in @[noc.scala 290:30]
    router9.io_x <= UInt<2>("h2") @[noc.scala 95:16]
    router9.io_y <= UInt<2>("h2") @[noc.scala 96:16]
    printf(clock, and(and(UInt<1>("h1"), _T_1), UInt<1>("h1")), "---------------------------------------------------\n") @[noc.scala 253:9]
