{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493686024807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493686024810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 02:47:04 2017 " "Processing started: Tue May  2 02:47:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493686024810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493686024810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_nios2e -c proj_nios2e " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_nios2e -c proj_nios2e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493686024812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493686025512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/minimal.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/minimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal " "Found entity 1: minimal" {  } { { "minimal/synthesis/minimal.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/minimal.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/minimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal " "Found entity 1: minimal" {  } { { "minimal/synthesis/minimal.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "minimal/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "minimal/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_irq_mapper " "Found entity 1: minimal_irq_mapper" {  } { { "minimal/synthesis/submodules/minimal_irq_mapper.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0 " "Found entity 1: minimal_mm_interconnect_0" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file minimal/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "minimal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "minimal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: minimal_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: minimal_mm_interconnect_0_rsp_xbar_mux" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: minimal_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: minimal_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: minimal_mm_interconnect_0_cmd_xbar_mux" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: minimal_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: minimal_mm_interconnect_0_cmd_xbar_demux" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel minimal_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel minimal_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: minimal_mm_interconnect_0_id_router_002_default_decode" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025749 ""} { "Info" "ISGN_ENTITY_NAME" "2 minimal_mm_interconnect_0_id_router_002 " "Found entity 2: minimal_mm_interconnect_0_id_router_002" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel minimal_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel minimal_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_id_router_default_decode " "Found entity 1: minimal_mm_interconnect_0_id_router_default_decode" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025751 ""} { "Info" "ISGN_ENTITY_NAME" "2 minimal_mm_interconnect_0_id_router " "Found entity 2: minimal_mm_interconnect_0_id_router" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel minimal_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel minimal_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: minimal_mm_interconnect_0_addr_router_001_default_decode" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025753 ""} { "Info" "ISGN_ENTITY_NAME" "2 minimal_mm_interconnect_0_addr_router_001 " "Found entity 2: minimal_mm_interconnect_0_addr_router_001" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel minimal_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel minimal_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at minimal_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493686025755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_mm_interconnect_0_addr_router_default_decode " "Found entity 1: minimal_mm_interconnect_0_addr_router_default_decode" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025756 ""} { "Info" "ISGN_ENTITY_NAME" "2 minimal_mm_interconnect_0_addr_router " "Found entity 2: minimal_mm_interconnect_0_addr_router" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "minimal/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "minimal/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "minimal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "minimal/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "minimal/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "minimal/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file minimal/synthesis/submodules/minimal_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_jtag_uart_0_sim_scfifo_w " "Found entity 1: minimal_jtag_uart_0_sim_scfifo_w" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025776 ""} { "Info" "ISGN_ENTITY_NAME" "2 minimal_jtag_uart_0_scfifo_w " "Found entity 2: minimal_jtag_uart_0_scfifo_w" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025776 ""} { "Info" "ISGN_ENTITY_NAME" "3 minimal_jtag_uart_0_sim_scfifo_r " "Found entity 3: minimal_jtag_uart_0_sim_scfifo_r" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025776 ""} { "Info" "ISGN_ENTITY_NAME" "4 minimal_jtag_uart_0_scfifo_r " "Found entity 4: minimal_jtag_uart_0_scfifo_r" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025776 ""} { "Info" "ISGN_ENTITY_NAME" "5 minimal_jtag_uart_0 " "Found entity 5: minimal_jtag_uart_0" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_onchip_memory2_0 " "Found entity 1: minimal_onchip_memory2_0" {  } { { "minimal/synthesis/submodules/minimal_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file minimal/synthesis/submodules/minimal_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_nios2_qsys_0_register_bank_a_module " "Found entity 1: minimal_nios2_qsys_0_register_bank_a_module" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "2 minimal_nios2_qsys_0_register_bank_b_module " "Found entity 2: minimal_nios2_qsys_0_register_bank_b_module" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "3 minimal_nios2_qsys_0_nios2_oci_debug " "Found entity 3: minimal_nios2_qsys_0_nios2_oci_debug" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "4 minimal_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: minimal_nios2_qsys_0_ociram_sp_ram_module" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "5 minimal_nios2_qsys_0_nios2_ocimem " "Found entity 5: minimal_nios2_qsys_0_nios2_ocimem" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "6 minimal_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: minimal_nios2_qsys_0_nios2_avalon_reg" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "7 minimal_nios2_qsys_0_nios2_oci_break " "Found entity 7: minimal_nios2_qsys_0_nios2_oci_break" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "8 minimal_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: minimal_nios2_qsys_0_nios2_oci_xbrk" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "9 minimal_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: minimal_nios2_qsys_0_nios2_oci_dbrk" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "10 minimal_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: minimal_nios2_qsys_0_nios2_oci_itrace" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "11 minimal_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: minimal_nios2_qsys_0_nios2_oci_td_mode" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "12 minimal_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: minimal_nios2_qsys_0_nios2_oci_dtrace" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "13 minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "14 minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "15 minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "16 minimal_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: minimal_nios2_qsys_0_nios2_oci_fifo" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "17 minimal_nios2_qsys_0_nios2_oci_pib " "Found entity 17: minimal_nios2_qsys_0_nios2_oci_pib" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "18 minimal_nios2_qsys_0_nios2_oci_im " "Found entity 18: minimal_nios2_qsys_0_nios2_oci_im" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "19 minimal_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: minimal_nios2_qsys_0_nios2_performance_monitors" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "20 minimal_nios2_qsys_0_nios2_oci " "Found entity 20: minimal_nios2_qsys_0_nios2_oci" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""} { "Info" "ISGN_ENTITY_NAME" "21 minimal_nios2_qsys_0 " "Found entity 21: minimal_nios2_qsys_0" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: minimal_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: minimal_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: minimal_nios2_qsys_0_jtag_debug_module_tck" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_nios2_qsys_0_oci_test_bench " "Found entity 1: minimal_nios2_qsys_0_oci_test_bench" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/submodules/minimal_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/submodules/minimal_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimal_nios2_qsys_0_test_bench " "Found entity 1: minimal_nios2_qsys_0_test_bench" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_test_bench.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimal/synthesis/proj_nios2e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file minimal/synthesis/proj_nios2e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj_nios2e " "Found entity 1: proj_nios2e" {  } { { "minimal/synthesis/proj_nios2e.bdf" "" { Schematic "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/proj_nios2e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686025815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686025815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "minimal_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at minimal_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493686025833 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "minimal_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at minimal_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493686025833 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "minimal_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at minimal_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493686025834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "minimal_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at minimal_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1493686025839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_nios2e " "Elaborating entity \"proj_nios2e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493686025994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal minimal:inst " "Elaborating entity \"minimal\" for hierarchy \"minimal:inst\"" {  } { { "minimal/synthesis/proj_nios2e.bdf" "inst" { Schematic "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/proj_nios2e.bdf" { { 232 376 504 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0 minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"minimal_nios2_qsys_0\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\"" {  } { { "minimal/synthesis/minimal.v" "nios2_qsys_0" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_test_bench minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_test_bench:the_minimal_nios2_qsys_0_test_bench " "Elaborating entity \"minimal_nios2_qsys_0_test_bench\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_test_bench:the_minimal_nios2_qsys_0_test_bench\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_test_bench" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_register_bank_a_module minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a " "Elaborating entity \"minimal_nios2_qsys_0_register_bank_a_module\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "minimal_nios2_qsys_0_register_bank_a" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file minimal_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"minimal_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026201 ""}  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90h1 " "Found entity 1: altsyncram_90h1" {  } { { "db/altsyncram_90h1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/altsyncram_90h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_90h1 minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_90h1:auto_generated " "Elaborating entity \"altsyncram_90h1\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_a_module:minimal_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_90h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_register_bank_b_module minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b " "Elaborating entity \"minimal_nios2_qsys_0_register_bank_b_module\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "minimal_nios2_qsys_0_register_bank_b" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file minimal_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"minimal_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026322 ""}  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0h1 " "Found entity 1: altsyncram_a0h1" {  } { { "db/altsyncram_a0h1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/altsyncram_a0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a0h1 minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_a0h1:auto_generated " "Elaborating entity \"altsyncram_a0h1\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_register_bank_b_module:minimal_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_a0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_debug minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_debug" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_debug:the_minimal_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026442 ""}  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_ocimem minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"minimal_nios2_qsys_0_nios2_ocimem\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_ocimem" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_ociram_sp_ram_module minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"minimal_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "minimal_nios2_qsys_0_ociram_sp_ram" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file minimal_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"minimal_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026459 ""}  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s691 " "Found entity 1: altsyncram_s691" {  } { { "db/altsyncram_s691.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/altsyncram_s691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s691 minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s691:auto_generated " "Elaborating entity \"altsyncram_s691\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_ocimem:the_minimal_nios2_qsys_0_nios2_ocimem\|minimal_nios2_qsys_0_ociram_sp_ram_module:minimal_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_avalon_reg minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_avalon_reg:the_minimal_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"minimal_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_avalon_reg:the_minimal_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_avalon_reg" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_break minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_break:the_minimal_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_break\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_break:the_minimal_nios2_qsys_0_nios2_oci_break\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_break" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_xbrk minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_xbrk:the_minimal_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_xbrk:the_minimal_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_xbrk" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_dbrk minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_dbrk:the_minimal_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_dbrk:the_minimal_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_dbrk" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_itrace minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_itrace:the_minimal_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_itrace:the_minimal_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_itrace" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_dtrace minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_dtrace:the_minimal_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_dtrace:the_minimal_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_dtrace" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_td_mode minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_dtrace:the_minimal_nios2_qsys_0_nios2_oci_dtrace\|minimal_nios2_qsys_0_nios2_oci_td_mode:minimal_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_dtrace:the_minimal_nios2_qsys_0_nios2_oci_dtrace\|minimal_nios2_qsys_0_nios2_oci_td_mode:minimal_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "minimal_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_fifo minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_fifo" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_oci_test_bench minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_oci_test_bench:the_minimal_nios2_qsys_0_oci_test_bench " "Elaborating entity \"minimal_nios2_qsys_0_oci_test_bench\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_fifo:the_minimal_nios2_qsys_0_nios2_oci_fifo\|minimal_nios2_qsys_0_oci_test_bench:the_minimal_nios2_qsys_0_oci_test_bench\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_oci_test_bench" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_pib minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_pib:the_minimal_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_pib:the_minimal_nios2_qsys_0_nios2_oci_pib\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_pib" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_nios2_oci_im minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_im:the_minimal_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"minimal_nios2_qsys_0_nios2_oci_im\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_nios2_oci_im:the_minimal_nios2_qsys_0_nios2_oci_im\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_nios2_oci_im" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_jtag_debug_module_wrapper minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"minimal_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "the_minimal_nios2_qsys_0_jtag_debug_module_wrapper" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_jtag_debug_module_tck minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|minimal_nios2_qsys_0_jtag_debug_module_tck:the_minimal_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"minimal_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|minimal_nios2_qsys_0_jtag_debug_module_tck:the_minimal_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_minimal_nios2_qsys_0_jtag_debug_module_tck" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_nios2_qsys_0_jtag_debug_module_sysclk minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|minimal_nios2_qsys_0_jtag_debug_module_sysclk:the_minimal_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"minimal_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|minimal_nios2_qsys_0_jtag_debug_module_sysclk:the_minimal_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_minimal_nios2_qsys_0_jtag_debug_module_sysclk" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "minimal_nios2_qsys_0_jtag_debug_module_phy" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026617 ""}  } { { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"minimal:inst\|minimal_nios2_qsys_0:nios2_qsys_0\|minimal_nios2_qsys_0_nios2_oci:the_minimal_nios2_qsys_0_nios2_oci\|minimal_nios2_qsys_0_jtag_debug_module_wrapper:the_minimal_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:minimal_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_onchip_memory2_0 minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"minimal_onchip_memory2_0\" for hierarchy \"minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\"" {  } { { "minimal/synthesis/minimal.v" "onchip_memory2_0" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_onchip_memory2_0.v" "the_altsyncram" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "minimal/synthesis/submodules/minimal_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file minimal_onchip_memory2_0.hex " "Parameter \"init_file\" = \"minimal_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026636 ""}  } { { "minimal/synthesis/submodules/minimal_onchip_memory2_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72d1 " "Found entity 1: altsyncram_72d1" {  } { { "db/altsyncram_72d1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/altsyncram_72d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72d1 minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated " "Elaborating entity \"altsyncram_72d1\" for hierarchy \"minimal:inst\|minimal_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_jtag_uart_0 minimal:inst\|minimal_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"minimal_jtag_uart_0\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\"" {  } { { "minimal/synthesis/minimal.v" "jtag_uart_0" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_jtag_uart_0_scfifo_w minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w " "Elaborating entity \"minimal_jtag_uart_0_scfifo_w\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\"" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "the_minimal_jtag_uart_0_scfifo_w" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "wfifo" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026819 ""}  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686026819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/greblus/fpga_fun/nios2_minimal/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/greblus/fpga_fun/nios2_minimal/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686026980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686026980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/greblus/fpga_fun/nios2_minimal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686026981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686027053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686027053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/greblus/fpga_fun/nios2_minimal/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686027128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686027128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/greblus/fpga_fun/nios2_minimal/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/greblus/fpga_fun/nios2_minimal/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493686027201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493686027201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_w:the_minimal_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/greblus/fpga_fun/nios2_minimal/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_jtag_uart_0_scfifo_r minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_r:the_minimal_jtag_uart_0_scfifo_r " "Elaborating entity \"minimal_jtag_uart_0_scfifo_r\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|minimal_jtag_uart_0_scfifo_r:the_minimal_jtag_uart_0_scfifo_r\"" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "the_minimal_jtag_uart_0_scfifo_r" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:minimal_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:minimal_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "minimal_jtag_uart_0_alt_jtag_atlantic" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:minimal_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:minimal_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686027359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:minimal_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"minimal:inst\|minimal_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:minimal_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027360 ""}  } { { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493686027360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"minimal_mm_interconnect_0\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\"" {  } { { "minimal/synthesis/minimal.v" "mm_interconnect_0" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "minimal/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_addr_router minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"minimal_mm_interconnect_0_addr_router\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router:addr_router\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "addr_router" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_addr_router_default_decode minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router:addr_router\|minimal_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"minimal_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router:addr_router\|minimal_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_addr_router_001 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"minimal_mm_interconnect_0_addr_router_001\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "addr_router_001" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_addr_router_001_default_decode minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router_001:addr_router_001\|minimal_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"minimal_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_addr_router_001:addr_router_001\|minimal_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_id_router minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router:id_router " "Elaborating entity \"minimal_mm_interconnect_0_id_router\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router:id_router\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "id_router" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_id_router_default_decode minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router:id_router\|minimal_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"minimal_mm_interconnect_0_id_router_default_decode\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router:id_router\|minimal_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_id_router_002 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"minimal_mm_interconnect_0_id_router_002\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "id_router_002" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_id_router_002_default_decode minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router_002:id_router_002\|minimal_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"minimal_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_id_router_002:id_router_002\|minimal_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_cmd_xbar_demux minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"minimal_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_cmd_xbar_demux_001 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"minimal_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_cmd_xbar_mux minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"minimal_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "minimal/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_cmd_xbar_mux_002 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"minimal_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_rsp_xbar_demux_002 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"minimal_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_rsp_xbar_mux minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"minimal_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_mm_interconnect_0_rsp_xbar_mux_001 minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"minimal_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_mm_interconnect_0_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"minimal:inst\|minimal_mm_interconnect_0:mm_interconnect_0\|minimal_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "minimal/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minimal_irq_mapper minimal:inst\|minimal_irq_mapper:irq_mapper " "Elaborating entity \"minimal_irq_mapper\" for hierarchy \"minimal:inst\|minimal_irq_mapper:irq_mapper\"" {  } { { "minimal/synthesis/minimal.v" "irq_mapper" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller minimal:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"minimal:inst\|altera_reset_controller:rst_controller\"" {  } { { "minimal/synthesis/minimal.v" "rst_controller" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/minimal.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer minimal:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"minimal:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "minimal/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer minimal:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"minimal:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "minimal/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493686027535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493686033058 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3780 -1 0 } } { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 3205 -1 0 } } { "minimal/synthesis/submodules/minimal_nios2_qsys_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_nios2_qsys_0.v" 4172 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "minimal/synthesis/submodules/minimal_jtag_uart_0.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/minimal_jtag_uart_0.v" 348 -1 0 } } { "minimal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "minimal/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/greblus/fpga_fun/nios2_minimal/minimal/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493686033218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493686033218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686034806 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493686036514 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493686036636 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493686036636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/home/greblus/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493686036745 "|proj_nios2e|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493686036745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686036942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/greblus/fpga_fun/nios2_minimal/output_files/proj_nios2e.map.smsg " "Generated suppressed messages file /home/greblus/fpga_fun/nios2_minimal/output_files/proj_nios2e.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493686037429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493686038230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493686038230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1830 " "Implemented 1830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493686038797 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493686038797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1680 " "Implemented 1680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493686038797 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493686038797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493686038797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493686038884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 02:47:18 2017 " "Processing ended: Tue May  2 02:47:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493686038884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493686038884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493686038884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493686038884 ""}
