
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/amiri/.Xilinx/Vivado/2018.3/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1391.961 ; gain = 0.000 ; free physical = 57365 ; free virtual = 62022
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.465 ; gain = 0.000 ; free physical = 56585 ; free virtual = 61245
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2107.465 ; gain = 715.504 ; free physical = 56585 ; free virtual = 61245
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 2211.348 ; gain = 77.031 ; free physical = 56551 ; free virtual = 61211

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 97f533d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2211.348 ; gain = 0.000 ; free physical = 56551 ; free virtual = 61211

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 97f533d0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 97f533d0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19e207aa

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19e207aa

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 42b24f87

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 42b24f87

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
Ending Logic Optimization Task | Checksum: 42b24f87

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 42b24f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 42b24f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
Ending Netlist Obfuscation Task | Checksum: 42b24f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56548 ; free virtual = 61208
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.332 ; gain = 0.000 ; free physical = 56544 ; free virtual = 61205
INFO: [Common 17-1381] The checkpoint '/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.348 ; gain = 0.000 ; free physical = 56535 ; free virtual = 61196
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2ae3b901

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2276.348 ; gain = 0.000 ; free physical = 56535 ; free virtual = 61196
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.348 ; gain = 0.000 ; free physical = 56535 ; free virtual = 61196

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 82f17024

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2300.359 ; gain = 24.012 ; free physical = 56516 ; free virtual = 61178

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 129872ce4

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2339.402 ; gain = 63.055 ; free physical = 56529 ; free virtual = 61192

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 129872ce4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2339.402 ; gain = 63.055 ; free physical = 56529 ; free virtual = 61192
Phase 1 Placer Initialization | Checksum: 129872ce4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2339.402 ; gain = 63.055 ; free physical = 56529 ; free virtual = 61192

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c976753d

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2339.402 ; gain = 63.055 ; free physical = 56516 ; free virtual = 61179

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56501 ; free virtual = 61166

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 947b196e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56501 ; free virtual = 61166
Phase 2 Global Placement | Checksum: daccaf00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56500 ; free virtual = 61166

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: daccaf00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56500 ; free virtual = 61166

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 193d00a1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56501 ; free virtual = 61166

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 148ad526d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56501 ; free virtual = 61166

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a59a4ad5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56501 ; free virtual = 61166

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f2e516a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56498 ; free virtual = 61164

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2116b9903

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61163

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16271e16e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61163

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 110559f2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61163
Phase 3 Detail Placement | Checksum: 110559f2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61163

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa83f474

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: fa83f474

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56498 ; free virtual = 61164
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.204. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1020f0f7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61163
Phase 4.1 Post Commit Optimization | Checksum: 1020f0f7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61163

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1020f0f7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61164

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1020f0f7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61164

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56497 ; free virtual = 61164
Phase 4.4 Final Placement Cleanup | Checksum: 1548d7a13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1548d7a13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56497 ; free virtual = 61164
Ending Placer Task | Checksum: f4e3c83c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56512 ; free virtual = 61178
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2355.410 ; gain = 79.062 ; free physical = 56512 ; free virtual = 61178
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56512 ; free virtual = 61178
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56511 ; free virtual = 61178
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56510 ; free virtual = 61179
INFO: [Common 17-1381] The checkpoint '/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56478 ; free virtual = 61145
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56490 ; free virtual = 61157
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56462 ; free virtual = 61129

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.204 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 123601b37

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56461 ; free virtual = 61128
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.204 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56461 ; free virtual = 61128

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 123601b37

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 123601b37

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.204 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127
Ending Physical Synthesis Task | Checksum: 123601b37

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61127
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56461 ; free virtual = 61129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61129
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2355.410 ; gain = 0.000 ; free physical = 56459 ; free virtual = 61129
INFO: [Common 17-1381] The checkpoint '/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 75b919fd ConstDB: 0 ShapeSum: 2faabb47 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_in_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_in_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_out_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_out_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "strm_len[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "strm_len[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 17dcce23f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2467.254 ; gain = 84.660 ; free physical = 56319 ; free virtual = 60988
Post Restoration Checksum: NetGraph: 8d093ada NumContArr: f0c3a765 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17dcce23f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2467.254 ; gain = 84.660 ; free physical = 56319 ; free virtual = 60988

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17dcce23f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.250 ; gain = 107.656 ; free physical = 56287 ; free virtual = 60956

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17dcce23f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.250 ; gain = 107.656 ; free physical = 56287 ; free virtual = 60956
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 731bda7c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.305 ; gain = 113.711 ; free physical = 56285 ; free virtual = 60954
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.370  | TNS=0.000  | WHS=0.112  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1455ab915

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.305 ; gain = 113.711 ; free physical = 56284 ; free virtual = 60953

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cda93b94

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2497.656 ; gain = 115.062 ; free physical = 56282 ; free virtual = 60951

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.242  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1803e8b1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949
Phase 4 Rip-up And Reroute | Checksum: 1803e8b1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1803e8b1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1803e8b1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949
Phase 5 Delay and Skew Optimization | Checksum: 1803e8b1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f846705

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.242  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22f846705

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949
Phase 6 Post Hold Fix | Checksum: 22f846705

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0812882 %
  Global Horizontal Routing Utilization  = 0.0961799 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c6f924de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.656 ; gain = 116.062 ; free physical = 56280 ; free virtual = 60949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c6f924de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2500.656 ; gain = 118.062 ; free physical = 56279 ; free virtual = 60948

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 196ffc2d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2500.656 ; gain = 118.062 ; free physical = 56279 ; free virtual = 60948

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.242  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 196ffc2d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2500.656 ; gain = 118.062 ; free physical = 56279 ; free virtual = 60948
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2500.656 ; gain = 118.062 ; free physical = 56313 ; free virtual = 60982

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2500.656 ; gain = 145.246 ; free physical = 56313 ; free virtual = 60982
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.656 ; gain = 0.000 ; free physical = 56313 ; free virtual = 60982
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.656 ; gain = 0.000 ; free physical = 56309 ; free virtual = 60979
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2500.656 ; gain = 0.000 ; free physical = 56309 ; free virtual = 60981
INFO: [Common 17-1381] The checkpoint '/home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/amiri/Documents/Snippets/HLS/hls_stream/proj_hls_stream/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 12:07:30 2019...
