delay fault test ipbas design via symbol path model predesign block call intellectu properti ip core increasingli use complex systemonachip soc design implement detail ip core often unknown unavail delay test design difficult propos method test path travers ip core userdefin block increasingli import littlestudi problem model repres path ip circuit use effici form binari decis diagram bdd gener test vector bdd model also present partit techniqu reduc bdd size order magnitud make propos method practic larg design experiment result present show robustli test select path without use extra logic time protect intellectu content ip core b introduct reusabl predesign circuit call intellectu properti ip circuit core becom increasingli popular vlsi systemonachip soc design 1 3 8 11 12 14 21 present difficult test problem exist methodolog adequ handl path delay verif ipbas design among challeng problem implement detail ip circuit hidden particularli case path travers ip circuit userdefin circuit convent delay fault test method use standard scan 6 22 boundari scan 3 8 21 enhanc scan method 7 9 test path effect previous propos method call ststest 12 test complet path ip ud circuit requir extra scan logic nikolo et al 16 suggest calcul delay complet path measur delay partial path method appear suit delay evalu prototyp circuit impract product test highspe circuit due difficulti accur measur analog delay valu address problem propos delay test method dub symbol path model base test spmtest directli test select complet path ip ud circuit without use extra logic employ ip model scheme abstract inform ip cir cuit path use special style binari decis diagram bdd protect intellectu content ip circuit also present associ atpg algorithm gener robust delay test path use symbol ip path model figur 1 show exampl design ud circuit udb1 ip circuit ipb1 form singl combin block like mani delay fault test method 7 9 13 17 18 assum sensit target path two test pattern appli via enhanc scan regist r1 use two flipflop scan cell hold pair test pattern complet singlecycl path exist regist r1 travers udb1 ipb1 one mark thick solid line neither ip provid extra scan regist boundari scan st intellectu properti ip circuit userdefin ud circuit fig test circuit contain ip ud block boundari scan test partial path select transpar scan test complet path enhanc scan enhanc scan system design gener test complet path use convent atpg method pathdelay fault udb1 implement detail unknown ip provid ipb1 implement hidden system design stuckat fault test extra logic boundari scan regist 3 8 21 multiplex often insert udb1 ipb1 howev precomput test appli ip circuit via extra logic detect delay fault involv complet path r1 r2 exampl precomput test appli via boundari scan fig 1 sensit partial path one indic thick dash line allow test complet path link ud ip circuit ststest method 12 propos previous employ new type scan regist call select transpar scan st regi ter st regist fig 1 replac boundari scan complet path like highlight one test test mode part st regist path made transpar part st regist hold valu preselect satisfi condit requir path sensit ip model techniqu ststest defin 12 test complet path specifi delay rang protect implement detail ip circuit overhead st regist limit use highperform areacrit circuit overhead tend signific design like fig 2a complet path travers one ip ud block st regist need insert everi two block spmtest method propos illustr fig 2b test complet path without need extra scan regist ststest requir ip provid suppli ip model allow system design gener test vector complet path unlik ststest specifi test cube b fig test complet path travers multipl ip ud block use ststest requir extra st regist everi two block b spmtest requir extra logic test ip model base ip model bddbase control alu alu control regist regist regist enhanc scan regist select path ip model spmtest abstract condit requir comput test select path mean effici form bdd 2 symbol ip model techniqu elimin need st regist handl larg ip circuit propos circuit partit techniqu decompos bdd lead ip model practic size also present atpg algorithm act directli decompos bdd thu protect ip circuit implement detail given symbol ip model spmtest find 2pattern robust test complet path specifi delay rang test exist final present cad tool implement spmtest experiment result show spmtest costeffici solut delay test problem ipbas design remaind paper organ follow section 2 introduc bddbase ip model procedur sec 3 describ circuit partit techniqu larg ip design section 4 present atpg procedur comput final test vector use ip model section 5 describ experiment result obtain isca benchmark circuit model order allow system design gener test vector ip model specifi sensit condit select path ip circuit first show construct model use bdd select path describ path select scheme yield complet path whose delay exceed specifi threshold symbol path model basic idea symbol path model approach inspir 1 condit delay model propos yalcin hay 23 employ bdd find critic path 2 bddbase pathdelay fault test method 2 condit delay model demonstr hierarch represent path sensit condit effici identifi mani fals path spmtest also exploit hierarch structur consist ip ud block identifi untest path gener test vector bhattacharya et al 2 show bdd success use delayfault atpg report promis result mani benchmark circuit repres path sensit condit bdd test vector deriv avoid difficulti repres rise fall transit valu bdd repres 1 0 valu explicitli assum offpath primari input stabl 0 1 valu assumpt allow bdd repres condit requir sensit path avoid static hazard path assumpt made ip model howev sinc primari input ip circuit receiv transit hazard signal block drive ip circuit input therefor employ encod techniqu repres 4each signal 2bit valu signal transit hazard condit repres bdd exampl fig 3 show iscas85 benchmark circuit c17 regard ip circuit suppos want model highlight path p ip1 p ip2 use robust test condit propos 13 test path robustli follow condit side input valu gate along path need satisfi onpath input control final valu side input must noncontrol stabl valu onpath input noncontrol final valu side input must noncontrol final valu arbitrari initi valu use 7valu logic repres signal valu 5 11 13 logic defin fig 4 robust test condit robust test condit figur 4 also show seven valu encod bdd represent similar encod techniqu employ earlier delay fault test method base cnf formul satisfi problem 5 v f repres signal final valu v repres stabil signal v signal stabl let rp ipi denot robust test condit path p ipi robust test condit p ip1 p ip2 encod follow f r fig 3 isca benchmark circuit c17 view small ip circuit r f f logic valu bdd encod final valu v f stabil v valu interpret f fall transit 0 r rise transit 1 f unknownto0 transit 0 x r unknownto1 transit 1 x unknown x x fig 4 7valu logic robust test correspond 2bit encod use bdd represent rp ip1 rp ip2 note rp ipi construct and v f v nonx valu order construct bdd repres rp ipi primit logic oper modifi appli signal valu form v f v see fig 5 encod scheme found 5 encod output valu z f z tabl fig 5 obtain appli indic logic oper x f x f exampl case z appli modifi logic oper everi gate ip circuit recurs start primari input bdd repres encod signal obtain select path path model construct and bdd repres compon rp ipi figur 6 show symbol path model construct fig 3 way variabl bdd list left primari input form encod valu pair possibl reverseengin symbol path model recov circuit gatelevel structur model method protect intellectu content ip circuit symbol path model also easili identifi untest ip path priori exclud ip model follow fact p ipi untest bdd rp ipi must denot zero function forego techniqu easili extend handl delay fault test condit use differ encod scheme fig encod logic oper bdd construct z f z defin defin x f x defin cad tool implement spmtest also handl hazardfre robust test condit 10 use 3 bit signal encod scheme focu robust test 2bit encod paper atpg procedur discuss later comput test justifi robust test condit given symbol path model ip block b via ip ud block drive b consequ ip block output function need test gener ip model also contain bdd repres function jf js output j ip block output function ip block often must provid system design simul verif entir system intellectu content mani circuit arithmet circuit whose function well known final select ip path includ ip model follow path inform 1 input output termin path 2 transit direct r rise f fall path termin 3 delay path figur 7 show ip model construct exampl fig 3 consist fig repres robust test condit p ip1 b p ip2 fig 3 rp ip1 b branch high child branch low child branch low child complement fig 7 ip model c17 two ip path select select ip path inform path id io termin io transit delay ns bdd four output function two select path associ path inform next describ path select method construct ip model ststest introduc path select method ipb deriv complet path certain delay rang udb ipb block pair method use spmtest howev spmtest also appli combin ipb udb minor modif path select scheme first describ path select udb ipb case gener case due enorm number path larg circuit test path whose delay exceed specifi threshold approach commonli employ delay fault test method 13 22 test complet path udb ipb therefor consid ip path potenti yield complet path exceed threshold combin certain ud path figur 8 show exampl udb ipb pair consist smallest iscas8985 benchmark circuit cs27 c17 k denot kth input port ipb comput path delay use synopsi cell librari 20 treat path two separ path rise fall transit 13 17 18 ip model includ path meet certain pathlength threshold may yield requir complet path exampl suppos critic ip path p mark dash line exce threshold delay includ ip model critic complet path udb ipb indic thick solid line deriv path p avoid problem select ip path assum ud path maximum allow delay slack limit delay margin ipb input k left subtract clock period longest delay ip path start k figur 9a show maximum allow delay length thick arrow one clock period form posit ip path align longest ip path start everi k right end critic ip path fig 9a select ip path extend beyond ip path threshold denot dash line exampl p 16 select follow fig 9a complet path exceed completepath threshold fig 9b deriv six select 2 4 1 0 critic path p ipb f r r f fig consist isca benchmark circuit cs27 c17 critic complet path r f r f f r r f g10 r ip path exampl fig 9b show six complet path guarante test approach yield complet path longer threshold delay determin clock period ip path threshold delay conveni repres ip path threshold ip critic ippath delay ip denot threshold factor 0 ip 1 exampl ip provid choos ipb fig 8 total path includ ip model form shown fig 7 next discuss path select ipb udb combin select scheme udb ipb modifi ipb udb pair revers ip path fig 9 sinc ipb drive udb ipb udb posit ip path align longest ip path end everi output port ipb left end critic ip path select ip path whose left end extend beyond specifi threshold path select scheme udb ipb also easili extend case udb1 ipb udb2 ipb surround two udb case assum path within udb maximum allow delay posit ip path longest ip path io termin align right left end critic ip path select ip path exceed specifi threshold fig 9 ip path select use method ststest 12 b complet path correspond ip path also exceed complet path threshold delay 1 2 4 n1n10n22 n3n11n16n22 slack limit b complet path threshold delay clock period udb ipb ud path 3 n6n11n16n22 critic ip path delay ip path threshold delay n3n11n16n22 1 2 clock period udb ipb complet path threshold delay 3 n6n11n16n22 ud path ip path n3n11n16n22 n6n11n16n22 3 circuit partit fact bdd size explod handl larg circuit limit applic mani bddbase method 2 control circuit rel small datapath circuit order enabl spmtest handl broad rang ip circuit use circuit partit reduc bdd manag size function decomposit techniqu reduc bdd size previous propos formal design verif 15 use structur bdd decomposit techniqu partit ip circuit set block construct bdd partit block approach advantag reduc number path must includ ip model sinc partit path often cover larg number path also easili adapt exist structur atpg algorithm deal partit bdd symbol model partit ip path may identifi untest ip path priori allevi drawback propos algorithm dub spmpart maxim chanc untest path identifi exploit properti untest path untest path p contain fanout point f reconverg point r j conflict robust test condit p symbol path model guarante identifi p untest everi p path link f r j partit spmpart partit ip circuit way maxim number path link f r j contain partit limit partit specifi size describ spmpart let n ij number fanin line r j path f let ij distanc f r j term number level spmpart first comput everi pair defin n ij ij combin larg gf r j lead small partit due small ij contain larg number path link f r j spmpart creat partit b k ad one time first select f primari input ipb insert f current partit b k spmpart select r j maxim sum gf r j f b k path r j insert b k nonpartit gate transit fanin region r j maxim number path b k link f r j current partit exce specifi size b k1 set current partit way spmpart continu insert next r j b k r j remain complex spmpart includ gain factor comput 2 figur 10a show 2bit adder view ipb partit two block spmpart figur 10b show graph whose node repres f r j ipb whose edg repres figur 10c list gain factor comput everi limit partit term io line number set 32 0 first f insert b1 select p 0 r sinc p 0 yield largest gain factor ga 0 partit b1 indic form includ p 0 transit fanin node b 0 next 0 select yield largest gain factor ga 0 0 gb 0 includ 0 c b1 becom partit indic b fig 10b includ c 1 b1 exce size limit next node ad b2 figur 10a indic dash line final two partit creat way observ fig 10a like one mark x path link f r j contain partit exampl symbol path model identifi untest path one highlight figur 11a show circuit partit arbitrarili without use spmpart case symbol path model identifi untest 0 c 1 c fig partit produc propos algorithm b fanoutreconverg graph partit step c gain valu comput everi 0 c 1 c b c 0 c 0 0 c b fig arbitrari partit 2bit adder obtain without use algorithm b comparison partit partit type path ip model untest path identifi bdd size ip model partit partit fig 10a partit fig 11a path make path untest f r j differ partit figur 11b compar unpartit ipb partit fig 10a 11a note partit fig 10a allow untest path identifi test gener procedur need run 74 testabl path hand partit fig 11a requir test gener procedur run 90 path ipb although bdd size reduct look minor small exampl signific reduct obtain larger circuit experi show test gener assum ip model ipb construct method describ system design gener test vector use atpg procedur spmtest fig 12 extens podem algorithm handl bdd block framework spmtest take symbol model ipb input creat symbol model udb exampl fig 13 show udb ipb pair fig 8 block treat black box specifi symbol model let p bi denot partial path deriv partit block b spmtest select complet path p b1 p b2 p bn exce complet path threshold delay deriv method describ sec 2 exampl fig 13 show one complet path p ud1 p ip1 speed test gener spmtest simplifi bdd symbol model set v primari input v note enhanc scan assign stabl valu primari input exampl fig 13 show valu assign case p ud1 p ip1 figur 14a b show ipb bdd symbol ip model creat symbol model select complet path p b1 p b2 p bn simplifi bdd assign initi input valu bddbase podem algorithm select object one input variabl p bi backtrac target primari input assign valu evalu bdd use cofactorbas implic backtrack rp bi repeat 1n rp bi repeat target complet path test 2pattern test cube fig test gener algorithm udb ip provid substanti simplifi assign valu compar origin bdd fig 6a 7 respect next bddbase podem algorithm attempt satisfi condit i1n rp bi repres conjunct bdd p bi symbol path model rp bi first select object support variabl rp bi maxim cube backtrac step find primari input follow output function f correspond select f support variabl f maxim cube repeat step primari input exampl fig 13 first select n6 object rp ip1 maxim cube n3 f n3 n6 f next select g0 cube stop backtrac sinc g0 f primari input next phase spmtest ternari implic step evalu bdd variabl assign valu 0 1 x note initi valu bdd variabl x implement ternari implic comput cofactor bdd respect nonx input valu result cofactor constant 1 0 bdd evalu 1 0 otherwis result x exampl given input valu n3 f n3 n6 f 1x0x cofactor rp ip1 respect n3 f n6 shown fig 14c sinc cofactor constant rp ip1 found x step repeat i1n rp bi test cube obtain exampl fig 13 test cube fig 13 udb ipb pair fig 8 repres black box f f simplifi bdd output function ipb b symbol path model p ip1 fig 13 c cofactor b respect n3 f n6 cofactor c b complet path spmtest either comput robust test conclud path robustli untest sinc act structur consist multipl partit block symbol form spmtest handl combin ipb udb without need extra scan regist 5 experiment result implement spmtest method cad tool compos 17000 line c code exist bdd packag cubdd 19 appli number benchmark circuit includ iscas85 iscas89 combin version datapath circuit artifici pair ud ip block figur 15 compar symbol ip model construct spmtest without circuit partit first column list benchmark circuit regard ipb next three column give circuit partit result specifi limit number io line partit number result partit block cpu time spent partit list next result symbol ip model use partit ip circuit list specifi ip path delay threshold factor ip untest path identif ratio upi given circuit larg number untest path upi defin number untest ip path identifi ip model divid number untest ip path bdd size term number fig model without circuit partit bench mark circuit circuit partit symbol ip model symbol ip model partit without partit io limit partit cpu time untest path identif upi bdd size cpu cs1423 2015 14 143 08 708 10425 48 541812 2 hour hour explod 12 hour c2670 2525 17 257 08 937 44425 2969 explod 12 hour c3540 2525 26 1467 09 729 68502 6286 explod 12 hour explod 12 hour c7552 2525 38 2061 08 561 164055 1712 explod 12 hour node cpu time spent ip model list last two column list result symbol ip model without partit case upi 100 case ip model partit finish within reason cpu time rel small bdd exampl model largest iscas85 circuit c7552 complet 171 second bdd contain total 164k node hand ip model larg circuit without partit either take sever hour finish due excess bdd size well known bdd repres larger iscas85 benchmark circuit c2670 c7552 tend explod bddbase method like 2 appli circuit furthermor ip model partit identifi larg number untest path circuit exampl cs9234 ip model identifi 999 untest path 20 partit block indic propos partit algorithm highli effici low upi ratio circuit like cs1196 explain structur properti separ fanoutreconverg pair larg difficult contain pair within partit figur give result appli spmtest number udb ipb pair whose ip model appear fig 15 although limit attent udb ipb pair combin ipb udb show similar result first two column list udb ipb pair test next two column circuit pair udb partit result udip pair test result udb ipb io limit partit partit complet path threshold c complet path tri test gener robustli test 28 1922 cs1238 shift32 2015 23 0801 343 150 9192 shif32 cs1238 3030 8 0860 347 shift32 shift16 c5315 2525 2 0839 4118 558 14913 shift32 fig test gener result benchmark circuit configur udb ipb pair show symbol model result udb next column list complet path threshold delay factor c ipb udb pair given ip clock period clock c determin ip 1 ip clock ip ipb critic path delay see fig 9 testabl complet path exceed threshold delay c clock guarante test case indic column c chosen valu c smaller valu calcul way either ipb udb pair mani complet path ip 0 next column list number complet path tri test gener number complet path robustli test case tri complet path much fewer number complet path meet c mani untest path elimin priori ip model step speed test gener fact complet path robustli test mani case surpris artifici function mean less connect udb ipb tend make larg number complet path untest time list last column fig 16 reason case except circuit pair contain c2670 larg iscas85 benchmark circuit well known robustli testabl path due larg amount reconverg fanout path delay test inher difficult ststest 12 untest complet path robustli testabl due st regist wherea spmtest robustli testabl complet path consid testabl count fig 16 therefor result spmtest directli compar ststest comparison method also difficult sinc delay test method aim ipbas design case 16 experiment result provid 6 conclus present spmtest method path delay test design contain ip core difficult problem address exist method spmtest test complet path link ip userdefin block via symbol model techniqu abstract ip block path compact form henc requir extra scan logic advantag ststest atpg algorithm spmtest gener test complet path use symbol model henc protect implement detail ip block experiment result show benchmark circuit chosen spmtest construct compact symbol ip model robustli test testabl complet path specifi delay rang therefor spmtest appear ideal approach path delay test ipbas design spmtest limit complex circuit multipli requir ip model excess size address problem investig altern symbol model approach r scan chain design test time reduct corebas ic test gener path delay fault use binari decis diagram hierarch test access architectur embed core integr circuit variabl clock method path delay test sequenti circuit satisfiabilitybas test gener path delay fault combin circuit robust delayfault test gener synthesi testabl standard scan design methodolog partial enhancedscan approach robust delayfault test gener sequenti circuit test methodolog embed core protect intellectu properti design testabl use scanpath techniqu pathdelay test measur synthesi robust delayfaulttest circuit theori highcoverag atpg datapath circuit unimpl block delay fault test design embed ip core delay fault test logic circuit test ic get core problem partit robddsa compact canon effici manipul represent boolean function path delay fault test ic embed intellectu properti block nest nonenum test gener method path delay fault combin circuit advanc automat test pattern gener techniqu path delay fault cudd cu decis diagram packag synopsi inc test embed core use partial isol ring pathdelay test gener standard scan design hierarch time analysi use condit delay tr robust delayfault test gener synthesi testabl standard scan design methodolog hierarch time analysi use condit delay satisfiabilitybas test gener path delay fault combin circuit partit robddsmyampersandmdasha compact canon effici manipul represent boolean function path delay fault test ic embed intellectu properti block logic synthesi verif algorithm test ic test gener path delay fault use binari decis diagram fastpath partial enhancedscan approach robust delayfault test gener sequenti circuit design testabl scan chain design test time reduct corebas ic test embeddedcor base system chip highcoverag atpg datapath circuit unimpl block test embed core use partial isol ring 11 test methodolog embed core protect intellectu properti delay fault test design embed ip core