==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'conv/solution1/conv.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 361.434 ; gain = 13.375 ; free physical = 164 ; free virtual = 5299
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 361.434 ; gain = 13.375 ; free physical = 164 ; free virtual = 5299
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 361.434 ; gain = 13.375 ; free physical = 151 ; free virtual = 5296
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv' (conv/solution1/conv.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 361.434 ; gain = 13.375 ; free physical = 151 ; free virtual = 5296
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1.1.1' (conv/solution1/conv.c:26) in function 'conv' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (conv/solution1/conv.c:26) in function 'conv' completely.
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv' (conv/solution1/conv.c:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 489.430 ; gain = 141.371 ; free physical = 142 ; free virtual = 5277
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 489.430 ; gain = 141.371 ; free physical = 150 ; free virtual = 5285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/image' to 'conv/image_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.06 seconds; current allocated memory: 60.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 61.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/image_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fcmp_32ns_32ns_1_1_1' to 'conv_fcmp_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fcmp_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 61.742 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 489.430 ; gain = 141.371 ; free physical = 139 ; free virtual = 5275
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 35.85 seconds; peak allocated memory: 61.742 MB.
