============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jul 03 2017  02:57:35 pm
  Module:                 gcm_aes_core
  Technology library:     <suppressed>
  Operating conditions:   <suppressed>
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

      Clock                               Clock     Source     No of   
      Name        Period  Rise   Fall     Domain   Pin/Port  Registers 
-----------------------------------------------------------------------
 CORE_CLOCK       1300.0   0.0   650.0   domain_1   i_clock      42130 
 vir_CORE_CLOCK   1300.0   0.0   650.0   domain_1                    0 

 Clock Relationship
 ------------------

       From              To          R->R     R->F    F->R    F->F  
--------------------------------------------------------------------
  CORE_CLOCK       CORE_CLOCK       1300.0   650.0   650.0   1300.0 
  CORE_CLOCK       vir_CORE_CLOCK   1300.0   650.0   650.0   1300.0 
  vir_CORE_CLOCK   CORE_CLOCK       1300.0   650.0   650.0   1300.0 
  vir_CORE_CLOCK   vir_CORE_CLOCK   1300.0   650.0   650.0   1300.0 
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jul 03 2017  02:57:38 pm
  Module:                 gcm_aes_core
  Technology library:     <suppressed>
  Operating conditions:   <suppressed>
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No clocks to report
