Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,1403
design__instance__area,13329
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,10
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0008912022458389401
power__switching__total,0.0005621163873001933
power__leakage__total,1.3803379772525659E-8
power__total,0.0014533324865624309
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2869639329607351
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28440625659541885
timing__hold__ws__corner:nom_tt_025C_1v80,0.3108666745344474
timing__setup__ws__corner:nom_tt_025C_1v80,6.158916662105501
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.310867
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.387049
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,10
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2973278096775701
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.298204996914135
timing__hold__ws__corner:nom_ss_100C_1v60,0.8544960536566362
timing__setup__ws__corner:nom_ss_100C_1v60,6.388495691057786
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.854496
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.297449
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,10
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2825092462151663
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2772981367459518
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11255768857776985
timing__setup__ws__corner:nom_ff_n40C_1v95,6.041048277050391
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112558
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.836729
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,5
design__max_fanout_violation__count,10
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2778809760947882
clock__skew__worst_setup,0.2749920369251307
timing__hold__ws,0.11080831010839219
timing__setup__ws,6.033663517370939
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110808
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.243893
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1403
design__instance__area__stdcell,13329
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.808147
design__instance__utilization__stdcell,0.808147
design__instance__count__class:buffer,5
design__instance__count__class:inverter,23
design__instance__count__class:sequential_cell,201
design__instance__count__class:multi_input_combinational_cell,713
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,744
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26328.1
design__violations,0
design__instance__count__class:timing_repair_buffer,209
design__instance__count__class:clock_buffer,15
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,128
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,1185
route__net__special,2
route__drc_errors__iter:1,870
route__wirelength__iter:1,30400
route__drc_errors__iter:2,487
route__wirelength__iter:2,30102
route__drc_errors__iter:3,348
route__wirelength__iter:3,30002
route__drc_errors__iter:4,100
route__wirelength__iter:4,29911
route__drc_errors__iter:5,30
route__wirelength__iter:5,29869
route__drc_errors__iter:6,1
route__wirelength__iter:6,29902
route__drc_errors__iter:7,1
route__wirelength__iter:7,29902
route__drc_errors__iter:8,1
route__wirelength__iter:8,29902
route__drc_errors__iter:9,0
route__wirelength__iter:9,29893
route__drc_errors,0
route__wirelength,29893
route__vias,8851
route__vias__singlecut,8851
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,209.09
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,10
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.28096994970356487
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2817389457033202
timing__hold__ws__corner:min_tt_025C_1v80,0.30861808426792836
timing__setup__ws__corner:min_tt_025C_1v80,6.148860705753253
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308618
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.432097
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,10
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.29395106625267187
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2943372018315572
timing__hold__ws__corner:min_ss_100C_1v60,0.8497051081029741
timing__setup__ws__corner:min_ss_100C_1v60,6.371547914062963
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849705
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.378282
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,10
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2778809760947882
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2749920369251307
timing__hold__ws__corner:min_ff_n40C_1v95,0.11080831010839219
timing__setup__ws__corner:min_ff_n40C_1v95,6.033663517370939
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110808
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.865030
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,10
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2924039704241019
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.28808159451123483
timing__hold__ws__corner:max_tt_025C_1v80,0.31296166544116544
timing__setup__ws__corner:max_tt_025C_1v80,6.167883711684398
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.312962
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.357266
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,5
design__max_fanout_violation__count__corner:max_ss_100C_1v60,10
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3020976609931678
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3027484737486093
timing__hold__ws__corner:max_ss_100C_1v60,0.8589186272003094
timing__setup__ws__corner:max_ss_100C_1v60,6.401409361556239
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.858919
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.243893
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,10
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28665570728480627
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2806784051290529
timing__hold__ws__corner:max_ff_n40C_1v95,0.11440049231731196
timing__setup__ws__corner:max_ff_n40C_1v95,6.0481110720435955
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114400
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.817448
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000705287
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000850591
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000253541
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000850591
design_powergrid__voltage__worst,0.0000850591
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000850591
design_powergrid__drop__worst__net:VPWR,0.0000705287
design_powergrid__voltage__worst__net:VGND,0.0000850591
design_powergrid__drop__worst__net:VGND,0.0000850591
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002549999999999999979898891722118747793501825071871280670166015625
ir__drop__worst,0.00007050000000000000602122518511549742470378987491130828857421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
