{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585671527120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585671527124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 17:18:46 2020 " "Processing started: Tue Mar 31 17:18:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585671527124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585671527124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map sinepin -c sinepin --generate_functional_sim_netlist " "Command: quartus_map sinepin -c sinepin --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585671527126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1585671527344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinepin.v 1 1 " "Found 1 design units, including 1 entities, in source file sinepin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinepin " "Found entity 1: sinepin" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.v 1 1 " "Found 1 design units, including 1 entities, in source file blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink.v" "" { Text "/home/johnny/fpga projects/sinepin/blink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "/home/johnny/fpga projects/sinepin/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midiSelection.v 1 1 " "Found 1 design units, including 1 entities, in source file midiSelection.v" { { "Info" "ISGN_ENTITY_NAME" "1 midiSelection " "Found entity 1: midiSelection" {  } { { "midiSelection.v" "" { Text "/home/johnny/fpga projects/sinepin/midiSelection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sineROM.v 1 1 " "Found 1 design units, including 1 entities, in source file sineROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineROM " "Found entity 1: sineROM" {  } { { "sineROM.v" "" { Text "/home/johnny/fpga projects/sinepin/sineROM.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyGenerator " "Found entity 1: frequencyGenerator" {  } { { "frequencyGenerator.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGenerator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musicROM.v 1 1 " "Found 1 design units, including 1 entities, in source file musicROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 musicROM " "Found entity 1: musicROM" {  } { { "musicROM.v" "" { Text "/home/johnny/fpga projects/sinepin/musicROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "mixer.v" "" { Text "/home/johnny/fpga projects/sinepin/mixer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logsineROM.v 1 1 " "Found 1 design units, including 1 entities, in source file logsineROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 logsineROM " "Found entity 1: logsineROM" {  } { { "logsineROM.v" "" { Text "/home/johnny/fpga projects/sinepin/logsineROM.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powerROM.v 1 1 " "Found 1 design units, including 1 entities, in source file powerROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 powerROM " "Found entity 1: powerROM" {  } { { "powerROM.v" "" { Text "/home/johnny/fpga projects/sinepin/powerROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyGeneratorLog.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyGeneratorLog.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyGeneratorLog " "Found entity 1: frequencyGeneratorLog" {  } { { "frequencyGeneratorLog.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorLog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyGeneratorWithModulationLog.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyGeneratorWithModulationLog.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyGeneratorWithModulationLog " "Found entity 1: frequencyGeneratorWithModulationLog" {  } { { "frequencyGeneratorWithModulationLog.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorWithModulationLog.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sineQuartROM.v 1 1 " "Found 1 design units, including 1 entities, in source file sineQuartROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineQuartROM " "Found entity 1: sineQuartROM" {  } { { "sineQuartROM.v" "" { Text "/home/johnny/fpga projects/sinepin/sineQuartROM.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyGeneratorQuart.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyGeneratorQuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyGeneratorQuart " "Found entity 1: frequencyGeneratorQuart" {  } { { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envelope.v 1 1 " "Found 1 design units, including 1 entities, in source file envelope.v" { { "Info" "ISGN_ENTITY_NAME" "1 envelope " "Found entity 1: envelope" {  } { { "envelope.v" "" { Text "/home/johnny/fpga projects/sinepin/envelope.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671527477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671527477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "modfreqstep3 sinepin.v(70) " "Verilog HDL Implicit Net warning at sinepin.v(70): created implicit net for \"modfreqstep3\"" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585671527478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sinepin sinepin.v(20) " "Verilog HDL Parameter Declaration warning at sinepin.v(20): Parameter Declaration in module \"sinepin\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1585671527478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sinepin sinepin.v(105) " "Verilog HDL Parameter Declaration warning at sinepin.v(105): Parameter Declaration in module \"sinepin\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1585671527489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sinepin " "Elaborating entity \"sinepin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1585671527574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modfreqstep3 sinepin.v(70) " "Verilog HDL or VHDL warning at sinepin.v(70): object \"modfreqstep3\" assigned a value but never read" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1585671527576 "|sinepin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gain sinepin.v(25) " "Verilog HDL or VHDL warning at sinepin.v(25): object \"gain\" assigned a value but never read" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1585671527577 "|sinepin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryfreqstep sinepin.v(68) " "Verilog HDL or VHDL warning at sinepin.v(68): object \"carryfreqstep\" assigned a value but never read" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1585671527577 "|sinepin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd sinepin.v(133) " "Verilog HDL or VHDL warning at sinepin.v(133): object \"cmd\" assigned a value but never read" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1585671527577 "|sinepin"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "sinepin.v(130) " "Verilog HDL error at sinepin.v(130): constant value overflow" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 130 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1585671527583 "|sinepin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sinepin.v(135) " "Verilog HDL assignment warning at sinepin.v(135): truncated value with size 32 to match size of target (2)" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585671527583 "|sinepin"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "sinepin.v(141) " "Verilog HDL error at sinepin.v(141): constant value overflow" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 141 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1585671527584 "|sinepin"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "sinepin.v(142) " "Verilog HDL error at sinepin.v(142): constant value overflow" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 142 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1585671527584 "|sinepin"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "sinepin.v(143) " "Verilog HDL error at sinepin.v(143): constant value overflow" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 143 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1585671527584 "|sinepin"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "sinepin.v(144) " "Verilog HDL error at sinepin.v(144): constant value overflow" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 144 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1585671527584 "|sinepin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sinepin.v(156) " "Verilog HDL assignment warning at sinepin.v(156): truncated value with size 32 to match size of target (2)" {  } { { "sinepin.v" "" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585671527584 "|sinepin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink blink:blinker " "Elaborating entity \"blink\" for hierarchy \"blink:blinker\"" {  } { { "sinepin.v" "blinker" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 blink.v(10) " "Verilog HDL assignment warning at blink.v(10): truncated value with size 32 to match size of target (23)" {  } { { "blink.v" "" { Text "/home/johnny/fpga projects/sinepin/blink.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585671527611 "|sinepin|blink:blinker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyGenerator frequencyGenerator:freqGen1 " "Elaborating entity \"frequencyGenerator\" for hierarchy \"frequencyGenerator:freqGen1\"" {  } { { "sinepin.v" "freqGen1" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineROM frequencyGenerator:freqGen1\|sineROM:rom " "Elaborating entity \"sineROM\" for hierarchy \"frequencyGenerator:freqGen1\|sineROM:rom\"" {  } { { "frequencyGenerator.v" "rom" { Text "/home/johnny/fpga projects/sinepin/frequencyGenerator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyGeneratorLog frequencyGeneratorLog:freqGen2 " "Elaborating entity \"frequencyGeneratorLog\" for hierarchy \"frequencyGeneratorLog:freqGen2\"" {  } { { "sinepin.v" "freqGen2" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequencyGeneratorLog.v(35) " "Verilog HDL assignment warning at frequencyGeneratorLog.v(35): truncated value with size 32 to match size of target (16)" {  } { { "frequencyGeneratorLog.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorLog.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585671527638 "|sinepin|frequencyGeneratorLog:freqGen2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequencyGeneratorLog.v(37) " "Verilog HDL assignment warning at frequencyGeneratorLog.v(37): truncated value with size 32 to match size of target (16)" {  } { { "frequencyGeneratorLog.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorLog.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585671527638 "|sinepin|frequencyGeneratorLog:freqGen2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logsineROM frequencyGeneratorLog:freqGen2\|logsineROM:rom " "Elaborating entity \"logsineROM\" for hierarchy \"frequencyGeneratorLog:freqGen2\|logsineROM:rom\"" {  } { { "frequencyGeneratorLog.v" "rom" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorLog.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerROM frequencyGeneratorLog:freqGen2\|powerROM:powrom " "Elaborating entity \"powerROM\" for hierarchy \"frequencyGeneratorLog:freqGen2\|powerROM:powrom\"" {  } { { "frequencyGeneratorLog.v" "powrom" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorLog.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyGeneratorQuart frequencyGeneratorQuart:modfreqGen " "Elaborating entity \"frequencyGeneratorQuart\" for hierarchy \"frequencyGeneratorQuart:modfreqGen\"" {  } { { "sinepin.v" "modfreqGen" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineQuartROM frequencyGeneratorQuart:modfreqGen\|sineQuartROM:rom " "Elaborating entity \"sineQuartROM\" for hierarchy \"frequencyGeneratorQuart:modfreqGen\|sineQuartROM:rom\"" {  } { { "frequencyGeneratorQuart.v" "rom" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midiSelection midiSelection:generateStepSizeForNote4 " "Elaborating entity \"midiSelection\" for hierarchy \"midiSelection:generateStepSizeForNote4\"" {  } { { "sinepin.v" "generateStepSizeForNote4" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "musicROM musicROM:get_fullnote1 " "Elaborating entity \"musicROM\" for hierarchy \"musicROM:get_fullnote1\"" {  } { { "sinepin.v" "get_fullnote1" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwmspeaker " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwmspeaker\"" {  } { { "sinepin.v" "pwmspeaker" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pwm.v(52) " "Verilog HDL assignment warning at pwm.v(52): truncated value with size 32 to match size of target (12)" {  } { { "pwm.v" "" { Text "/home/johnny/fpga projects/sinepin/pwm.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585671527763 "|sinepin|pwm:pwmspeaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envelope envelope:env " "Elaborating entity \"envelope\" for hierarchy \"envelope:env\"" {  } { { "sinepin.v" "env" { Text "/home/johnny/fpga projects/sinepin/sinepin.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671527767 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address rom 8 10 " "Port \"address\" on the entity instantiation of \"rom\" is connected to a signal of width 8. The formal width of the signal in the module is 10.  The extra bits will be driven by GND." {  } { { "frequencyGeneratorQuart.v" "rom" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 52 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1585671527837 "|sinepin|frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "svalue rom 32 16 " "Port \"svalue\" on the entity instantiation of \"rom\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "frequencyGeneratorQuart.v" "rom" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 52 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1585671527838 "|sinepin|frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "frequencyGeneratorQuart:freqGen3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"frequencyGeneratorQuart:freqGen3\|Mult0\"" {  } { { "frequencyGeneratorQuart.v" "Mult0" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585671527936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "frequencyGeneratorQuart:modfreqGen\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"frequencyGeneratorQuart:modfreqGen\|Mult0\"" {  } { { "frequencyGeneratorQuart.v" "Mult0" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585671527936 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1585671527936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "midiSelection:generateStepSizeForNote3\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"midiSelection:generateStepSizeForNote3\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585671528073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "midiSelection:generateStepSizeForNote3\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"midiSelection:generateStepSizeForNote3\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/sinepin.rom0_midiSelection_be2e2d94.hdl.mif " "Parameter \"INIT_FILE\" = \"db/sinepin.rom0_midiSelection_be2e2d94.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585671528074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh71 " "Found entity 1: altsyncram_eh71" {  } { { "db/altsyncram_eh71.tdf" "" { Text "/home/johnny/fpga projects/sinepin/db/altsyncram_eh71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671528137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671528137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequencyGeneratorQuart:freqGen3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"frequencyGeneratorQuart:freqGen3\|lpm_mult:Mult0\"" {  } { { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequencyGeneratorQuart:freqGen3\|lpm_mult:Mult0 " "Instantiated megafunction \"frequencyGeneratorQuart:freqGen3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528196 ""}  } { { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585671528196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mat " "Found entity 1: mult_mat" {  } { { "db/mult_mat.tdf" "" { Text "/home/johnny/fpga projects/sinepin/db/mult_mat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671528252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671528252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\"" {  } { { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0 " "Instantiated megafunction \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528288 ""}  } { { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1585671528288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|multcore:mult_core frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ach.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ach.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ach " "Found entity 1: add_sub_ach" {  } { { "db/add_sub_ach.tdf" "" { Text "/home/johnny/fpga projects/sinepin/db/add_sub_ach.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585671528400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585671528400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|altshift:external_latency_ffs frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"frequencyGeneratorQuart:modfreqGen\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "frequencyGeneratorQuart.v" "" { Text "/home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585671528408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585671528605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 17:18:48 2020 " "Processing ended: Tue Mar 31 17:18:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585671528605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585671528605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585671528605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585671528605 ""}
