{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@71:81@HdlIdDef", "   wire [2047:0]    vgpr_source1_data_i;\n\n   //////////////////////////////////////////////CHANGE\n   // create a ff for holding the issue_stall signal\n   reg freez;\n   wire set_freez, clr_freez;\n   always @ (posedge clk, posedge rst) begin\n     if(rst) begin\n       freez <= 0;\n     end\n     else if(set_freez) begin\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@71:81", "   wire [2047:0]    vgpr_source1_data_i;\n\n   //////////////////////////////////////////////CHANGE\n   // create a ff for holding the issue_stall signal\n   reg freez;\n   wire set_freez, clr_freez;\n   always @ (posedge clk, posedge rst) begin\n     if(rst) begin\n       freez <= 0;\n     end\n     else if(set_freez) begin\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@70:80", "   ///////////////////////////////////////////////CHANGE\n   wire [2047:0]    vgpr_source1_data_i;\n\n   //////////////////////////////////////////////CHANGE\n   // create a ff for holding the issue_stall signal\n   reg freez;\n   wire set_freez, clr_freez;\n   always @ (posedge clk, posedge rst) begin\n     if(rst) begin\n       freez <= 0;\n     end\n"]], "Diff Content": {"Delete": [[76, "   wire set_freez, clr_freez;\n"]], "Add": []}}