#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  4 21:53:34 2021
# Process ID: 15464
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4008 C:\Users\Vrael\Desktop\FFT_Project\module_sim\ip_repo\edit_fft_ip_core_rg_v1_0.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivadoipx::open_ipxact_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/src/Main_Module.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_M00_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0_S00_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/src/Main_Module.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near "+". [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0\hdl/fft_ip_core_rg_v1_0.v:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "+". [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/hdl/fft_ip_core_rg_v1_0.v:86]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/fft_ip_core_rg_v1_0.v'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
WARNING: [IP_Flow 19-3432] UI File c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3432] UI File c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0 c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
set_property core_revision 3 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0'
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/xgui/fft_ip_core_rg_v1_0.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/edit_fft_ip_core_rg_v1_0.srcs/sources_1/imports/fft_ip_core_rg_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 22:20:24 2021...
