{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766168629526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766168629532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 23:53:48 2025 " "Processing started: Fri Dec 19 23:53:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766168629532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766168629532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arise_Ember -c Arise_Ember " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arise_Ember -c Arise_Ember" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766168629534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../mem.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/thread.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/thread.v" { { "Info" "ISGN_ENTITY_NAME" "1 thread " "Found entity 1: thread" {  } { { "../thread.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/thread.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/istate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/istate.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_state " "Found entity 1: internal_state" {  } { { "../istate.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/istate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/AkshuDev/CPUs/Arise/Ember/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/AkshuDev/CPUs/Arise/Ember/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766168630676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766168630676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766168630922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_en core.v(26) " "Verilog HDL or VHDL warning at core.v(26): object \"alu_en\" assigned a value but never read" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766168630950 "|core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l1i_addr core.v(163) " "Verilog HDL Always Construct warning at core.v(163): inferring latch(es) for variable \"l1i_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766168630971 "|core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l1d_addr core.v(163) " "Verilog HDL Always Construct warning at core.v(163): inferring latch(es) for variable \"l1d_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 163 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766168630972 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[0\] core.v(194) " "Inferred latch for \"l1d_addr\[0\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630986 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[1\] core.v(194) " "Inferred latch for \"l1d_addr\[1\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630986 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[2\] core.v(194) " "Inferred latch for \"l1d_addr\[2\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630987 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[3\] core.v(194) " "Inferred latch for \"l1d_addr\[3\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630987 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[4\] core.v(194) " "Inferred latch for \"l1d_addr\[4\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630988 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[5\] core.v(194) " "Inferred latch for \"l1d_addr\[5\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630988 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[6\] core.v(194) " "Inferred latch for \"l1d_addr\[6\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630988 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[7\] core.v(194) " "Inferred latch for \"l1d_addr\[7\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630989 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[8\] core.v(194) " "Inferred latch for \"l1d_addr\[8\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630989 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[9\] core.v(194) " "Inferred latch for \"l1d_addr\[9\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630990 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[10\] core.v(194) " "Inferred latch for \"l1d_addr\[10\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630990 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[11\] core.v(194) " "Inferred latch for \"l1d_addr\[11\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630990 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[12\] core.v(194) " "Inferred latch for \"l1d_addr\[12\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630991 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[13\] core.v(194) " "Inferred latch for \"l1d_addr\[13\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630991 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[14\] core.v(194) " "Inferred latch for \"l1d_addr\[14\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630992 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[15\] core.v(194) " "Inferred latch for \"l1d_addr\[15\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630993 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[16\] core.v(194) " "Inferred latch for \"l1d_addr\[16\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630993 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[17\] core.v(194) " "Inferred latch for \"l1d_addr\[17\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630994 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[18\] core.v(194) " "Inferred latch for \"l1d_addr\[18\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630994 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[19\] core.v(194) " "Inferred latch for \"l1d_addr\[19\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630995 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[20\] core.v(194) " "Inferred latch for \"l1d_addr\[20\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630996 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[21\] core.v(194) " "Inferred latch for \"l1d_addr\[21\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630996 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[22\] core.v(194) " "Inferred latch for \"l1d_addr\[22\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630997 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[23\] core.v(194) " "Inferred latch for \"l1d_addr\[23\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630997 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[24\] core.v(194) " "Inferred latch for \"l1d_addr\[24\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630997 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[25\] core.v(194) " "Inferred latch for \"l1d_addr\[25\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630998 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[26\] core.v(194) " "Inferred latch for \"l1d_addr\[26\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630999 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[27\] core.v(194) " "Inferred latch for \"l1d_addr\[27\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168630999 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[28\] core.v(194) " "Inferred latch for \"l1d_addr\[28\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631000 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[29\] core.v(194) " "Inferred latch for \"l1d_addr\[29\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631002 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[30\] core.v(194) " "Inferred latch for \"l1d_addr\[30\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631003 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[31\] core.v(194) " "Inferred latch for \"l1d_addr\[31\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631003 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[32\] core.v(194) " "Inferred latch for \"l1d_addr\[32\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631004 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[33\] core.v(194) " "Inferred latch for \"l1d_addr\[33\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631005 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[34\] core.v(194) " "Inferred latch for \"l1d_addr\[34\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631005 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[35\] core.v(194) " "Inferred latch for \"l1d_addr\[35\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631006 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[36\] core.v(194) " "Inferred latch for \"l1d_addr\[36\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631007 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[37\] core.v(194) " "Inferred latch for \"l1d_addr\[37\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631007 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[38\] core.v(194) " "Inferred latch for \"l1d_addr\[38\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631007 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[39\] core.v(194) " "Inferred latch for \"l1d_addr\[39\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631008 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[40\] core.v(194) " "Inferred latch for \"l1d_addr\[40\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631008 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[41\] core.v(194) " "Inferred latch for \"l1d_addr\[41\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631008 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[42\] core.v(194) " "Inferred latch for \"l1d_addr\[42\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631009 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[43\] core.v(194) " "Inferred latch for \"l1d_addr\[43\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631011 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[44\] core.v(194) " "Inferred latch for \"l1d_addr\[44\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631011 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[45\] core.v(194) " "Inferred latch for \"l1d_addr\[45\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631012 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[46\] core.v(194) " "Inferred latch for \"l1d_addr\[46\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631012 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[47\] core.v(194) " "Inferred latch for \"l1d_addr\[47\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631014 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[48\] core.v(194) " "Inferred latch for \"l1d_addr\[48\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631014 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[49\] core.v(194) " "Inferred latch for \"l1d_addr\[49\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631017 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[50\] core.v(194) " "Inferred latch for \"l1d_addr\[50\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631018 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[51\] core.v(194) " "Inferred latch for \"l1d_addr\[51\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631019 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[52\] core.v(194) " "Inferred latch for \"l1d_addr\[52\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631019 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[53\] core.v(194) " "Inferred latch for \"l1d_addr\[53\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631020 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[54\] core.v(194) " "Inferred latch for \"l1d_addr\[54\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631020 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[55\] core.v(194) " "Inferred latch for \"l1d_addr\[55\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631022 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[56\] core.v(194) " "Inferred latch for \"l1d_addr\[56\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631023 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[57\] core.v(194) " "Inferred latch for \"l1d_addr\[57\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631024 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[58\] core.v(194) " "Inferred latch for \"l1d_addr\[58\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631025 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[59\] core.v(194) " "Inferred latch for \"l1d_addr\[59\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631027 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[60\] core.v(194) " "Inferred latch for \"l1d_addr\[60\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631027 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[61\] core.v(194) " "Inferred latch for \"l1d_addr\[61\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631028 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[62\] core.v(194) " "Inferred latch for \"l1d_addr\[62\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631029 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1d_addr\[63\] core.v(194) " "Inferred latch for \"l1d_addr\[63\]\" at core.v(194)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631029 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[0\] core.v(186) " "Inferred latch for \"l1i_addr\[0\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631031 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[1\] core.v(186) " "Inferred latch for \"l1i_addr\[1\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631031 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[2\] core.v(186) " "Inferred latch for \"l1i_addr\[2\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631032 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[3\] core.v(186) " "Inferred latch for \"l1i_addr\[3\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631032 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[4\] core.v(186) " "Inferred latch for \"l1i_addr\[4\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631035 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[5\] core.v(186) " "Inferred latch for \"l1i_addr\[5\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631035 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[6\] core.v(186) " "Inferred latch for \"l1i_addr\[6\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631035 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[7\] core.v(186) " "Inferred latch for \"l1i_addr\[7\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631036 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[8\] core.v(186) " "Inferred latch for \"l1i_addr\[8\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631037 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[9\] core.v(186) " "Inferred latch for \"l1i_addr\[9\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631037 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[10\] core.v(186) " "Inferred latch for \"l1i_addr\[10\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631038 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[11\] core.v(186) " "Inferred latch for \"l1i_addr\[11\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631038 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[12\] core.v(186) " "Inferred latch for \"l1i_addr\[12\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631038 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[13\] core.v(186) " "Inferred latch for \"l1i_addr\[13\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631039 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[14\] core.v(186) " "Inferred latch for \"l1i_addr\[14\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631039 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[15\] core.v(186) " "Inferred latch for \"l1i_addr\[15\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631040 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[16\] core.v(186) " "Inferred latch for \"l1i_addr\[16\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631040 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[17\] core.v(186) " "Inferred latch for \"l1i_addr\[17\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631041 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[18\] core.v(186) " "Inferred latch for \"l1i_addr\[18\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631041 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[19\] core.v(186) " "Inferred latch for \"l1i_addr\[19\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631042 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[20\] core.v(186) " "Inferred latch for \"l1i_addr\[20\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631042 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[21\] core.v(186) " "Inferred latch for \"l1i_addr\[21\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631042 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[22\] core.v(186) " "Inferred latch for \"l1i_addr\[22\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631043 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[23\] core.v(186) " "Inferred latch for \"l1i_addr\[23\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631043 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[24\] core.v(186) " "Inferred latch for \"l1i_addr\[24\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631044 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[25\] core.v(186) " "Inferred latch for \"l1i_addr\[25\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631045 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[26\] core.v(186) " "Inferred latch for \"l1i_addr\[26\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631045 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[27\] core.v(186) " "Inferred latch for \"l1i_addr\[27\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631045 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[28\] core.v(186) " "Inferred latch for \"l1i_addr\[28\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631046 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[29\] core.v(186) " "Inferred latch for \"l1i_addr\[29\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631046 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[30\] core.v(186) " "Inferred latch for \"l1i_addr\[30\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631047 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[31\] core.v(186) " "Inferred latch for \"l1i_addr\[31\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631047 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[32\] core.v(186) " "Inferred latch for \"l1i_addr\[32\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631048 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[33\] core.v(186) " "Inferred latch for \"l1i_addr\[33\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631048 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[34\] core.v(186) " "Inferred latch for \"l1i_addr\[34\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631049 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[35\] core.v(186) " "Inferred latch for \"l1i_addr\[35\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631051 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[36\] core.v(186) " "Inferred latch for \"l1i_addr\[36\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631051 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[37\] core.v(186) " "Inferred latch for \"l1i_addr\[37\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631052 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[38\] core.v(186) " "Inferred latch for \"l1i_addr\[38\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631052 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[39\] core.v(186) " "Inferred latch for \"l1i_addr\[39\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631053 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[40\] core.v(186) " "Inferred latch for \"l1i_addr\[40\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631053 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[41\] core.v(186) " "Inferred latch for \"l1i_addr\[41\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631054 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[42\] core.v(186) " "Inferred latch for \"l1i_addr\[42\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631054 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[43\] core.v(186) " "Inferred latch for \"l1i_addr\[43\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631055 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[44\] core.v(186) " "Inferred latch for \"l1i_addr\[44\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631055 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[45\] core.v(186) " "Inferred latch for \"l1i_addr\[45\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631056 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[46\] core.v(186) " "Inferred latch for \"l1i_addr\[46\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631056 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[47\] core.v(186) " "Inferred latch for \"l1i_addr\[47\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631057 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[48\] core.v(186) " "Inferred latch for \"l1i_addr\[48\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631057 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[49\] core.v(186) " "Inferred latch for \"l1i_addr\[49\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631058 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[50\] core.v(186) " "Inferred latch for \"l1i_addr\[50\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631059 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[51\] core.v(186) " "Inferred latch for \"l1i_addr\[51\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631059 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[52\] core.v(186) " "Inferred latch for \"l1i_addr\[52\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631059 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[53\] core.v(186) " "Inferred latch for \"l1i_addr\[53\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631060 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[54\] core.v(186) " "Inferred latch for \"l1i_addr\[54\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631060 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[55\] core.v(186) " "Inferred latch for \"l1i_addr\[55\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631064 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[56\] core.v(186) " "Inferred latch for \"l1i_addr\[56\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631065 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[57\] core.v(186) " "Inferred latch for \"l1i_addr\[57\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631066 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[58\] core.v(186) " "Inferred latch for \"l1i_addr\[58\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631066 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[59\] core.v(186) " "Inferred latch for \"l1i_addr\[59\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631067 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[60\] core.v(186) " "Inferred latch for \"l1i_addr\[60\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766168631068 "|core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l1i_addr\[61\] core.v(186) " "Inferred latch for \"l1i_addr\[61\]\" at core.v(186)" {  } { { "../core.v" "" { Text "/home/AkshuDev/CPUs/Arise/Ember/core.v" 186 0 0 } }  } 0 10041 "I