{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450184246021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450184246025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 13:57:25 2015 " "Processing started: Tue Dec 15 13:57:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450184246025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450184246025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chenillard_pwm_adc -c chenillard_pwm_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off chenillard_pwm_adc -c chenillard_pwm_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450184246026 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450184246473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257081 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184257081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257084 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184257084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184257087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm-chenillard_arch " "Found design unit 1: chenillard_pwm-chenillard_arch" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257089 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm " "Found entity 1: chenillard_pwm" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184257089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/adc/adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/adc/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-logic " "Found design unit 1: adc-logic" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257091 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adc_quad_segment_cfg " "Found design unit 2: adc_quad_segment_cfg" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257091 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184257091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenillard_pwm_adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file chenillard_pwm_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm_adc-chenillard_pwm_adc_arch " "Found design unit 1: chenillard_pwm_adc-chenillard_pwm_adc_arch" {  } { { "chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257093 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 chenillard_pwm_adc_cfg " "Found design unit 2: chenillard_pwm_adc_cfg" {  } { { "chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257093 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm_adc " "Found entity 1: chenillard_pwm_adc" {  } { { "chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450184257093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450184257093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chenillard_pwm_adc " "Elaborating entity \"chenillard_pwm_adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450184257127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chenillard_pwm chenillard_pwm:chenillard_pwm_entity " "Elaborating entity \"chenillard_pwm\" for hierarchy \"chenillard_pwm:chenillard_pwm_entity\"" {  } { { "chenillard_pwm_adc.vhd" "chenillard_pwm_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184257129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena chenillard_pwm.vhd(49) " "VHDL Process Statement warning at chenillard_pwm.vhd(49): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450184257133 "|chenillard_pwm_adc|chenillard_pwm:chenillard_pwm_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm " "Elaborating entity \"single_pwm\" for hierarchy \"chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm\"" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "\\pwms:0:pwm" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184257133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adc adc:adc_entity C:adc_quad_segment_cfg " "Elaborating entity \"adc\" using architecture \"C:adc_quad_segment_cfg\" for hierarchy \"adc:adc_entity\"" {  } { { "chenillard_pwm_adc.vhd" "adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450184257141 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds_output adc.vhd(79) " "VHDL Process Statement warning at adc.vhd(79): inferring latch(es) for signal or variable \"leds_output\", which holds its previous value in one or more paths through the process" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1450184257148 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[0\] adc.vhd(79) " "Inferred latch for \"leds_output\[0\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257157 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[1\] adc.vhd(79) " "Inferred latch for \"leds_output\[1\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257157 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[2\] adc.vhd(79) " "Inferred latch for \"leds_output\[2\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257157 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[3\] adc.vhd(79) " "Inferred latch for \"leds_output\[3\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257157 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[4\] adc.vhd(79) " "Inferred latch for \"leds_output\[4\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257158 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[5\] adc.vhd(79) " "Inferred latch for \"leds_output\[5\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257158 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[6\] adc.vhd(79) " "Inferred latch for \"leds_output\[6\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257158 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_output\[7\] adc.vhd(79) " "Inferred latch for \"leds_output\[7\]\" at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257158 "|chenillard_pwm_adc|adc:adc_entity"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[7\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[7\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257167 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "adc.vhd(79) " "Constant driver at adc.vhd(79)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 79 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1450184257167 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[6\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[6\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257167 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[5\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[5\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257168 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[4\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[4\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257168 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[3\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[3\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257168 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[2\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[2\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257168 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[1\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[1\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257168 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds_output\[0\] adc.vhd(203) " "Can't resolve multiple constant drivers for net \"leds_output\[0\]\" at adc.vhd(203)" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 203 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450184257168 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "adc:adc_entity " "Can't elaborate user hierarchy \"adc:adc_entity\"" {  } { { "chenillard_pwm_adc.vhd" "adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 78 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450184257170 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450184257308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 15 13:57:37 2015 " "Processing ended: Tue Dec 15 13:57:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450184257308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450184257308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450184257308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450184257308 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 3 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450184257912 ""}
