
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.61

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.32 source latency div_counter[6]$_SDFFE_PN0P_/CLK ^
  -0.32 target latency counter[2]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: div_counter[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input26/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.08    0.13    0.33 v input26/X (sky130_fd_sc_hd__clkbuf_2)
                                         net26 (net)
                  0.08    0.00    0.33 v _341_/B1_N (sky130_fd_sc_hd__a21boi_0)
     1    0.00    0.04    0.13    0.46 v _341_/Y (sky130_fd_sc_hd__a21boi_0)
                                         _015_ (net)
                  0.04    0.00    0.46 v div_counter[1]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.13    0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.13    0.00    0.32 ^ div_counter[1]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.13    0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.32 ^ div_counter[14]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.67 ^ div_counter[14]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         div_counter[14] (net)
                  0.07    0.00    0.67 ^ _220_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.07    0.73 v _220_/Y (sky130_fd_sc_hd__inv_1)
                                         _165_ (net)
                  0.05    0.00    0.73 v _381_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.12    0.33    1.06 ^ _381_/SUM (sky130_fd_sc_hd__ha_1)
                                         _167_ (net)
                  0.12    0.00    1.06 ^ _234_/D (sky130_fd_sc_hd__nand4_2)
     4    0.01    0.14    0.17    1.23 v _234_/Y (sky130_fd_sc_hd__nand4_2)
                                         _025_ (net)
                  0.14    0.00    1.23 v _262_/A (sky130_fd_sc_hd__nor4_2)
     2    0.01    0.38    0.43    1.66 ^ _262_/Y (sky130_fd_sc_hd__nor4_2)
                                         _053_ (net)
                  0.38    0.00    1.66 ^ _263_/B1_N (sky130_fd_sc_hd__o21bai_1)
     1    0.01    0.25    0.22    1.89 ^ _263_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _054_ (net)
                  0.25    0.00    1.89 ^ _264_/B1 (sky130_fd_sc_hd__a31oi_4)
     5    0.02    0.11    0.08    1.97 v _264_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _055_ (net)
                  0.11    0.00    1.97 v _271_/A (sky130_fd_sc_hd__buf_6)
    10    0.03    0.04    0.16    2.13 v _271_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.04    0.00    2.13 v _305_/A1 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.31    0.33    2.46 ^ _305_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _089_ (net)
                  0.31    0.00    2.46 ^ _306_/B1 (sky130_fd_sc_hd__o41ai_1)
     1    0.00    0.10    0.14    2.60 v _306_/Y (sky130_fd_sc_hd__o41ai_1)
                                         _007_ (net)
                  0.10    0.00    2.60 v counter[7]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.60   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.13    0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.13    0.00    5.32 ^ counter[7]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.32   clock reconvergence pessimism
                         -0.11    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.13    0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.32 ^ div_counter[14]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.67 ^ div_counter[14]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         div_counter[14] (net)
                  0.07    0.00    0.67 ^ _220_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.05    0.07    0.73 v _220_/Y (sky130_fd_sc_hd__inv_1)
                                         _165_ (net)
                  0.05    0.00    0.73 v _381_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.12    0.33    1.06 ^ _381_/SUM (sky130_fd_sc_hd__ha_1)
                                         _167_ (net)
                  0.12    0.00    1.06 ^ _234_/D (sky130_fd_sc_hd__nand4_2)
     4    0.01    0.14    0.17    1.23 v _234_/Y (sky130_fd_sc_hd__nand4_2)
                                         _025_ (net)
                  0.14    0.00    1.23 v _262_/A (sky130_fd_sc_hd__nor4_2)
     2    0.01    0.38    0.43    1.66 ^ _262_/Y (sky130_fd_sc_hd__nor4_2)
                                         _053_ (net)
                  0.38    0.00    1.66 ^ _263_/B1_N (sky130_fd_sc_hd__o21bai_1)
     1    0.01    0.25    0.22    1.89 ^ _263_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _054_ (net)
                  0.25    0.00    1.89 ^ _264_/B1 (sky130_fd_sc_hd__a31oi_4)
     5    0.02    0.11    0.08    1.97 v _264_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _055_ (net)
                  0.11    0.00    1.97 v _271_/A (sky130_fd_sc_hd__buf_6)
    10    0.03    0.04    0.16    2.13 v _271_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.04    0.00    2.13 v _305_/A1 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.31    0.33    2.46 ^ _305_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _089_ (net)
                  0.31    0.00    2.46 ^ _306_/B1 (sky130_fd_sc_hd__o41ai_1)
     1    0.00    0.10    0.14    2.60 v _306_/Y (sky130_fd_sc_hd__o41ai_1)
                                         _007_ (net)
                  0.10    0.00    2.60 v counter[7]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.60   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.13    0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.13    0.00    5.32 ^ counter[7]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.32   clock reconvergence pessimism
                         -0.11    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1046788692474365

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.487615942955017

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7426

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.025972533971071243

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.02930700220167637

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8862

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ div_counter[14]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.35    0.67 ^ div_counter[14]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    0.73 v _220_/Y (sky130_fd_sc_hd__inv_1)
   0.33    1.06 ^ _381_/SUM (sky130_fd_sc_hd__ha_1)
   0.17    1.23 v _234_/Y (sky130_fd_sc_hd__nand4_2)
   0.43    1.66 ^ _262_/Y (sky130_fd_sc_hd__nor4_2)
   0.22    1.89 ^ _263_/Y (sky130_fd_sc_hd__o21bai_1)
   0.08    1.97 v _264_/Y (sky130_fd_sc_hd__a31oi_4)
   0.16    2.13 v _271_/X (sky130_fd_sc_hd__buf_6)
   0.33    2.46 ^ _305_/Y (sky130_fd_sc_hd__o311ai_0)
   0.14    2.60 v _306_/Y (sky130_fd_sc_hd__o41ai_1)
   0.00    2.60 v counter[7]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
           2.60   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.32 ^ counter[7]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.32   clock reconvergence pessimism
  -0.11    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -2.60   data arrival time
---------------------------------------------------------
           2.61   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ counter[7]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.40    0.72 ^ counter[7]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.10    0.82 v _306_/Y (sky130_fd_sc_hd__o41ai_1)
   0.00    0.82 v counter[7]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.82   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ counter[7]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.32   clock reconvergence pessimism
  -0.03    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.82   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3180

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3179

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.5996

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.6057

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
100.234651

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.01e-04   2.72e-06   2.02e-10   2.04e-04  58.0%
Combinational          2.56e-05   3.18e-05   5.23e-10   5.75e-05  16.3%
Clock                  3.12e-05   5.90e-05   1.50e-11   9.02e-05  25.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.58e-04   9.35e-05   7.40e-10   3.52e-04 100.0%
                          73.4%      26.6%       0.0%
