
*** Running vivado
    with args -log design_1_sample_generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sample_generator_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_sample_generator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaehee2/Documents/gitrepos/fpga/sample_generator/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_sample_generator_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24802 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1721.250 ; gain = 208.570 ; free physical = 1985 ; free virtual = 8805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sample_generator_0_0' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_sample_generator_0_0/synth/design_1_sample_generator_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'sample_generator_v1_0' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sample_generator_v1_0_M_AXIS' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0_M_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sample_generator_v1_0_M_AXIS' (1#1) [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0_M_AXIS.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TDATA' does not match port width (32) of module 'sample_generator_v1_0_M_AXIS' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXIS_TSTRB' does not match port width (4) of module 'sample_generator_v1_0_M_AXIS' [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0.v:70]
WARNING: [Synth 8-3848] Net m_axis_treadyW in module/entity sample_generator_v1_0 does not have driver. [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0.v:72]
INFO: [Synth 8-6155] done synthesizing module 'sample_generator_v1_0' (2#1) [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/b952/hdl/sample_generator_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sample_generator_0_0' (3#1) [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_sample_generator_0_0/synth/design_1_sample_generator_0_0.v:56]
WARNING: [Synth 8-3331] design sample_generator_v1_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design sample_generator_v1_0 has unconnected port s_axis_aresetn
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1783.000 ; gain = 270.320 ; free physical = 2026 ; free virtual = 8846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1783.000 ; gain = 270.320 ; free physical = 2015 ; free virtual = 8834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1791.004 ; gain = 278.324 ; free physical = 2015 ; free virtual = 8834
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.910 ; gain = 287.230 ; free physical = 2004 ; free virtual = 8824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sample_generator_v1_0_M_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sample_generator_v1_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_sample_generator_0_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design design_1_sample_generator_0_0 has unconnected port s_axis_aresetn
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter0_inferred /\inst/sample_generator_v1_0_M_AXIS_inst/packetCounter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\inst/sample_generator_v1_0_M_AXIS_inst/counterR_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1868 ; free virtual = 8575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1868 ; free virtual = 8574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1867 ; free virtual = 8574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     2|
|3     |LUT2   |    38|
|4     |LUT3   |    14|
|5     |LUT4   |     3|
|6     |LUT5   |     1|
|7     |LUT6   |     5|
|8     |FDRE   |    10|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |    76|
|2     |  inst                                |sample_generator_v1_0        |    40|
|3     |    sample_generator_v1_0_M_AXIS_inst |sample_generator_v1_0_M_AXIS |    40|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1861 ; free virtual = 8573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.199 ; gain = 438.520 ; free physical = 1863 ; free virtual = 8575
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.207 ; gain = 438.520 ; free physical = 1863 ; free virtual = 8575
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.137 ; gain = 0.000 ; free physical = 1937 ; free virtual = 8643
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.820 ; gain = 0.000 ; free physical = 1853 ; free virtual = 8557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2089.820 ; gain = 583.195 ; free physical = 1988 ; free virtual = 8693
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.820 ; gain = 0.000 ; free physical = 1988 ; free virtual = 8693
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.runs/design_1_sample_generator_0_0_synth_1/design_1_sample_generator_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.816 ; gain = 400.996 ; free physical = 1805 ; free virtual = 8365
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sample_generator_0_0, cache-ID = 09509971338da9fd
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.816 ; gain = 0.000 ; free physical = 1801 ; free virtual = 8361
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.runs/design_1_sample_generator_0_0_synth_1/design_1_sample_generator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sample_generator_0_0_utilization_synth.rpt -pb design_1_sample_generator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 10:51:50 2020...
