Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0xcd23675e

Warning: unmatched constraint 'HSYNC' (on line 10)
Warning: unmatched constraint 'P2' (on line 11)
Warning: unmatched constraint 'DTR' (on line 12)
Warning: unmatched constraint 'CTS' (on line 13)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD0' to bel 'X0/Y27/io0'
Info: constrained 'RXD0' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 19)
Warning: unmatched constraint 'GREEN4' (on line 20)
Warning: unmatched constraint 'GREEN1' (on line 21)
Warning: unmatched constraint 'GREEN0' (on line 22)
Warning: unmatched constraint 'BLUE3' (on line 23)
Warning: unmatched constraint 'BLUE2' (on line 24)
Warning: unmatched constraint 'BLUE1' (on line 25)
Warning: unmatched constraint 'BLUE0' (on line 26)
Info: constrained 'GPOUT4' to bel 'X0/Y17/io0'
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'GPOUT5' to bel 'X0/Y16/io0'
Warning: unmatched constraint 'P23' (on line 31)
Info: constrained 'GPOUT6' to bel 'X0/Y12/io0'
Info: constrained 'GPOUT7' to bel 'X0/Y11/io1'
Info: constrained 'ADC_CS' to bel 'X0/Y11/io0'
Warning: unmatched constraint 'SDA' (on line 36)
Warning: unmatched constraint 'SCL' (on line 37)
Info: constrained 'BME680_CS' to bel 'X0/Y5/io1'
Warning: unmatched constraint 'P32' (on line 40)
Warning: unmatched constraint 'P33' (on line 41)
Warning: unmatched constraint 'P34' (on line 42)
Info: constrained 'ICE_SCK' to bel 'X4/Y0/io0'
Info: constrained 'ICE_MISO' to bel 'X4/Y0/io1'
Info: constrained 'ICE_MOSI' to bel 'X6/Y0/io1'
Warning: unmatched constraint 'P41' (on line 50)
Warning: unmatched constraint 'P42' (on line 51)
Warning: unmatched constraint 'P43' (on line 52)
Warning: unmatched constraint 'P44' (on line 53)
Warning: unmatched constraint 'P45' (on line 54)
Warning: unmatched constraint 'P47' (on line 56)
Warning: unmatched constraint 'P48' (on line 57)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 61)
Warning: unmatched constraint 'P56' (on line 62)
Warning: unmatched constraint 'P60' (on line 64)
Warning: unmatched constraint 'P61' (on line 65)
Warning: unmatched constraint 'P62' (on line 66)
Warning: unmatched constraint 'MB1' (on line 67)
Warning: unmatched constraint 'MB0' (on line 68)
Warning: unmatched constraint 'MOSI' (on line 73)
Warning: unmatched constraint 'MISO' (on line 74)
Warning: unmatched constraint 'SCK' (on line 76)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Warning: unmatched constraint 'P73' (on line 84)
Warning: unmatched constraint 'P74' (on line 85)
Warning: unmatched constraint 'P75' (on line 86)
Warning: unmatched constraint 'P76' (on line 87)
Warning: unmatched constraint 'P78' (on line 89)
Warning: unmatched constraint 'P79' (on line 90)
Info: constrained 'GPIN0' to bel 'X33/Y4/io1'
Info: constrained 'GPIN1' to bel 'X33/Y5/io0'
Info: constrained 'GPIN2' to bel 'X33/Y5/io1'
Info: constrained 'GPIN3' to bel 'X33/Y6/io0'
Info: constrained 'GPIN4' to bel 'X33/Y6/io1'
Info: constrained 'GPIN5' to bel 'X33/Y10/io1'
Info: constrained 'GPIN6' to bel 'X33/Y14/io1'
Info: constrained 'GPIN7' to bel 'X33/Y15/io0'
Warning: unmatched constraint 'P90' (on line 102)
Warning: unmatched constraint 'P91' (on line 103)
Warning: unmatched constraint 'P93' (on line 105)
Warning: unmatched constraint 'P94' (on line 106)
Warning: unmatched constraint 'P95' (on line 107)
Warning: unmatched constraint 'P96' (on line 108)
Warning: unmatched constraint 'P97' (on line 109)
Warning: unmatched constraint 'P98' (on line 110)
Warning: unmatched constraint 'P99' (on line 111)
Warning: unmatched constraint 'P101' (on line 113)
Warning: unmatched constraint 'P102' (on line 114)
Warning: unmatched constraint 'P104' (on line 116)
Warning: unmatched constraint 'P105' (on line 117)
Warning: unmatched constraint 'P106' (on line 118)
Warning: unmatched constraint 'P107' (on line 119)
Info: constrained 'LoRA_MOSI' to bel 'X31/Y33/io1'
Info: constrained 'LoRA_MISO' to bel 'X30/Y33/io1'
Info: constrained 'LoRA_CS' to bel 'X29/Y33/io1'
Info: constrained 'LoRA_SCK' to bel 'X28/Y33/io1'
Info: constrained 'LoRA_RST' to bel 'X26/Y33/io1'
Warning: unmatched constraint 'P120' (on line 129)
Info: constrained 'RXD2' to bel 'X25/Y33/io0'
Warning: unmatched constraint 'P122' (on line 131)
Info: constrained 'TXD2' to bel 'X20/Y33/io0'
Warning: unmatched constraint 'P125' (on line 134)
Warning: unmatched constraint 'P128' (on line 136)
Warning: unmatched constraint 'P129' (on line 137)
Warning: unmatched constraint 'P130' (on line 139)
Warning: unmatched constraint 'P134' (on line 140)
Warning: unmatched constraint 'VSYNC' (on line 141)
Info: constrained 'GPOUT0' to bel 'X7/Y33/io1'
Info: constrained 'GPOUT1' to bel 'X7/Y33/io0'
Info: constrained 'GPOUT2' to bel 'X6/Y33/io1'
Info: constrained 'GPOUT3' to bel 'X6/Y33/io0'
Warning: unmatched constraint 'RED3' (on line 147)
Warning: unmatched constraint 'RED2' (on line 148)
Warning: unmatched constraint 'RED1' (on line 149)
Warning: unmatched constraint 'RED0' (on line 150)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2519 LCs used as LUT4 only
Info:      329 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      968 LCs used as DFF only
Info: Packing carries..
Info:      214 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1327)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 111)
Info: promoting reset [reset] (fanout 71)
Info: promoting sys1.wr_timer [reset] (fanout 33)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[6]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[10]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[4]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       70 LCs used to legalise carry chains.
Info: Checksum: 0xbfa020a4

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc50ad798

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4103/ 7680    53%
Info: 	        ICESTORM_RAM:    16/   32    50%
Info: 	               SB_IO:    34/  256    13%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 36 cells based on constraints.
Info: Creating initial analytic placement for 3589 cells, random placement wirelen = 110143.
Info:     at initial placer iter 0, wirelen = 1887
Info:     at initial placer iter 1, wirelen = 1573
Info:     at initial placer iter 2, wirelen = 2185
Info:     at initial placer iter 3, wirelen = 1571
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1675, spread = 28649, legal = 31331; time = 0.09s
Info:     at iteration #2, type ALL: wirelen solved = 2826, spread = 22243, legal = 25983; time = 0.10s
Info:     at iteration #3, type ALL: wirelen solved = 4235, spread = 21421, legal = 29942; time = 0.15s
Info:     at iteration #4, type ALL: wirelen solved = 5877, spread = 19994, legal = 30014; time = 0.15s
Info:     at iteration #5, type ALL: wirelen solved = 7374, spread = 19194, legal = 23161; time = 0.10s
Info:     at iteration #6, type ALL: wirelen solved = 9324, spread = 18310, legal = 24465; time = 0.11s
Info:     at iteration #7, type ALL: wirelen solved = 10134, spread = 17440, legal = 21976; time = 0.09s
Info:     at iteration #8, type ALL: wirelen solved = 10790, spread = 17578, legal = 21888; time = 0.09s
Info:     at iteration #9, type ALL: wirelen solved = 11332, spread = 16958, legal = 21527; time = 0.09s
Info:     at iteration #10, type ALL: wirelen solved = 11629, spread = 16649, legal = 21569; time = 0.09s
Info:     at iteration #11, type ALL: wirelen solved = 11878, spread = 16961, legal = 20959; time = 0.09s
Info:     at iteration #12, type ALL: wirelen solved = 12502, spread = 16535, legal = 26923; time = 0.80s
Info:     at iteration #13, type ALL: wirelen solved = 12412, spread = 16898, legal = 21894; time = 0.09s
Info:     at iteration #14, type ALL: wirelen solved = 12653, spread = 17001, legal = 20079; time = 0.08s
Info:     at iteration #15, type ALL: wirelen solved = 13119, spread = 16854, legal = 21464; time = 0.09s
Info:     at iteration #16, type ALL: wirelen solved = 13076, spread = 16884, legal = 20874; time = 0.08s
Info:     at iteration #17, type ALL: wirelen solved = 13442, spread = 16832, legal = 19740; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 13275, spread = 16967, legal = 20108; time = 0.08s
Info:     at iteration #19, type ALL: wirelen solved = 13467, spread = 17341, legal = 20725; time = 0.07s
Info:     at iteration #20, type ALL: wirelen solved = 13904, spread = 17353, legal = 20160; time = 0.07s
Info:     at iteration #21, type ALL: wirelen solved = 14065, spread = 17437, legal = 20314; time = 0.08s
Info:     at iteration #22, type ALL: wirelen solved = 14125, spread = 17670, legal = 20558; time = 0.07s
Info: HeAP Placer Time: 3.27s
Info:   of which solving equations: 1.22s
Info:   of which spreading cells: 0.23s
Info:   of which strict legalisation: 1.43s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1260, wirelen = 19740
Info:   at iteration #5: temp = 0.000000, timing cost = 1085, wirelen = 17475
Info:   at iteration #10: temp = 0.000000, timing cost = 1291, wirelen = 16848
Info:   at iteration #15: temp = 0.000000, timing cost = 1206, wirelen = 16435
Info:   at iteration #20: temp = 0.000000, timing cost = 1184, wirelen = 16290
Info:   at iteration #25: temp = 0.000000, timing cost = 1188, wirelen = 16183
Info:   at iteration #27: temp = 0.000000, timing cost = 1205, wirelen = 16185 
Info: SA placement time 2.59s

Info: Max frequency for clock 'clk_$glb_clk': 21.56 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'LoRA_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.06 ns
Info: Max delay <async>                    -> posedge LoRA_SCK$SB_IO_OUT: 1.75 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 15.23 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 2.15 ns
Info: Max delay posedge LoRA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 3.10 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 10.23 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 18476,  21667) |*+
Info: [ 21667,  24858) |**+
Info: [ 24858,  28049) |*****************************+
Info: [ 28049,  31240) |***************************************+
Info: [ 31240,  34431) |****+
Info: [ 34431,  37622) |**+
Info: [ 37622,  40813) | 
Info: [ 40813,  44004) |+
Info: [ 44004,  47195) |***+
Info: [ 47195,  50386) |*+
Info: [ 50386,  53577) |******************************+
Info: [ 53577,  56768) |******************+
Info: [ 56768,  59959) |***********************************+
Info: [ 59959,  63150) |*****************+
Info: [ 63150,  66341) |****************************+
Info: [ 66341,  69532) |************************************************************ 
Info: [ 69532,  72723) |*********************************+
Info: [ 72723,  75914) |***************************+
Info: [ 75914,  79105) |********************+
Info: [ 79105,  82296) |***************************************************+
Info: Checksum: 0x5385a12b

Info: Routing..
Info: Setting up routing queue.
Info: Routing 13019 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        0        999 |    0   999 |     12020
Info:       2000 |       16       1983 |   16   984 |     11038
Info:       3000 |       75       2924 |   59   941 |     10110
Info:       4000 |      159       3840 |   84   916 |      9250
Info:       5000 |      252       4747 |   93   907 |      8417
Info:       6000 |      363       5636 |  111   889 |      7594
Info:       7000 |      511       6488 |  148   852 |      6827
Info:       8000 |      703       7296 |  192   808 |      6104
Info:       9000 |      923       8076 |  220   780 |      5586
Info:      10000 |     1184       8815 |  261   739 |      5199
Info:      11000 |     1563       9436 |  379   621 |      4873
Info:      12000 |     1837      10162 |  274   726 |      4374
Info:      13000 |     2189      10810 |  352   648 |      4063
Info:      14000 |     2595      11404 |  406   594 |      3854
Info:      15000 |     2979      12020 |  384   616 |      3718
Info:      16000 |     3379      12620 |  400   600 |      3464
Info:      17000 |     3801      13198 |  422   578 |      3294
Info:      18000 |     4209      13790 |  408   592 |      3046
Info:      19000 |     4638      14361 |  429   571 |      2903
Info:      20000 |     4978      15021 |  340   660 |      2546
Info:      21000 |     5382      15617 |  404   596 |      2235
Info:      22000 |     5827      16172 |  445   555 |      1984
Info:      23000 |     6215      16784 |  388   612 |      1688
Info:      24000 |     6436      17563 |  221   779 |      1008
Info:      25000 |     6598      18401 |  162   838 |       246
Info:      25521 |     6721      18800 |  123   399 |         0
Info: Routing complete.
Info: Route time 8.37s
Info: Checksum: 0x023e490c

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.opvalid_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.7  2.2    Net sys1.cpu.opvalid budget 2.654000 ns (12,15) -> (13,21)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_3_LC.I2
Info:  0.4  2.6  Source sys1.cpu.rs1_SB_LUT4_O_3_LC.O
Info:  0.6  3.2    Net sys1.cpu.rs1[0] budget 1.692000 ns (13,21) -> (14,21)
Info:                Sink $nextpnr_ICESTORM_LC_14.I1
Info:  0.3  3.5  Source $nextpnr_ICESTORM_LC_14.COUT
Info:  0.0  3.5    Net $nextpnr_ICESTORM_LC_14$O budget 0.000000 ns (14,21) -> (14,21)
Info:                Sink sys1.cpu.rs1_SB_CARRY_CI$CARRY.CIN
Info:  0.1  3.6  Source sys1.cpu.rs1_SB_CARRY_CI$CARRY.COUT
Info:  0.3  3.9    Net sys1.cpu.rs1_SB_CARRY_CI_CO[2] budget 0.260000 ns (14,21) -> (14,21)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I3
Info:  0.3  4.2  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  2.3  6.4    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.384000 ns (14,21) -> (5,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  6.8  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  7.4    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.516000 ns (5,24) -> (6,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  0.4  7.8  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  8.4    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 1.516000 ns (6,24) -> (5,24)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.3  8.7  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  0.6  9.3    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3 budget 1.548000 ns (5,24) -> (6,23)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_LC.I3
Info:  0.3  9.6  Source sys1.cpu.regsQ1_SB_LUT4_O_31_LC.O
Info:  1.6 11.2    Net sys1.cpu.regsQ1[2] budget 2.265000 ns (6,23) -> (13,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.I1
Info:  0.3 11.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 11.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 11.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 11.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 11.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 11.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 11.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 11.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 12.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 12.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (13,22) -> (13,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 12.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 12.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (13,22) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 12.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 12.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 12.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 12.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 12.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 12.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1 13.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 13.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (13,23) -> (13,23)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (13,23) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 13.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 13.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 13.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 14.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 14.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (13,24) -> (13,24)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (13,24) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 14.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 14.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 14.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 15.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 15.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (13,25) -> (13,25)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 16.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 17.5    Net sys1.cpu.ldstaddr[31] budget 2.342000 ns (13,25) -> (13,20)
Info:                Sink sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3 17.8  Source sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 18.4    Net sys1.iramcs_SB_LUT4_O_I1 budget 1.515000 ns (13,20) -> (12,19)
Info:                Sink sys1.iramcs_SB_LUT4_O_LC.I1
Info:  0.4 18.8  Source sys1.iramcs_SB_LUT4_O_LC.O
Info:  1.6 20.4    Net sys1.iramcs budget 1.657000 ns (12,19) -> (9,15)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3 20.7  Source sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.7 22.4    Net sys1.ram0.wrlanes_SB_LUT4_O_I0 budget 1.636000 ns (9,15) -> (9,24)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_3_LC.I3
Info:  0.3 22.7  Source sys1.ram0.wrlanes_SB_LUT4_O_3_LC.O
Info:  2.0 24.8    Net sys1.ram0.wrlanes[0] budget 1.619000 ns (9,24) -> (8,25)
Info:                Sink sys1.ram0.ram_array.3.0.0_RAM.WCLKE
Info:  0.1 24.9  Setup sys1.ram0.ram_array.3.0.0_RAM.WCLKE
Info: 8.6 ns logic, 16.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source ICE_MISO$sb_io.D_IN_0
Info:  0.6  0.6    Net ICE_MISO$SB_IO_IN budget 82.864998 ns (4,0) -> (4,1)
Info:                Sink sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.1  Setup sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge LoRA_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source LoRA_MISO$sb_io.D_IN_0
Info:  1.3  1.3    Net LoRA_MISO$SB_IO_IN budget 82.864998 ns (30,33) -> (27,32)
Info:                Sink sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.7  Setup sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source GPIN7$sb_io.D_IN_0
Info:  3.0  3.0    Net GPIN7$SB_IO_IN budget 8.868000 ns (33,15) -> (3,16)
Info:                Sink GPIN7_SB_LUT4_I2_LC.I2
Info:  0.4  3.4  Source GPIN7_SB_LUT4_I2_LC.O
Info:  0.6  4.0    Net GPIN7_SB_LUT4_I2_O budget 2.929000 ns (3,16) -> (3,16)
Info:                Sink GPIN7_SB_LUT4_I2_O_SB_LUT4_I2_LC.I2
Info:  0.4  4.4  Source GPIN7_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  0.6  5.0    Net GPIN7_SB_LUT4_I2_O_SB_LUT4_I2_O budget 3.046000 ns (3,16) -> (3,16)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_27_I3_SB_LUT4_O_LC.I0
Info:  0.4  5.4  Source sys1.cpu.rdata_SB_LUT4_O_27_I3_SB_LUT4_O_LC.O
Info:  1.2  6.6    Net sys1.cpu.rdata_SB_LUT4_O_27_I3 budget 3.147000 ns (3,16) -> (7,16)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_27_I2_SB_LUT4_I2_LC.I3
Info:  0.3  6.9  Source sys1.cpu.rdata_SB_LUT4_O_27_I2_SB_LUT4_I2_LC.O
Info:  0.6  7.5    Net sys1.cpu.rdata_SB_LUT4_O_27_I2_SB_LUT4_I2_O budget 3.046000 ns (7,16) -> (7,16)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_27_I2_SB_LUT4_I2_O_SB_LUT4_I3_LC.I3
Info:  0.3  7.8  Source sys1.cpu.rdata_SB_LUT4_O_27_I2_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  1.3  9.1    Net sys1.cpu.rdata_SB_LUT4_O_27_I2_SB_LUT4_I2_O_SB_LUT4_I3_O budget 3.553000 ns (7,16) -> (9,13)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_6_I3_SB_LUT4_O_LC.I2
Info:  0.4  9.5  Source sys1.cpu.regsD_SB_LUT4_O_6_I3_SB_LUT4_O_LC.O
Info:  1.3 10.8    Net sys1.cpu.regsD_SB_LUT4_O_6_I3 budget 3.142000 ns (9,13) -> (10,18)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_LC.I0
Info:  0.4 11.3  Source sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_LC.O
Info:  0.6 11.9    Net sys1.cpu.regsD_SB_LUT4_O_13_I2 budget 3.117000 ns (10,18) -> (10,18)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_13_LC.I2
Info:  0.4 12.2  Source sys1.cpu.regsD_SB_LUT4_O_13_LC.O
Info:  2.5 14.7    Net sys1.cpu.regsD[21] budget 3.966000 ns (10,18) -> (14,28)
Info:                Sink sys1.cpu.regs[8]_SB_DFFE_Q_10_DFFLC.I0
Info:  0.5 15.2  Setup sys1.cpu.regs[8]_SB_DFFE_Q_10_DFFLC.I0
Info: 3.5 ns logic, 11.7 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi.sin_SB_DFF_Q_DFFLC.O
Info:  1.1  1.7    Net sys1.spi.sin budget 82.458000 ns (4,1) -> (4,5)
Info:                Sink sys1.spi.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.0  Setup sys1.spi.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge LoRA_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.O
Info:  2.3  2.9    Net sys1.spiLoRA.sin budget 82.458000 ns (27,32) -> (18,23)
Info:                Sink sys1.spiLoRA.sin_SB_LUT4_I3_LC.I3
Info:  0.3  3.2  Setup sys1.spiLoRA.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source sys1.spiLoRA_ctrl_SB_DFFE_Q_5_DFFLC.O
Info:  0.6  1.1    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1] budget 10.594000 ns (19,26) -> (20,26)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:  0.3  1.4  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  1.4    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (20,26) -> (20,26)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:  0.1  1.5  Source LoRA_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  1.5    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] budget 0.000000 ns (20,26) -> (20,26)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.CIN
Info:  0.1  1.6  Source LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.COUT
Info:  0.0  1.6    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (20,26) -> (20,26)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.1  1.8  Source LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.3  2.0    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4] budget 0.260000 ns (20,26) -> (20,26)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  2.3  Source LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.3  3.7    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O budget 10.919000 ns (20,26) -> (19,21)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  4.1  Source LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  4.7    Net LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 10.638000 ns (19,21) -> (19,22)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  0.4  5.1  Source LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  5.7    Net LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 10.678000 ns (19,22) -> (20,23)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  6.1  Source LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  6.7    Net LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 10.701000 ns (20,23) -> (20,23)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  0.4  7.1  Source LoRA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  7.6    Net LoRA_MOSI_SB_LUT4_O_I1 budget 10.701000 ns (20,23) -> (20,24)
Info:                Sink LoRA_MOSI_SB_LUT4_O_LC.I1
Info:  0.4  8.0  Source LoRA_MOSI_SB_LUT4_O_LC.O
Info:  2.6 10.7    Net LoRA_MOSI$SB_IO_OUT budget 11.402000 ns (20,24) -> (31,33)
Info:                Sink LoRA_MOSI$sb_io.D_OUT_0
Info: 3.5 ns logic, 7.2 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 20.10 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'LoRA_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.06 ns
Info: Max delay <async>                    -> posedge LoRA_SCK$SB_IO_OUT: 1.75 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 15.19 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 2.00 ns
Info: Max delay posedge LoRA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 3.21 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 10.69 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 16796,  20071) |*+
Info: [ 20071,  23346) |**+
Info: [ 23346,  26621) |*****************************+
Info: [ 26621,  29896) |***********************************+
Info: [ 29896,  33171) |***************+
Info: [ 33171,  36446) |*+
Info: [ 36446,  39721) |*+
Info: [ 39721,  42996) |+
Info: [ 42996,  46271) |***+
Info: [ 46271,  49546) |*+
Info: [ 49546,  52821) |**************************************+
Info: [ 52821,  56096) |*****************+
Info: [ 56096,  59371) |*****************************************+
Info: [ 59371,  62646) |**********+
Info: [ 62646,  65921) |******************************+
Info: [ 65921,  69196) |************************************************************ 
Info: [ 69196,  72471) |*********************************************+
Info: [ 72471,  75746) |************+
Info: [ 75746,  79021) |****************************************+
Info: [ 79021,  82296) |******************************************************+
69 warnings, 0 errors
