Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jun 25 17:47:17 2022
| Host         : DESKTOP-73M0EMR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file synchronizer_timing_summary_routed.rpt -pb synchronizer_timing_summary_routed.pb -rpx synchronizer_timing_summary_routed.rpx -warn_on_violation
| Design       : synchronizer
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.259ns  (logic 2.734ns (64.185%)  route 1.525ns (35.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  data_out_reg[7]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[7]/Q
                         net (fo=1, routed)           1.525     1.794    data_out_OBUF[7]
    T22                  OBUF (Prop_obuf_I_O)         2.465     4.259 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.259    data_out[7]
    T22                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.143ns  (logic 2.730ns (65.890%)  route 1.413ns (34.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  data_out_reg[6]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.413     1.682    data_out_OBUF[6]
    T23                  OBUF (Prop_obuf_I_O)         2.461     4.143 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.143    data_out[6]
    T23                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.108ns  (logic 2.710ns (65.963%)  route 1.398ns (34.037%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  data_out_reg[5]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[5]/Q
                         net (fo=1, routed)           1.398     1.667    data_out_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         2.441     4.108 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.108    data_out[5]
    U19                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.096ns  (logic 2.695ns (65.794%)  route 1.401ns (34.206%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  data_out_reg[1]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.401     1.670    data_out_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.426     4.096 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.096    data_out[1]
    P16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.095ns  (logic 2.705ns (66.051%)  route 1.390ns (33.949%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  data_out_reg[4]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.390     1.659    data_out_OBUF[4]
    U20                  OBUF (Prop_obuf_I_O)         2.436     4.095 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.095    data_out[4]
    U20                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.010ns  (logic 2.716ns (67.727%)  route 1.294ns (32.273%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.294     1.563    data_out_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.447     4.010 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.010    data_out[3]
    T18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 2.713ns (67.853%)  route 1.286ns (32.147%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  data_out_reg[0]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.286     1.555    data_out_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.444     3.999 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.999    data_out[0]
    N17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.998ns  (logic 2.710ns (67.786%)  route 1.288ns (32.214%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  data_out_reg[2]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.288     1.557    data_out_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     3.998 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.998    data_out[2]
    T19                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stage[1].data_int_reg[2][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.783ns  (logic 0.812ns (45.535%)  route 0.971ns (54.465%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.971     1.783    reset_IBUF
    SLICE_X0Y6           FDRE                                         r  stage[1].data_int_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stage[1].data_int_reg[2][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.783ns  (logic 0.812ns (45.535%)  route 0.971ns (54.465%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_IBUF_inst/O
                         net (fo=16, routed)          0.971     1.783    reset_IBUF
    SLICE_X0Y6           FDRE                                         r  stage[1].data_int_reg[2][4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stage[1].data_int_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.386%)  route 0.102ns (50.614%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][7]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][7]/Q
                         net (fo=1, routed)           0.102     0.202    stage[1].data_int_reg[2][7]
    SLICE_X0Y7           FDRE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.265%)  route 0.103ns (50.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][2]/Q
                         net (fo=1, routed)           0.103     0.203    stage[1].data_int_reg[2][2]
    SLICE_X1Y7           FDRE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][0]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][0]/Q
                         net (fo=1, routed)           0.109     0.209    stage[1].data_int_reg[2][0]
    SLICE_X1Y6           FDRE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][1]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][1]/Q
                         net (fo=1, routed)           0.109     0.209    stage[1].data_int_reg[2][1]
    SLICE_X1Y6           FDRE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.355%)  route 0.111ns (52.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][3]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][3]/Q
                         net (fo=1, routed)           0.111     0.211    stage[1].data_int_reg[2][3]
    SLICE_X1Y7           FDRE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.100ns (40.618%)  route 0.146ns (59.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][5]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][5]/Q
                         net (fo=1, routed)           0.146     0.246    stage[1].data_int_reg[2][5]
    SLICE_X1Y7           FDRE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.100ns (38.637%)  route 0.159ns (61.363%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][4]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][4]/Q
                         net (fo=1, routed)           0.159     0.259    stage[1].data_int_reg[2][4]
    SLICE_X1Y7           FDRE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage[1].data_int_reg[2][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.100ns (38.526%)  route 0.160ns (61.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  stage[1].data_int_reg[2][6]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  stage[1].data_int_reg[2][6]/Q
                         net (fo=1, routed)           0.160     0.260    stage[1].data_int_reg[2][6]
    SLICE_X0Y7           FDRE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            stage[1].data_int_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.073ns (18.832%)  route 0.314ns (81.168%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  data_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.314     0.387    data_in_IBUF[7]
    SLICE_X0Y7           FDRE                                         r  stage[1].data_int_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            stage[1].data_int_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.052ns (13.027%)  route 0.346ns (86.973%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.346     0.398    data_in_IBUF[3]
    SLICE_X0Y7           FDRE                                         r  stage[1].data_int_reg[2][3]/D
  -------------------------------------------------------------------    -------------------





