
---------- Begin Simulation Statistics ----------
final_tick                               220602590500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 702627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1276496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   142.32                       # Real time elapsed on the host
host_tick_rate                             1550012162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     181674951                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.220603                       # Number of seconds simulated
sim_ticks                                220602590500                       # Number of ticks simulated
system.cpu.Branches                          20028652                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     181674951                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        441205181                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  441205181                       # Number of busy cycles
system.cpu.num_cc_register_reads            104137948                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61041439                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19511087                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                        9786                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             181664085                       # Number of integer alu accesses
system.cpu.num_int_insts                    181664085                       # number of integer instructions
system.cpu.num_int_register_reads           404613933                       # number of times the integer registers were read
system.cpu.num_int_register_writes          153874091                       # number of times the integer registers were written
system.cpu.num_load_insts                    39270904                       # Number of load instructions
system.cpu.num_mem_refs                      46745042                       # number of memory refs
system.cpu.num_store_insts                    7474138                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                150573      0.08%      0.08% # Class of executed instruction
system.cpu.op_class::IntAlu                 134915860     74.20%     74.28% # Class of executed instruction
system.cpu.op_class::IntMult                      157      0.00%     74.28% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.29% # Class of executed instruction
system.cpu.op_class::MemRead                 38977088     21.44%     95.73% # Class of executed instruction
system.cpu.op_class::MemWrite                 7181633      3.95%     99.68% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.16%     99.84% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.16%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  181822318                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       134391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        302005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2163139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4327281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            592                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     44426848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44426848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44463199                       # number of overall hits
system.cpu.dcache.overall_hits::total        44463199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2126949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2126949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2162974                       # number of overall misses
system.cpu.dcache.overall_misses::total       2162974                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39967759500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39967759500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39967759500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39967759500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46553797                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46553797                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46626173                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46626173                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18791.122636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18791.122636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18478.150685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18478.150685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1481895                       # number of writebacks
system.cpu.dcache.writebacks::total           1481895                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2126948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2126948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2162942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2162942                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37840808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37840808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38551333500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38551333500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.046389                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046389                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17791.130061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17791.130061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17823.563230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17823.563230                       # average overall mshr miss latency
system.cpu.dcache.replacements                2162430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37656773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37656773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1570125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1570125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22621634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22621634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     39226898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     39226898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14407.536980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14407.536980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1570124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1570124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21051507000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21051507000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040027                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040027                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13407.544245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13407.544245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6770075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6770075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       556824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       556824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17346125500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17346125500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7326899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7326899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.075997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31151.899882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31151.899882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       556824                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       556824                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16789301500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16789301500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.075997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30151.899882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30151.899882                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.851089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46626141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2162942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.556815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.851089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          95415288                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         95415288                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    39299338                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7474146                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        305830                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        466798                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    136060632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        136060632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    136060632                       # number of overall hits
system.cpu.icache.overall_hits::total       136060632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1200                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89528000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89528000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    136061832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    136061832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    136061832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    136061832                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74606.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74606.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74606.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74606.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          709                       # number of writebacks
system.cpu.icache.writebacks::total               709                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88328000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88328000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73606.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73606.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73606.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73606.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    709                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    136060632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       136060632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    136061832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    136061832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74606.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74606.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73606.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73606.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.209772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           136061832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          113384.860000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.209772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         272124864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        272124864                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   136061881                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 220602590500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1996426                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1996528                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data             1996426                       # number of overall hits
system.l2.overall_hits::total                 1996528                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             166516                       # number of demand (read+write) misses
system.l2.demand_misses::total                 167614                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1098                       # number of overall misses
system.l2.overall_misses::.cpu.data            166516                       # number of overall misses
system.l2.overall_misses::total                167614                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     85417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14344021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14429438500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14344021500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14429438500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2162942                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2164142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2162942                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2164142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.076986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077451                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.076986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077451                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77793.260474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86142.001369                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86087.310726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77793.260474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86142.001369                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86087.310726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              119198                       # number of writebacks
system.l2.writebacks::total                    119198                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            167614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           167614                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     74437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12678861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12753298500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12678861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12753298500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.915000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.076986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.915000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.076986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077451                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67793.260474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76142.001369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76087.310726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67793.260474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76142.001369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76087.310726                       # average overall mshr miss latency
system.l2.replacements                         134983                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1481895                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1481895                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1481895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1481895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          709                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              709                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          709                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            425177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                425177                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131647                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11489449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11489449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        556824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            556824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.236425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87274.673939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87274.673939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10172979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10172979000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.236425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77274.673939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77274.673939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77793.260474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77793.260474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.915000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67793.260474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67793.260474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1571249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1571249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        34869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           34869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2854572500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2854572500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1606118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1606118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81865.625627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81865.625627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        34869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        34869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2505882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2505882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71865.625627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71865.625627                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32446.981807                       # Cycle average of tags in use
system.l2.tags.total_refs                     4327280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    167751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.795852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.385759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        58.153840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32349.442208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34785991                       # Number of tag accesses
system.l2.tags.data_accesses                 34785991                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    119198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    166177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.106531870500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              507811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      167614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     119198                       # Number of write requests accepted
system.mem_ctrls.readBursts                    167614                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   119198                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    339                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                167614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               119198                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.501977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.875157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.914009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6717     98.39%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      1.57%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.457595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.434208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1812     26.54%     26.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.63%     28.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4872     71.36%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10727296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7628672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     48.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  211553838500                       # Total gap between requests
system.mem_ctrls.avgGap                     737604.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        70272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10635328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7627712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 318545.670024668158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 48210349.551629588008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 34576710.920355215669                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       166516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       119198                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29587000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5851802750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4623663868000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26946.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35142.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  38789777.24                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        70272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10657024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10727296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        70272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7628672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7628672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       166516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         167614                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       119198                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        119198                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       318546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     48308698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         48627244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       318546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       318546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34581063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34581063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34581063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       318546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     48308698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        83208307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               167275                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              119183                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        10860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8923                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2744983500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             836375000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5881389750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16410.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35160.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               74409                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              50030                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           41.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       162019                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   113.155321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.004602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   153.128358                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       125237     77.30%     77.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24777     15.29%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3651      2.25%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1892      1.17%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2783      1.72%     97.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          275      0.17%     97.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          319      0.20%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          410      0.25%     98.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2675      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       162019                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10705600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7627712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               48.528895                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               34.576711                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               43.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       578040120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       307235610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      592270140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     310433400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 17413980480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27694787220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61389468960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  108286215930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.865568                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 159304714500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7366320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53931556000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       578775540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       307626495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      602073360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     311701860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 17413980480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28648918200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  60585990240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  108449066175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   491.603775                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157201915750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   7366320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56034354750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              35967                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       119198                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15193                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131647                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         35967                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       469619                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       469619                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 469619                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     18355968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     18355968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18355968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            167614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  167614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              167614                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           793050500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          910727000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1607318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1601093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          696320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           556824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          556824                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1606118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3109                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6488314                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               6491423                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       122176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    233269568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              233391744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          134983                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7628672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2299125                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2298532     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    593      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2299125                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 220602590500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3646244500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1800000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3244413000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
