// Seed: 1351819489
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    inout tri1 id_4
    , id_6
);
  assign id_6[-1] = "";
  wire id_7;
  assign module_1.id_14 = 0;
  logic id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd42
) (
    output supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wand _id_7,
    input wand id_8,
    output wire id_9,
    output tri id_10,
    input tri id_11,
    input tri1 id_12,
    output wand id_13,
    input supply0 id_14,
    input wire id_15,
    input tri1 id_16,
    input tri id_17,
    input tri0 id_18,
    output logic id_19,
    input wand id_20,
    inout wand id_21,
    output supply1 id_22,
    input tri id_23
);
  always @(-1) begin : LABEL_0
    id_19 = #id_25 id_3;
  end
  xor primCall (
      id_19,
      id_15,
      id_5,
      id_14,
      id_11,
      id_21,
      id_17,
      id_23,
      id_2,
      id_20,
      id_8,
      id_26,
      id_3,
      id_1,
      id_6,
      id_18
  );
  wire [id_7 : -1] id_26;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_2,
      id_13,
      id_21
  );
endmodule
