OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mbe/runs/myrun/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/jagadeesh97/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/mbe/runs/myrun/tmp/17-mbe.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mbe
Die area:                 ( 0 0 ) ( 109195 119915 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1283
Number of terminals:      34
Number of snets:          2
Number of nets:           353

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 171.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13318.
[INFO DRT-0033] mcon shape region query size = 6744.
[INFO DRT-0033] met1 shape region query size = 3235.
[INFO DRT-0033] via shape region query size = 2310.
[INFO DRT-0033] met2 shape region query size = 1402.
[INFO DRT-0033] via2 shape region query size = 1848.
[INFO DRT-0033] met3 shape region query size = 1402.
[INFO DRT-0033] via3 shape region query size = 1848.
[INFO DRT-0033] met4 shape region query size = 825.
[INFO DRT-0033] via4 shape region query size = 313.
[INFO DRT-0033] met5 shape region query size = 363.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 552 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 153 unique inst patterns.
[INFO DRT-0084]   Complete 249 groups.
#scanned instances     = 1283
#unique  instances     = 171
#stdCellGenAp          = 4011
#stdCellValidPlanarAp  = 18
#stdCellValidViaAp     = 3133
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1181
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 116.70 (MB), peak = 116.70 (MB)

Number of guides:     2575

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 927.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 724.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 373.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 22.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1300 vertical wires in 1 frboxes and 746 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 247 vertical wires in 1 frboxes and 209 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.81 (MB), peak = 128.43 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.81 (MB), peak = 128.43 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 140.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 144.36 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 144.95 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 145.07 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 153.68 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:01, memory = 164.39 (MB).
    Completing 70% with 62 violations.
    elapsed time = 00:00:01, memory = 151.45 (MB).
    Completing 80% with 62 violations.
    elapsed time = 00:00:01, memory = 148.51 (MB).
    Completing 90% with 99 violations.
    elapsed time = 00:00:07, memory = 170.66 (MB).
    Completing 100% with 217 violations.
    elapsed time = 00:00:07, memory = 139.71 (MB).
[INFO DRT-0199]   Number of violations = 323.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        2     44     36      1      0
Recheck              0     50     43     11      2
Short                0    121     13      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 482.51 (MB), peak = 482.51 (MB)
Total wire length = 9383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4988 um.
Total wire length on LAYER met2 = 4080 um.
Total wire length on LAYER met3 = 301 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2356.
Up-via summary (total 2356):.

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1138
           met2      46
           met3       2
           met4       0
-----------------------
                   2356


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 323 violations.
    elapsed time = 00:00:00, memory = 490.31 (MB).
    Completing 20% with 323 violations.
    elapsed time = 00:00:00, memory = 490.64 (MB).
    Completing 30% with 323 violations.
    elapsed time = 00:00:00, memory = 491.68 (MB).
    Completing 40% with 323 violations.
    elapsed time = 00:00:00, memory = 491.80 (MB).
    Completing 50% with 321 violations.
    elapsed time = 00:00:00, memory = 501.85 (MB).
    Completing 60% with 321 violations.
    elapsed time = 00:00:00, memory = 501.88 (MB).
    Completing 70% with 293 violations.
    elapsed time = 00:00:00, memory = 501.88 (MB).
    Completing 80% with 293 violations.
    elapsed time = 00:00:01, memory = 501.88 (MB).
    Completing 90% with 231 violations.
    elapsed time = 00:00:06, memory = 528.54 (MB).
    Completing 100% with 164 violations.
    elapsed time = 00:00:06, memory = 482.01 (MB).
[INFO DRT-0199]   Number of violations = 164.
Viol/Layer        met1   met2
Metal Spacing       27     23
Short              108      6
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 482.01 (MB), peak = 528.71 (MB)
Total wire length = 9291 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4991 um.
Total wire length on LAYER met2 = 4016 um.
Total wire length on LAYER met3 = 268 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2373.
Up-via summary (total 2373):.

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1165
           met2      36
           met3       2
           met4       0
-----------------------
                   2373


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 164 violations.
    elapsed time = 00:00:00, memory = 482.04 (MB).
    Completing 20% with 164 violations.
    elapsed time = 00:00:00, memory = 482.04 (MB).
    Completing 30% with 164 violations.
    elapsed time = 00:00:01, memory = 482.23 (MB).
    Completing 40% with 173 violations.
    elapsed time = 00:00:01, memory = 482.23 (MB).
    Completing 50% with 173 violations.
    elapsed time = 00:00:01, memory = 482.23 (MB).
    Completing 60% with 173 violations.
    elapsed time = 00:00:02, memory = 482.23 (MB).
    Completing 70% with 172 violations.
    elapsed time = 00:00:02, memory = 482.23 (MB).
    Completing 80% with 172 violations.
    elapsed time = 00:00:04, memory = 515.41 (MB).
    Completing 90% with 174 violations.
    elapsed time = 00:00:04, memory = 481.90 (MB).
    Completing 100% with 156 violations.
    elapsed time = 00:00:05, memory = 481.74 (MB).
[INFO DRT-0199]   Number of violations = 156.
Viol/Layer        met1   met2
Metal Spacing       29     19
Short               89     19
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 482.00 (MB), peak = 528.71 (MB)
Total wire length = 9305 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4988 um.
Total wire length on LAYER met2 = 4046 um.
Total wire length on LAYER met3 = 258 um.
Total wire length on LAYER met4 = 11 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2378.
Up-via summary (total 2378):.

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1173
           met2      33
           met3       2
           met4       0
-----------------------
                   2378


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 156 violations.
    elapsed time = 00:00:00, memory = 489.31 (MB).
    Completing 20% with 156 violations.
    elapsed time = 00:00:00, memory = 489.35 (MB).
    Completing 30% with 156 violations.
    elapsed time = 00:00:00, memory = 489.35 (MB).
    Completing 40% with 156 violations.
    elapsed time = 00:00:00, memory = 489.35 (MB).
    Completing 50% with 143 violations.
    elapsed time = 00:00:00, memory = 489.35 (MB).
    Completing 60% with 143 violations.
    elapsed time = 00:00:00, memory = 512.74 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:00, memory = 505.86 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:00:01, memory = 508.70 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:11, memory = 481.74 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:11, memory = 481.74 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2
Metal Spacing        9      1
Short                7      1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 481.74 (MB), peak = 528.71 (MB)
Total wire length = 9308 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4773 um.
Total wire length on LAYER met2 = 3971 um.
Total wire length on LAYER met3 = 500 um.
Total wire length on LAYER met4 = 63 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2467.
Up-via summary (total 2467):.

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1203
           met2      84
           met3      10
           met4       0
-----------------------
                   2467


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 481.74 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 481.74 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 481.80 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 481.80 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 481.80 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 481.80 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 481.80 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 481.80 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:02, memory = 522.92 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 482.12 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 482.12 (MB), peak = 534.70 (MB)
Total wire length = 9313 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4772 um.
Total wire length on LAYER met2 = 3972 um.
Total wire length on LAYER met3 = 499 um.
Total wire length on LAYER met4 = 69 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2459.
Up-via summary (total 2459):.

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1195
           met2      84
           met3      10
           met4       0
-----------------------
                   2459


[INFO DRT-0198] Complete detail routing.
Total wire length = 9313 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4772 um.
Total wire length on LAYER met2 = 3972 um.
Total wire length on LAYER met3 = 499 um.
Total wire length on LAYER met4 = 69 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2459.
Up-via summary (total 2459):.

-----------------------
 FR_MASTERSLICE       0
            li1    1170
           met1    1195
           met2      84
           met3      10
           met4       0
-----------------------
                   2459


[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:37, memory = 482.12 (MB), peak = 534.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mbe/runs/myrun/results/routing/mbe.odb'…
Writing netlist to '/openlane/designs/mbe/runs/myrun/results/routing/mbe.nl.v'…
Writing powered netlist to '/openlane/designs/mbe/runs/myrun/results/routing/mbe.pnl.v'…
Writing layout to '/openlane/designs/mbe/runs/myrun/results/routing/mbe.def'…
