{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587834494550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587834494551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 19:08:11 2020 " "Processing started: Sat Apr 25 19:08:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587834494551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834494551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware_accelerator -c counter_parallel_port " "Command: quartus_map --read_settings_files=on --write_settings_files=off hardware_accelerator -c counter_parallel_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834494551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587834497469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587834497470 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587834538210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:13 Progress: Loading quartus/soc_system.qsys " "2020.04.25.19:09:13 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834553869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:15 Progress: Reading input file " "2020.04.25.19:09:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834555204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:15 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.04.25.19:09:15 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834555759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:18 Progress: Parameterizing module clk_0 " "2020.04.25.19:09:18 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834558912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:18 Progress: Adding dma_0 \[altera_avalon_dma 18.1\] " "2020.04.25.19:09:18 Progress: Adding dma_0 \[altera_avalon_dma 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834558914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:19 Progress: Parameterizing module dma_0 " "2020.04.25.19:09:19 Progress: Parameterizing module dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834559296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.04.25.19:09:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834559319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:19 Progress: Parameterizing module jtag_uart_0 " "2020.04.25.19:09:19 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834559451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:19 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.04.25.19:09:19 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834559477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:20 Progress: Parameterizing module nios2_gen2_0 " "2020.04.25.19:09:20 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834560208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:20 Progress: Adding nios_buttons \[altera_avalon_pio 18.1\] " "2020.04.25.19:09:20 Progress: Adding nios_buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834560226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:20 Progress: Parameterizing module nios_buttons " "2020.04.25.19:09:20 Progress: Parameterizing module nios_buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834560306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:20 Progress: Adding nios_leds \[altera_avalon_pio 18.1\] " "2020.04.25.19:09:20 Progress: Adding nios_leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834560309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:20 Progress: Parameterizing module nios_leds " "2020.04.25.19:09:20 Progress: Parameterizing module nios_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834560324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:20 Progress: Adding pll_0 \[altera_pll 18.1\] " "2020.04.25.19:09:20 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834560328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:24 Progress: Parameterizing module pll_0 " "2020.04.25.19:09:24 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834564119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:24 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 18.1\] " "2020.04.25.19:09:24 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834564192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:24 Progress: Parameterizing module sdram_controller_0 " "2020.04.25.19:09:24 Progress: Parameterizing module sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834564289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:24 Progress: Adding swap_accelerator_0 \[swap_accelerator 1.0\] " "2020.04.25.19:09:24 Progress: Adding swap_accelerator_0 \[swap_accelerator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834564316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Parameterizing module swap_accelerator_0 " "2020.04.25.19:09:25 Progress: Parameterizing module swap_accelerator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2020.04.25.19:09:25 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Parameterizing module sysid " "2020.04.25.19:09:25 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2020.04.25.19:09:25 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Parameterizing module timer_0 " "2020.04.25.19:09:25 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Building connections " "2020.04.25.19:09:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Parameterizing connections " "2020.04.25.19:09:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:25 Progress: Validating " "2020.04.25.19:09:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834565847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.25.19:09:42 Progress: Done reading input file " "2020.04.25.19:09:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834582502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.nios_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.nios_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_0: Able to implement PLL with user settings " "Soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834584669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834588352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834596960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux.sink3 " "Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux.sink4 " "Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src3 and rsp_mux_003.sink0 " "Inserting clock-crossing logic between rsp_demux.src3 and rsp_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src4 and rsp_mux_004.sink0 " "Inserting clock-crossing logic between rsp_demux.src4 and rsp_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux_001.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux_001.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8 " "Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between swap_accelerator_0_avalon_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink0 " "Inserting clock-crossing logic between swap_accelerator_0_avalon_master_to_sdram_controller_0_s1_cmd_width_adapter.src and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between sdram_controller_0_s1_to_swap_accelerator_0_avalon_master_rsp_width_adapter.src and rsp_mux.sink0 " "Inserting clock-crossing logic between sdram_controller_0_s1_to_swap_accelerator_0_avalon_master_rsp_width_adapter.src and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834597642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: softresetEnable = 1 " "Dma_0: softresetEnable = 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834610981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Starting RTL generation for module 'soc_system_dma_0' " "Dma_0: Starting RTL generation for module 'soc_system_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834611001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=/tmp/alt8377_3729435925320434593.dir/0002_dma_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0002_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  \] " "Dma_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=/tmp/alt8377_3729435925320434593.dir/0002_dma_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0002_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834611003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: # 2020.04.25 19:10:11 (*)   soc_system_dma_0: allowing these transactions: hw, byte_access " "Dma_0: # 2020.04.25 19:10:11 (*)   soc_system_dma_0: allowing these transactions: hw, byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Done RTL generation for module 'soc_system_dma_0' " "Dma_0: Done RTL generation for module 'soc_system_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: \"soc_system\" instantiated altera_avalon_dma \"dma_0\" " "Dma_0: \"soc_system\" instantiated altera_avalon_dma \"dma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt8377_3729435925320434593.dir/0003_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0003_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt8377_3729435925320434593.dir/0003_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0003_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834612954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_buttons: Starting RTL generation for module 'soc_system_nios_buttons' " "Nios_buttons: Starting RTL generation for module 'soc_system_nios_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_buttons:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_nios_buttons --dir=/tmp/alt8377_3729435925320434593.dir/0004_nios_buttons_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0004_nios_buttons_gen//soc_system_nios_buttons_component_configuration.pl  --do_build_sim=0  \] " "Nios_buttons:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_nios_buttons --dir=/tmp/alt8377_3729435925320434593.dir/0004_nios_buttons_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0004_nios_buttons_gen//soc_system_nios_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_buttons: Done RTL generation for module 'soc_system_nios_buttons' " "Nios_buttons: Done RTL generation for module 'soc_system_nios_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_buttons: \"soc_system\" instantiated altera_avalon_pio \"nios_buttons\" " "Nios_buttons: \"soc_system\" instantiated altera_avalon_pio \"nios_buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_leds: Starting RTL generation for module 'soc_system_nios_leds' " "Nios_leds: Starting RTL generation for module 'soc_system_nios_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_leds:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_nios_leds --dir=/tmp/alt8377_3729435925320434593.dir/0005_nios_leds_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0005_nios_leds_gen//soc_system_nios_leds_component_configuration.pl  --do_build_sim=0  \] " "Nios_leds:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_nios_leds --dir=/tmp/alt8377_3729435925320434593.dir/0005_nios_leds_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0005_nios_leds_gen//soc_system_nios_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834613795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_leds: Done RTL generation for module 'soc_system_nios_leds' " "Nios_leds: Done RTL generation for module 'soc_system_nios_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834614206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_leds: \"soc_system\" instantiated altera_avalon_pio \"nios_leds\" " "Nios_leds: \"soc_system\" instantiated altera_avalon_pio \"nios_leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834614206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"soc_system\" instantiated altera_pll \"pll_0\" " "Pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834614311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Starting RTL generation for module 'soc_system_sdram_controller_0' " "Sdram_controller_0: Starting RTL generation for module 'soc_system_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834614448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_0 --dir=/tmp/alt8377_3729435925320434593.dir/0007_sdram_controller_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0007_sdram_controller_0_gen//soc_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_0 --dir=/tmp/alt8377_3729435925320434593.dir/0007_sdram_controller_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0007_sdram_controller_0_gen//soc_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834614448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Done RTL generation for module 'soc_system_sdram_controller_0' " "Sdram_controller_0: Done RTL generation for module 'soc_system_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: \"soc_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\" " "Sdram_controller_0: \"soc_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Swap_accelerator_0: \"soc_system\" instantiated swap_accelerator \"swap_accelerator_0\" " "Swap_accelerator_0: \"soc_system\" instantiated swap_accelerator \"swap_accelerator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'soc_system_timer_0' " "Timer_0: Starting RTL generation for module 'soc_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt8377_3729435925320434593.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0010_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt8377_3729435925320434593.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8377_3729435925320434593.dir/0010_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'soc_system_timer_0' " "Timer_0: Done RTL generation for module 'soc_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"soc_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"soc_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834615900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834619753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834620248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834620788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834621198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834621539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834621915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834622265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834622523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834622932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834629643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834629721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"soc_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"soc_system\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834629752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834629821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834629914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=/tmp/alt8377_3729435925320434593.dir/0014_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8377_3729435925320434593.dir/0014_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=/tmp/alt8377_3729435925320434593.dir/0014_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8377_3729435925320434593.dir/0014_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587834629915 ""}
