// Seed: 4093125449
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9,
    output id_10,
    output logic id_11,
    output id_12,
    input id_13,
    output logic id_14
);
  always @(posedge id_5 or id_13) begin
    id_1 <= 1;
  end
endmodule
