<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pmc-sierra › msp71xx › msp_irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>msp_irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * IRQ vector handles</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1995, 1996, 1997, 2003 by Ralf Baechle</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>

<span class="cp">#include &lt;msp_int.h&gt;</span>

<span class="cm">/* SLP bases systems */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_slp_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_slp_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* CIC based systems */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_cic_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_cic_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* VSMP support init */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">msp_vsmp_int_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* vectored interrupt implementation */</span>

<span class="cm">/* SW0/1 interrupts are used for SMP/SMTC */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mac0_int_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_MAC0</span><span class="p">);</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mac1_int_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_MAC1</span><span class="p">);</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mac2_int_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_SAR</span><span class="p">);</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">usb_int_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>  <span class="p">{</span> <span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_USB</span><span class="p">);</span>  <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sec_int_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>  <span class="p">{</span> <span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_SEC</span><span class="p">);</span>  <span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The PMC-Sierra MSP interrupts are arranged in a 3 level cascaded</span>
<span class="cm"> * hierarchical system.  The first level are the direct MIPS interrupts</span>
<span class="cm"> * and are assigned the interrupt range 0-7.  The second level is the SLM</span>
<span class="cm"> * interrupt controller and is assigned the range 8-39.  The third level</span>
<span class="cm"> * comprises the Peripherial block, the PCI block, the PCI MSI block and</span>
<span class="cm"> * the SLP.  The PCI interrupts and the SLP errors are handled by the</span>
<span class="cm"> * relevant subsystems so the core interrupt code needs only concern</span>
<span class="cm"> * itself with the Peripheral block.  These are assigned interrupts in</span>
<span class="cm"> * the range 40-71.</span>
<span class="cm"> */</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pending</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_cause</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * jump to the correct interrupt routine</span>
<span class="cm">	 * These are arranged in priority order and the timer</span>
<span class="cm">	 * comes first!</span>
<span class="cm">	 */</span>

<span class="cp">#ifdef CONFIG_IRQ_MSP_CIC	</span><span class="cm">/* break out the CIC stuff for now */</span><span class="cp"></span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ4</span><span class="p">)</span>	<span class="cm">/* do the peripherals first, that&#39;s the timer */</span>
		<span class="n">msp_cic_irq_dispatch</span><span class="p">();</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ0</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_MAC0</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ1</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_MAC1</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ2</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_USB</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ3</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_SAR</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ5</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_SEC</span><span class="p">);</span>

<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ5</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_TIMER</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ0</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_MAC0</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ1</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_MAC1</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ3</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_VE</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_IRQ4</span><span class="p">)</span>
		<span class="n">msp_slp_irq_dispatch</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_SW0</span><span class="p">)</span>	<span class="cm">/* do software after hardware */</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_SW0</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">C_SW1</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MSP_INT_SW1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cic_cascade_msp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>	 <span class="o">=</span> <span class="s">&quot;MSP CIC cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	 <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">per_cascade_msp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>	 <span class="o">=</span> <span class="s">&quot;MSP PER cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	 <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* assume we&#39;ll be using vectored interrupt mode except in UP mode*/</span>
<span class="cp">#ifdef CONFIG_MIPS_MT</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">cpu_has_vint</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="cm">/* initialize the 1st-level CPU based interrupt controller */</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_IRQ_MSP_CIC</span>
	<span class="n">msp_cic_irq_init</span><span class="p">();</span>
<span class="cp">#ifdef CONFIG_MIPS_MT</span>
	<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MSP_INT_CIC</span><span class="p">,</span> <span class="n">msp_cic_irq_dispatch</span><span class="p">);</span>
	<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MSP_INT_MAC0</span><span class="p">,</span> <span class="n">mac0_int_dispatch</span><span class="p">);</span>
	<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MSP_INT_MAC1</span><span class="p">,</span> <span class="n">mac1_int_dispatch</span><span class="p">);</span>
	<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MSP_INT_SAR</span><span class="p">,</span> <span class="n">mac2_int_dispatch</span><span class="p">);</span>
	<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MSP_INT_USB</span><span class="p">,</span> <span class="n">usb_int_dispatch</span><span class="p">);</span>
	<span class="n">set_vi_handler</span><span class="p">(</span><span class="n">MSP_INT_SEC</span><span class="p">,</span> <span class="n">sec_int_dispatch</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_SMP</span>
	<span class="n">msp_vsmp_int_init</span><span class="p">();</span>
<span class="cp">#elif defined CONFIG_MIPS_MT_SMTC</span>
	<span class="cm">/*Set hwmask for all platform devices */</span>
	<span class="n">irq_hwmask</span><span class="p">[</span><span class="n">MSP_INT_MAC0</span><span class="p">]</span> <span class="o">=</span> <span class="n">C_IRQ0</span><span class="p">;</span>
	<span class="n">irq_hwmask</span><span class="p">[</span><span class="n">MSP_INT_MAC1</span><span class="p">]</span> <span class="o">=</span> <span class="n">C_IRQ1</span><span class="p">;</span>
	<span class="n">irq_hwmask</span><span class="p">[</span><span class="n">MSP_INT_USB</span><span class="p">]</span> <span class="o">=</span> <span class="n">C_IRQ2</span><span class="p">;</span>
	<span class="n">irq_hwmask</span><span class="p">[</span><span class="n">MSP_INT_SAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">C_IRQ3</span><span class="p">;</span>
	<span class="n">irq_hwmask</span><span class="p">[</span><span class="n">MSP_INT_SEC</span><span class="p">]</span> <span class="o">=</span> <span class="n">C_IRQ5</span><span class="p">;</span>

<span class="cp">#endif	</span><span class="cm">/* CONFIG_MIPS_MT_SMP */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_MIPS_MT */</span><span class="cp"></span>
	<span class="cm">/* setup the cascaded interrupts */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">MSP_INT_CIC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cic_cascade_msp</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">MSP_INT_PER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cascade_msp</span><span class="p">);</span>

<span class="cp">#else</span>
	<span class="cm">/* setup the 2nd-level SLP register based interrupt controller */</span>
	<span class="cm">/* VSMP /SMTC support support is not enabled for SLP */</span>
	<span class="n">msp_slp_irq_init</span><span class="p">();</span>

	<span class="cm">/* setup the cascaded SLP/PER interrupts */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">MSP_INT_SLP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cic_cascade_msp</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">MSP_INT_PER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">per_cascade_msp</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
