
midterm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000388c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080039a0  080039a0  000139a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a08  08003a08  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003a08  08003a08  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a08  08003a08  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a08  08003a08  00013a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a0c  08003a0c  00013a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003a10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000074  08003a84  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08003a84  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009596  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000193a  00000000  00000000  00029633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  0002af70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f0  00000000  00000000  0002b938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170ba  00000000  00000000  0002c228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a975  00000000  00000000  000432e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000857a9  00000000  00000000  0004dc57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3400  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b34  00000000  00000000  000d3454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08003984 	.word	0x08003984

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08003984 	.word	0x08003984

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <display7SEG>:
 *  Created on: Nov 4, 2022
 *      Author: Administrator
 */
#include "7seg.h"

void display7SEG(int num) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	//0: a, b, c ,d ,e, f=0, g=1
	if (num==0) {
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d123      	bne.n	8000abe <display7SEG+0x56>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2101      	movs	r1, #1
 8000a7a:	48c0      	ldr	r0, [pc, #768]	; (8000d7c <display7SEG+0x314>)
 8000a7c:	f000 ffdb 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2102      	movs	r1, #2
 8000a84:	48bd      	ldr	r0, [pc, #756]	; (8000d7c <display7SEG+0x314>)
 8000a86:	f000 ffd6 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2104      	movs	r1, #4
 8000a8e:	48bb      	ldr	r0, [pc, #748]	; (8000d7c <display7SEG+0x314>)
 8000a90:	f000 ffd1 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2108      	movs	r1, #8
 8000a98:	48b8      	ldr	r0, [pc, #736]	; (8000d7c <display7SEG+0x314>)
 8000a9a:	f000 ffcc 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2110      	movs	r1, #16
 8000aa2:	48b6      	ldr	r0, [pc, #728]	; (8000d7c <display7SEG+0x314>)
 8000aa4:	f000 ffc7 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2120      	movs	r1, #32
 8000aac:	48b3      	ldr	r0, [pc, #716]	; (8000d7c <display7SEG+0x314>)
 8000aae:	f000 ffc2 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	2140      	movs	r1, #64	; 0x40
 8000ab6:	48b1      	ldr	r0, [pc, #708]	; (8000d7c <display7SEG+0x314>)
 8000ab8:	f000 ffbd 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
	}
}
 8000abc:	e183      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==1) {
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d123      	bne.n	8000b0c <display7SEG+0xa4>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	2101      	movs	r1, #1
 8000ac8:	48ac      	ldr	r0, [pc, #688]	; (8000d7c <display7SEG+0x314>)
 8000aca:	f000 ffb4 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2102      	movs	r1, #2
 8000ad2:	48aa      	ldr	r0, [pc, #680]	; (8000d7c <display7SEG+0x314>)
 8000ad4:	f000 ffaf 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2104      	movs	r1, #4
 8000adc:	48a7      	ldr	r0, [pc, #668]	; (8000d7c <display7SEG+0x314>)
 8000ade:	f000 ffaa 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	2108      	movs	r1, #8
 8000ae6:	48a5      	ldr	r0, [pc, #660]	; (8000d7c <display7SEG+0x314>)
 8000ae8:	f000 ffa5 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000aec:	2201      	movs	r2, #1
 8000aee:	2110      	movs	r1, #16
 8000af0:	48a2      	ldr	r0, [pc, #648]	; (8000d7c <display7SEG+0x314>)
 8000af2:	f000 ffa0 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000af6:	2201      	movs	r2, #1
 8000af8:	2120      	movs	r1, #32
 8000afa:	48a0      	ldr	r0, [pc, #640]	; (8000d7c <display7SEG+0x314>)
 8000afc:	f000 ff9b 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2140      	movs	r1, #64	; 0x40
 8000b04:	489d      	ldr	r0, [pc, #628]	; (8000d7c <display7SEG+0x314>)
 8000b06:	f000 ff96 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000b0a:	e15c      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==2) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b02      	cmp	r3, #2
 8000b10:	d123      	bne.n	8000b5a <display7SEG+0xf2>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2101      	movs	r1, #1
 8000b16:	4899      	ldr	r0, [pc, #612]	; (8000d7c <display7SEG+0x314>)
 8000b18:	f000 ff8d 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2102      	movs	r1, #2
 8000b20:	4896      	ldr	r0, [pc, #600]	; (8000d7c <display7SEG+0x314>)
 8000b22:	f000 ff88 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2104      	movs	r1, #4
 8000b2a:	4894      	ldr	r0, [pc, #592]	; (8000d7c <display7SEG+0x314>)
 8000b2c:	f000 ff83 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2108      	movs	r1, #8
 8000b34:	4891      	ldr	r0, [pc, #580]	; (8000d7c <display7SEG+0x314>)
 8000b36:	f000 ff7e 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2110      	movs	r1, #16
 8000b3e:	488f      	ldr	r0, [pc, #572]	; (8000d7c <display7SEG+0x314>)
 8000b40:	f000 ff79 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000b44:	2201      	movs	r2, #1
 8000b46:	2120      	movs	r1, #32
 8000b48:	488c      	ldr	r0, [pc, #560]	; (8000d7c <display7SEG+0x314>)
 8000b4a:	f000 ff74 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2140      	movs	r1, #64	; 0x40
 8000b52:	488a      	ldr	r0, [pc, #552]	; (8000d7c <display7SEG+0x314>)
 8000b54:	f000 ff6f 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000b58:	e135      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==3) {
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2b03      	cmp	r3, #3
 8000b5e:	d123      	bne.n	8000ba8 <display7SEG+0x140>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000b60:	2200      	movs	r2, #0
 8000b62:	2101      	movs	r1, #1
 8000b64:	4885      	ldr	r0, [pc, #532]	; (8000d7c <display7SEG+0x314>)
 8000b66:	f000 ff66 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2102      	movs	r1, #2
 8000b6e:	4883      	ldr	r0, [pc, #524]	; (8000d7c <display7SEG+0x314>)
 8000b70:	f000 ff61 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2104      	movs	r1, #4
 8000b78:	4880      	ldr	r0, [pc, #512]	; (8000d7c <display7SEG+0x314>)
 8000b7a:	f000 ff5c 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2108      	movs	r1, #8
 8000b82:	487e      	ldr	r0, [pc, #504]	; (8000d7c <display7SEG+0x314>)
 8000b84:	f000 ff57 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2110      	movs	r1, #16
 8000b8c:	487b      	ldr	r0, [pc, #492]	; (8000d7c <display7SEG+0x314>)
 8000b8e:	f000 ff52 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000b92:	2201      	movs	r2, #1
 8000b94:	2120      	movs	r1, #32
 8000b96:	4879      	ldr	r0, [pc, #484]	; (8000d7c <display7SEG+0x314>)
 8000b98:	f000 ff4d 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2140      	movs	r1, #64	; 0x40
 8000ba0:	4876      	ldr	r0, [pc, #472]	; (8000d7c <display7SEG+0x314>)
 8000ba2:	f000 ff48 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000ba6:	e10e      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==4) {
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2b04      	cmp	r3, #4
 8000bac:	d123      	bne.n	8000bf6 <display7SEG+0x18e>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000bae:	2201      	movs	r2, #1
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	4872      	ldr	r0, [pc, #456]	; (8000d7c <display7SEG+0x314>)
 8000bb4:	f000 ff3f 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2102      	movs	r1, #2
 8000bbc:	486f      	ldr	r0, [pc, #444]	; (8000d7c <display7SEG+0x314>)
 8000bbe:	f000 ff3a 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2104      	movs	r1, #4
 8000bc6:	486d      	ldr	r0, [pc, #436]	; (8000d7c <display7SEG+0x314>)
 8000bc8:	f000 ff35 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000bcc:	2201      	movs	r2, #1
 8000bce:	2108      	movs	r1, #8
 8000bd0:	486a      	ldr	r0, [pc, #424]	; (8000d7c <display7SEG+0x314>)
 8000bd2:	f000 ff30 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	2110      	movs	r1, #16
 8000bda:	4868      	ldr	r0, [pc, #416]	; (8000d7c <display7SEG+0x314>)
 8000bdc:	f000 ff2b 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2120      	movs	r1, #32
 8000be4:	4865      	ldr	r0, [pc, #404]	; (8000d7c <display7SEG+0x314>)
 8000be6:	f000 ff26 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2140      	movs	r1, #64	; 0x40
 8000bee:	4863      	ldr	r0, [pc, #396]	; (8000d7c <display7SEG+0x314>)
 8000bf0:	f000 ff21 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000bf4:	e0e7      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==5) {
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2b05      	cmp	r3, #5
 8000bfa:	d123      	bne.n	8000c44 <display7SEG+0x1dc>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	2101      	movs	r1, #1
 8000c00:	485e      	ldr	r0, [pc, #376]	; (8000d7c <display7SEG+0x314>)
 8000c02:	f000 ff18 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	2102      	movs	r1, #2
 8000c0a:	485c      	ldr	r0, [pc, #368]	; (8000d7c <display7SEG+0x314>)
 8000c0c:	f000 ff13 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2104      	movs	r1, #4
 8000c14:	4859      	ldr	r0, [pc, #356]	; (8000d7c <display7SEG+0x314>)
 8000c16:	f000 ff0e 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2108      	movs	r1, #8
 8000c1e:	4857      	ldr	r0, [pc, #348]	; (8000d7c <display7SEG+0x314>)
 8000c20:	f000 ff09 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000c24:	2201      	movs	r2, #1
 8000c26:	2110      	movs	r1, #16
 8000c28:	4854      	ldr	r0, [pc, #336]	; (8000d7c <display7SEG+0x314>)
 8000c2a:	f000 ff04 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2120      	movs	r1, #32
 8000c32:	4852      	ldr	r0, [pc, #328]	; (8000d7c <display7SEG+0x314>)
 8000c34:	f000 feff 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2140      	movs	r1, #64	; 0x40
 8000c3c:	484f      	ldr	r0, [pc, #316]	; (8000d7c <display7SEG+0x314>)
 8000c3e:	f000 fefa 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000c42:	e0c0      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==6) {
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b06      	cmp	r3, #6
 8000c48:	d123      	bne.n	8000c92 <display7SEG+0x22a>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	484b      	ldr	r0, [pc, #300]	; (8000d7c <display7SEG+0x314>)
 8000c50:	f000 fef1 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	2102      	movs	r1, #2
 8000c58:	4848      	ldr	r0, [pc, #288]	; (8000d7c <display7SEG+0x314>)
 8000c5a:	f000 feec 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2104      	movs	r1, #4
 8000c62:	4846      	ldr	r0, [pc, #280]	; (8000d7c <display7SEG+0x314>)
 8000c64:	f000 fee7 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2108      	movs	r1, #8
 8000c6c:	4843      	ldr	r0, [pc, #268]	; (8000d7c <display7SEG+0x314>)
 8000c6e:	f000 fee2 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2110      	movs	r1, #16
 8000c76:	4841      	ldr	r0, [pc, #260]	; (8000d7c <display7SEG+0x314>)
 8000c78:	f000 fedd 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2120      	movs	r1, #32
 8000c80:	483e      	ldr	r0, [pc, #248]	; (8000d7c <display7SEG+0x314>)
 8000c82:	f000 fed8 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	2140      	movs	r1, #64	; 0x40
 8000c8a:	483c      	ldr	r0, [pc, #240]	; (8000d7c <display7SEG+0x314>)
 8000c8c:	f000 fed3 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000c90:	e099      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==7) {
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b07      	cmp	r3, #7
 8000c96:	d123      	bne.n	8000ce0 <display7SEG+0x278>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	4837      	ldr	r0, [pc, #220]	; (8000d7c <display7SEG+0x314>)
 8000c9e:	f000 feca 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2102      	movs	r1, #2
 8000ca6:	4835      	ldr	r0, [pc, #212]	; (8000d7c <display7SEG+0x314>)
 8000ca8:	f000 fec5 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2104      	movs	r1, #4
 8000cb0:	4832      	ldr	r0, [pc, #200]	; (8000d7c <display7SEG+0x314>)
 8000cb2:	f000 fec0 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2108      	movs	r1, #8
 8000cba:	4830      	ldr	r0, [pc, #192]	; (8000d7c <display7SEG+0x314>)
 8000cbc:	f000 febb 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2110      	movs	r1, #16
 8000cc4:	482d      	ldr	r0, [pc, #180]	; (8000d7c <display7SEG+0x314>)
 8000cc6:	f000 feb6 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2120      	movs	r1, #32
 8000cce:	482b      	ldr	r0, [pc, #172]	; (8000d7c <display7SEG+0x314>)
 8000cd0:	f000 feb1 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2140      	movs	r1, #64	; 0x40
 8000cd8:	4828      	ldr	r0, [pc, #160]	; (8000d7c <display7SEG+0x314>)
 8000cda:	f000 feac 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000cde:	e072      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==8) {
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b08      	cmp	r3, #8
 8000ce4:	d123      	bne.n	8000d2e <display7SEG+0x2c6>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2101      	movs	r1, #1
 8000cea:	4824      	ldr	r0, [pc, #144]	; (8000d7c <display7SEG+0x314>)
 8000cec:	f000 fea3 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	4821      	ldr	r0, [pc, #132]	; (8000d7c <display7SEG+0x314>)
 8000cf6:	f000 fe9e 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2104      	movs	r1, #4
 8000cfe:	481f      	ldr	r0, [pc, #124]	; (8000d7c <display7SEG+0x314>)
 8000d00:	f000 fe99 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2108      	movs	r1, #8
 8000d08:	481c      	ldr	r0, [pc, #112]	; (8000d7c <display7SEG+0x314>)
 8000d0a:	f000 fe94 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2110      	movs	r1, #16
 8000d12:	481a      	ldr	r0, [pc, #104]	; (8000d7c <display7SEG+0x314>)
 8000d14:	f000 fe8f 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2120      	movs	r1, #32
 8000d1c:	4817      	ldr	r0, [pc, #92]	; (8000d7c <display7SEG+0x314>)
 8000d1e:	f000 fe8a 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2140      	movs	r1, #64	; 0x40
 8000d26:	4815      	ldr	r0, [pc, #84]	; (8000d7c <display7SEG+0x314>)
 8000d28:	f000 fe85 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000d2c:	e04b      	b.n	8000dc6 <display7SEG+0x35e>
	else if (num==9) {
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b09      	cmp	r3, #9
 8000d32:	d125      	bne.n	8000d80 <display7SEG+0x318>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2101      	movs	r1, #1
 8000d38:	4810      	ldr	r0, [pc, #64]	; (8000d7c <display7SEG+0x314>)
 8000d3a:	f000 fe7c 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2102      	movs	r1, #2
 8000d42:	480e      	ldr	r0, [pc, #56]	; (8000d7c <display7SEG+0x314>)
 8000d44:	f000 fe77 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <display7SEG+0x314>)
 8000d4e:	f000 fe72 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2108      	movs	r1, #8
 8000d56:	4809      	ldr	r0, [pc, #36]	; (8000d7c <display7SEG+0x314>)
 8000d58:	f000 fe6d 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	2110      	movs	r1, #16
 8000d60:	4806      	ldr	r0, [pc, #24]	; (8000d7c <display7SEG+0x314>)
 8000d62:	f000 fe68 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2120      	movs	r1, #32
 8000d6a:	4804      	ldr	r0, [pc, #16]	; (8000d7c <display7SEG+0x314>)
 8000d6c:	f000 fe63 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2140      	movs	r1, #64	; 0x40
 8000d74:	4801      	ldr	r0, [pc, #4]	; (8000d7c <display7SEG+0x314>)
 8000d76:	f000 fe5e 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000d7a:	e024      	b.n	8000dc6 <display7SEG+0x35e>
 8000d7c:	40010c00 	.word	0x40010c00
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000d80:	2201      	movs	r2, #1
 8000d82:	2101      	movs	r1, #1
 8000d84:	4812      	ldr	r0, [pc, #72]	; (8000dd0 <display7SEG+0x368>)
 8000d86:	f000 fe56 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	2102      	movs	r1, #2
 8000d8e:	4810      	ldr	r0, [pc, #64]	; (8000dd0 <display7SEG+0x368>)
 8000d90:	f000 fe51 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	2104      	movs	r1, #4
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <display7SEG+0x368>)
 8000d9a:	f000 fe4c 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2108      	movs	r1, #8
 8000da2:	480b      	ldr	r0, [pc, #44]	; (8000dd0 <display7SEG+0x368>)
 8000da4:	f000 fe47 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2110      	movs	r1, #16
 8000dac:	4808      	ldr	r0, [pc, #32]	; (8000dd0 <display7SEG+0x368>)
 8000dae:	f000 fe42 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2120      	movs	r1, #32
 8000db6:	4806      	ldr	r0, [pc, #24]	; (8000dd0 <display7SEG+0x368>)
 8000db8:	f000 fe3d 	bl	8001a36 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2140      	movs	r1, #64	; 0x40
 8000dc0:	4803      	ldr	r0, [pc, #12]	; (8000dd0 <display7SEG+0x368>)
 8000dc2:	f000 fe38 	bl	8001a36 <HAL_GPIO_WritePin>
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40010c00 	.word	0x40010c00

08000dd4 <button_reading>:
		flagForButtonPress1s[i]=0;
		counterForButtonPress1s[i]=DURATION_FOR_AUTO_INCREASING;
	}
}
int flagForPressed=0;
void button_reading ( void ){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
	for ( int i = 0; i < N0_OF_BUTTONS ; i ++){
 8000dda:	2300      	movs	r3, #0
 8000ddc:	607b      	str	r3, [r7, #4]
 8000dde:	e0b3      	b.n	8000f48 <button_reading+0x174>
		if(timer1_flag==1) {
 8000de0:	4b5e      	ldr	r3, [pc, #376]	; (8000f5c <button_reading+0x188>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d105      	bne.n	8000df4 <button_reading+0x20>
			flagForPressed=0;
 8000de8:	4b5d      	ldr	r3, [pc, #372]	; (8000f60 <button_reading+0x18c>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
			setTimer1(0);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f000 f9da 	bl	80011a8 <setTimer1>
		}
		debounceButtonBuffer3 [i] = debounceButtonBuffer2 [i];
 8000df4:	4a5b      	ldr	r2, [pc, #364]	; (8000f64 <button_reading+0x190>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	7819      	ldrb	r1, [r3, #0]
 8000dfc:	4a5a      	ldr	r2, [pc, #360]	; (8000f68 <button_reading+0x194>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	460a      	mov	r2, r1
 8000e04:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2 [i] = debounceButtonBuffer1 [i];
 8000e06:	4a59      	ldr	r2, [pc, #356]	; (8000f6c <button_reading+0x198>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	7819      	ldrb	r1, [r3, #0]
 8000e0e:	4a55      	ldr	r2, [pc, #340]	; (8000f64 <button_reading+0x190>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4413      	add	r3, r2
 8000e14:	460a      	mov	r2, r1
 8000e16:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1 [i] = HAL_GPIO_ReadPin(GPIOC, BUTTON_Pin*pow(2,i));
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f7ff faeb 	bl	80003f4 <__aeabi_i2d>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	460b      	mov	r3, r1
 8000e22:	f04f 0000 	mov.w	r0, #0
 8000e26:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000e2a:	f001 fe1b 	bl	8002a64 <pow>
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	4b4f      	ldr	r3, [pc, #316]	; (8000f70 <button_reading+0x19c>)
 8000e34:	f7ff fb48 	bl	80004c8 <__aeabi_dmul>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	4610      	mov	r0, r2
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f7ff fdf2 	bl	8000a28 <__aeabi_d2uiz>
 8000e44:	4603      	mov	r3, r0
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	4619      	mov	r1, r3
 8000e4a:	484a      	ldr	r0, [pc, #296]	; (8000f74 <button_reading+0x1a0>)
 8000e4c:	f000 fddc 	bl	8001a08 <HAL_GPIO_ReadPin>
 8000e50:	4603      	mov	r3, r0
 8000e52:	4619      	mov	r1, r3
 8000e54:	4a45      	ldr	r2, [pc, #276]	; (8000f6c <button_reading+0x198>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	460a      	mov	r2, r1
 8000e5c:	701a      	strb	r2, [r3, #0]
		if( debounceButtonBuffer1 [i] == debounceButtonBuffer2 [i] && debounceButtonBuffer2[i]==debounceButtonBuffer3[i]) {
 8000e5e:	4a43      	ldr	r2, [pc, #268]	; (8000f6c <button_reading+0x198>)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4413      	add	r3, r2
 8000e64:	781a      	ldrb	r2, [r3, #0]
 8000e66:	493f      	ldr	r1, [pc, #252]	; (8000f64 <button_reading+0x190>)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	440b      	add	r3, r1
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d167      	bne.n	8000f42 <button_reading+0x16e>
 8000e72:	4a3c      	ldr	r2, [pc, #240]	; (8000f64 <button_reading+0x190>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	781a      	ldrb	r2, [r3, #0]
 8000e7a:	493b      	ldr	r1, [pc, #236]	; (8000f68 <button_reading+0x194>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	440b      	add	r3, r1
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d15d      	bne.n	8000f42 <button_reading+0x16e>
			if (buttonBuffer[i] != debounceButtonBuffer3 [i]) {
 8000e86:	4a3c      	ldr	r2, [pc, #240]	; (8000f78 <button_reading+0x1a4>)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	781a      	ldrb	r2, [r3, #0]
 8000e8e:	4936      	ldr	r1, [pc, #216]	; (8000f68 <button_reading+0x194>)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	440b      	add	r3, r1
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d02f      	beq.n	8000efa <button_reading+0x126>
				buttonBuffer [i] = debounceButtonBuffer3 [i];
 8000e9a:	4a33      	ldr	r2, [pc, #204]	; (8000f68 <button_reading+0x194>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	7819      	ldrb	r1, [r3, #0]
 8000ea2:	4a35      	ldr	r2, [pc, #212]	; (8000f78 <button_reading+0x1a4>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	460a      	mov	r2, r1
 8000eaa:	701a      	strb	r2, [r3, #0]
				if( buttonBuffer [i] == BUTTON_IS_PRESSED ){
 8000eac:	4a32      	ldr	r2, [pc, #200]	; (8000f78 <button_reading+0x1a4>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d144      	bne.n	8000f42 <button_reading+0x16e>
					flagForButtonPress [i]=1;
 8000eb8:	4a30      	ldr	r2, [pc, #192]	; (8000f7c <button_reading+0x1a8>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counterForButtonPress1s [i]=DURATION_FOR_AUTO_INCREASING;
 8000ec2:	4a2f      	ldr	r2, [pc, #188]	; (8000f80 <button_reading+0x1ac>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2164      	movs	r1, #100	; 0x64
 8000ec8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					if (flagForPressed==0) {
 8000ecc:	4b24      	ldr	r3, [pc, #144]	; (8000f60 <button_reading+0x18c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d106      	bne.n	8000ee2 <button_reading+0x10e>
						setTimer1(50);
 8000ed4:	2032      	movs	r0, #50	; 0x32
 8000ed6:	f000 f967 	bl	80011a8 <setTimer1>
						flagForPressed=0;
 8000eda:	4b21      	ldr	r3, [pc, #132]	; (8000f60 <button_reading+0x18c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	e02f      	b.n	8000f42 <button_reading+0x16e>
					}
					else {
						flagForButtonDoublePress[i]=1;
 8000ee2:	4a28      	ldr	r2, [pc, #160]	; (8000f84 <button_reading+0x1b0>)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						flagForPressed=0;
 8000eec:	4b1c      	ldr	r3, [pc, #112]	; (8000f60 <button_reading+0x18c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
						setTimer1(0);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f000 f958 	bl	80011a8 <setTimer1>
 8000ef8:	e023      	b.n	8000f42 <button_reading+0x16e>
					}
				}
			}
			else {
				if (buttonBuffer[i]==BUTTON_IS_PRESSED) {
 8000efa:	4a1f      	ldr	r2, [pc, #124]	; (8000f78 <button_reading+0x1a4>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4413      	add	r3, r2
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d11d      	bne.n	8000f42 <button_reading+0x16e>
					counterForButtonPress1s [i]--;
 8000f06:	4a1e      	ldr	r2, [pc, #120]	; (8000f80 <button_reading+0x1ac>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f0e:	1e5a      	subs	r2, r3, #1
 8000f10:	491b      	ldr	r1, [pc, #108]	; (8000f80 <button_reading+0x1ac>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if (counterForButtonPress1s[i]<=0) {
 8000f18:	4a19      	ldr	r2, [pc, #100]	; (8000f80 <button_reading+0x1ac>)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	dc0e      	bgt.n	8000f42 <button_reading+0x16e>
						flagForButtonPress1s[i]=1;
 8000f24:	4a18      	ldr	r2, [pc, #96]	; (8000f88 <button_reading+0x1b4>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						buttonBuffer[i]=0;
 8000f2e:	4a12      	ldr	r2, [pc, #72]	; (8000f78 <button_reading+0x1a4>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4413      	add	r3, r2
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]
						counterForButtonPress1s [i]=DURATION_FOR_AUTO_INCREASING;
 8000f38:	4a11      	ldr	r2, [pc, #68]	; (8000f80 <button_reading+0x1ac>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2164      	movs	r1, #100	; 0x64
 8000f3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for ( int i = 0; i < N0_OF_BUTTONS ; i ++){
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3301      	adds	r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f77f af48 	ble.w	8000de0 <button_reading+0xc>
					}
				}
			}
		}
	}
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200000a4 	.word	0x200000a4
 8000f60:	200000a0 	.word	0x200000a0
 8000f64:	20000098 	.word	0x20000098
 8000f68:	2000009c 	.word	0x2000009c
 8000f6c:	20000094 	.word	0x20000094
 8000f70:	40d00000 	.word	0x40d00000
 8000f74:	40011000 	.word	0x40011000
 8000f78:	20000090 	.word	0x20000090
 8000f7c:	200000e0 	.word	0x200000e0
 8000f80:	200000d8 	.word	0x200000d8
 8000f84:	200000d4 	.word	0x200000d4
 8000f88:	200000dc 	.word	0x200000dc

08000f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f92:	f000 fa4f 	bl	8001434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f96:	f000 f821 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000f9a:	f000 f85b 	bl	8001054 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000f9e:	f000 f8a5 	bl	80010ec <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fa2:	480c      	ldr	r0, [pc, #48]	; (8000fd4 <main+0x48>)
 8000fa4:	f001 f998 	bl	80022d8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int status=0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  if (flagForButtonPress1s[0]==1) {
 8000fac:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <main+0x4c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d1fb      	bne.n	8000fac <main+0x20>
		  display7SEG(status);
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff fd57 	bl	8000a68 <display7SEG>
		  status++;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
		  if (status>=10) status=0;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b09      	cmp	r3, #9
 8000fc4:	dd01      	ble.n	8000fca <main+0x3e>
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]
		  flagForButtonPress1s[0]=0;
 8000fca:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <main+0x4c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
	  if (flagForButtonPress1s[0]==1) {
 8000fd0:	e7ec      	b.n	8000fac <main+0x20>
 8000fd2:	bf00      	nop
 8000fd4:	200000e4 	.word	0x200000e4
 8000fd8:	200000dc 	.word	0x200000dc

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b090      	sub	sp, #64	; 0x40
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	2228      	movs	r2, #40	; 0x28
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 fd32 	bl	8002a54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
 8000ffc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001002:	2301      	movs	r3, #1
 8001004:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001006:	2310      	movs	r3, #16
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800100a:	2300      	movs	r3, #0
 800100c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100e:	f107 0318 	add.w	r3, r7, #24
 8001012:	4618      	mov	r0, r3
 8001014:	f000 fd28 	bl	8001a68 <HAL_RCC_OscConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800101e:	f000 f8bd 	bl	800119c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f000 ff94 	bl	8001f68 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001046:	f000 f8a9 	bl	800119c <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3740      	adds	r7, #64	; 0x40
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	463b      	mov	r3, r7
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001070:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001072:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001076:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001078:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <MX_TIM2_Init+0x94>)
 800107a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800107e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001080:	4b19      	ldr	r3, [pc, #100]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001086:	4b18      	ldr	r3, [pc, #96]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001088:	2209      	movs	r2, #9
 800108a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <MX_TIM2_Init+0x94>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001098:	4813      	ldr	r0, [pc, #76]	; (80010e8 <MX_TIM2_Init+0x94>)
 800109a:	f001 f8cd 	bl	8002238 <HAL_TIM_Base_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010a4:	f000 f87a 	bl	800119c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	4619      	mov	r1, r3
 80010b4:	480c      	ldr	r0, [pc, #48]	; (80010e8 <MX_TIM2_Init+0x94>)
 80010b6:	f001 fa63 	bl	8002580 <HAL_TIM_ConfigClockSource>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010c0:	f000 f86c 	bl	800119c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010cc:	463b      	mov	r3, r7
 80010ce:	4619      	mov	r1, r3
 80010d0:	4805      	ldr	r0, [pc, #20]	; (80010e8 <MX_TIM2_Init+0x94>)
 80010d2:	f001 fc2b 	bl	800292c <HAL_TIMEx_MasterConfigSynchronization>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010dc:	f000 f85e 	bl	800119c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	200000e4 	.word	0x200000e4

080010ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001100:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <MX_GPIO_Init+0x8c>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	4a1c      	ldr	r2, [pc, #112]	; (8001178 <MX_GPIO_Init+0x8c>)
 8001106:	f043 0310 	orr.w	r3, r3, #16
 800110a:	6193      	str	r3, [r2, #24]
 800110c:	4b1a      	ldr	r3, [pc, #104]	; (8001178 <MX_GPIO_Init+0x8c>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	f003 0310 	and.w	r3, r3, #16
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001118:	4b17      	ldr	r3, [pc, #92]	; (8001178 <MX_GPIO_Init+0x8c>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	4a16      	ldr	r2, [pc, #88]	; (8001178 <MX_GPIO_Init+0x8c>)
 800111e:	f043 0308 	orr.w	r3, r3, #8
 8001122:	6193      	str	r3, [r2, #24]
 8001124:	4b14      	ldr	r3, [pc, #80]	; (8001178 <MX_GPIO_Init+0x8c>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	603b      	str	r3, [r7, #0]
 800112e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001130:	2200      	movs	r2, #0
 8001132:	217f      	movs	r1, #127	; 0x7f
 8001134:	4811      	ldr	r0, [pc, #68]	; (800117c <MX_GPIO_Init+0x90>)
 8001136:	f000 fc7e 	bl	8001a36 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800113a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800113e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001144:	2301      	movs	r3, #1
 8001146:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 0308 	add.w	r3, r7, #8
 800114c:	4619      	mov	r1, r3
 800114e:	480c      	ldr	r0, [pc, #48]	; (8001180 <MX_GPIO_Init+0x94>)
 8001150:	f000 fae0 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001154:	237f      	movs	r3, #127	; 0x7f
 8001156:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001158:	2301      	movs	r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001160:	2302      	movs	r3, #2
 8001162:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	4619      	mov	r1, r3
 800116a:	4804      	ldr	r0, [pc, #16]	; (800117c <MX_GPIO_Init+0x90>)
 800116c:	f000 fad2 	bl	8001714 <HAL_GPIO_Init>

}
 8001170:	bf00      	nop
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40021000 	.word	0x40021000
 800117c:	40010c00 	.word	0x40010c00
 8001180:	40011000 	.word	0x40011000

08001184 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	timeRun();
 800118c:	f000 f820 	bl	80011d0 <timeRun>
	button_reading();
 8001190:	f7ff fe20 	bl	8000dd4 <button_reading>

}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a0:	b672      	cpsid	i
}
 80011a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <Error_Handler+0x8>
	...

080011a8 <setTimer1>:
int timer5_flag=0;
int timer5_counter=0;
int timer6_flag=0;
int timer6_counter=0;

void setTimer1(int duration) {
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	timer1_counter=duration;
 80011b0:	4a05      	ldr	r2, [pc, #20]	; (80011c8 <setTimer1+0x20>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 80011b6:	4b05      	ldr	r3, [pc, #20]	; (80011cc <setTimer1+0x24>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]

}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	200000a8 	.word	0x200000a8
 80011cc:	200000a4 	.word	0x200000a4

080011d0 <timeRun>:
void setTimer6(int duration) {
	timer6_counter=duration;
	timer6_flag=0;
}

void timeRun() {
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
	if (timer1_counter>0) {
 80011d4:	4b31      	ldr	r3, [pc, #196]	; (800129c <timeRun+0xcc>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	dd0b      	ble.n	80011f4 <timeRun+0x24>
		timer1_counter--;
 80011dc:	4b2f      	ldr	r3, [pc, #188]	; (800129c <timeRun+0xcc>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	3b01      	subs	r3, #1
 80011e2:	4a2e      	ldr	r2, [pc, #184]	; (800129c <timeRun+0xcc>)
 80011e4:	6013      	str	r3, [r2, #0]
		if (timer1_counter<=0) {
 80011e6:	4b2d      	ldr	r3, [pc, #180]	; (800129c <timeRun+0xcc>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	dc02      	bgt.n	80011f4 <timeRun+0x24>
			timer1_flag=1;
 80011ee:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <timeRun+0xd0>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter>0) {
 80011f4:	4b2b      	ldr	r3, [pc, #172]	; (80012a4 <timeRun+0xd4>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	dd0b      	ble.n	8001214 <timeRun+0x44>
		timer2_counter--;
 80011fc:	4b29      	ldr	r3, [pc, #164]	; (80012a4 <timeRun+0xd4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	3b01      	subs	r3, #1
 8001202:	4a28      	ldr	r2, [pc, #160]	; (80012a4 <timeRun+0xd4>)
 8001204:	6013      	str	r3, [r2, #0]
		if (timer2_counter<=0) {
 8001206:	4b27      	ldr	r3, [pc, #156]	; (80012a4 <timeRun+0xd4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	dc02      	bgt.n	8001214 <timeRun+0x44>
			timer2_flag=1;
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <timeRun+0xd8>)
 8001210:	2201      	movs	r2, #1
 8001212:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter>0) {
 8001214:	4b25      	ldr	r3, [pc, #148]	; (80012ac <timeRun+0xdc>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	dd0b      	ble.n	8001234 <timeRun+0x64>
		timer3_counter--;
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <timeRun+0xdc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	3b01      	subs	r3, #1
 8001222:	4a22      	ldr	r2, [pc, #136]	; (80012ac <timeRun+0xdc>)
 8001224:	6013      	str	r3, [r2, #0]
		if (timer3_counter<=0) {
 8001226:	4b21      	ldr	r3, [pc, #132]	; (80012ac <timeRun+0xdc>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	dc02      	bgt.n	8001234 <timeRun+0x64>
			timer3_flag=1;
 800122e:	4b20      	ldr	r3, [pc, #128]	; (80012b0 <timeRun+0xe0>)
 8001230:	2201      	movs	r2, #1
 8001232:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter>0) {
 8001234:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <timeRun+0xe4>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	dd0b      	ble.n	8001254 <timeRun+0x84>
		timer4_counter--;
 800123c:	4b1d      	ldr	r3, [pc, #116]	; (80012b4 <timeRun+0xe4>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	3b01      	subs	r3, #1
 8001242:	4a1c      	ldr	r2, [pc, #112]	; (80012b4 <timeRun+0xe4>)
 8001244:	6013      	str	r3, [r2, #0]
		if (timer4_counter<=0) {
 8001246:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <timeRun+0xe4>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	dc02      	bgt.n	8001254 <timeRun+0x84>
			timer4_flag=1;
 800124e:	4b1a      	ldr	r3, [pc, #104]	; (80012b8 <timeRun+0xe8>)
 8001250:	2201      	movs	r2, #1
 8001252:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter>0) {
 8001254:	4b19      	ldr	r3, [pc, #100]	; (80012bc <timeRun+0xec>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	dd0b      	ble.n	8001274 <timeRun+0xa4>
		timer5_counter--;
 800125c:	4b17      	ldr	r3, [pc, #92]	; (80012bc <timeRun+0xec>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	3b01      	subs	r3, #1
 8001262:	4a16      	ldr	r2, [pc, #88]	; (80012bc <timeRun+0xec>)
 8001264:	6013      	str	r3, [r2, #0]
		if (timer5_counter<=0) {
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <timeRun+0xec>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	dc02      	bgt.n	8001274 <timeRun+0xa4>
			timer5_flag=1;
 800126e:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <timeRun+0xf0>)
 8001270:	2201      	movs	r2, #1
 8001272:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer6_counter>0) {
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <timeRun+0xf4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	dd0b      	ble.n	8001294 <timeRun+0xc4>
		timer6_counter--;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <timeRun+0xf4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	3b01      	subs	r3, #1
 8001282:	4a10      	ldr	r2, [pc, #64]	; (80012c4 <timeRun+0xf4>)
 8001284:	6013      	str	r3, [r2, #0]
		if (timer6_counter<=0) {
 8001286:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <timeRun+0xf4>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	dc02      	bgt.n	8001294 <timeRun+0xc4>
			timer6_flag=1;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <timeRun+0xf8>)
 8001290:	2201      	movs	r2, #1
 8001292:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	200000a8 	.word	0x200000a8
 80012a0:	200000a4 	.word	0x200000a4
 80012a4:	200000b0 	.word	0x200000b0
 80012a8:	200000ac 	.word	0x200000ac
 80012ac:	200000b8 	.word	0x200000b8
 80012b0:	200000b4 	.word	0x200000b4
 80012b4:	200000c0 	.word	0x200000c0
 80012b8:	200000bc 	.word	0x200000bc
 80012bc:	200000c8 	.word	0x200000c8
 80012c0:	200000c4 	.word	0x200000c4
 80012c4:	200000d0 	.word	0x200000d0
 80012c8:	200000cc 	.word	0x200000cc

080012cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_MspInit+0x5c>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	4a14      	ldr	r2, [pc, #80]	; (8001328 <HAL_MspInit+0x5c>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	6193      	str	r3, [r2, #24]
 80012de:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_MspInit+0x5c>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <HAL_MspInit+0x5c>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a0e      	ldr	r2, [pc, #56]	; (8001328 <HAL_MspInit+0x5c>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <HAL_MspInit+0x5c>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001302:	4b0a      	ldr	r3, [pc, #40]	; (800132c <HAL_MspInit+0x60>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	4a04      	ldr	r2, [pc, #16]	; (800132c <HAL_MspInit+0x60>)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	40021000 	.word	0x40021000
 800132c:	40010000 	.word	0x40010000

08001330 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001340:	d113      	bne.n	800136a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <HAL_TIM_Base_MspInit+0x44>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	4a0b      	ldr	r2, [pc, #44]	; (8001374 <HAL_TIM_Base_MspInit+0x44>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	61d3      	str	r3, [r2, #28]
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <HAL_TIM_Base_MspInit+0x44>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2100      	movs	r1, #0
 800135e:	201c      	movs	r0, #28
 8001360:	f000 f9a1 	bl	80016a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001364:	201c      	movs	r0, #28
 8001366:	f000 f9ba 	bl	80016de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40021000 	.word	0x40021000

08001378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800137c:	e7fe      	b.n	800137c <NMI_Handler+0x4>

0800137e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001382:	e7fe      	b.n	8001382 <HardFault_Handler+0x4>

08001384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <MemManage_Handler+0x4>

0800138a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <BusFault_Handler+0x4>

08001390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001394:	e7fe      	b.n	8001394 <UsageFault_Handler+0x4>

08001396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr

080013a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr

080013ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr

080013ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013be:	f000 f87f 	bl	80014c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013cc:	4802      	ldr	r0, [pc, #8]	; (80013d8 <TIM2_IRQHandler+0x10>)
 80013ce:	f000 ffcf 	bl	8002370 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200000e4 	.word	0x200000e4

080013dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr

080013e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013e8:	480c      	ldr	r0, [pc, #48]	; (800141c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ea:	490d      	ldr	r1, [pc, #52]	; (8001420 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013ec:	4a0d      	ldr	r2, [pc, #52]	; (8001424 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f0:	e002      	b.n	80013f8 <LoopCopyDataInit>

080013f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013f6:	3304      	adds	r3, #4

080013f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013fc:	d3f9      	bcc.n	80013f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013fe:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001400:	4c0a      	ldr	r4, [pc, #40]	; (800142c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001404:	e001      	b.n	800140a <LoopFillZerobss>

08001406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001408:	3204      	adds	r2, #4

0800140a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800140c:	d3fb      	bcc.n	8001406 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800140e:	f7ff ffe5 	bl	80013dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001412:	f001 fafb 	bl	8002a0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001416:	f7ff fdb9 	bl	8000f8c <main>
  bx lr
 800141a:	4770      	bx	lr
  ldr r0, =_sdata
 800141c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001420:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001424:	08003a10 	.word	0x08003a10
  ldr r2, =_sbss
 8001428:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800142c:	20000130 	.word	0x20000130

08001430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001430:	e7fe      	b.n	8001430 <ADC1_2_IRQHandler>
	...

08001434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <HAL_Init+0x28>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a07      	ldr	r2, [pc, #28]	; (800145c <HAL_Init+0x28>)
 800143e:	f043 0310 	orr.w	r3, r3, #16
 8001442:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001444:	2003      	movs	r0, #3
 8001446:	f000 f923 	bl	8001690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800144a:	200f      	movs	r0, #15
 800144c:	f000 f808 	bl	8001460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001450:	f7ff ff3c 	bl	80012cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40022000 	.word	0x40022000

08001460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <HAL_InitTick+0x54>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_InitTick+0x58>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4619      	mov	r1, r3
 8001472:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001476:	fbb3 f3f1 	udiv	r3, r3, r1
 800147a:	fbb2 f3f3 	udiv	r3, r2, r3
 800147e:	4618      	mov	r0, r3
 8001480:	f000 f93b 	bl	80016fa <HAL_SYSTICK_Config>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e00e      	b.n	80014ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b0f      	cmp	r3, #15
 8001492:	d80a      	bhi.n	80014aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001494:	2200      	movs	r2, #0
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	f04f 30ff 	mov.w	r0, #4294967295
 800149c:	f000 f903 	bl	80016a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a0:	4a06      	ldr	r2, [pc, #24]	; (80014bc <HAL_InitTick+0x5c>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e000      	b.n	80014ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000000 	.word	0x20000000
 80014b8:	20000008 	.word	0x20000008
 80014bc:	20000004 	.word	0x20000004

080014c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014c4:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_IncTick+0x1c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <HAL_IncTick+0x20>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4413      	add	r3, r2
 80014d0:	4a03      	ldr	r2, [pc, #12]	; (80014e0 <HAL_IncTick+0x20>)
 80014d2:	6013      	str	r3, [r2, #0]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	20000008 	.word	0x20000008
 80014e0:	2000012c 	.word	0x2000012c

080014e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  return uwTick;
 80014e8:	4b02      	ldr	r3, [pc, #8]	; (80014f4 <HAL_GetTick+0x10>)
 80014ea:	681b      	ldr	r3, [r3, #0]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	2000012c 	.word	0x2000012c

080014f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <__NVIC_SetPriorityGrouping+0x44>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800150e:	68ba      	ldr	r2, [r7, #8]
 8001510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001514:	4013      	ands	r3, r2
 8001516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001520:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800152a:	4a04      	ldr	r2, [pc, #16]	; (800153c <__NVIC_SetPriorityGrouping+0x44>)
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	60d3      	str	r3, [r2, #12]
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001544:	4b04      	ldr	r3, [pc, #16]	; (8001558 <__NVIC_GetPriorityGrouping+0x18>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	0a1b      	lsrs	r3, r3, #8
 800154a:	f003 0307 	and.w	r3, r3, #7
}
 800154e:	4618      	mov	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156a:	2b00      	cmp	r3, #0
 800156c:	db0b      	blt.n	8001586 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	f003 021f 	and.w	r2, r3, #31
 8001574:	4906      	ldr	r1, [pc, #24]	; (8001590 <__NVIC_EnableIRQ+0x34>)
 8001576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157a:	095b      	lsrs	r3, r3, #5
 800157c:	2001      	movs	r0, #1
 800157e:	fa00 f202 	lsl.w	r2, r0, r2
 8001582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	e000e100 	.word	0xe000e100

08001594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db0a      	blt.n	80015be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	490c      	ldr	r1, [pc, #48]	; (80015e0 <__NVIC_SetPriority+0x4c>)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	440b      	add	r3, r1
 80015b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015bc:	e00a      	b.n	80015d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4908      	ldr	r1, [pc, #32]	; (80015e4 <__NVIC_SetPriority+0x50>)
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	f003 030f 	and.w	r3, r3, #15
 80015ca:	3b04      	subs	r3, #4
 80015cc:	0112      	lsls	r2, r2, #4
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	440b      	add	r3, r1
 80015d2:	761a      	strb	r2, [r3, #24]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e100 	.word	0xe000e100
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b089      	sub	sp, #36	; 0x24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	f1c3 0307 	rsb	r3, r3, #7
 8001602:	2b04      	cmp	r3, #4
 8001604:	bf28      	it	cs
 8001606:	2304      	movcs	r3, #4
 8001608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3304      	adds	r3, #4
 800160e:	2b06      	cmp	r3, #6
 8001610:	d902      	bls.n	8001618 <NVIC_EncodePriority+0x30>
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3b03      	subs	r3, #3
 8001616:	e000      	b.n	800161a <NVIC_EncodePriority+0x32>
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	f04f 32ff 	mov.w	r2, #4294967295
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	43da      	mvns	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	401a      	ands	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001630:	f04f 31ff 	mov.w	r1, #4294967295
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	43d9      	mvns	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	4313      	orrs	r3, r2
         );
}
 8001642:	4618      	mov	r0, r3
 8001644:	3724      	adds	r7, #36	; 0x24
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800165c:	d301      	bcc.n	8001662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800165e:	2301      	movs	r3, #1
 8001660:	e00f      	b.n	8001682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001662:	4a0a      	ldr	r2, [pc, #40]	; (800168c <SysTick_Config+0x40>)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3b01      	subs	r3, #1
 8001668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800166a:	210f      	movs	r1, #15
 800166c:	f04f 30ff 	mov.w	r0, #4294967295
 8001670:	f7ff ff90 	bl	8001594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <SysTick_Config+0x40>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800167a:	4b04      	ldr	r3, [pc, #16]	; (800168c <SysTick_Config+0x40>)
 800167c:	2207      	movs	r2, #7
 800167e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	e000e010 	.word	0xe000e010

08001690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff ff2d 	bl	80014f8 <__NVIC_SetPriorityGrouping>
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b086      	sub	sp, #24
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	4603      	mov	r3, r0
 80016ae:	60b9      	str	r1, [r7, #8]
 80016b0:	607a      	str	r2, [r7, #4]
 80016b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016b8:	f7ff ff42 	bl	8001540 <__NVIC_GetPriorityGrouping>
 80016bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	68b9      	ldr	r1, [r7, #8]
 80016c2:	6978      	ldr	r0, [r7, #20]
 80016c4:	f7ff ff90 	bl	80015e8 <NVIC_EncodePriority>
 80016c8:	4602      	mov	r2, r0
 80016ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff5f 	bl	8001594 <__NVIC_SetPriority>
}
 80016d6:	bf00      	nop
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	4603      	mov	r3, r0
 80016e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff ff35 	bl	800155c <__NVIC_EnableIRQ>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff ffa2 	bl	800164c <SysTick_Config>
 8001708:	4603      	mov	r3, r0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b08b      	sub	sp, #44	; 0x2c
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001726:	e148      	b.n	80019ba <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001728:	2201      	movs	r2, #1
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	69fa      	ldr	r2, [r7, #28]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	429a      	cmp	r2, r3
 8001742:	f040 8137 	bne.w	80019b4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4aa3      	ldr	r2, [pc, #652]	; (80019d8 <HAL_GPIO_Init+0x2c4>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d05e      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001750:	4aa1      	ldr	r2, [pc, #644]	; (80019d8 <HAL_GPIO_Init+0x2c4>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d875      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001756:	4aa1      	ldr	r2, [pc, #644]	; (80019dc <HAL_GPIO_Init+0x2c8>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d058      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 800175c:	4a9f      	ldr	r2, [pc, #636]	; (80019dc <HAL_GPIO_Init+0x2c8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d86f      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001762:	4a9f      	ldr	r2, [pc, #636]	; (80019e0 <HAL_GPIO_Init+0x2cc>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d052      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001768:	4a9d      	ldr	r2, [pc, #628]	; (80019e0 <HAL_GPIO_Init+0x2cc>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d869      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800176e:	4a9d      	ldr	r2, [pc, #628]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d04c      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001774:	4a9b      	ldr	r2, [pc, #620]	; (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d863      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800177a:	4a9b      	ldr	r2, [pc, #620]	; (80019e8 <HAL_GPIO_Init+0x2d4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d046      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001780:	4a99      	ldr	r2, [pc, #612]	; (80019e8 <HAL_GPIO_Init+0x2d4>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d85d      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001786:	2b12      	cmp	r3, #18
 8001788:	d82a      	bhi.n	80017e0 <HAL_GPIO_Init+0xcc>
 800178a:	2b12      	cmp	r3, #18
 800178c:	d859      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800178e:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <HAL_GPIO_Init+0x80>)
 8001790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001794:	0800180f 	.word	0x0800180f
 8001798:	080017e9 	.word	0x080017e9
 800179c:	080017fb 	.word	0x080017fb
 80017a0:	0800183d 	.word	0x0800183d
 80017a4:	08001843 	.word	0x08001843
 80017a8:	08001843 	.word	0x08001843
 80017ac:	08001843 	.word	0x08001843
 80017b0:	08001843 	.word	0x08001843
 80017b4:	08001843 	.word	0x08001843
 80017b8:	08001843 	.word	0x08001843
 80017bc:	08001843 	.word	0x08001843
 80017c0:	08001843 	.word	0x08001843
 80017c4:	08001843 	.word	0x08001843
 80017c8:	08001843 	.word	0x08001843
 80017cc:	08001843 	.word	0x08001843
 80017d0:	08001843 	.word	0x08001843
 80017d4:	08001843 	.word	0x08001843
 80017d8:	080017f1 	.word	0x080017f1
 80017dc:	08001805 	.word	0x08001805
 80017e0:	4a82      	ldr	r2, [pc, #520]	; (80019ec <HAL_GPIO_Init+0x2d8>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017e6:	e02c      	b.n	8001842 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	623b      	str	r3, [r7, #32]
          break;
 80017ee:	e029      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	3304      	adds	r3, #4
 80017f6:	623b      	str	r3, [r7, #32]
          break;
 80017f8:	e024      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	3308      	adds	r3, #8
 8001800:	623b      	str	r3, [r7, #32]
          break;
 8001802:	e01f      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	330c      	adds	r3, #12
 800180a:	623b      	str	r3, [r7, #32]
          break;
 800180c:	e01a      	b.n	8001844 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001816:	2304      	movs	r3, #4
 8001818:	623b      	str	r3, [r7, #32]
          break;
 800181a:	e013      	b.n	8001844 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d105      	bne.n	8001830 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001824:	2308      	movs	r3, #8
 8001826:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69fa      	ldr	r2, [r7, #28]
 800182c:	611a      	str	r2, [r3, #16]
          break;
 800182e:	e009      	b.n	8001844 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001830:	2308      	movs	r3, #8
 8001832:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	615a      	str	r2, [r3, #20]
          break;
 800183a:	e003      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800183c:	2300      	movs	r3, #0
 800183e:	623b      	str	r3, [r7, #32]
          break;
 8001840:	e000      	b.n	8001844 <HAL_GPIO_Init+0x130>
          break;
 8001842:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2bff      	cmp	r3, #255	; 0xff
 8001848:	d801      	bhi.n	800184e <HAL_GPIO_Init+0x13a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	e001      	b.n	8001852 <HAL_GPIO_Init+0x13e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3304      	adds	r3, #4
 8001852:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	2bff      	cmp	r3, #255	; 0xff
 8001858:	d802      	bhi.n	8001860 <HAL_GPIO_Init+0x14c>
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	e002      	b.n	8001866 <HAL_GPIO_Init+0x152>
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	3b08      	subs	r3, #8
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	210f      	movs	r1, #15
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	401a      	ands	r2, r3
 8001878:	6a39      	ldr	r1, [r7, #32]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	431a      	orrs	r2, r3
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8090 	beq.w	80019b4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001894:	4b56      	ldr	r3, [pc, #344]	; (80019f0 <HAL_GPIO_Init+0x2dc>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4a55      	ldr	r2, [pc, #340]	; (80019f0 <HAL_GPIO_Init+0x2dc>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6193      	str	r3, [r2, #24]
 80018a0:	4b53      	ldr	r3, [pc, #332]	; (80019f0 <HAL_GPIO_Init+0x2dc>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018ac:	4a51      	ldr	r2, [pc, #324]	; (80019f4 <HAL_GPIO_Init+0x2e0>)
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a49      	ldr	r2, [pc, #292]	; (80019f8 <HAL_GPIO_Init+0x2e4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d00d      	beq.n	80018f4 <HAL_GPIO_Init+0x1e0>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a48      	ldr	r2, [pc, #288]	; (80019fc <HAL_GPIO_Init+0x2e8>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d007      	beq.n	80018f0 <HAL_GPIO_Init+0x1dc>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a47      	ldr	r2, [pc, #284]	; (8001a00 <HAL_GPIO_Init+0x2ec>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d101      	bne.n	80018ec <HAL_GPIO_Init+0x1d8>
 80018e8:	2302      	movs	r3, #2
 80018ea:	e004      	b.n	80018f6 <HAL_GPIO_Init+0x1e2>
 80018ec:	2303      	movs	r3, #3
 80018ee:	e002      	b.n	80018f6 <HAL_GPIO_Init+0x1e2>
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <HAL_GPIO_Init+0x1e2>
 80018f4:	2300      	movs	r3, #0
 80018f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018f8:	f002 0203 	and.w	r2, r2, #3
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	4093      	lsls	r3, r2
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	4313      	orrs	r3, r2
 8001904:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001906:	493b      	ldr	r1, [pc, #236]	; (80019f4 <HAL_GPIO_Init+0x2e0>)
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	089b      	lsrs	r3, r3, #2
 800190c:	3302      	adds	r3, #2
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d006      	beq.n	800192e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001920:	4b38      	ldr	r3, [pc, #224]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4937      	ldr	r1, [pc, #220]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	600b      	str	r3, [r1, #0]
 800192c:	e006      	b.n	800193c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800192e:	4b35      	ldr	r3, [pc, #212]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	43db      	mvns	r3, r3
 8001936:	4933      	ldr	r1, [pc, #204]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001938:	4013      	ands	r3, r2
 800193a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d006      	beq.n	8001956 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001948:	4b2e      	ldr	r3, [pc, #184]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	492d      	ldr	r1, [pc, #180]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	4313      	orrs	r3, r2
 8001952:	604b      	str	r3, [r1, #4]
 8001954:	e006      	b.n	8001964 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001956:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	43db      	mvns	r3, r3
 800195e:	4929      	ldr	r1, [pc, #164]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001960:	4013      	ands	r3, r2
 8001962:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d006      	beq.n	800197e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001970:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	4923      	ldr	r1, [pc, #140]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	4313      	orrs	r3, r2
 800197a:	608b      	str	r3, [r1, #8]
 800197c:	e006      	b.n	800198c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800197e:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001980:	689a      	ldr	r2, [r3, #8]
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	43db      	mvns	r3, r3
 8001986:	491f      	ldr	r1, [pc, #124]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 8001988:	4013      	ands	r3, r2
 800198a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d006      	beq.n	80019a6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001998:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	4919      	ldr	r1, [pc, #100]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	60cb      	str	r3, [r1, #12]
 80019a4:	e006      	b.n	80019b4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	43db      	mvns	r3, r3
 80019ae:	4915      	ldr	r1, [pc, #84]	; (8001a04 <HAL_GPIO_Init+0x2f0>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80019b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b6:	3301      	adds	r3, #1
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f47f aeaf 	bne.w	8001728 <HAL_GPIO_Init+0x14>
  }
}
 80019ca:	bf00      	nop
 80019cc:	bf00      	nop
 80019ce:	372c      	adds	r7, #44	; 0x2c
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	10320000 	.word	0x10320000
 80019dc:	10310000 	.word	0x10310000
 80019e0:	10220000 	.word	0x10220000
 80019e4:	10210000 	.word	0x10210000
 80019e8:	10120000 	.word	0x10120000
 80019ec:	10110000 	.word	0x10110000
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010000 	.word	0x40010000
 80019f8:	40010800 	.word	0x40010800
 80019fc:	40010c00 	.word	0x40010c00
 8001a00:	40011000 	.word	0x40011000
 8001a04:	40010400 	.word	0x40010400

08001a08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	887b      	ldrh	r3, [r7, #2]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d002      	beq.n	8001a26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a20:	2301      	movs	r3, #1
 8001a22:	73fb      	strb	r3, [r7, #15]
 8001a24:	e001      	b.n	8001a2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	807b      	strh	r3, [r7, #2]
 8001a42:	4613      	mov	r3, r2
 8001a44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a46:	787b      	ldrb	r3, [r7, #1]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d003      	beq.n	8001a54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a4c:	887a      	ldrh	r2, [r7, #2]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a52:	e003      	b.n	8001a5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a54:	887b      	ldrh	r3, [r7, #2]
 8001a56:	041a      	lsls	r2, r3, #16
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	611a      	str	r2, [r3, #16]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
	...

08001a68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e26c      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f000 8087 	beq.w	8001b96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a88:	4b92      	ldr	r3, [pc, #584]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f003 030c 	and.w	r3, r3, #12
 8001a90:	2b04      	cmp	r3, #4
 8001a92:	d00c      	beq.n	8001aae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a94:	4b8f      	ldr	r3, [pc, #572]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d112      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x5e>
 8001aa0:	4b8c      	ldr	r3, [pc, #560]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aac:	d10b      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aae:	4b89      	ldr	r3, [pc, #548]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d06c      	beq.n	8001b94 <HAL_RCC_OscConfig+0x12c>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d168      	bne.n	8001b94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e246      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ace:	d106      	bne.n	8001ade <HAL_RCC_OscConfig+0x76>
 8001ad0:	4b80      	ldr	r3, [pc, #512]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a7f      	ldr	r2, [pc, #508]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	e02e      	b.n	8001b3c <HAL_RCC_OscConfig+0xd4>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10c      	bne.n	8001b00 <HAL_RCC_OscConfig+0x98>
 8001ae6:	4b7b      	ldr	r3, [pc, #492]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a7a      	ldr	r2, [pc, #488]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	4b78      	ldr	r3, [pc, #480]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a77      	ldr	r2, [pc, #476]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001af8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e01d      	b.n	8001b3c <HAL_RCC_OscConfig+0xd4>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b08:	d10c      	bne.n	8001b24 <HAL_RCC_OscConfig+0xbc>
 8001b0a:	4b72      	ldr	r3, [pc, #456]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a71      	ldr	r2, [pc, #452]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	4b6f      	ldr	r3, [pc, #444]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a6e      	ldr	r2, [pc, #440]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	e00b      	b.n	8001b3c <HAL_RCC_OscConfig+0xd4>
 8001b24:	4b6b      	ldr	r3, [pc, #428]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a6a      	ldr	r2, [pc, #424]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b2e:	6013      	str	r3, [r2, #0]
 8001b30:	4b68      	ldr	r3, [pc, #416]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a67      	ldr	r2, [pc, #412]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d013      	beq.n	8001b6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b44:	f7ff fcce 	bl	80014e4 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b4c:	f7ff fcca 	bl	80014e4 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b64      	cmp	r3, #100	; 0x64
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e1fa      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5e:	4b5d      	ldr	r3, [pc, #372]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d0f0      	beq.n	8001b4c <HAL_RCC_OscConfig+0xe4>
 8001b6a:	e014      	b.n	8001b96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6c:	f7ff fcba 	bl	80014e4 <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b72:	e008      	b.n	8001b86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b74:	f7ff fcb6 	bl	80014e4 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b64      	cmp	r3, #100	; 0x64
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e1e6      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b86:	4b53      	ldr	r3, [pc, #332]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d1f0      	bne.n	8001b74 <HAL_RCC_OscConfig+0x10c>
 8001b92:	e000      	b.n	8001b96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d063      	beq.n	8001c6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ba2:	4b4c      	ldr	r3, [pc, #304]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 030c 	and.w	r3, r3, #12
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d00b      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bae:	4b49      	ldr	r3, [pc, #292]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 030c 	and.w	r3, r3, #12
 8001bb6:	2b08      	cmp	r3, #8
 8001bb8:	d11c      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x18c>
 8001bba:	4b46      	ldr	r3, [pc, #280]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d116      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc6:	4b43      	ldr	r3, [pc, #268]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d005      	beq.n	8001bde <HAL_RCC_OscConfig+0x176>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	691b      	ldr	r3, [r3, #16]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d001      	beq.n	8001bde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e1ba      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bde:	4b3d      	ldr	r3, [pc, #244]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	4939      	ldr	r1, [pc, #228]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bf2:	e03a      	b.n	8001c6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d020      	beq.n	8001c3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bfc:	4b36      	ldr	r3, [pc, #216]	; (8001cd8 <HAL_RCC_OscConfig+0x270>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c02:	f7ff fc6f 	bl	80014e4 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c0a:	f7ff fc6b 	bl	80014e4 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e19b      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1c:	4b2d      	ldr	r3, [pc, #180]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c28:	4b2a      	ldr	r3, [pc, #168]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	4927      	ldr	r1, [pc, #156]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	600b      	str	r3, [r1, #0]
 8001c3c:	e015      	b.n	8001c6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c3e:	4b26      	ldr	r3, [pc, #152]	; (8001cd8 <HAL_RCC_OscConfig+0x270>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fc4e 	bl	80014e4 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c4c:	f7ff fc4a 	bl	80014e4 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e17a      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c5e:	4b1d      	ldr	r3, [pc, #116]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0308 	and.w	r3, r3, #8
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d03a      	beq.n	8001cec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d019      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c7e:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <HAL_RCC_OscConfig+0x274>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c84:	f7ff fc2e 	bl	80014e4 <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c8c:	f7ff fc2a 	bl	80014e4 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e15a      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c9e:	4b0d      	ldr	r3, [pc, #52]	; (8001cd4 <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f0      	beq.n	8001c8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001caa:	2001      	movs	r0, #1
 8001cac:	f000 faa6 	bl	80021fc <RCC_Delay>
 8001cb0:	e01c      	b.n	8001cec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <HAL_RCC_OscConfig+0x274>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb8:	f7ff fc14 	bl	80014e4 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cbe:	e00f      	b.n	8001ce0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc0:	f7ff fc10 	bl	80014e4 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d908      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e140      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
 8001cd2:	bf00      	nop
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	42420000 	.word	0x42420000
 8001cdc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ce0:	4b9e      	ldr	r3, [pc, #632]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1e9      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 80a6 	beq.w	8001e46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cfe:	4b97      	ldr	r3, [pc, #604]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d10d      	bne.n	8001d26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	4b94      	ldr	r3, [pc, #592]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	4a93      	ldr	r2, [pc, #588]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d14:	61d3      	str	r3, [r2, #28]
 8001d16:	4b91      	ldr	r3, [pc, #580]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d22:	2301      	movs	r3, #1
 8001d24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d26:	4b8e      	ldr	r3, [pc, #568]	; (8001f60 <HAL_RCC_OscConfig+0x4f8>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d118      	bne.n	8001d64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d32:	4b8b      	ldr	r3, [pc, #556]	; (8001f60 <HAL_RCC_OscConfig+0x4f8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a8a      	ldr	r2, [pc, #552]	; (8001f60 <HAL_RCC_OscConfig+0x4f8>)
 8001d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d3e:	f7ff fbd1 	bl	80014e4 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d46:	f7ff fbcd 	bl	80014e4 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b64      	cmp	r3, #100	; 0x64
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e0fd      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d58:	4b81      	ldr	r3, [pc, #516]	; (8001f60 <HAL_RCC_OscConfig+0x4f8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d0f0      	beq.n	8001d46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d106      	bne.n	8001d7a <HAL_RCC_OscConfig+0x312>
 8001d6c:	4b7b      	ldr	r3, [pc, #492]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	4a7a      	ldr	r2, [pc, #488]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d72:	f043 0301 	orr.w	r3, r3, #1
 8001d76:	6213      	str	r3, [r2, #32]
 8001d78:	e02d      	b.n	8001dd6 <HAL_RCC_OscConfig+0x36e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10c      	bne.n	8001d9c <HAL_RCC_OscConfig+0x334>
 8001d82:	4b76      	ldr	r3, [pc, #472]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	4a75      	ldr	r2, [pc, #468]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d88:	f023 0301 	bic.w	r3, r3, #1
 8001d8c:	6213      	str	r3, [r2, #32]
 8001d8e:	4b73      	ldr	r3, [pc, #460]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	6a1b      	ldr	r3, [r3, #32]
 8001d92:	4a72      	ldr	r2, [pc, #456]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	f023 0304 	bic.w	r3, r3, #4
 8001d98:	6213      	str	r3, [r2, #32]
 8001d9a:	e01c      	b.n	8001dd6 <HAL_RCC_OscConfig+0x36e>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	2b05      	cmp	r3, #5
 8001da2:	d10c      	bne.n	8001dbe <HAL_RCC_OscConfig+0x356>
 8001da4:	4b6d      	ldr	r3, [pc, #436]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	4a6c      	ldr	r2, [pc, #432]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001daa:	f043 0304 	orr.w	r3, r3, #4
 8001dae:	6213      	str	r3, [r2, #32]
 8001db0:	4b6a      	ldr	r3, [pc, #424]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	4a69      	ldr	r2, [pc, #420]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6213      	str	r3, [r2, #32]
 8001dbc:	e00b      	b.n	8001dd6 <HAL_RCC_OscConfig+0x36e>
 8001dbe:	4b67      	ldr	r3, [pc, #412]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001dc0:	6a1b      	ldr	r3, [r3, #32]
 8001dc2:	4a66      	ldr	r2, [pc, #408]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001dc4:	f023 0301 	bic.w	r3, r3, #1
 8001dc8:	6213      	str	r3, [r2, #32]
 8001dca:	4b64      	ldr	r3, [pc, #400]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
 8001dce:	4a63      	ldr	r2, [pc, #396]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001dd0:	f023 0304 	bic.w	r3, r3, #4
 8001dd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d015      	beq.n	8001e0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dde:	f7ff fb81 	bl	80014e4 <HAL_GetTick>
 8001de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de4:	e00a      	b.n	8001dfc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de6:	f7ff fb7d 	bl	80014e4 <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e0ab      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfc:	4b57      	ldr	r3, [pc, #348]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0ee      	beq.n	8001de6 <HAL_RCC_OscConfig+0x37e>
 8001e08:	e014      	b.n	8001e34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0a:	f7ff fb6b 	bl	80014e4 <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e10:	e00a      	b.n	8001e28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e12:	f7ff fb67 	bl	80014e4 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e095      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e28:	4b4c      	ldr	r3, [pc, #304]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1ee      	bne.n	8001e12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e34:	7dfb      	ldrb	r3, [r7, #23]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d105      	bne.n	8001e46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e3a:	4b48      	ldr	r3, [pc, #288]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	4a47      	ldr	r2, [pc, #284]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001e40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 8081 	beq.w	8001f52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e50:	4b42      	ldr	r3, [pc, #264]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 030c 	and.w	r3, r3, #12
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d061      	beq.n	8001f20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69db      	ldr	r3, [r3, #28]
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d146      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e64:	4b3f      	ldr	r3, [pc, #252]	; (8001f64 <HAL_RCC_OscConfig+0x4fc>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6a:	f7ff fb3b 	bl	80014e4 <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e70:	e008      	b.n	8001e84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e72:	f7ff fb37 	bl	80014e4 <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e067      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e84:	4b35      	ldr	r3, [pc, #212]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1f0      	bne.n	8001e72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e98:	d108      	bne.n	8001eac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e9a:	4b30      	ldr	r3, [pc, #192]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	492d      	ldr	r1, [pc, #180]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eac:	4b2b      	ldr	r3, [pc, #172]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a19      	ldr	r1, [r3, #32]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	430b      	orrs	r3, r1
 8001ebe:	4927      	ldr	r1, [pc, #156]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ec4:	4b27      	ldr	r3, [pc, #156]	; (8001f64 <HAL_RCC_OscConfig+0x4fc>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eca:	f7ff fb0b 	bl	80014e4 <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ed0:	e008      	b.n	8001ee4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed2:	f7ff fb07 	bl	80014e4 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e037      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ee4:	4b1d      	ldr	r3, [pc, #116]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0f0      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x46a>
 8001ef0:	e02f      	b.n	8001f52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	; (8001f64 <HAL_RCC_OscConfig+0x4fc>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7ff faf4 	bl	80014e4 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f00:	f7ff faf0 	bl	80014e4 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e020      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f12:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x498>
 8001f1e:	e018      	b.n	8001f52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e013      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <HAL_RCC_OscConfig+0x4f4>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d106      	bne.n	8001f4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d001      	beq.n	8001f52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40007000 	.word	0x40007000
 8001f64:	42420060 	.word	0x42420060

08001f68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d101      	bne.n	8001f7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0d0      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f7c:	4b6a      	ldr	r3, [pc, #424]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d910      	bls.n	8001fac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8a:	4b67      	ldr	r3, [pc, #412]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f023 0207 	bic.w	r2, r3, #7
 8001f92:	4965      	ldr	r1, [pc, #404]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f9a:	4b63      	ldr	r3, [pc, #396]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0b8      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d020      	beq.n	8001ffa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d005      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fc4:	4b59      	ldr	r3, [pc, #356]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	4a58      	ldr	r2, [pc, #352]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8001fca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001fce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fdc:	4b53      	ldr	r3, [pc, #332]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	4a52      	ldr	r2, [pc, #328]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8001fe2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001fe6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe8:	4b50      	ldr	r3, [pc, #320]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	494d      	ldr	r1, [pc, #308]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	2b00      	cmp	r3, #0
 8002004:	d040      	beq.n	8002088 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d107      	bne.n	800201e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200e:	4b47      	ldr	r3, [pc, #284]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d115      	bne.n	8002046 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e07f      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d107      	bne.n	8002036 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002026:	4b41      	ldr	r3, [pc, #260]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d109      	bne.n	8002046 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e073      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002036:	4b3d      	ldr	r3, [pc, #244]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e06b      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002046:	4b39      	ldr	r3, [pc, #228]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f023 0203 	bic.w	r2, r3, #3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	4936      	ldr	r1, [pc, #216]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8002054:	4313      	orrs	r3, r2
 8002056:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002058:	f7ff fa44 	bl	80014e4 <HAL_GetTick>
 800205c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800205e:	e00a      	b.n	8002076 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002060:	f7ff fa40 	bl	80014e4 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	f241 3288 	movw	r2, #5000	; 0x1388
 800206e:	4293      	cmp	r3, r2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e053      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002076:	4b2d      	ldr	r3, [pc, #180]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 020c 	and.w	r2, r3, #12
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	429a      	cmp	r2, r3
 8002086:	d1eb      	bne.n	8002060 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002088:	4b27      	ldr	r3, [pc, #156]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0307 	and.w	r3, r3, #7
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d210      	bcs.n	80020b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002096:	4b24      	ldr	r3, [pc, #144]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 0207 	bic.w	r2, r3, #7
 800209e:	4922      	ldr	r1, [pc, #136]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a6:	4b20      	ldr	r3, [pc, #128]	; (8002128 <HAL_RCC_ClockConfig+0x1c0>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d001      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e032      	b.n	800211e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d008      	beq.n	80020d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020c4:	4b19      	ldr	r3, [pc, #100]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	4916      	ldr	r1, [pc, #88]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d009      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020e2:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	490e      	ldr	r1, [pc, #56]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020f6:	f000 f821 	bl	800213c <HAL_RCC_GetSysClockFreq>
 80020fa:	4602      	mov	r2, r0
 80020fc:	4b0b      	ldr	r3, [pc, #44]	; (800212c <HAL_RCC_ClockConfig+0x1c4>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	091b      	lsrs	r3, r3, #4
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	490a      	ldr	r1, [pc, #40]	; (8002130 <HAL_RCC_ClockConfig+0x1c8>)
 8002108:	5ccb      	ldrb	r3, [r1, r3]
 800210a:	fa22 f303 	lsr.w	r3, r2, r3
 800210e:	4a09      	ldr	r2, [pc, #36]	; (8002134 <HAL_RCC_ClockConfig+0x1cc>)
 8002110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <HAL_RCC_ClockConfig+0x1d0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff f9a2 	bl	8001460 <HAL_InitTick>

  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40022000 	.word	0x40022000
 800212c:	40021000 	.word	0x40021000
 8002130:	080039b0 	.word	0x080039b0
 8002134:	20000000 	.word	0x20000000
 8002138:	20000004 	.word	0x20000004

0800213c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800213c:	b490      	push	{r4, r7}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002142:	4b2a      	ldr	r3, [pc, #168]	; (80021ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002144:	1d3c      	adds	r4, r7, #4
 8002146:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002148:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800214c:	f240 2301 	movw	r3, #513	; 0x201
 8002150:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	61fb      	str	r3, [r7, #28]
 8002156:	2300      	movs	r3, #0
 8002158:	61bb      	str	r3, [r7, #24]
 800215a:	2300      	movs	r3, #0
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002162:	2300      	movs	r3, #0
 8002164:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002166:	4b22      	ldr	r3, [pc, #136]	; (80021f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b04      	cmp	r3, #4
 8002174:	d002      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0x40>
 8002176:	2b08      	cmp	r3, #8
 8002178:	d003      	beq.n	8002182 <HAL_RCC_GetSysClockFreq+0x46>
 800217a:	e02d      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800217c:	4b1d      	ldr	r3, [pc, #116]	; (80021f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800217e:	623b      	str	r3, [r7, #32]
      break;
 8002180:	e02d      	b.n	80021de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	0c9b      	lsrs	r3, r3, #18
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800218e:	4413      	add	r3, r2
 8002190:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002194:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d013      	beq.n	80021c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021a0:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	0c5b      	lsrs	r3, r3, #17
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80021ae:	4413      	add	r3, r2
 80021b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80021b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021ba:	fb02 f203 	mul.w	r2, r2, r3
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
 80021c6:	e004      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	4a0b      	ldr	r2, [pc, #44]	; (80021f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80021cc:	fb02 f303 	mul.w	r3, r2, r3
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	623b      	str	r3, [r7, #32]
      break;
 80021d6:	e002      	b.n	80021de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021d8:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021da:	623b      	str	r3, [r7, #32]
      break;
 80021dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021de:	6a3b      	ldr	r3, [r7, #32]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3728      	adds	r7, #40	; 0x28
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc90      	pop	{r4, r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	080039a0 	.word	0x080039a0
 80021f0:	40021000 	.word	0x40021000
 80021f4:	007a1200 	.word	0x007a1200
 80021f8:	003d0900 	.word	0x003d0900

080021fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002204:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <RCC_Delay+0x34>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a0a      	ldr	r2, [pc, #40]	; (8002234 <RCC_Delay+0x38>)
 800220a:	fba2 2303 	umull	r2, r3, r2, r3
 800220e:	0a5b      	lsrs	r3, r3, #9
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	fb02 f303 	mul.w	r3, r2, r3
 8002216:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002218:	bf00      	nop
  }
  while (Delay --);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	1e5a      	subs	r2, r3, #1
 800221e:	60fa      	str	r2, [r7, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1f9      	bne.n	8002218 <RCC_Delay+0x1c>
}
 8002224:	bf00      	nop
 8002226:	bf00      	nop
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr
 8002230:	20000000 	.word	0x20000000
 8002234:	10624dd3 	.word	0x10624dd3

08002238 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e041      	b.n	80022ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d106      	bne.n	8002264 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff f866 	bl	8001330 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2202      	movs	r2, #2
 8002268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3304      	adds	r3, #4
 8002274:	4619      	mov	r1, r3
 8002276:	4610      	mov	r0, r2
 8002278:	f000 fa6a 	bl	8002750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d001      	beq.n	80022f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e035      	b.n	800235c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2202      	movs	r2, #2
 80022f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68da      	ldr	r2, [r3, #12]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0201 	orr.w	r2, r2, #1
 8002306:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a16      	ldr	r2, [pc, #88]	; (8002368 <HAL_TIM_Base_Start_IT+0x90>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d009      	beq.n	8002326 <HAL_TIM_Base_Start_IT+0x4e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800231a:	d004      	beq.n	8002326 <HAL_TIM_Base_Start_IT+0x4e>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a12      	ldr	r2, [pc, #72]	; (800236c <HAL_TIM_Base_Start_IT+0x94>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d111      	bne.n	800234a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2b06      	cmp	r3, #6
 8002336:	d010      	beq.n	800235a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f042 0201 	orr.w	r2, r2, #1
 8002346:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002348:	e007      	b.n	800235a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f042 0201 	orr.w	r2, r2, #1
 8002358:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	40012c00 	.word	0x40012c00
 800236c:	40000400 	.word	0x40000400

08002370 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b02      	cmp	r3, #2
 8002384:	d122      	bne.n	80023cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b02      	cmp	r3, #2
 8002392:	d11b      	bne.n	80023cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f06f 0202 	mvn.w	r2, #2
 800239c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f9b1 	bl	800271a <HAL_TIM_IC_CaptureCallback>
 80023b8:	e005      	b.n	80023c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 f9a4 	bl	8002708 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f9b3 	bl	800272c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d122      	bne.n	8002420 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d11b      	bne.n	8002420 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f06f 0204 	mvn.w	r2, #4
 80023f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2202      	movs	r2, #2
 80023f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 f987 	bl	800271a <HAL_TIM_IC_CaptureCallback>
 800240c:	e005      	b.n	800241a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f97a 	bl	8002708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f000 f989 	bl	800272c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b08      	cmp	r3, #8
 800242c:	d122      	bne.n	8002474 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b08      	cmp	r3, #8
 800243a:	d11b      	bne.n	8002474 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0208 	mvn.w	r2, #8
 8002444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2204      	movs	r2, #4
 800244a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f95d 	bl	800271a <HAL_TIM_IC_CaptureCallback>
 8002460:	e005      	b.n	800246e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f950 	bl	8002708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f95f 	bl	800272c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	f003 0310 	and.w	r3, r3, #16
 800247e:	2b10      	cmp	r3, #16
 8002480:	d122      	bne.n	80024c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	f003 0310 	and.w	r3, r3, #16
 800248c:	2b10      	cmp	r3, #16
 800248e:	d11b      	bne.n	80024c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f06f 0210 	mvn.w	r2, #16
 8002498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2208      	movs	r2, #8
 800249e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f933 	bl	800271a <HAL_TIM_IC_CaptureCallback>
 80024b4:	e005      	b.n	80024c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f926 	bl	8002708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f935 	bl	800272c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d10e      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d107      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0201 	mvn.w	r2, #1
 80024ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7fe fe48 	bl	8001184 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024fe:	2b80      	cmp	r3, #128	; 0x80
 8002500:	d10e      	bne.n	8002520 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800250c:	2b80      	cmp	r3, #128	; 0x80
 800250e:	d107      	bne.n	8002520 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 fa67 	bl	80029ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800252a:	2b40      	cmp	r3, #64	; 0x40
 800252c:	d10e      	bne.n	800254c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002538:	2b40      	cmp	r3, #64	; 0x40
 800253a:	d107      	bne.n	800254c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f8f9 	bl	800273e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	f003 0320 	and.w	r3, r3, #32
 8002556:	2b20      	cmp	r3, #32
 8002558:	d10e      	bne.n	8002578 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	f003 0320 	and.w	r3, r3, #32
 8002564:	2b20      	cmp	r3, #32
 8002566:	d107      	bne.n	8002578 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f06f 0220 	mvn.w	r2, #32
 8002570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 fa32 	bl	80029dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002578:	bf00      	nop
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002590:	2b01      	cmp	r3, #1
 8002592:	d101      	bne.n	8002598 <HAL_TIM_ConfigClockSource+0x18>
 8002594:	2302      	movs	r3, #2
 8002596:	e0b3      	b.n	8002700 <HAL_TIM_ConfigClockSource+0x180>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2202      	movs	r2, #2
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025d0:	d03e      	beq.n	8002650 <HAL_TIM_ConfigClockSource+0xd0>
 80025d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025d6:	f200 8087 	bhi.w	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 80025da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025de:	f000 8085 	beq.w	80026ec <HAL_TIM_ConfigClockSource+0x16c>
 80025e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025e6:	d87f      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 80025e8:	2b70      	cmp	r3, #112	; 0x70
 80025ea:	d01a      	beq.n	8002622 <HAL_TIM_ConfigClockSource+0xa2>
 80025ec:	2b70      	cmp	r3, #112	; 0x70
 80025ee:	d87b      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 80025f0:	2b60      	cmp	r3, #96	; 0x60
 80025f2:	d050      	beq.n	8002696 <HAL_TIM_ConfigClockSource+0x116>
 80025f4:	2b60      	cmp	r3, #96	; 0x60
 80025f6:	d877      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 80025f8:	2b50      	cmp	r3, #80	; 0x50
 80025fa:	d03c      	beq.n	8002676 <HAL_TIM_ConfigClockSource+0xf6>
 80025fc:	2b50      	cmp	r3, #80	; 0x50
 80025fe:	d873      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 8002600:	2b40      	cmp	r3, #64	; 0x40
 8002602:	d058      	beq.n	80026b6 <HAL_TIM_ConfigClockSource+0x136>
 8002604:	2b40      	cmp	r3, #64	; 0x40
 8002606:	d86f      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 8002608:	2b30      	cmp	r3, #48	; 0x30
 800260a:	d064      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x156>
 800260c:	2b30      	cmp	r3, #48	; 0x30
 800260e:	d86b      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 8002610:	2b20      	cmp	r3, #32
 8002612:	d060      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x156>
 8002614:	2b20      	cmp	r3, #32
 8002616:	d867      	bhi.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
 8002618:	2b00      	cmp	r3, #0
 800261a:	d05c      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x156>
 800261c:	2b10      	cmp	r3, #16
 800261e:	d05a      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002620:	e062      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	6899      	ldr	r1, [r3, #8]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	f000 f95c 	bl	80028ee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002644:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	609a      	str	r2, [r3, #8]
      break;
 800264e:	e04e      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6818      	ldr	r0, [r3, #0]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f000 f945 	bl	80028ee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002672:	609a      	str	r2, [r3, #8]
      break;
 8002674:	e03b      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	6859      	ldr	r1, [r3, #4]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	461a      	mov	r2, r3
 8002684:	f000 f8bc 	bl	8002800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2150      	movs	r1, #80	; 0x50
 800268e:	4618      	mov	r0, r3
 8002690:	f000 f913 	bl	80028ba <TIM_ITRx_SetConfig>
      break;
 8002694:	e02b      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6859      	ldr	r1, [r3, #4]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	461a      	mov	r2, r3
 80026a4:	f000 f8da 	bl	800285c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2160      	movs	r1, #96	; 0x60
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 f903 	bl	80028ba <TIM_ITRx_SetConfig>
      break;
 80026b4:	e01b      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6859      	ldr	r1, [r3, #4]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	461a      	mov	r2, r3
 80026c4:	f000 f89c 	bl	8002800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2140      	movs	r1, #64	; 0x40
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 f8f3 	bl	80028ba <TIM_ITRx_SetConfig>
      break;
 80026d4:	e00b      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4619      	mov	r1, r3
 80026e0:	4610      	mov	r0, r2
 80026e2:	f000 f8ea 	bl	80028ba <TIM_ITRx_SetConfig>
        break;
 80026e6:	e002      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80026e8:	bf00      	nop
 80026ea:	e000      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80026ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a25      	ldr	r2, [pc, #148]	; (80027f8 <TIM_Base_SetConfig+0xa8>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d007      	beq.n	8002778 <TIM_Base_SetConfig+0x28>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800276e:	d003      	beq.n	8002778 <TIM_Base_SetConfig+0x28>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a22      	ldr	r2, [pc, #136]	; (80027fc <TIM_Base_SetConfig+0xac>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d108      	bne.n	800278a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800277e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	4313      	orrs	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a1a      	ldr	r2, [pc, #104]	; (80027f8 <TIM_Base_SetConfig+0xa8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d007      	beq.n	80027a2 <TIM_Base_SetConfig+0x52>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002798:	d003      	beq.n	80027a2 <TIM_Base_SetConfig+0x52>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a17      	ldr	r2, [pc, #92]	; (80027fc <TIM_Base_SetConfig+0xac>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d108      	bne.n	80027b4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	4313      	orrs	r3, r2
 80027c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a07      	ldr	r2, [pc, #28]	; (80027f8 <TIM_Base_SetConfig+0xa8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d103      	bne.n	80027e8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	615a      	str	r2, [r3, #20]
}
 80027ee:	bf00      	nop
 80027f0:	3714      	adds	r7, #20
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr
 80027f8:	40012c00 	.word	0x40012c00
 80027fc:	40000400 	.word	0x40000400

08002800 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002800:	b480      	push	{r7}
 8002802:	b087      	sub	sp, #28
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	f023 0201 	bic.w	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800282a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	011b      	lsls	r3, r3, #4
 8002830:	693a      	ldr	r2, [r7, #16]
 8002832:	4313      	orrs	r3, r2
 8002834:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f023 030a 	bic.w	r3, r3, #10
 800283c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	4313      	orrs	r3, r2
 8002844:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	621a      	str	r2, [r3, #32]
}
 8002852:	bf00      	nop
 8002854:	371c      	adds	r7, #28
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	f023 0210 	bic.w	r2, r3, #16
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002886:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	031b      	lsls	r3, r3, #12
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	4313      	orrs	r3, r2
 8002890:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002898:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	011b      	lsls	r3, r3, #4
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	621a      	str	r2, [r3, #32]
}
 80028b0:	bf00      	nop
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr

080028ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b085      	sub	sp, #20
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	f043 0307 	orr.w	r3, r3, #7
 80028dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	609a      	str	r2, [r3, #8]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b087      	sub	sp, #28
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	60f8      	str	r0, [r7, #12]
 80028f6:	60b9      	str	r1, [r7, #8]
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002908:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	021a      	lsls	r2, r3, #8
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	431a      	orrs	r2, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	4313      	orrs	r3, r2
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4313      	orrs	r3, r2
 800291a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	609a      	str	r2, [r3, #8]
}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800293c:	2b01      	cmp	r3, #1
 800293e:	d101      	bne.n	8002944 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002940:	2302      	movs	r3, #2
 8002942:	e041      	b.n	80029c8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800296a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68fa      	ldr	r2, [r7, #12]
 8002972:	4313      	orrs	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a14      	ldr	r2, [pc, #80]	; (80029d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d009      	beq.n	800299c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002990:	d004      	beq.n	800299c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a10      	ldr	r2, [pc, #64]	; (80029d8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d10c      	bne.n	80029b6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	68ba      	ldr	r2, [r7, #8]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68ba      	ldr	r2, [r7, #8]
 80029b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40012c00 	.word	0x40012c00
 80029d8:	40000400 	.word	0x40000400

080029dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr

080029ee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b083      	sub	sp, #12
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <__errno>:
 8002a00:	4b01      	ldr	r3, [pc, #4]	; (8002a08 <__errno+0x8>)
 8002a02:	6818      	ldr	r0, [r3, #0]
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	2000000c 	.word	0x2000000c

08002a0c <__libc_init_array>:
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	2600      	movs	r6, #0
 8002a10:	4d0c      	ldr	r5, [pc, #48]	; (8002a44 <__libc_init_array+0x38>)
 8002a12:	4c0d      	ldr	r4, [pc, #52]	; (8002a48 <__libc_init_array+0x3c>)
 8002a14:	1b64      	subs	r4, r4, r5
 8002a16:	10a4      	asrs	r4, r4, #2
 8002a18:	42a6      	cmp	r6, r4
 8002a1a:	d109      	bne.n	8002a30 <__libc_init_array+0x24>
 8002a1c:	f000 ffb2 	bl	8003984 <_init>
 8002a20:	2600      	movs	r6, #0
 8002a22:	4d0a      	ldr	r5, [pc, #40]	; (8002a4c <__libc_init_array+0x40>)
 8002a24:	4c0a      	ldr	r4, [pc, #40]	; (8002a50 <__libc_init_array+0x44>)
 8002a26:	1b64      	subs	r4, r4, r5
 8002a28:	10a4      	asrs	r4, r4, #2
 8002a2a:	42a6      	cmp	r6, r4
 8002a2c:	d105      	bne.n	8002a3a <__libc_init_array+0x2e>
 8002a2e:	bd70      	pop	{r4, r5, r6, pc}
 8002a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a34:	4798      	blx	r3
 8002a36:	3601      	adds	r6, #1
 8002a38:	e7ee      	b.n	8002a18 <__libc_init_array+0xc>
 8002a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a3e:	4798      	blx	r3
 8002a40:	3601      	adds	r6, #1
 8002a42:	e7f2      	b.n	8002a2a <__libc_init_array+0x1e>
 8002a44:	08003a08 	.word	0x08003a08
 8002a48:	08003a08 	.word	0x08003a08
 8002a4c:	08003a08 	.word	0x08003a08
 8002a50:	08003a0c 	.word	0x08003a0c

08002a54 <memset>:
 8002a54:	4603      	mov	r3, r0
 8002a56:	4402      	add	r2, r0
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d100      	bne.n	8002a5e <memset+0xa>
 8002a5c:	4770      	bx	lr
 8002a5e:	f803 1b01 	strb.w	r1, [r3], #1
 8002a62:	e7f9      	b.n	8002a58 <memset+0x4>

08002a64 <pow>:
 8002a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a68:	461f      	mov	r7, r3
 8002a6a:	4680      	mov	r8, r0
 8002a6c:	4689      	mov	r9, r1
 8002a6e:	4616      	mov	r6, r2
 8002a70:	f000 f8a6 	bl	8002bc0 <__ieee754_pow>
 8002a74:	4b4d      	ldr	r3, [pc, #308]	; (8002bac <pow+0x148>)
 8002a76:	4604      	mov	r4, r0
 8002a78:	f993 3000 	ldrsb.w	r3, [r3]
 8002a7c:	460d      	mov	r5, r1
 8002a7e:	3301      	adds	r3, #1
 8002a80:	d015      	beq.n	8002aae <pow+0x4a>
 8002a82:	4632      	mov	r2, r6
 8002a84:	463b      	mov	r3, r7
 8002a86:	4630      	mov	r0, r6
 8002a88:	4639      	mov	r1, r7
 8002a8a:	f7fd ffb7 	bl	80009fc <__aeabi_dcmpun>
 8002a8e:	b970      	cbnz	r0, 8002aae <pow+0x4a>
 8002a90:	4642      	mov	r2, r8
 8002a92:	464b      	mov	r3, r9
 8002a94:	4640      	mov	r0, r8
 8002a96:	4649      	mov	r1, r9
 8002a98:	f7fd ffb0 	bl	80009fc <__aeabi_dcmpun>
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	b148      	cbz	r0, 8002ab6 <pow+0x52>
 8002aa2:	4630      	mov	r0, r6
 8002aa4:	4639      	mov	r1, r7
 8002aa6:	f7fd ff77 	bl	8000998 <__aeabi_dcmpeq>
 8002aaa:	2800      	cmp	r0, #0
 8002aac:	d17b      	bne.n	8002ba6 <pow+0x142>
 8002aae:	4620      	mov	r0, r4
 8002ab0:	4629      	mov	r1, r5
 8002ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ab6:	4640      	mov	r0, r8
 8002ab8:	4649      	mov	r1, r9
 8002aba:	f7fd ff6d 	bl	8000998 <__aeabi_dcmpeq>
 8002abe:	b1e0      	cbz	r0, 8002afa <pow+0x96>
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	4630      	mov	r0, r6
 8002ac6:	4639      	mov	r1, r7
 8002ac8:	f7fd ff66 	bl	8000998 <__aeabi_dcmpeq>
 8002acc:	2800      	cmp	r0, #0
 8002ace:	d16a      	bne.n	8002ba6 <pow+0x142>
 8002ad0:	4630      	mov	r0, r6
 8002ad2:	4639      	mov	r1, r7
 8002ad4:	f000 fe39 	bl	800374a <finite>
 8002ad8:	2800      	cmp	r0, #0
 8002ada:	d0e8      	beq.n	8002aae <pow+0x4a>
 8002adc:	2200      	movs	r2, #0
 8002ade:	2300      	movs	r3, #0
 8002ae0:	4630      	mov	r0, r6
 8002ae2:	4639      	mov	r1, r7
 8002ae4:	f7fd ff62 	bl	80009ac <__aeabi_dcmplt>
 8002ae8:	2800      	cmp	r0, #0
 8002aea:	d0e0      	beq.n	8002aae <pow+0x4a>
 8002aec:	f7ff ff88 	bl	8002a00 <__errno>
 8002af0:	2321      	movs	r3, #33	; 0x21
 8002af2:	2400      	movs	r4, #0
 8002af4:	6003      	str	r3, [r0, #0]
 8002af6:	4d2e      	ldr	r5, [pc, #184]	; (8002bb0 <pow+0x14c>)
 8002af8:	e7d9      	b.n	8002aae <pow+0x4a>
 8002afa:	4620      	mov	r0, r4
 8002afc:	4629      	mov	r1, r5
 8002afe:	f000 fe24 	bl	800374a <finite>
 8002b02:	bba8      	cbnz	r0, 8002b70 <pow+0x10c>
 8002b04:	4640      	mov	r0, r8
 8002b06:	4649      	mov	r1, r9
 8002b08:	f000 fe1f 	bl	800374a <finite>
 8002b0c:	b380      	cbz	r0, 8002b70 <pow+0x10c>
 8002b0e:	4630      	mov	r0, r6
 8002b10:	4639      	mov	r1, r7
 8002b12:	f000 fe1a 	bl	800374a <finite>
 8002b16:	b358      	cbz	r0, 8002b70 <pow+0x10c>
 8002b18:	4622      	mov	r2, r4
 8002b1a:	462b      	mov	r3, r5
 8002b1c:	4620      	mov	r0, r4
 8002b1e:	4629      	mov	r1, r5
 8002b20:	f7fd ff6c 	bl	80009fc <__aeabi_dcmpun>
 8002b24:	b160      	cbz	r0, 8002b40 <pow+0xdc>
 8002b26:	f7ff ff6b 	bl	8002a00 <__errno>
 8002b2a:	2321      	movs	r3, #33	; 0x21
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	6003      	str	r3, [r0, #0]
 8002b30:	2300      	movs	r3, #0
 8002b32:	4610      	mov	r0, r2
 8002b34:	4619      	mov	r1, r3
 8002b36:	f7fd fdf1 	bl	800071c <__aeabi_ddiv>
 8002b3a:	4604      	mov	r4, r0
 8002b3c:	460d      	mov	r5, r1
 8002b3e:	e7b6      	b.n	8002aae <pow+0x4a>
 8002b40:	f7ff ff5e 	bl	8002a00 <__errno>
 8002b44:	2322      	movs	r3, #34	; 0x22
 8002b46:	2200      	movs	r2, #0
 8002b48:	6003      	str	r3, [r0, #0]
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	4640      	mov	r0, r8
 8002b50:	f7fd ff2c 	bl	80009ac <__aeabi_dcmplt>
 8002b54:	2400      	movs	r4, #0
 8002b56:	b148      	cbz	r0, 8002b6c <pow+0x108>
 8002b58:	4630      	mov	r0, r6
 8002b5a:	4639      	mov	r1, r7
 8002b5c:	f000 fe02 	bl	8003764 <rint>
 8002b60:	4632      	mov	r2, r6
 8002b62:	463b      	mov	r3, r7
 8002b64:	f7fd ff18 	bl	8000998 <__aeabi_dcmpeq>
 8002b68:	2800      	cmp	r0, #0
 8002b6a:	d0c4      	beq.n	8002af6 <pow+0x92>
 8002b6c:	4d11      	ldr	r5, [pc, #68]	; (8002bb4 <pow+0x150>)
 8002b6e:	e79e      	b.n	8002aae <pow+0x4a>
 8002b70:	2200      	movs	r2, #0
 8002b72:	2300      	movs	r3, #0
 8002b74:	4620      	mov	r0, r4
 8002b76:	4629      	mov	r1, r5
 8002b78:	f7fd ff0e 	bl	8000998 <__aeabi_dcmpeq>
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d096      	beq.n	8002aae <pow+0x4a>
 8002b80:	4640      	mov	r0, r8
 8002b82:	4649      	mov	r1, r9
 8002b84:	f000 fde1 	bl	800374a <finite>
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	d090      	beq.n	8002aae <pow+0x4a>
 8002b8c:	4630      	mov	r0, r6
 8002b8e:	4639      	mov	r1, r7
 8002b90:	f000 fddb 	bl	800374a <finite>
 8002b94:	2800      	cmp	r0, #0
 8002b96:	d08a      	beq.n	8002aae <pow+0x4a>
 8002b98:	f7ff ff32 	bl	8002a00 <__errno>
 8002b9c:	2322      	movs	r3, #34	; 0x22
 8002b9e:	2400      	movs	r4, #0
 8002ba0:	2500      	movs	r5, #0
 8002ba2:	6003      	str	r3, [r0, #0]
 8002ba4:	e783      	b.n	8002aae <pow+0x4a>
 8002ba6:	2400      	movs	r4, #0
 8002ba8:	4d03      	ldr	r5, [pc, #12]	; (8002bb8 <pow+0x154>)
 8002baa:	e780      	b.n	8002aae <pow+0x4a>
 8002bac:	20000070 	.word	0x20000070
 8002bb0:	fff00000 	.word	0xfff00000
 8002bb4:	7ff00000 	.word	0x7ff00000
 8002bb8:	3ff00000 	.word	0x3ff00000
 8002bbc:	00000000 	.word	0x00000000

08002bc0 <__ieee754_pow>:
 8002bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bc4:	b093      	sub	sp, #76	; 0x4c
 8002bc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002bca:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8002bce:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8002bd2:	ea55 0302 	orrs.w	r3, r5, r2
 8002bd6:	4607      	mov	r7, r0
 8002bd8:	4688      	mov	r8, r1
 8002bda:	f000 84bf 	beq.w	800355c <__ieee754_pow+0x99c>
 8002bde:	4b7e      	ldr	r3, [pc, #504]	; (8002dd8 <__ieee754_pow+0x218>)
 8002be0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8002be4:	429c      	cmp	r4, r3
 8002be6:	4689      	mov	r9, r1
 8002be8:	4682      	mov	sl, r0
 8002bea:	dc09      	bgt.n	8002c00 <__ieee754_pow+0x40>
 8002bec:	d103      	bne.n	8002bf6 <__ieee754_pow+0x36>
 8002bee:	b978      	cbnz	r0, 8002c10 <__ieee754_pow+0x50>
 8002bf0:	42a5      	cmp	r5, r4
 8002bf2:	dd02      	ble.n	8002bfa <__ieee754_pow+0x3a>
 8002bf4:	e00c      	b.n	8002c10 <__ieee754_pow+0x50>
 8002bf6:	429d      	cmp	r5, r3
 8002bf8:	dc02      	bgt.n	8002c00 <__ieee754_pow+0x40>
 8002bfa:	429d      	cmp	r5, r3
 8002bfc:	d10e      	bne.n	8002c1c <__ieee754_pow+0x5c>
 8002bfe:	b16a      	cbz	r2, 8002c1c <__ieee754_pow+0x5c>
 8002c00:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002c04:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8002c08:	ea54 030a 	orrs.w	r3, r4, sl
 8002c0c:	f000 84a6 	beq.w	800355c <__ieee754_pow+0x99c>
 8002c10:	4872      	ldr	r0, [pc, #456]	; (8002ddc <__ieee754_pow+0x21c>)
 8002c12:	b013      	add	sp, #76	; 0x4c
 8002c14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c18:	f000 bd9e 	b.w	8003758 <nan>
 8002c1c:	f1b9 0f00 	cmp.w	r9, #0
 8002c20:	da39      	bge.n	8002c96 <__ieee754_pow+0xd6>
 8002c22:	4b6f      	ldr	r3, [pc, #444]	; (8002de0 <__ieee754_pow+0x220>)
 8002c24:	429d      	cmp	r5, r3
 8002c26:	dc54      	bgt.n	8002cd2 <__ieee754_pow+0x112>
 8002c28:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8002c2c:	429d      	cmp	r5, r3
 8002c2e:	f340 84a6 	ble.w	800357e <__ieee754_pow+0x9be>
 8002c32:	152b      	asrs	r3, r5, #20
 8002c34:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002c38:	2b14      	cmp	r3, #20
 8002c3a:	dd0f      	ble.n	8002c5c <__ieee754_pow+0x9c>
 8002c3c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8002c40:	fa22 f103 	lsr.w	r1, r2, r3
 8002c44:	fa01 f303 	lsl.w	r3, r1, r3
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	f040 8498 	bne.w	800357e <__ieee754_pow+0x9be>
 8002c4e:	f001 0101 	and.w	r1, r1, #1
 8002c52:	f1c1 0302 	rsb	r3, r1, #2
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	b182      	cbz	r2, 8002c7c <__ieee754_pow+0xbc>
 8002c5a:	e05e      	b.n	8002d1a <__ieee754_pow+0x15a>
 8002c5c:	2a00      	cmp	r2, #0
 8002c5e:	d15a      	bne.n	8002d16 <__ieee754_pow+0x156>
 8002c60:	f1c3 0314 	rsb	r3, r3, #20
 8002c64:	fa45 f103 	asr.w	r1, r5, r3
 8002c68:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6c:	42ab      	cmp	r3, r5
 8002c6e:	f040 8483 	bne.w	8003578 <__ieee754_pow+0x9b8>
 8002c72:	f001 0101 	and.w	r1, r1, #1
 8002c76:	f1c1 0302 	rsb	r3, r1, #2
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	4b59      	ldr	r3, [pc, #356]	; (8002de4 <__ieee754_pow+0x224>)
 8002c7e:	429d      	cmp	r5, r3
 8002c80:	d130      	bne.n	8002ce4 <__ieee754_pow+0x124>
 8002c82:	2e00      	cmp	r6, #0
 8002c84:	f280 8474 	bge.w	8003570 <__ieee754_pow+0x9b0>
 8002c88:	463a      	mov	r2, r7
 8002c8a:	4643      	mov	r3, r8
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	4955      	ldr	r1, [pc, #340]	; (8002de4 <__ieee754_pow+0x224>)
 8002c90:	f7fd fd44 	bl	800071c <__aeabi_ddiv>
 8002c94:	e02f      	b.n	8002cf6 <__ieee754_pow+0x136>
 8002c96:	2300      	movs	r3, #0
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	2a00      	cmp	r2, #0
 8002c9c:	d13d      	bne.n	8002d1a <__ieee754_pow+0x15a>
 8002c9e:	4b4e      	ldr	r3, [pc, #312]	; (8002dd8 <__ieee754_pow+0x218>)
 8002ca0:	429d      	cmp	r5, r3
 8002ca2:	d1eb      	bne.n	8002c7c <__ieee754_pow+0xbc>
 8002ca4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8002ca8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8002cac:	ea53 030a 	orrs.w	r3, r3, sl
 8002cb0:	f000 8454 	beq.w	800355c <__ieee754_pow+0x99c>
 8002cb4:	4b4c      	ldr	r3, [pc, #304]	; (8002de8 <__ieee754_pow+0x228>)
 8002cb6:	429c      	cmp	r4, r3
 8002cb8:	dd0d      	ble.n	8002cd6 <__ieee754_pow+0x116>
 8002cba:	2e00      	cmp	r6, #0
 8002cbc:	f280 8454 	bge.w	8003568 <__ieee754_pow+0x9a8>
 8002cc0:	f04f 0b00 	mov.w	fp, #0
 8002cc4:	f04f 0c00 	mov.w	ip, #0
 8002cc8:	4658      	mov	r0, fp
 8002cca:	4661      	mov	r1, ip
 8002ccc:	b013      	add	sp, #76	; 0x4c
 8002cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e7e0      	b.n	8002c98 <__ieee754_pow+0xd8>
 8002cd6:	2e00      	cmp	r6, #0
 8002cd8:	daf2      	bge.n	8002cc0 <__ieee754_pow+0x100>
 8002cda:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8002cde:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8002ce2:	e7f1      	b.n	8002cc8 <__ieee754_pow+0x108>
 8002ce4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8002ce8:	d108      	bne.n	8002cfc <__ieee754_pow+0x13c>
 8002cea:	463a      	mov	r2, r7
 8002cec:	4643      	mov	r3, r8
 8002cee:	4638      	mov	r0, r7
 8002cf0:	4641      	mov	r1, r8
 8002cf2:	f7fd fbe9 	bl	80004c8 <__aeabi_dmul>
 8002cf6:	4683      	mov	fp, r0
 8002cf8:	468c      	mov	ip, r1
 8002cfa:	e7e5      	b.n	8002cc8 <__ieee754_pow+0x108>
 8002cfc:	4b3b      	ldr	r3, [pc, #236]	; (8002dec <__ieee754_pow+0x22c>)
 8002cfe:	429e      	cmp	r6, r3
 8002d00:	d10b      	bne.n	8002d1a <__ieee754_pow+0x15a>
 8002d02:	f1b9 0f00 	cmp.w	r9, #0
 8002d06:	db08      	blt.n	8002d1a <__ieee754_pow+0x15a>
 8002d08:	4638      	mov	r0, r7
 8002d0a:	4641      	mov	r1, r8
 8002d0c:	b013      	add	sp, #76	; 0x4c
 8002d0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d12:	f000 bc6b 	b.w	80035ec <__ieee754_sqrt>
 8002d16:	2300      	movs	r3, #0
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	4638      	mov	r0, r7
 8002d1c:	4641      	mov	r1, r8
 8002d1e:	f000 fd11 	bl	8003744 <fabs>
 8002d22:	4683      	mov	fp, r0
 8002d24:	468c      	mov	ip, r1
 8002d26:	f1ba 0f00 	cmp.w	sl, #0
 8002d2a:	d129      	bne.n	8002d80 <__ieee754_pow+0x1c0>
 8002d2c:	b124      	cbz	r4, 8002d38 <__ieee754_pow+0x178>
 8002d2e:	4b2d      	ldr	r3, [pc, #180]	; (8002de4 <__ieee754_pow+0x224>)
 8002d30:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d123      	bne.n	8002d80 <__ieee754_pow+0x1c0>
 8002d38:	2e00      	cmp	r6, #0
 8002d3a:	da07      	bge.n	8002d4c <__ieee754_pow+0x18c>
 8002d3c:	465a      	mov	r2, fp
 8002d3e:	4663      	mov	r3, ip
 8002d40:	2000      	movs	r0, #0
 8002d42:	4928      	ldr	r1, [pc, #160]	; (8002de4 <__ieee754_pow+0x224>)
 8002d44:	f7fd fcea 	bl	800071c <__aeabi_ddiv>
 8002d48:	4683      	mov	fp, r0
 8002d4a:	468c      	mov	ip, r1
 8002d4c:	f1b9 0f00 	cmp.w	r9, #0
 8002d50:	daba      	bge.n	8002cc8 <__ieee754_pow+0x108>
 8002d52:	9b00      	ldr	r3, [sp, #0]
 8002d54:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002d58:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8002d5c:	4323      	orrs	r3, r4
 8002d5e:	d108      	bne.n	8002d72 <__ieee754_pow+0x1b2>
 8002d60:	465a      	mov	r2, fp
 8002d62:	4663      	mov	r3, ip
 8002d64:	4658      	mov	r0, fp
 8002d66:	4661      	mov	r1, ip
 8002d68:	f7fd f9f6 	bl	8000158 <__aeabi_dsub>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	e78e      	b.n	8002c90 <__ieee754_pow+0xd0>
 8002d72:	9b00      	ldr	r3, [sp, #0]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d1a7      	bne.n	8002cc8 <__ieee754_pow+0x108>
 8002d78:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8002d7c:	469c      	mov	ip, r3
 8002d7e:	e7a3      	b.n	8002cc8 <__ieee754_pow+0x108>
 8002d80:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 8002d84:	3b01      	subs	r3, #1
 8002d86:	930c      	str	r3, [sp, #48]	; 0x30
 8002d88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d8a:	9b00      	ldr	r3, [sp, #0]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	d104      	bne.n	8002d9a <__ieee754_pow+0x1da>
 8002d90:	463a      	mov	r2, r7
 8002d92:	4643      	mov	r3, r8
 8002d94:	4638      	mov	r0, r7
 8002d96:	4641      	mov	r1, r8
 8002d98:	e7e6      	b.n	8002d68 <__ieee754_pow+0x1a8>
 8002d9a:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <__ieee754_pow+0x230>)
 8002d9c:	429d      	cmp	r5, r3
 8002d9e:	f340 80f9 	ble.w	8002f94 <__ieee754_pow+0x3d4>
 8002da2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8002da6:	429d      	cmp	r5, r3
 8002da8:	4b0f      	ldr	r3, [pc, #60]	; (8002de8 <__ieee754_pow+0x228>)
 8002daa:	dd09      	ble.n	8002dc0 <__ieee754_pow+0x200>
 8002dac:	429c      	cmp	r4, r3
 8002dae:	dc0c      	bgt.n	8002dca <__ieee754_pow+0x20a>
 8002db0:	2e00      	cmp	r6, #0
 8002db2:	da85      	bge.n	8002cc0 <__ieee754_pow+0x100>
 8002db4:	a306      	add	r3, pc, #24	; (adr r3, 8002dd0 <__ieee754_pow+0x210>)
 8002db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dba:	4610      	mov	r0, r2
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	e798      	b.n	8002cf2 <__ieee754_pow+0x132>
 8002dc0:	429c      	cmp	r4, r3
 8002dc2:	dbf5      	blt.n	8002db0 <__ieee754_pow+0x1f0>
 8002dc4:	4b07      	ldr	r3, [pc, #28]	; (8002de4 <__ieee754_pow+0x224>)
 8002dc6:	429c      	cmp	r4, r3
 8002dc8:	dd14      	ble.n	8002df4 <__ieee754_pow+0x234>
 8002dca:	2e00      	cmp	r6, #0
 8002dcc:	dcf2      	bgt.n	8002db4 <__ieee754_pow+0x1f4>
 8002dce:	e777      	b.n	8002cc0 <__ieee754_pow+0x100>
 8002dd0:	8800759c 	.word	0x8800759c
 8002dd4:	7e37e43c 	.word	0x7e37e43c
 8002dd8:	7ff00000 	.word	0x7ff00000
 8002ddc:	080039c0 	.word	0x080039c0
 8002de0:	433fffff 	.word	0x433fffff
 8002de4:	3ff00000 	.word	0x3ff00000
 8002de8:	3fefffff 	.word	0x3fefffff
 8002dec:	3fe00000 	.word	0x3fe00000
 8002df0:	41e00000 	.word	0x41e00000
 8002df4:	4661      	mov	r1, ip
 8002df6:	2200      	movs	r2, #0
 8002df8:	4658      	mov	r0, fp
 8002dfa:	4b61      	ldr	r3, [pc, #388]	; (8002f80 <__ieee754_pow+0x3c0>)
 8002dfc:	f7fd f9ac 	bl	8000158 <__aeabi_dsub>
 8002e00:	a355      	add	r3, pc, #340	; (adr r3, 8002f58 <__ieee754_pow+0x398>)
 8002e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e06:	4604      	mov	r4, r0
 8002e08:	460d      	mov	r5, r1
 8002e0a:	f7fd fb5d 	bl	80004c8 <__aeabi_dmul>
 8002e0e:	a354      	add	r3, pc, #336	; (adr r3, 8002f60 <__ieee754_pow+0x3a0>)
 8002e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e14:	4606      	mov	r6, r0
 8002e16:	460f      	mov	r7, r1
 8002e18:	4620      	mov	r0, r4
 8002e1a:	4629      	mov	r1, r5
 8002e1c:	f7fd fb54 	bl	80004c8 <__aeabi_dmul>
 8002e20:	2200      	movs	r2, #0
 8002e22:	4682      	mov	sl, r0
 8002e24:	468b      	mov	fp, r1
 8002e26:	4620      	mov	r0, r4
 8002e28:	4629      	mov	r1, r5
 8002e2a:	4b56      	ldr	r3, [pc, #344]	; (8002f84 <__ieee754_pow+0x3c4>)
 8002e2c:	f7fd fb4c 	bl	80004c8 <__aeabi_dmul>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	a14c      	add	r1, pc, #304	; (adr r1, 8002f68 <__ieee754_pow+0x3a8>)
 8002e36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e3a:	f7fd f98d 	bl	8000158 <__aeabi_dsub>
 8002e3e:	4622      	mov	r2, r4
 8002e40:	462b      	mov	r3, r5
 8002e42:	f7fd fb41 	bl	80004c8 <__aeabi_dmul>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	494e      	ldr	r1, [pc, #312]	; (8002f88 <__ieee754_pow+0x3c8>)
 8002e4e:	f7fd f983 	bl	8000158 <__aeabi_dsub>
 8002e52:	4622      	mov	r2, r4
 8002e54:	462b      	mov	r3, r5
 8002e56:	4680      	mov	r8, r0
 8002e58:	4689      	mov	r9, r1
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	4629      	mov	r1, r5
 8002e5e:	f7fd fb33 	bl	80004c8 <__aeabi_dmul>
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	4640      	mov	r0, r8
 8002e68:	4649      	mov	r1, r9
 8002e6a:	f7fd fb2d 	bl	80004c8 <__aeabi_dmul>
 8002e6e:	a340      	add	r3, pc, #256	; (adr r3, 8002f70 <__ieee754_pow+0x3b0>)
 8002e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e74:	f7fd fb28 	bl	80004c8 <__aeabi_dmul>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4650      	mov	r0, sl
 8002e7e:	4659      	mov	r1, fp
 8002e80:	f7fd f96a 	bl	8000158 <__aeabi_dsub>
 8002e84:	f04f 0a00 	mov.w	sl, #0
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	460d      	mov	r5, r1
 8002e90:	4630      	mov	r0, r6
 8002e92:	4639      	mov	r1, r7
 8002e94:	f7fd f962 	bl	800015c <__adddf3>
 8002e98:	4632      	mov	r2, r6
 8002e9a:	463b      	mov	r3, r7
 8002e9c:	4650      	mov	r0, sl
 8002e9e:	468b      	mov	fp, r1
 8002ea0:	f7fd f95a 	bl	8000158 <__aeabi_dsub>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4620      	mov	r0, r4
 8002eaa:	4629      	mov	r1, r5
 8002eac:	f7fd f954 	bl	8000158 <__aeabi_dsub>
 8002eb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8002eb4:	9b00      	ldr	r3, [sp, #0]
 8002eb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	f04f 0600 	mov.w	r6, #0
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	bf0c      	ite	eq
 8002ec6:	4b31      	ldreq	r3, [pc, #196]	; (8002f8c <__ieee754_pow+0x3cc>)
 8002ec8:	4b2d      	ldrne	r3, [pc, #180]	; (8002f80 <__ieee754_pow+0x3c0>)
 8002eca:	4604      	mov	r4, r0
 8002ecc:	460d      	mov	r5, r1
 8002ece:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ed2:	e9cd 2300 	strd	r2, r3, [sp]
 8002ed6:	4632      	mov	r2, r6
 8002ed8:	463b      	mov	r3, r7
 8002eda:	f7fd f93d 	bl	8000158 <__aeabi_dsub>
 8002ede:	4652      	mov	r2, sl
 8002ee0:	465b      	mov	r3, fp
 8002ee2:	f7fd faf1 	bl	80004c8 <__aeabi_dmul>
 8002ee6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002eea:	4680      	mov	r8, r0
 8002eec:	4689      	mov	r9, r1
 8002eee:	4620      	mov	r0, r4
 8002ef0:	4629      	mov	r1, r5
 8002ef2:	f7fd fae9 	bl	80004c8 <__aeabi_dmul>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4640      	mov	r0, r8
 8002efc:	4649      	mov	r1, r9
 8002efe:	f7fd f92d 	bl	800015c <__adddf3>
 8002f02:	4632      	mov	r2, r6
 8002f04:	463b      	mov	r3, r7
 8002f06:	4680      	mov	r8, r0
 8002f08:	4689      	mov	r9, r1
 8002f0a:	4650      	mov	r0, sl
 8002f0c:	4659      	mov	r1, fp
 8002f0e:	f7fd fadb 	bl	80004c8 <__aeabi_dmul>
 8002f12:	4604      	mov	r4, r0
 8002f14:	460d      	mov	r5, r1
 8002f16:	460b      	mov	r3, r1
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	4640      	mov	r0, r8
 8002f1e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002f22:	f7fd f91b 	bl	800015c <__adddf3>
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <__ieee754_pow+0x3d0>)
 8002f28:	4682      	mov	sl, r0
 8002f2a:	4299      	cmp	r1, r3
 8002f2c:	460f      	mov	r7, r1
 8002f2e:	460e      	mov	r6, r1
 8002f30:	f340 82ed 	ble.w	800350e <__ieee754_pow+0x94e>
 8002f34:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8002f38:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8002f3c:	4303      	orrs	r3, r0
 8002f3e:	f000 81e7 	beq.w	8003310 <__ieee754_pow+0x750>
 8002f42:	a30d      	add	r3, pc, #52	; (adr r3, 8002f78 <__ieee754_pow+0x3b8>)
 8002f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002f4c:	f7fd fabc 	bl	80004c8 <__aeabi_dmul>
 8002f50:	a309      	add	r3, pc, #36	; (adr r3, 8002f78 <__ieee754_pow+0x3b8>)
 8002f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f56:	e6cc      	b.n	8002cf2 <__ieee754_pow+0x132>
 8002f58:	60000000 	.word	0x60000000
 8002f5c:	3ff71547 	.word	0x3ff71547
 8002f60:	f85ddf44 	.word	0xf85ddf44
 8002f64:	3e54ae0b 	.word	0x3e54ae0b
 8002f68:	55555555 	.word	0x55555555
 8002f6c:	3fd55555 	.word	0x3fd55555
 8002f70:	652b82fe 	.word	0x652b82fe
 8002f74:	3ff71547 	.word	0x3ff71547
 8002f78:	8800759c 	.word	0x8800759c
 8002f7c:	7e37e43c 	.word	0x7e37e43c
 8002f80:	3ff00000 	.word	0x3ff00000
 8002f84:	3fd00000 	.word	0x3fd00000
 8002f88:	3fe00000 	.word	0x3fe00000
 8002f8c:	bff00000 	.word	0xbff00000
 8002f90:	408fffff 	.word	0x408fffff
 8002f94:	4bd4      	ldr	r3, [pc, #848]	; (80032e8 <__ieee754_pow+0x728>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	ea09 0303 	and.w	r3, r9, r3
 8002f9c:	b943      	cbnz	r3, 8002fb0 <__ieee754_pow+0x3f0>
 8002f9e:	4658      	mov	r0, fp
 8002fa0:	4661      	mov	r1, ip
 8002fa2:	4bd2      	ldr	r3, [pc, #840]	; (80032ec <__ieee754_pow+0x72c>)
 8002fa4:	f7fd fa90 	bl	80004c8 <__aeabi_dmul>
 8002fa8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8002fac:	4683      	mov	fp, r0
 8002fae:	460c      	mov	r4, r1
 8002fb0:	1523      	asrs	r3, r4, #20
 8002fb2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002fb6:	4413      	add	r3, r2
 8002fb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8002fba:	4bcd      	ldr	r3, [pc, #820]	; (80032f0 <__ieee754_pow+0x730>)
 8002fbc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8002fc0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8002fc4:	429c      	cmp	r4, r3
 8002fc6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8002fca:	dd08      	ble.n	8002fde <__ieee754_pow+0x41e>
 8002fcc:	4bc9      	ldr	r3, [pc, #804]	; (80032f4 <__ieee754_pow+0x734>)
 8002fce:	429c      	cmp	r4, r3
 8002fd0:	f340 819c 	ble.w	800330c <__ieee754_pow+0x74c>
 8002fd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002fd6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8002fda:	3301      	adds	r3, #1
 8002fdc:	930b      	str	r3, [sp, #44]	; 0x2c
 8002fde:	2600      	movs	r6, #0
 8002fe0:	00f3      	lsls	r3, r6, #3
 8002fe2:	930d      	str	r3, [sp, #52]	; 0x34
 8002fe4:	4bc4      	ldr	r3, [pc, #784]	; (80032f8 <__ieee754_pow+0x738>)
 8002fe6:	4658      	mov	r0, fp
 8002fe8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002fec:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8002ff8:	4623      	mov	r3, r4
 8002ffa:	f7fd f8ad 	bl	8000158 <__aeabi_dsub>
 8002ffe:	46da      	mov	sl, fp
 8003000:	462b      	mov	r3, r5
 8003002:	4652      	mov	r2, sl
 8003004:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003008:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800300c:	f7fd f8a6 	bl	800015c <__adddf3>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	2000      	movs	r0, #0
 8003016:	49b9      	ldr	r1, [pc, #740]	; (80032fc <__ieee754_pow+0x73c>)
 8003018:	f7fd fb80 	bl	800071c <__aeabi_ddiv>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003024:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003028:	f7fd fa4e 	bl	80004c8 <__aeabi_dmul>
 800302c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003030:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8003034:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003038:	2300      	movs	r3, #0
 800303a:	2200      	movs	r2, #0
 800303c:	46ab      	mov	fp, r5
 800303e:	106d      	asrs	r5, r5, #1
 8003040:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8003044:	9304      	str	r3, [sp, #16]
 8003046:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800304a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800304e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8003052:	4640      	mov	r0, r8
 8003054:	4649      	mov	r1, r9
 8003056:	4614      	mov	r4, r2
 8003058:	461d      	mov	r5, r3
 800305a:	f7fd fa35 	bl	80004c8 <__aeabi_dmul>
 800305e:	4602      	mov	r2, r0
 8003060:	460b      	mov	r3, r1
 8003062:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003066:	f7fd f877 	bl	8000158 <__aeabi_dsub>
 800306a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800306e:	4606      	mov	r6, r0
 8003070:	460f      	mov	r7, r1
 8003072:	4620      	mov	r0, r4
 8003074:	4629      	mov	r1, r5
 8003076:	f7fd f86f 	bl	8000158 <__aeabi_dsub>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4650      	mov	r0, sl
 8003080:	4659      	mov	r1, fp
 8003082:	f7fd f869 	bl	8000158 <__aeabi_dsub>
 8003086:	4642      	mov	r2, r8
 8003088:	464b      	mov	r3, r9
 800308a:	f7fd fa1d 	bl	80004c8 <__aeabi_dmul>
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	4630      	mov	r0, r6
 8003094:	4639      	mov	r1, r7
 8003096:	f7fd f85f 	bl	8000158 <__aeabi_dsub>
 800309a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800309e:	f7fd fa13 	bl	80004c8 <__aeabi_dmul>
 80030a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80030a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80030aa:	4610      	mov	r0, r2
 80030ac:	4619      	mov	r1, r3
 80030ae:	f7fd fa0b 	bl	80004c8 <__aeabi_dmul>
 80030b2:	a37b      	add	r3, pc, #492	; (adr r3, 80032a0 <__ieee754_pow+0x6e0>)
 80030b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b8:	4604      	mov	r4, r0
 80030ba:	460d      	mov	r5, r1
 80030bc:	f7fd fa04 	bl	80004c8 <__aeabi_dmul>
 80030c0:	a379      	add	r3, pc, #484	; (adr r3, 80032a8 <__ieee754_pow+0x6e8>)
 80030c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c6:	f7fd f849 	bl	800015c <__adddf3>
 80030ca:	4622      	mov	r2, r4
 80030cc:	462b      	mov	r3, r5
 80030ce:	f7fd f9fb 	bl	80004c8 <__aeabi_dmul>
 80030d2:	a377      	add	r3, pc, #476	; (adr r3, 80032b0 <__ieee754_pow+0x6f0>)
 80030d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d8:	f7fd f840 	bl	800015c <__adddf3>
 80030dc:	4622      	mov	r2, r4
 80030de:	462b      	mov	r3, r5
 80030e0:	f7fd f9f2 	bl	80004c8 <__aeabi_dmul>
 80030e4:	a374      	add	r3, pc, #464	; (adr r3, 80032b8 <__ieee754_pow+0x6f8>)
 80030e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ea:	f7fd f837 	bl	800015c <__adddf3>
 80030ee:	4622      	mov	r2, r4
 80030f0:	462b      	mov	r3, r5
 80030f2:	f7fd f9e9 	bl	80004c8 <__aeabi_dmul>
 80030f6:	a372      	add	r3, pc, #456	; (adr r3, 80032c0 <__ieee754_pow+0x700>)
 80030f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fc:	f7fd f82e 	bl	800015c <__adddf3>
 8003100:	4622      	mov	r2, r4
 8003102:	462b      	mov	r3, r5
 8003104:	f7fd f9e0 	bl	80004c8 <__aeabi_dmul>
 8003108:	a36f      	add	r3, pc, #444	; (adr r3, 80032c8 <__ieee754_pow+0x708>)
 800310a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310e:	f7fd f825 	bl	800015c <__adddf3>
 8003112:	4622      	mov	r2, r4
 8003114:	4606      	mov	r6, r0
 8003116:	460f      	mov	r7, r1
 8003118:	462b      	mov	r3, r5
 800311a:	4620      	mov	r0, r4
 800311c:	4629      	mov	r1, r5
 800311e:	f7fd f9d3 	bl	80004c8 <__aeabi_dmul>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4630      	mov	r0, r6
 8003128:	4639      	mov	r1, r7
 800312a:	f7fd f9cd 	bl	80004c8 <__aeabi_dmul>
 800312e:	4604      	mov	r4, r0
 8003130:	460d      	mov	r5, r1
 8003132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003136:	4642      	mov	r2, r8
 8003138:	464b      	mov	r3, r9
 800313a:	f7fd f80f 	bl	800015c <__adddf3>
 800313e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003142:	f7fd f9c1 	bl	80004c8 <__aeabi_dmul>
 8003146:	4622      	mov	r2, r4
 8003148:	462b      	mov	r3, r5
 800314a:	f7fd f807 	bl	800015c <__adddf3>
 800314e:	4642      	mov	r2, r8
 8003150:	4606      	mov	r6, r0
 8003152:	460f      	mov	r7, r1
 8003154:	464b      	mov	r3, r9
 8003156:	4640      	mov	r0, r8
 8003158:	4649      	mov	r1, r9
 800315a:	f7fd f9b5 	bl	80004c8 <__aeabi_dmul>
 800315e:	2200      	movs	r2, #0
 8003160:	4b67      	ldr	r3, [pc, #412]	; (8003300 <__ieee754_pow+0x740>)
 8003162:	4682      	mov	sl, r0
 8003164:	468b      	mov	fp, r1
 8003166:	f7fc fff9 	bl	800015c <__adddf3>
 800316a:	4632      	mov	r2, r6
 800316c:	463b      	mov	r3, r7
 800316e:	f7fc fff5 	bl	800015c <__adddf3>
 8003172:	9c04      	ldr	r4, [sp, #16]
 8003174:	460d      	mov	r5, r1
 8003176:	4622      	mov	r2, r4
 8003178:	460b      	mov	r3, r1
 800317a:	4640      	mov	r0, r8
 800317c:	4649      	mov	r1, r9
 800317e:	f7fd f9a3 	bl	80004c8 <__aeabi_dmul>
 8003182:	2200      	movs	r2, #0
 8003184:	4680      	mov	r8, r0
 8003186:	4689      	mov	r9, r1
 8003188:	4620      	mov	r0, r4
 800318a:	4629      	mov	r1, r5
 800318c:	4b5c      	ldr	r3, [pc, #368]	; (8003300 <__ieee754_pow+0x740>)
 800318e:	f7fc ffe3 	bl	8000158 <__aeabi_dsub>
 8003192:	4652      	mov	r2, sl
 8003194:	465b      	mov	r3, fp
 8003196:	f7fc ffdf 	bl	8000158 <__aeabi_dsub>
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	4630      	mov	r0, r6
 80031a0:	4639      	mov	r1, r7
 80031a2:	f7fc ffd9 	bl	8000158 <__aeabi_dsub>
 80031a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80031aa:	f7fd f98d 	bl	80004c8 <__aeabi_dmul>
 80031ae:	4622      	mov	r2, r4
 80031b0:	4606      	mov	r6, r0
 80031b2:	460f      	mov	r7, r1
 80031b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80031b8:	462b      	mov	r3, r5
 80031ba:	f7fd f985 	bl	80004c8 <__aeabi_dmul>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4630      	mov	r0, r6
 80031c4:	4639      	mov	r1, r7
 80031c6:	f7fc ffc9 	bl	800015c <__adddf3>
 80031ca:	4606      	mov	r6, r0
 80031cc:	460f      	mov	r7, r1
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4640      	mov	r0, r8
 80031d4:	4649      	mov	r1, r9
 80031d6:	f7fc ffc1 	bl	800015c <__adddf3>
 80031da:	a33d      	add	r3, pc, #244	; (adr r3, 80032d0 <__ieee754_pow+0x710>)
 80031dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e0:	9c04      	ldr	r4, [sp, #16]
 80031e2:	460d      	mov	r5, r1
 80031e4:	4620      	mov	r0, r4
 80031e6:	f7fd f96f 	bl	80004c8 <__aeabi_dmul>
 80031ea:	4642      	mov	r2, r8
 80031ec:	464b      	mov	r3, r9
 80031ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80031f2:	4620      	mov	r0, r4
 80031f4:	4629      	mov	r1, r5
 80031f6:	f7fc ffaf 	bl	8000158 <__aeabi_dsub>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	4630      	mov	r0, r6
 8003200:	4639      	mov	r1, r7
 8003202:	f7fc ffa9 	bl	8000158 <__aeabi_dsub>
 8003206:	a334      	add	r3, pc, #208	; (adr r3, 80032d8 <__ieee754_pow+0x718>)
 8003208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320c:	f7fd f95c 	bl	80004c8 <__aeabi_dmul>
 8003210:	a333      	add	r3, pc, #204	; (adr r3, 80032e0 <__ieee754_pow+0x720>)
 8003212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003216:	4606      	mov	r6, r0
 8003218:	460f      	mov	r7, r1
 800321a:	4620      	mov	r0, r4
 800321c:	4629      	mov	r1, r5
 800321e:	f7fd f953 	bl	80004c8 <__aeabi_dmul>
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4630      	mov	r0, r6
 8003228:	4639      	mov	r1, r7
 800322a:	f7fc ff97 	bl	800015c <__adddf3>
 800322e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003230:	4b34      	ldr	r3, [pc, #208]	; (8003304 <__ieee754_pow+0x744>)
 8003232:	4413      	add	r3, r2
 8003234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003238:	f7fc ff90 	bl	800015c <__adddf3>
 800323c:	4680      	mov	r8, r0
 800323e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003240:	4689      	mov	r9, r1
 8003242:	f7fd f8d7 	bl	80003f4 <__aeabi_i2d>
 8003246:	4604      	mov	r4, r0
 8003248:	460d      	mov	r5, r1
 800324a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800324c:	4b2e      	ldr	r3, [pc, #184]	; (8003308 <__ieee754_pow+0x748>)
 800324e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003252:	4413      	add	r3, r2
 8003254:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003258:	4642      	mov	r2, r8
 800325a:	464b      	mov	r3, r9
 800325c:	f7fc ff7e 	bl	800015c <__adddf3>
 8003260:	4632      	mov	r2, r6
 8003262:	463b      	mov	r3, r7
 8003264:	f7fc ff7a 	bl	800015c <__adddf3>
 8003268:	4622      	mov	r2, r4
 800326a:	462b      	mov	r3, r5
 800326c:	f7fc ff76 	bl	800015c <__adddf3>
 8003270:	f8dd a010 	ldr.w	sl, [sp, #16]
 8003274:	4622      	mov	r2, r4
 8003276:	462b      	mov	r3, r5
 8003278:	4650      	mov	r0, sl
 800327a:	468b      	mov	fp, r1
 800327c:	f7fc ff6c 	bl	8000158 <__aeabi_dsub>
 8003280:	4632      	mov	r2, r6
 8003282:	463b      	mov	r3, r7
 8003284:	f7fc ff68 	bl	8000158 <__aeabi_dsub>
 8003288:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800328c:	f7fc ff64 	bl	8000158 <__aeabi_dsub>
 8003290:	4602      	mov	r2, r0
 8003292:	460b      	mov	r3, r1
 8003294:	4640      	mov	r0, r8
 8003296:	4649      	mov	r1, r9
 8003298:	e608      	b.n	8002eac <__ieee754_pow+0x2ec>
 800329a:	bf00      	nop
 800329c:	f3af 8000 	nop.w
 80032a0:	4a454eef 	.word	0x4a454eef
 80032a4:	3fca7e28 	.word	0x3fca7e28
 80032a8:	93c9db65 	.word	0x93c9db65
 80032ac:	3fcd864a 	.word	0x3fcd864a
 80032b0:	a91d4101 	.word	0xa91d4101
 80032b4:	3fd17460 	.word	0x3fd17460
 80032b8:	518f264d 	.word	0x518f264d
 80032bc:	3fd55555 	.word	0x3fd55555
 80032c0:	db6fabff 	.word	0xdb6fabff
 80032c4:	3fdb6db6 	.word	0x3fdb6db6
 80032c8:	33333303 	.word	0x33333303
 80032cc:	3fe33333 	.word	0x3fe33333
 80032d0:	e0000000 	.word	0xe0000000
 80032d4:	3feec709 	.word	0x3feec709
 80032d8:	dc3a03fd 	.word	0xdc3a03fd
 80032dc:	3feec709 	.word	0x3feec709
 80032e0:	145b01f5 	.word	0x145b01f5
 80032e4:	be3e2fe0 	.word	0xbe3e2fe0
 80032e8:	7ff00000 	.word	0x7ff00000
 80032ec:	43400000 	.word	0x43400000
 80032f0:	0003988e 	.word	0x0003988e
 80032f4:	000bb679 	.word	0x000bb679
 80032f8:	080039c8 	.word	0x080039c8
 80032fc:	3ff00000 	.word	0x3ff00000
 8003300:	40080000 	.word	0x40080000
 8003304:	080039e8 	.word	0x080039e8
 8003308:	080039d8 	.word	0x080039d8
 800330c:	2601      	movs	r6, #1
 800330e:	e667      	b.n	8002fe0 <__ieee754_pow+0x420>
 8003310:	a39d      	add	r3, pc, #628	; (adr r3, 8003588 <__ieee754_pow+0x9c8>)
 8003312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003316:	4640      	mov	r0, r8
 8003318:	4649      	mov	r1, r9
 800331a:	f7fc ff1f 	bl	800015c <__adddf3>
 800331e:	4622      	mov	r2, r4
 8003320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003324:	462b      	mov	r3, r5
 8003326:	4650      	mov	r0, sl
 8003328:	4639      	mov	r1, r7
 800332a:	f7fc ff15 	bl	8000158 <__aeabi_dsub>
 800332e:	4602      	mov	r2, r0
 8003330:	460b      	mov	r3, r1
 8003332:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003336:	f7fd fb57 	bl	80009e8 <__aeabi_dcmpgt>
 800333a:	2800      	cmp	r0, #0
 800333c:	f47f ae01 	bne.w	8002f42 <__ieee754_pow+0x382>
 8003340:	4aa5      	ldr	r2, [pc, #660]	; (80035d8 <__ieee754_pow+0xa18>)
 8003342:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8003346:	4293      	cmp	r3, r2
 8003348:	f340 8103 	ble.w	8003552 <__ieee754_pow+0x992>
 800334c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8003350:	2000      	movs	r0, #0
 8003352:	151b      	asrs	r3, r3, #20
 8003354:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8003358:	fa4a f303 	asr.w	r3, sl, r3
 800335c:	4433      	add	r3, r6
 800335e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8003362:	4f9e      	ldr	r7, [pc, #632]	; (80035dc <__ieee754_pow+0xa1c>)
 8003364:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8003368:	4117      	asrs	r7, r2
 800336a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800336e:	ea23 0107 	bic.w	r1, r3, r7
 8003372:	f1c2 0214 	rsb	r2, r2, #20
 8003376:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800337a:	460b      	mov	r3, r1
 800337c:	fa4a fa02 	asr.w	sl, sl, r2
 8003380:	2e00      	cmp	r6, #0
 8003382:	4602      	mov	r2, r0
 8003384:	4629      	mov	r1, r5
 8003386:	4620      	mov	r0, r4
 8003388:	bfb8      	it	lt
 800338a:	f1ca 0a00 	rsblt	sl, sl, #0
 800338e:	f7fc fee3 	bl	8000158 <__aeabi_dsub>
 8003392:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800339a:	2400      	movs	r4, #0
 800339c:	4642      	mov	r2, r8
 800339e:	464b      	mov	r3, r9
 80033a0:	f7fc fedc 	bl	800015c <__adddf3>
 80033a4:	a37a      	add	r3, pc, #488	; (adr r3, 8003590 <__ieee754_pow+0x9d0>)
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	4620      	mov	r0, r4
 80033ac:	460d      	mov	r5, r1
 80033ae:	f7fd f88b 	bl	80004c8 <__aeabi_dmul>
 80033b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80033b6:	4606      	mov	r6, r0
 80033b8:	460f      	mov	r7, r1
 80033ba:	4620      	mov	r0, r4
 80033bc:	4629      	mov	r1, r5
 80033be:	f7fc fecb 	bl	8000158 <__aeabi_dsub>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4640      	mov	r0, r8
 80033c8:	4649      	mov	r1, r9
 80033ca:	f7fc fec5 	bl	8000158 <__aeabi_dsub>
 80033ce:	a372      	add	r3, pc, #456	; (adr r3, 8003598 <__ieee754_pow+0x9d8>)
 80033d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d4:	f7fd f878 	bl	80004c8 <__aeabi_dmul>
 80033d8:	a371      	add	r3, pc, #452	; (adr r3, 80035a0 <__ieee754_pow+0x9e0>)
 80033da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033de:	4680      	mov	r8, r0
 80033e0:	4689      	mov	r9, r1
 80033e2:	4620      	mov	r0, r4
 80033e4:	4629      	mov	r1, r5
 80033e6:	f7fd f86f 	bl	80004c8 <__aeabi_dmul>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	4640      	mov	r0, r8
 80033f0:	4649      	mov	r1, r9
 80033f2:	f7fc feb3 	bl	800015c <__adddf3>
 80033f6:	4604      	mov	r4, r0
 80033f8:	460d      	mov	r5, r1
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4630      	mov	r0, r6
 8003400:	4639      	mov	r1, r7
 8003402:	f7fc feab 	bl	800015c <__adddf3>
 8003406:	4632      	mov	r2, r6
 8003408:	463b      	mov	r3, r7
 800340a:	4680      	mov	r8, r0
 800340c:	4689      	mov	r9, r1
 800340e:	f7fc fea3 	bl	8000158 <__aeabi_dsub>
 8003412:	4602      	mov	r2, r0
 8003414:	460b      	mov	r3, r1
 8003416:	4620      	mov	r0, r4
 8003418:	4629      	mov	r1, r5
 800341a:	f7fc fe9d 	bl	8000158 <__aeabi_dsub>
 800341e:	4642      	mov	r2, r8
 8003420:	4606      	mov	r6, r0
 8003422:	460f      	mov	r7, r1
 8003424:	464b      	mov	r3, r9
 8003426:	4640      	mov	r0, r8
 8003428:	4649      	mov	r1, r9
 800342a:	f7fd f84d 	bl	80004c8 <__aeabi_dmul>
 800342e:	a35e      	add	r3, pc, #376	; (adr r3, 80035a8 <__ieee754_pow+0x9e8>)
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	4604      	mov	r4, r0
 8003436:	460d      	mov	r5, r1
 8003438:	f7fd f846 	bl	80004c8 <__aeabi_dmul>
 800343c:	a35c      	add	r3, pc, #368	; (adr r3, 80035b0 <__ieee754_pow+0x9f0>)
 800343e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003442:	f7fc fe89 	bl	8000158 <__aeabi_dsub>
 8003446:	4622      	mov	r2, r4
 8003448:	462b      	mov	r3, r5
 800344a:	f7fd f83d 	bl	80004c8 <__aeabi_dmul>
 800344e:	a35a      	add	r3, pc, #360	; (adr r3, 80035b8 <__ieee754_pow+0x9f8>)
 8003450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003454:	f7fc fe82 	bl	800015c <__adddf3>
 8003458:	4622      	mov	r2, r4
 800345a:	462b      	mov	r3, r5
 800345c:	f7fd f834 	bl	80004c8 <__aeabi_dmul>
 8003460:	a357      	add	r3, pc, #348	; (adr r3, 80035c0 <__ieee754_pow+0xa00>)
 8003462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003466:	f7fc fe77 	bl	8000158 <__aeabi_dsub>
 800346a:	4622      	mov	r2, r4
 800346c:	462b      	mov	r3, r5
 800346e:	f7fd f82b 	bl	80004c8 <__aeabi_dmul>
 8003472:	a355      	add	r3, pc, #340	; (adr r3, 80035c8 <__ieee754_pow+0xa08>)
 8003474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003478:	f7fc fe70 	bl	800015c <__adddf3>
 800347c:	4622      	mov	r2, r4
 800347e:	462b      	mov	r3, r5
 8003480:	f7fd f822 	bl	80004c8 <__aeabi_dmul>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4640      	mov	r0, r8
 800348a:	4649      	mov	r1, r9
 800348c:	f7fc fe64 	bl	8000158 <__aeabi_dsub>
 8003490:	4604      	mov	r4, r0
 8003492:	460d      	mov	r5, r1
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4640      	mov	r0, r8
 800349a:	4649      	mov	r1, r9
 800349c:	f7fd f814 	bl	80004c8 <__aeabi_dmul>
 80034a0:	2200      	movs	r2, #0
 80034a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80034a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034aa:	4620      	mov	r0, r4
 80034ac:	4629      	mov	r1, r5
 80034ae:	f7fc fe53 	bl	8000158 <__aeabi_dsub>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034ba:	f7fd f92f 	bl	800071c <__aeabi_ddiv>
 80034be:	4632      	mov	r2, r6
 80034c0:	4604      	mov	r4, r0
 80034c2:	460d      	mov	r5, r1
 80034c4:	463b      	mov	r3, r7
 80034c6:	4640      	mov	r0, r8
 80034c8:	4649      	mov	r1, r9
 80034ca:	f7fc fffd 	bl	80004c8 <__aeabi_dmul>
 80034ce:	4632      	mov	r2, r6
 80034d0:	463b      	mov	r3, r7
 80034d2:	f7fc fe43 	bl	800015c <__adddf3>
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	4620      	mov	r0, r4
 80034dc:	4629      	mov	r1, r5
 80034de:	f7fc fe3b 	bl	8000158 <__aeabi_dsub>
 80034e2:	4642      	mov	r2, r8
 80034e4:	464b      	mov	r3, r9
 80034e6:	f7fc fe37 	bl	8000158 <__aeabi_dsub>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	2000      	movs	r0, #0
 80034f0:	493b      	ldr	r1, [pc, #236]	; (80035e0 <__ieee754_pow+0xa20>)
 80034f2:	f7fc fe31 	bl	8000158 <__aeabi_dsub>
 80034f6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80034fa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80034fe:	da2b      	bge.n	8003558 <__ieee754_pow+0x998>
 8003500:	4652      	mov	r2, sl
 8003502:	f000 f9b9 	bl	8003878 <scalbn>
 8003506:	e9dd 2300 	ldrd	r2, r3, [sp]
 800350a:	f7ff bbf2 	b.w	8002cf2 <__ieee754_pow+0x132>
 800350e:	4b35      	ldr	r3, [pc, #212]	; (80035e4 <__ieee754_pow+0xa24>)
 8003510:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8003514:	429f      	cmp	r7, r3
 8003516:	f77f af13 	ble.w	8003340 <__ieee754_pow+0x780>
 800351a:	4b33      	ldr	r3, [pc, #204]	; (80035e8 <__ieee754_pow+0xa28>)
 800351c:	440b      	add	r3, r1
 800351e:	4303      	orrs	r3, r0
 8003520:	d00b      	beq.n	800353a <__ieee754_pow+0x97a>
 8003522:	a32b      	add	r3, pc, #172	; (adr r3, 80035d0 <__ieee754_pow+0xa10>)
 8003524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003528:	e9dd 0100 	ldrd	r0, r1, [sp]
 800352c:	f7fc ffcc 	bl	80004c8 <__aeabi_dmul>
 8003530:	a327      	add	r3, pc, #156	; (adr r3, 80035d0 <__ieee754_pow+0xa10>)
 8003532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003536:	f7ff bbdc 	b.w	8002cf2 <__ieee754_pow+0x132>
 800353a:	4622      	mov	r2, r4
 800353c:	462b      	mov	r3, r5
 800353e:	f7fc fe0b 	bl	8000158 <__aeabi_dsub>
 8003542:	4642      	mov	r2, r8
 8003544:	464b      	mov	r3, r9
 8003546:	f7fd fa45 	bl	80009d4 <__aeabi_dcmpge>
 800354a:	2800      	cmp	r0, #0
 800354c:	f43f aef8 	beq.w	8003340 <__ieee754_pow+0x780>
 8003550:	e7e7      	b.n	8003522 <__ieee754_pow+0x962>
 8003552:	f04f 0a00 	mov.w	sl, #0
 8003556:	e71e      	b.n	8003396 <__ieee754_pow+0x7d6>
 8003558:	4621      	mov	r1, r4
 800355a:	e7d4      	b.n	8003506 <__ieee754_pow+0x946>
 800355c:	f04f 0b00 	mov.w	fp, #0
 8003560:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80035e0 <__ieee754_pow+0xa20>
 8003564:	f7ff bbb0 	b.w	8002cc8 <__ieee754_pow+0x108>
 8003568:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800356c:	f7ff bbac 	b.w	8002cc8 <__ieee754_pow+0x108>
 8003570:	4638      	mov	r0, r7
 8003572:	4641      	mov	r1, r8
 8003574:	f7ff bbbf 	b.w	8002cf6 <__ieee754_pow+0x136>
 8003578:	9200      	str	r2, [sp, #0]
 800357a:	f7ff bb7f 	b.w	8002c7c <__ieee754_pow+0xbc>
 800357e:	2300      	movs	r3, #0
 8003580:	f7ff bb69 	b.w	8002c56 <__ieee754_pow+0x96>
 8003584:	f3af 8000 	nop.w
 8003588:	652b82fe 	.word	0x652b82fe
 800358c:	3c971547 	.word	0x3c971547
 8003590:	00000000 	.word	0x00000000
 8003594:	3fe62e43 	.word	0x3fe62e43
 8003598:	fefa39ef 	.word	0xfefa39ef
 800359c:	3fe62e42 	.word	0x3fe62e42
 80035a0:	0ca86c39 	.word	0x0ca86c39
 80035a4:	be205c61 	.word	0xbe205c61
 80035a8:	72bea4d0 	.word	0x72bea4d0
 80035ac:	3e663769 	.word	0x3e663769
 80035b0:	c5d26bf1 	.word	0xc5d26bf1
 80035b4:	3ebbbd41 	.word	0x3ebbbd41
 80035b8:	af25de2c 	.word	0xaf25de2c
 80035bc:	3f11566a 	.word	0x3f11566a
 80035c0:	16bebd93 	.word	0x16bebd93
 80035c4:	3f66c16c 	.word	0x3f66c16c
 80035c8:	5555553e 	.word	0x5555553e
 80035cc:	3fc55555 	.word	0x3fc55555
 80035d0:	c2f8f359 	.word	0xc2f8f359
 80035d4:	01a56e1f 	.word	0x01a56e1f
 80035d8:	3fe00000 	.word	0x3fe00000
 80035dc:	000fffff 	.word	0x000fffff
 80035e0:	3ff00000 	.word	0x3ff00000
 80035e4:	4090cbff 	.word	0x4090cbff
 80035e8:	3f6f3400 	.word	0x3f6f3400

080035ec <__ieee754_sqrt>:
 80035ec:	f8df c150 	ldr.w	ip, [pc, #336]	; 8003740 <__ieee754_sqrt+0x154>
 80035f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035f4:	ea3c 0c01 	bics.w	ip, ip, r1
 80035f8:	460b      	mov	r3, r1
 80035fa:	4606      	mov	r6, r0
 80035fc:	460d      	mov	r5, r1
 80035fe:	460a      	mov	r2, r1
 8003600:	4607      	mov	r7, r0
 8003602:	4604      	mov	r4, r0
 8003604:	d10e      	bne.n	8003624 <__ieee754_sqrt+0x38>
 8003606:	4602      	mov	r2, r0
 8003608:	f7fc ff5e 	bl	80004c8 <__aeabi_dmul>
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	4630      	mov	r0, r6
 8003612:	4629      	mov	r1, r5
 8003614:	f7fc fda2 	bl	800015c <__adddf3>
 8003618:	4606      	mov	r6, r0
 800361a:	460d      	mov	r5, r1
 800361c:	4630      	mov	r0, r6
 800361e:	4629      	mov	r1, r5
 8003620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003624:	2900      	cmp	r1, #0
 8003626:	dc0d      	bgt.n	8003644 <__ieee754_sqrt+0x58>
 8003628:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800362c:	ea5c 0707 	orrs.w	r7, ip, r7
 8003630:	d0f4      	beq.n	800361c <__ieee754_sqrt+0x30>
 8003632:	b139      	cbz	r1, 8003644 <__ieee754_sqrt+0x58>
 8003634:	4602      	mov	r2, r0
 8003636:	f7fc fd8f 	bl	8000158 <__aeabi_dsub>
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	f7fd f86d 	bl	800071c <__aeabi_ddiv>
 8003642:	e7e9      	b.n	8003618 <__ieee754_sqrt+0x2c>
 8003644:	1512      	asrs	r2, r2, #20
 8003646:	d074      	beq.n	8003732 <__ieee754_sqrt+0x146>
 8003648:	2000      	movs	r0, #0
 800364a:	07d5      	lsls	r5, r2, #31
 800364c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003650:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8003654:	bf5e      	ittt	pl
 8003656:	0fe3      	lsrpl	r3, r4, #31
 8003658:	0064      	lslpl	r4, r4, #1
 800365a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800365e:	0fe3      	lsrs	r3, r4, #31
 8003660:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8003664:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8003668:	2516      	movs	r5, #22
 800366a:	4601      	mov	r1, r0
 800366c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003670:	1076      	asrs	r6, r6, #1
 8003672:	0064      	lsls	r4, r4, #1
 8003674:	188f      	adds	r7, r1, r2
 8003676:	429f      	cmp	r7, r3
 8003678:	bfde      	ittt	le
 800367a:	1bdb      	suble	r3, r3, r7
 800367c:	18b9      	addle	r1, r7, r2
 800367e:	1880      	addle	r0, r0, r2
 8003680:	005b      	lsls	r3, r3, #1
 8003682:	3d01      	subs	r5, #1
 8003684:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8003688:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800368c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8003690:	d1f0      	bne.n	8003674 <__ieee754_sqrt+0x88>
 8003692:	462a      	mov	r2, r5
 8003694:	f04f 0e20 	mov.w	lr, #32
 8003698:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800369c:	428b      	cmp	r3, r1
 800369e:	eb07 0c05 	add.w	ip, r7, r5
 80036a2:	dc02      	bgt.n	80036aa <__ieee754_sqrt+0xbe>
 80036a4:	d113      	bne.n	80036ce <__ieee754_sqrt+0xe2>
 80036a6:	45a4      	cmp	ip, r4
 80036a8:	d811      	bhi.n	80036ce <__ieee754_sqrt+0xe2>
 80036aa:	f1bc 0f00 	cmp.w	ip, #0
 80036ae:	eb0c 0507 	add.w	r5, ip, r7
 80036b2:	da43      	bge.n	800373c <__ieee754_sqrt+0x150>
 80036b4:	2d00      	cmp	r5, #0
 80036b6:	db41      	blt.n	800373c <__ieee754_sqrt+0x150>
 80036b8:	f101 0801 	add.w	r8, r1, #1
 80036bc:	1a5b      	subs	r3, r3, r1
 80036be:	4641      	mov	r1, r8
 80036c0:	45a4      	cmp	ip, r4
 80036c2:	bf88      	it	hi
 80036c4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80036c8:	eba4 040c 	sub.w	r4, r4, ip
 80036cc:	443a      	add	r2, r7
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	f1be 0e01 	subs.w	lr, lr, #1
 80036d4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80036d8:	ea4f 0757 	mov.w	r7, r7, lsr #1
 80036dc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80036e0:	d1dc      	bne.n	800369c <__ieee754_sqrt+0xb0>
 80036e2:	4323      	orrs	r3, r4
 80036e4:	d006      	beq.n	80036f4 <__ieee754_sqrt+0x108>
 80036e6:	1c54      	adds	r4, r2, #1
 80036e8:	bf0b      	itete	eq
 80036ea:	4672      	moveq	r2, lr
 80036ec:	3201      	addne	r2, #1
 80036ee:	3001      	addeq	r0, #1
 80036f0:	f022 0201 	bicne.w	r2, r2, #1
 80036f4:	1043      	asrs	r3, r0, #1
 80036f6:	07c1      	lsls	r1, r0, #31
 80036f8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80036fc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8003700:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8003704:	bf48      	it	mi
 8003706:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800370a:	4610      	mov	r0, r2
 800370c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8003710:	e782      	b.n	8003618 <__ieee754_sqrt+0x2c>
 8003712:	0ae3      	lsrs	r3, r4, #11
 8003714:	3915      	subs	r1, #21
 8003716:	0564      	lsls	r4, r4, #21
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0fa      	beq.n	8003712 <__ieee754_sqrt+0x126>
 800371c:	02de      	lsls	r6, r3, #11
 800371e:	d50a      	bpl.n	8003736 <__ieee754_sqrt+0x14a>
 8003720:	f1c2 0020 	rsb	r0, r2, #32
 8003724:	fa24 f000 	lsr.w	r0, r4, r0
 8003728:	1e55      	subs	r5, r2, #1
 800372a:	4094      	lsls	r4, r2
 800372c:	4303      	orrs	r3, r0
 800372e:	1b4a      	subs	r2, r1, r5
 8003730:	e78a      	b.n	8003648 <__ieee754_sqrt+0x5c>
 8003732:	4611      	mov	r1, r2
 8003734:	e7f0      	b.n	8003718 <__ieee754_sqrt+0x12c>
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	3201      	adds	r2, #1
 800373a:	e7ef      	b.n	800371c <__ieee754_sqrt+0x130>
 800373c:	4688      	mov	r8, r1
 800373e:	e7bd      	b.n	80036bc <__ieee754_sqrt+0xd0>
 8003740:	7ff00000 	.word	0x7ff00000

08003744 <fabs>:
 8003744:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003748:	4770      	bx	lr

0800374a <finite>:
 800374a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800374e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003752:	0fc0      	lsrs	r0, r0, #31
 8003754:	4770      	bx	lr
	...

08003758 <nan>:
 8003758:	2000      	movs	r0, #0
 800375a:	4901      	ldr	r1, [pc, #4]	; (8003760 <nan+0x8>)
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	7ff80000 	.word	0x7ff80000

08003764 <rint>:
 8003764:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8003768:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800376a:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800376e:	2f13      	cmp	r7, #19
 8003770:	4602      	mov	r2, r0
 8003772:	460b      	mov	r3, r1
 8003774:	460c      	mov	r4, r1
 8003776:	4605      	mov	r5, r0
 8003778:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800377c:	dc59      	bgt.n	8003832 <rint+0xce>
 800377e:	2f00      	cmp	r7, #0
 8003780:	da2a      	bge.n	80037d8 <rint+0x74>
 8003782:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003786:	4301      	orrs	r1, r0
 8003788:	d022      	beq.n	80037d0 <rint+0x6c>
 800378a:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800378e:	4301      	orrs	r1, r0
 8003790:	424d      	negs	r5, r1
 8003792:	430d      	orrs	r5, r1
 8003794:	4936      	ldr	r1, [pc, #216]	; (8003870 <rint+0x10c>)
 8003796:	0c5c      	lsrs	r4, r3, #17
 8003798:	0b2d      	lsrs	r5, r5, #12
 800379a:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800379e:	0464      	lsls	r4, r4, #17
 80037a0:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80037a4:	ea45 0304 	orr.w	r3, r5, r4
 80037a8:	e9d1 4500 	ldrd	r4, r5, [r1]
 80037ac:	4620      	mov	r0, r4
 80037ae:	4629      	mov	r1, r5
 80037b0:	f7fc fcd4 	bl	800015c <__adddf3>
 80037b4:	e9cd 0100 	strd	r0, r1, [sp]
 80037b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80037bc:	462b      	mov	r3, r5
 80037be:	4622      	mov	r2, r4
 80037c0:	f7fc fcca 	bl	8000158 <__aeabi_dsub>
 80037c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80037c8:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4610      	mov	r0, r2
 80037d2:	4619      	mov	r1, r3
 80037d4:	b003      	add	sp, #12
 80037d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037d8:	4926      	ldr	r1, [pc, #152]	; (8003874 <rint+0x110>)
 80037da:	4139      	asrs	r1, r7
 80037dc:	ea03 0001 	and.w	r0, r3, r1
 80037e0:	4310      	orrs	r0, r2
 80037e2:	d0f5      	beq.n	80037d0 <rint+0x6c>
 80037e4:	084b      	lsrs	r3, r1, #1
 80037e6:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 80037ea:	ea52 0501 	orrs.w	r5, r2, r1
 80037ee:	d00c      	beq.n	800380a <rint+0xa6>
 80037f0:	ea24 0303 	bic.w	r3, r4, r3
 80037f4:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 80037f8:	2f13      	cmp	r7, #19
 80037fa:	bf0c      	ite	eq
 80037fc:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8003800:	2500      	movne	r5, #0
 8003802:	fa44 f707 	asr.w	r7, r4, r7
 8003806:	ea43 0407 	orr.w	r4, r3, r7
 800380a:	4919      	ldr	r1, [pc, #100]	; (8003870 <rint+0x10c>)
 800380c:	4623      	mov	r3, r4
 800380e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8003812:	462a      	mov	r2, r5
 8003814:	e9d6 4500 	ldrd	r4, r5, [r6]
 8003818:	4620      	mov	r0, r4
 800381a:	4629      	mov	r1, r5
 800381c:	f7fc fc9e 	bl	800015c <__adddf3>
 8003820:	e9cd 0100 	strd	r0, r1, [sp]
 8003824:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003828:	4622      	mov	r2, r4
 800382a:	462b      	mov	r3, r5
 800382c:	f7fc fc94 	bl	8000158 <__aeabi_dsub>
 8003830:	e7cc      	b.n	80037cc <rint+0x68>
 8003832:	2f33      	cmp	r7, #51	; 0x33
 8003834:	dd05      	ble.n	8003842 <rint+0xde>
 8003836:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800383a:	d1c9      	bne.n	80037d0 <rint+0x6c>
 800383c:	f7fc fc8e 	bl	800015c <__adddf3>
 8003840:	e7c4      	b.n	80037cc <rint+0x68>
 8003842:	f04f 31ff 	mov.w	r1, #4294967295
 8003846:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800384a:	fa21 f10c 	lsr.w	r1, r1, ip
 800384e:	4208      	tst	r0, r1
 8003850:	d0be      	beq.n	80037d0 <rint+0x6c>
 8003852:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8003856:	bf18      	it	ne
 8003858:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800385c:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8003860:	bf1e      	ittt	ne
 8003862:	ea20 0303 	bicne.w	r3, r0, r3
 8003866:	fa45 fc0c 	asrne.w	ip, r5, ip
 800386a:	ea43 050c 	orrne.w	r5, r3, ip
 800386e:	e7cc      	b.n	800380a <rint+0xa6>
 8003870:	080039f8 	.word	0x080039f8
 8003874:	000fffff 	.word	0x000fffff

08003878 <scalbn>:
 8003878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800387e:	4604      	mov	r4, r0
 8003880:	460d      	mov	r5, r1
 8003882:	4617      	mov	r7, r2
 8003884:	460b      	mov	r3, r1
 8003886:	b996      	cbnz	r6, 80038ae <scalbn+0x36>
 8003888:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800388c:	4303      	orrs	r3, r0
 800388e:	d039      	beq.n	8003904 <scalbn+0x8c>
 8003890:	4b35      	ldr	r3, [pc, #212]	; (8003968 <scalbn+0xf0>)
 8003892:	2200      	movs	r2, #0
 8003894:	f7fc fe18 	bl	80004c8 <__aeabi_dmul>
 8003898:	4b34      	ldr	r3, [pc, #208]	; (800396c <scalbn+0xf4>)
 800389a:	4604      	mov	r4, r0
 800389c:	429f      	cmp	r7, r3
 800389e:	460d      	mov	r5, r1
 80038a0:	da0f      	bge.n	80038c2 <scalbn+0x4a>
 80038a2:	a32d      	add	r3, pc, #180	; (adr r3, 8003958 <scalbn+0xe0>)
 80038a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a8:	f7fc fe0e 	bl	80004c8 <__aeabi_dmul>
 80038ac:	e006      	b.n	80038bc <scalbn+0x44>
 80038ae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80038b2:	4296      	cmp	r6, r2
 80038b4:	d10a      	bne.n	80038cc <scalbn+0x54>
 80038b6:	4602      	mov	r2, r0
 80038b8:	f7fc fc50 	bl	800015c <__adddf3>
 80038bc:	4604      	mov	r4, r0
 80038be:	460d      	mov	r5, r1
 80038c0:	e020      	b.n	8003904 <scalbn+0x8c>
 80038c2:	460b      	mov	r3, r1
 80038c4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80038c8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80038cc:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80038d0:	19b9      	adds	r1, r7, r6
 80038d2:	4291      	cmp	r1, r2
 80038d4:	dd0e      	ble.n	80038f4 <scalbn+0x7c>
 80038d6:	a322      	add	r3, pc, #136	; (adr r3, 8003960 <scalbn+0xe8>)
 80038d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038dc:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80038e0:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80038e4:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80038e8:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80038ec:	4820      	ldr	r0, [pc, #128]	; (8003970 <scalbn+0xf8>)
 80038ee:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80038f2:	e7d9      	b.n	80038a8 <scalbn+0x30>
 80038f4:	2900      	cmp	r1, #0
 80038f6:	dd08      	ble.n	800390a <scalbn+0x92>
 80038f8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80038fc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003900:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8003904:	4620      	mov	r0, r4
 8003906:	4629      	mov	r1, r5
 8003908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800390a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800390e:	da16      	bge.n	800393e <scalbn+0xc6>
 8003910:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003914:	429f      	cmp	r7, r3
 8003916:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800391a:	dd08      	ble.n	800392e <scalbn+0xb6>
 800391c:	4c15      	ldr	r4, [pc, #84]	; (8003974 <scalbn+0xfc>)
 800391e:	4814      	ldr	r0, [pc, #80]	; (8003970 <scalbn+0xf8>)
 8003920:	f363 74df 	bfi	r4, r3, #31, #1
 8003924:	a30e      	add	r3, pc, #56	; (adr r3, 8003960 <scalbn+0xe8>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	4621      	mov	r1, r4
 800392c:	e7bc      	b.n	80038a8 <scalbn+0x30>
 800392e:	4c12      	ldr	r4, [pc, #72]	; (8003978 <scalbn+0x100>)
 8003930:	4812      	ldr	r0, [pc, #72]	; (800397c <scalbn+0x104>)
 8003932:	f363 74df 	bfi	r4, r3, #31, #1
 8003936:	a308      	add	r3, pc, #32	; (adr r3, 8003958 <scalbn+0xe0>)
 8003938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393c:	e7f5      	b.n	800392a <scalbn+0xb2>
 800393e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003942:	3136      	adds	r1, #54	; 0x36
 8003944:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003948:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800394c:	4620      	mov	r0, r4
 800394e:	4629      	mov	r1, r5
 8003950:	2200      	movs	r2, #0
 8003952:	4b0b      	ldr	r3, [pc, #44]	; (8003980 <scalbn+0x108>)
 8003954:	e7a8      	b.n	80038a8 <scalbn+0x30>
 8003956:	bf00      	nop
 8003958:	c2f8f359 	.word	0xc2f8f359
 800395c:	01a56e1f 	.word	0x01a56e1f
 8003960:	8800759c 	.word	0x8800759c
 8003964:	7e37e43c 	.word	0x7e37e43c
 8003968:	43500000 	.word	0x43500000
 800396c:	ffff3cb0 	.word	0xffff3cb0
 8003970:	8800759c 	.word	0x8800759c
 8003974:	7e37e43c 	.word	0x7e37e43c
 8003978:	01a56e1f 	.word	0x01a56e1f
 800397c:	c2f8f359 	.word	0xc2f8f359
 8003980:	3c900000 	.word	0x3c900000

08003984 <_init>:
 8003984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003986:	bf00      	nop
 8003988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800398a:	bc08      	pop	{r3}
 800398c:	469e      	mov	lr, r3
 800398e:	4770      	bx	lr

08003990 <_fini>:
 8003990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003992:	bf00      	nop
 8003994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003996:	bc08      	pop	{r3}
 8003998:	469e      	mov	lr, r3
 800399a:	4770      	bx	lr
