

================================================================
== Vitis HLS Report for 'fir_Pipeline_sample_loop'
================================================================
* Date:           Tue Feb  4 17:14:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      506|      506|  2.530 us|  2.530 us|  505|  505|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      504|      504|         7|          5|          5|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     331|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     290|    -|
|Register         |        -|     -|     657|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|     657|     661|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U12  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   6|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_262_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln29_1_fu_365_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_2_fu_370_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_3_fu_376_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_4_fu_344_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_5_fu_348_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_6_fu_354_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_7_fu_359_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln29_fu_287_p2                     |         +|   0|  0|  39|          32|          32|
    |out_r_TDATA                            |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage1_01001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_256_p2                    |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 331|         306|         300|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_11_fu_70           |   9|          2|   32|         64|
    |empty_12_fu_74           |   9|          2|   32|         64|
    |empty_13_fu_78           |   9|          2|   32|         64|
    |empty_14_fu_82           |   9|          2|   32|         64|
    |empty_15_fu_86           |   9|          2|   32|         64|
    |empty_16_fu_90           |   9|          2|   32|         64|
    |empty_17_fu_94           |   9|          2|   32|         64|
    |empty_18_fu_98           |   9|          2|   32|         64|
    |empty_fu_62              |   9|          2|   32|         64|
    |grp_fu_175_p0            |  31|          6|   32|        192|
    |grp_fu_175_p1            |  31|          6|   32|        192|
    |grp_fu_179_p0            |  31|          6|   32|        192|
    |grp_fu_179_p1            |  31|          6|   32|        192|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |n_fu_66                  |   9|          2|    7|         14|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 290|         60|  429|       1374|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln29_7_reg_553                         |  32|   0|   32|          0|
    |add_ln29_reg_517                           |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |empty_11_fu_70                             |  32|   0|   32|          0|
    |empty_12_fu_74                             |  32|   0|   32|          0|
    |empty_13_fu_78                             |  32|   0|   32|          0|
    |empty_14_fu_82                             |  32|   0|   32|          0|
    |empty_15_fu_86                             |  32|   0|   32|          0|
    |empty_16_fu_90                             |  32|   0|   32|          0|
    |empty_17_fu_94                             |  32|   0|   32|          0|
    |empty_18_fu_98                             |  32|   0|   32|          0|
    |empty_fu_62                                |  32|   0|   32|          0|
    |icmp_ln18_reg_513                          |   1|   0|    1|          0|
    |mul_ln29_4_reg_533                         |  32|   0|   32|          0|
    |mul_ln29_5_reg_538                         |  32|   0|   32|          0|
    |mul_ln29_6_reg_543                         |  32|   0|   32|          0|
    |mul_ln29_7_reg_548                         |  32|   0|   32|          0|
    |n_fu_66                                    |   7|   0|    7|          0|
    |p_load12_reg_507                           |  32|   0|   32|          0|
    |p_load14_reg_528                           |  32|   0|   32|          0|
    |p_load16_reg_522                           |  32|   0|   32|          0|
    |reg_184                                    |  32|   0|   32|          0|
    |reg_188                                    |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 657|   0|  657|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------+-----+-----+------------+--------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|in_r_TDATA    |   in|   32|        axis|                      in_r|       pointer|
|in_r_TVALID   |   in|    1|        axis|                      in_r|       pointer|
|in_r_TREADY   |  out|    1|        axis|                      in_r|       pointer|
|p_reload26    |   in|   32|     ap_none|                p_reload26|        scalar|
|p_reload25    |   in|   32|     ap_none|                p_reload25|        scalar|
|p_reload      |   in|   32|     ap_none|                  p_reload|        scalar|
|p_reload27    |   in|   32|     ap_none|                p_reload27|        scalar|
|p_reload21    |   in|   32|     ap_none|                p_reload21|        scalar|
|p_reload23    |   in|   32|     ap_none|                p_reload23|        scalar|
|p_reload19    |   in|   32|     ap_none|                p_reload19|        scalar|
|p_reload20    |   in|   32|     ap_none|                p_reload20|        scalar|
|p_reload24    |   in|   32|     ap_none|                p_reload24|        scalar|
|p_reload22    |   in|   32|     ap_none|                p_reload22|        scalar|
|out_r_TDATA   |  out|   32|        axis|                     out_r|       pointer|
|out_r_TVALID  |  out|    1|        axis|                     out_r|       pointer|
|out_r_TREADY  |   in|    1|        axis|                     out_r|       pointer|
+--------------+-----+-----+------------+--------------------------+--------------+

