// Seed: 4108027823
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3,
    output id_4
);
  assign id_3 = id_2;
  logic id_5;
  logic id_6, id_7;
  assign id_3[1'h0] = id_6;
endmodule
