Flow report for LogicalStep_Lab3_top
Tue Feb 11 16:00:32 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Tue Feb 11 16:00:32 2020           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; LogicalStep_Lab3_top                            ;
; Top-level Entity Name              ; LogicalStep_Lab3_top                            ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M08SAE144C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 10 / 8,064 ( < 1 % )                            ;
;     Total combinational functions  ; 10 / 8,064 ( < 1 % )                            ;
;     Dedicated logic registers      ; 0 / 8,064 ( 0 % )                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 30 / 101 ( 30 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 1 ( 0 % )                                   ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 02/11/2020 15:53:59  ;
; Main task         ; Compilation          ;
; Revision Name     ; LogicalStep_Lab3_top ;
+-------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 163580558468231.158145443909600       ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                ; <None>        ; --          ; --             ;
; FLOW_ENABLE_POWER_ANALYZER          ; On                                    ; Off           ; --          ; --             ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 1A             ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 1B             ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 2              ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 3              ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 4              ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 5              ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 6              ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 7              ;
; IOBANK_VCCIO                        ; 3.3V                                  ; --            ; --          ; 8              ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                            ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE  ; 12.5 %                                ; 12.5%         ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --             ;
; TIMEQUEST_MULTICORNER_ANALYSIS      ; Off                                   ; On            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:14     ; 1.0                     ; 4986 MB             ; 00:00:22                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 5571 MB             ; 00:00:04                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 4869 MB             ; 00:00:01                           ;
; PowerPlay Power Analyzer  ; 00:00:03     ; 1.0                     ; 4985 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4888 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4826 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4819 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4826 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4819 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4826 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4819 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4826 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4819 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4826 MB             ; 00:00:00                           ;
; Total                     ; 00:00:38     ; --                      ; --                  ; 00:00:30                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; PowerPlay Power Analyzer  ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; ECE-FPGA8        ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_sta LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=N:/ECE124/Lab3/simulation/sim1.vwf --testbench_file=N:/ECE124/Lab3/simulation/qsim/sim1.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=N:/ECE124/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=N:/ECE124/Lab3/simulation/sim2.vwf --testbench_file=N:/ECE124/Lab3/simulation/qsim/sim2.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=N:/ECE124/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=N:/ECE124/Lab3/simulation/sim3.vwf --testbench_file=N:/ECE124/Lab3/simulation/qsim/sim3.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=N:/ECE124/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top --vector_source=N:/ECE124/Lab3/simulation/sim4.vwf --testbench_file=N:/ECE124/Lab3/simulation/qsim/sim4.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=N:/ECE124/Lab3/simulation/qsim/ LogicalStep_Lab3 -c LogicalStep_Lab3_top



