
*** Running vitis_hls
    with args -f CnnKernel.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'centos' on host 'ip-172-31-42-102.us-west-2.compute.internal' (Linux_x86_64 version 3.10.0-1160.66.1.el7.x86_64) on Fri May 27 19:40:02 UTC 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/centos/CS133-lab4/lab4/_x/cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/CnnKernel'
Sourcing Tcl script 'CnnKernel.tcl'
INFO: [HLS 200-1510] Running: open_project CnnKernel 
INFO: [HLS 200-10] Creating and opening project '/home/centos/CS133-lab4/lab4/_x/cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/CnnKernel/CnnKernel'.
INFO: [HLS 200-1510] Running: set_top CnnKernel 
INFO: [HLS 200-1510] Running: add_files /home/centos/CS133-lab4/lab4/cnn-krnl.cpp -cflags  -I /home/centos/CS133-lab4/lab4  
INFO: [HLS 200-10] Adding design file '/home/centos/CS133-lab4/lab4/cnn-krnl.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/centos/CS133-lab4/lab4/_x/cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/CnnKernel/CnnKernel/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 250.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname CnnKernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 108.700 MB.
INFO: [HLS 200-10] Analyzing design file '/home/centos/CS133-lab4/lab4/cnn-krnl.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:256:9
WARNING: [HLS 207-5527] missing argument for 'factor': /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:14:9
WARNING: [HLS 207-5527] missing argument for 'factor': /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:15:9
WARNING: [HLS 207-5527] missing argument for 'factor': /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:21:9
WARNING: [HLS 207-5295] expression result unused: /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:46:10
WARNING: [HLS 207-5295] expression result unused: /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:95:8
WARNING: [HLS 207-1017] unknown pragma ignored: /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:5:13
WARNING: [HLS 207-1017] unknown pragma ignored: /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:6:13
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5527] missing argument for 'factor': /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:14:9
WARNING: [HLS 207-5527] missing argument for 'factor': /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:15:9
WARNING: [HLS 207-5527] missing argument for 'factor': /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:21:9
WARNING: [HLS 207-5295] expression result unused: /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:46:10
WARNING: [HLS 207-5295] expression result unused: /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:95:8
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.88 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.97 seconds; current allocated memory: 110.850 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_4' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:62:19) in function 'CnnKernel_YourCode' completely with a factor of 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:64:19) in function 'CnnKernel_YourCode' completely with a factor of 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:64:19) in function 'CnnKernel_YourCode' completely with a factor of 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:64:19) in function 'CnnKernel_YourCode' completely with a factor of 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:64:19) in function 'CnnKernel_YourCode' completely with a factor of 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:64:19) in function 'CnnKernel_YourCode' completely with a factor of 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'read_weight_from_memory(ap_uint<512> const*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [256][5][5])' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'read_bias_from_memory(ap_uint<512> const*, ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'read_input_from_memory(int, int, ap_uint<512> const*, ap_ufixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [116][116])' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0> max<ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0> max<ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 16, (ap_q_mode)5, (ap_o_mode)3, 0>) (.3)' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'write_output_to_memory(int, int, ap_uint<512>*, ap_ufixed<8, 15, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [56][56])' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output' with non-compact mode in 512-bits (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247:0)
INFO: [HLS 214-241] Aggregating maxi variable 'weight' with non-compact mode in 512-bits (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with non-compact mode in 512-bits (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)::input' on dimension 3 with factor 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:13:0)
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*)::input' on dimension 2 with factor 5 (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:13:0)
INFO: [HLS 214-115] Multiple burst reads of length 25600 and bit width 512 in loop 'read_weight'(/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:122:3) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:122:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_171_2'(/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171:25) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'CnnKernel_YourCode(ap_uint<512> const*, ap_uint<512> const*, ap_uint<512> const*, ap_uint<512>*) (.1)' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:230:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.76 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.13 seconds; current allocated memory: 114.720 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 114.721 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.95 seconds; current allocated memory: 164.907 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 185.407 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52) in function 'CnnKernel_YourCode' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_6' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76) in function 'CnnKernel_YourCode' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_7' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84) in function 'CnnKernel_YourCode' automatically.
INFO: [XFORM 203-101] Partitioning array 'weight.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V'  in dimension 2 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'weight.V'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V'  in dimension 3 with a cyclic factor 5.
INFO: [XFORM 203-11] Balancing expressions in function 'CnnKernel_YourCode' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:32:48)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.56 seconds; current allocated memory: 236.886 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'read_weight' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:122:12) in function 'CnnKernel_YourCode' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_171_2' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171:34) in function 'CnnKernel_YourCode' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_1' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:164:32) in function 'CnnKernel_YourCode' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'read_input' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:163:12) in function 'CnnKernel_YourCode'.
INFO: [XFORM 203-541] Flattening a loop nest 'set_bias' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51:18) in function 'CnnKernel_YourCode'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_2' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:59:37) in function 'CnnKernel_YourCode'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58:18) in function 'CnnKernel_YourCode'.
INFO: [XFORM 203-541] Flattening a loop nest 'relu' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75:18) in function 'CnnKernel_YourCode'.
INFO: [XFORM 203-541] Flattening a loop nest 'maxpool' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83:18) in function 'CnnKernel_YourCode'.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop_i' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:42:16) in function 'CnnKernel_YourCode' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_2' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:211:34) in function 'CnnKernel_YourCode' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_204_1' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:204:32) in function 'CnnKernel_YourCode' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'write_output' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:203:12) in function 'CnnKernel_YourCode'.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop_tile_w' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:36:14) in function 'CnnKernel_YourCode' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop_tile_h' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:33:12) in function 'CnnKernel_YourCode' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'weight.V.0.0' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:134:26)
INFO: [HLS 200-472] Inferring partial write operation for 'C.V' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53:21)
INFO: [HLS 200-472] Inferring partial write operation for 'C.V' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:77:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'input.V.0.0' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.06 seconds; current allocated memory: 338.862 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CnnKernel' ...
WARNING: [SYN 201-107] Renaming port name 'CnnKernel/input' to 'CnnKernel/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'CnnKernel/output' to 'CnnKernel/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_125_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 340.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 341.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'VITIS_LOOP_183_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 342.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 342.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'set_bias_VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'set_bias_VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 343.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 343.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1171_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 41, loop 'conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.51 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.71 seconds; current allocated memory: 355.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.2 seconds; current allocated memory: 366.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'relu_VITIS_LOOP_76_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'relu_VITIS_LOOP_76_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.42 seconds; current allocated memory: 366.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 367.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'maxpool_VITIS_LOOP_84_7'.
WARNING: [HLS 200-885] The II Violation in module 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7' (loop 'maxpool_VITIS_LOOP_84_7'): Unable to schedule 'load' operation ('C_V_load_1', /home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86) on array 'C_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'maxpool_VITIS_LOOP_84_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 367.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 367.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'VITIS_LOOP_220_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 367.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 368.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel_YourCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln166_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln206_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 369.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 372.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CnnKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 372.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 372.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1' pipeline 'VITIS_LOOP_125_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_21ns_23ns_43_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_19ns_4ns_3_23_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_21ns_4ns_3_25_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 373.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3' pipeline 'VITIS_LOOP_183_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_4ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 378.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1' pipeline 'set_bias_VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 382.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3' pipeline 'conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3' is 7793 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_23s_23_4_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_5ns_18_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_5ns_18_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 395.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6' pipeline 'relu_VITIS_LOOP_76_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.56 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.9 seconds; current allocated memory: 440.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7' pipeline 'maxpool_VITIS_LOOP_84_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 442.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3' pipeline 'VITIS_LOOP_220_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_8ns_7_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 444.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel_YourCode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_14ns_22_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_16ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel_YourCode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 454.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CnnKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'CnnKernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CnnKernel/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CnnKernel/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CnnKernel/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CnnKernel/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CnnKernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'weight', 'bias', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CnnKernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.96 seconds; current allocated memory: 462.944 MB.
INFO: [RTMG 210-278] Implementing memory 'CnnKernel_CnnKernel_YourCode_weight_V_0_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'CnnKernel_CnnKernel_YourCode_input_V_0_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'CnnKernel_CnnKernel_YourCode_input_V_0_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'CnnKernel_CnnKernel_YourCode_input_V_1_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'CnnKernel_CnnKernel_YourCode_C_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'CnnKernel_CnnKernel_YourCode_output_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.82 seconds; current allocated memory: 467.142 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 477.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CnnKernel.
INFO: [VLOG 209-307] Generating Verilog RTL for CnnKernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64.52 seconds. CPU system time: 1.7 seconds. Elapsed time: 67.59 seconds; current allocated memory: 477.124 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri May 27 19:41:26 2022...
INFO: [HLS 200-802] Generated output file CnnKernel/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 16.55 seconds. CPU system time: 1.17 seconds. Elapsed time: 15.25 seconds; current allocated memory: 481.424 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 82.28 seconds. Total CPU system time: 3.17 seconds. Total elapsed time: 84.3 seconds; peak allocated memory: 477.137 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May 27 19:41:26 2022...
