Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,25973
design__instance__area,370464
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,12
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005819774232804775
power__switching__total,0.0010927587281912565
power__leakage__total,0.00001712733501335606
power__total,0.006929660681635141
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.38270890317844647
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.38567830576408935
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09487488840870509
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.739546889105037
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.094875
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.739547
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,12
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5639802118283387
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5719360702478096
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5769487273457597
timing__setup__ws__corner:nom_slow_1p08V_125C,0.636262616158475
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.576949
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.636263
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,12
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4511035839221494
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4565430107628354
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2732297798683031
timing__setup__ws__corner:nom_typ_1p20V_25C,9.58378115105484
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.273230
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.583781
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,12
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.38270890317844647
clock__skew__worst_setup,0.38567830576408935
timing__hold__ws,0.09487488840870509
timing__setup__ws,0.636262616158475
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.094875
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.636263
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 710.64
design__core__bbox,2.88 3.78 851.52 706.86
design__io,45
design__die__area,607171
design__core__area,596662
design__instance__count__stdcell,25973
design__instance__area__stdcell,370464
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.620895
design__instance__utilization__stdcell,0.620895
design__rows,186
design__rows:CoreSite,186
design__sites,328848
design__sites:CoreSite,328848
design__instance__count__class:buffer,39
design__instance__area__class:buffer,333.85
design__instance__count__class:inverter,629
design__instance__area__class:inverter,3578
design__instance__count__class:sequential_cell,2580
design__instance__area__class:sequential_cell,121710
design__instance__count__class:multi_input_combinational_cell,16202
design__instance__area__class:multi_input_combinational_cell,157270
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,5435
design__instance__area__class:timing_repair_buffer,78768.5
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,799550
design__violations,0
design__instance__count__class:clock_buffer,531
design__instance__area__class:clock_buffer,4775.5
design__instance__count__class:clock_inverter,294
design__instance__area__class:clock_inverter,2596.41
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2981
antenna__violating__nets,49
antenna__violating__pins,50
route__antenna_violation__count,49
antenna_diodes_count,263
design__instance__count__class:antenna_cell,263
design__instance__area__class:antenna_cell,1431.56
route__net,27983
route__net__special,2
route__drc_errors__iter:0,20132
route__wirelength__iter:0,916395
route__drc_errors__iter:1,10548
route__wirelength__iter:1,909346
route__drc_errors__iter:2,10404
route__wirelength__iter:2,907450
route__drc_errors__iter:3,1374
route__wirelength__iter:3,902421
route__drc_errors__iter:4,268
route__wirelength__iter:4,902144
route__drc_errors__iter:5,68
route__wirelength__iter:5,902083
route__drc_errors__iter:6,17
route__wirelength__iter:6,902062
route__drc_errors__iter:7,3
route__wirelength__iter:7,902052
route__drc_errors__iter:8,0
route__wirelength__iter:8,902053
route__drc_errors,0
route__wirelength,902053
route__vias,171169
route__vias__singlecut,171169
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1179.31
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,2628
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,2628
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,2628
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,2628
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000939061
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000921276
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000402182
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000921276
design_powergrid__voltage__worst,0.00000921276
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000939061
design_powergrid__drop__worst__net:VPWR,0.00000939061
design_powergrid__voltage__worst__net:VGND,0.00000921276
design_powergrid__drop__worst__net:VGND,0.00000921276
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000422000000000000025372932921374768966416013427078723907470703125
ir__drop__worst,0.00000938999999999999988213421342475584197018179111182689666748046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
