$date
    Jun 25, 2025  17:23:01
$end
$version
    TOOL:	xmsim	23.09-s001
$end
$timescale
    1 ns
$end

$scope module muxSomadorRegistrador_t $end

$scope module inst1 $end
$var wire      4 !    A [3:0] $end
$var wire      4 "    B [3:0] $end
$var wire      4 #    C [3:0] $end
$var wire      1 $    S  $end
$var wire      1 %    CLK  $end
$var wire      1 &    RESET  $end
$var wire      1 '    ENABLE  $end
$var reg       4 (    RES [3:0] $end
$var wire      4 )    somador_out [3:0] $end
$var wire      4 *    mux_out [3:0] $end

$scope module u_mux $end
$var wire      4 "    i0 [3:0] $end
$var wire      4 #    i1 [3:0] $end
$var reg       4 +    out [3:0] $end
$var wire      1 $    sel  $end
$upscope $end


$scope module u_somador $end
$var wire      4 !    a [3:0] $end
$var wire      4 *    b [3:0] $end
$var wire      4 )    res [3:0] $end
$upscope $end


$scope module u_registrador $end
$var wire      1 %    clk  $end
$var wire      1 &    reset  $end
$var wire      1 '    enable  $end
$var wire      4 )    in [3:0] $end
$var reg       4 ,    out [3:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b0 !
b1 "
b101 #
1$
0%
1&
1'
bx (
b101 )
b101 *
b101 +
bx ,
$end
#5
1%
b101 ,
b101 (
#10
0%
0&
b0 ,
b0 (
#15
1%
1&
b101 ,
b101 (
#20
0%
b1010 !
b1111 )
#25
1%
b1111 ,
b1111 (
#30
0%
b1 !
b110 )
#35
1%
b110 ,
b110 (
#40
0%
b10 !
0'
0$
b1 +
b1 *
b111 )
b11 )
#45
1%
#50
0%
1'
#55
1%
b11 ,
b11 (
#60
0%
#65
1%
#70
0%
#75
1%
#80
0%
#85
