<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4614" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4614{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4614{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4614{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4614{left:69px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_4614{left:595px;bottom:719px;}
#t6_4614{left:610px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_4614{left:69px;bottom:695px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t8_4614{left:75px;bottom:998px;letter-spacing:-0.16px;}
#t9_4614{left:75px;bottom:981px;letter-spacing:-0.17px;}
#ta_4614{left:189px;bottom:998px;letter-spacing:-0.14px;}
#tb_4614{left:413px;bottom:998px;letter-spacing:-0.16px;}
#tc_4614{left:506px;bottom:998px;letter-spacing:-0.12px;}
#td_4614{left:506px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_4614{left:75px;bottom:952px;letter-spacing:-0.16px;}
#tf_4614{left:75px;bottom:935px;letter-spacing:-0.17px;}
#tg_4614{left:189px;bottom:952px;letter-spacing:-0.13px;}
#th_4614{left:413px;bottom:952px;letter-spacing:-0.15px;}
#ti_4614{left:506px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4614{left:506px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tk_4614{left:75px;bottom:906px;letter-spacing:-0.16px;}
#tl_4614{left:75px;bottom:889px;letter-spacing:-0.17px;}
#tm_4614{left:189px;bottom:906px;letter-spacing:-0.15px;}
#tn_4614{left:413px;bottom:906px;letter-spacing:-0.13px;}
#to_4614{left:506px;bottom:906px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_4614{left:506px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_4614{left:75px;bottom:860px;letter-spacing:-0.16px;}
#tr_4614{left:75px;bottom:843px;letter-spacing:-0.17px;}
#ts_4614{left:189px;bottom:860px;letter-spacing:-0.15px;}
#tt_4614{left:413px;bottom:860px;letter-spacing:-0.13px;}
#tu_4614{left:506px;bottom:860px;letter-spacing:-0.12px;}
#tv_4614{left:506px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_4614{left:75px;bottom:814px;letter-spacing:-0.16px;}
#tx_4614{left:75px;bottom:797px;letter-spacing:-0.17px;}
#ty_4614{left:189px;bottom:814px;letter-spacing:-0.15px;}
#tz_4614{left:413px;bottom:814px;letter-spacing:-0.13px;}
#t10_4614{left:506px;bottom:814px;letter-spacing:-0.12px;}
#t11_4614{left:506px;bottom:793px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t12_4614{left:75px;bottom:768px;letter-spacing:-0.16px;}
#t13_4614{left:75px;bottom:752px;letter-spacing:-0.17px;}
#t14_4614{left:189px;bottom:768px;letter-spacing:-0.15px;}
#t15_4614{left:413px;bottom:768px;letter-spacing:-0.15px;}
#t16_4614{left:506px;bottom:768px;letter-spacing:-0.12px;}
#t17_4614{left:506px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_4614{left:92px;bottom:651px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t19_4614{left:169px;bottom:651px;letter-spacing:0.13px;word-spacing:0.35px;}
#t1a_4614{left:401px;bottom:632px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1b_4614{left:100px;bottom:609px;letter-spacing:-0.12px;}
#t1c_4614{left:101px;bottom:593px;letter-spacing:-0.14px;}
#t1d_4614{left:214px;bottom:593px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_4614{left:436px;bottom:593px;letter-spacing:-0.14px;}
#t1f_4614{left:631px;bottom:593px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1g_4614{left:87px;bottom:568px;letter-spacing:-0.18px;}
#t1h_4614{left:143px;bottom:568px;letter-spacing:-0.14px;}
#t1i_4614{left:81px;bottom:544px;letter-spacing:-0.16px;}
#t1j_4614{left:138px;bottom:544px;letter-spacing:-0.16px;}
#t1k_4614{left:189px;bottom:544px;letter-spacing:-0.14px;}
#t1l_4614{left:414px;bottom:544px;letter-spacing:-0.14px;}
#t1m_4614{left:507px;bottom:544px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1n_4614{left:507px;bottom:522px;letter-spacing:-0.11px;}
#t1o_4614{left:507px;bottom:506px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t1p_4614{left:507px;bottom:489px;letter-spacing:-0.11px;}
#t1q_4614{left:189px;bottom:464px;letter-spacing:-0.14px;}
#t1r_4614{left:414px;bottom:464px;letter-spacing:-0.14px;}
#t1s_4614{left:507px;bottom:464px;letter-spacing:-0.12px;}
#t1t_4614{left:507px;bottom:443px;letter-spacing:-0.11px;}
#t1u_4614{left:507px;bottom:426px;letter-spacing:-0.11px;}
#t1v_4614{left:81px;bottom:402px;letter-spacing:-0.16px;}
#t1w_4614{left:138px;bottom:402px;letter-spacing:-0.16px;}
#t1x_4614{left:189px;bottom:402px;letter-spacing:-0.14px;}
#t1y_4614{left:414px;bottom:402px;letter-spacing:-0.14px;}
#t1z_4614{left:507px;bottom:402px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t20_4614{left:507px;bottom:380px;letter-spacing:-0.11px;}
#t21_4614{left:507px;bottom:364px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t22_4614{left:507px;bottom:347px;letter-spacing:-0.11px;}
#t23_4614{left:189px;bottom:322px;letter-spacing:-0.14px;}
#t24_4614{left:414px;bottom:322px;letter-spacing:-0.14px;}
#t25_4614{left:507px;bottom:322px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_4614{left:507px;bottom:301px;letter-spacing:-0.11px;}
#t27_4614{left:507px;bottom:284px;letter-spacing:-0.11px;}
#t28_4614{left:81px;bottom:260px;letter-spacing:-0.16px;}
#t29_4614{left:138px;bottom:260px;letter-spacing:-0.16px;}
#t2a_4614{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t2b_4614{left:414px;bottom:260px;letter-spacing:-0.14px;}
#t2c_4614{left:507px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2d_4614{left:507px;bottom:238px;letter-spacing:-0.11px;}
#t2e_4614{left:507px;bottom:221px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t2f_4614{left:507px;bottom:205px;letter-spacing:-0.11px;}
#t2g_4614{left:189px;bottom:180px;letter-spacing:-0.14px;}
#t2h_4614{left:414px;bottom:180px;letter-spacing:-0.14px;}
#t2i_4614{left:507px;bottom:180px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_4614{left:507px;bottom:159px;letter-spacing:-0.11px;}
#t2k_4614{left:507px;bottom:142px;letter-spacing:-0.11px;}
#t2l_4614{left:189px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2m_4614{left:265px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2n_4614{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2o_4614{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_4614{left:214px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2q_4614{left:429px;bottom:1063px;letter-spacing:-0.15px;}
#t2r_4614{left:431px;bottom:1046px;letter-spacing:-0.13px;}
#t2s_4614{left:630px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2t_4614{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2u_4614{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4614{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4614{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4614{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4614{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4614{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4614{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4614{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4614" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4614Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4614" style="-webkit-user-select: none;"><object width="935" height="1210" data="4614/4614.svg" type="image/svg+xml" id="pdf4614" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4614" class="t s1_4614">2-92 </span><span id="t2_4614" class="t s1_4614">Vol. 4 </span>
<span id="t3_4614" class="t s2_4614">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4614" class="t s3_4614">Table 2-5 lists model-specific registers (MSRs) that are specific to Intel Atom </span>
<span id="t5_4614" class="t s4_4614">Â® </span>
<span id="t6_4614" class="t s3_4614">processor with a CPUID Signature </span>
<span id="t7_4614" class="t s3_4614">DisplayFamily_DisplayModel value of 06_27H. </span>
<span id="t8_4614" class="t s5_4614">C000_ </span>
<span id="t9_4614" class="t s5_4614">0081H </span>
<span id="ta_4614" class="t s5_4614">IA32_STAR </span><span id="tb_4614" class="t s5_4614">Unique </span><span id="tc_4614" class="t s5_4614">System Call Target Address (R/W) </span>
<span id="td_4614" class="t s5_4614">See Table 2-2. </span>
<span id="te_4614" class="t s5_4614">C000_ </span>
<span id="tf_4614" class="t s5_4614">0082H </span>
<span id="tg_4614" class="t s5_4614">IA32_LSTAR </span><span id="th_4614" class="t s5_4614">Unique </span><span id="ti_4614" class="t s5_4614">IA-32e Mode System Call Target Address (R/W) </span>
<span id="tj_4614" class="t s5_4614">See Table 2-2. </span>
<span id="tk_4614" class="t s5_4614">C000_ </span>
<span id="tl_4614" class="t s5_4614">0084H </span>
<span id="tm_4614" class="t s5_4614">IA32_FMASK </span><span id="tn_4614" class="t s5_4614">Unique </span><span id="to_4614" class="t s5_4614">System Call Flag Mask (R/W) </span>
<span id="tp_4614" class="t s5_4614">See Table 2-2. </span>
<span id="tq_4614" class="t s5_4614">C000_ </span>
<span id="tr_4614" class="t s5_4614">0100H </span>
<span id="ts_4614" class="t s5_4614">IA32_FS_BASE </span><span id="tt_4614" class="t s5_4614">Unique </span><span id="tu_4614" class="t s5_4614">Map of BASE Address of FS (R/W) </span>
<span id="tv_4614" class="t s5_4614">See Table 2-2. </span>
<span id="tw_4614" class="t s5_4614">C000_ </span>
<span id="tx_4614" class="t s5_4614">0101H </span>
<span id="ty_4614" class="t s5_4614">IA32_GS_BASE </span><span id="tz_4614" class="t s5_4614">Unique </span><span id="t10_4614" class="t s5_4614">Map of BASE Address of GS (R/W) </span>
<span id="t11_4614" class="t s5_4614">See Table 2-2. </span>
<span id="t12_4614" class="t s5_4614">C000_ </span>
<span id="t13_4614" class="t s5_4614">0102H </span>
<span id="t14_4614" class="t s5_4614">IA32_KERNEL_GS_BASE </span><span id="t15_4614" class="t s5_4614">Unique </span><span id="t16_4614" class="t s5_4614">Swap Target of BASE Address of GS (R/W) </span>
<span id="t17_4614" class="t s5_4614">See Table 2-2. </span>
<span id="t18_4614" class="t s6_4614">Table 2-5. </span><span id="t19_4614" class="t s6_4614">MSRs Supported by Intel AtomÂ® Processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t1a_4614" class="t s6_4614">Value of 06_27H </span>
<span id="t1b_4614" class="t s7_4614">Register </span>
<span id="t1c_4614" class="t s7_4614">Address </span><span id="t1d_4614" class="t s7_4614">Register Name / Bit Fields </span><span id="t1e_4614" class="t s7_4614">Scope </span><span id="t1f_4614" class="t s7_4614">Bit Description </span>
<span id="t1g_4614" class="t s7_4614">Hex </span><span id="t1h_4614" class="t s7_4614">Dec </span>
<span id="t1i_4614" class="t s5_4614">3F8H </span><span id="t1j_4614" class="t s5_4614">1016 </span><span id="t1k_4614" class="t s5_4614">MSR_PKG_C2_RESIDENCY </span><span id="t1l_4614" class="t s5_4614">Package </span><span id="t1m_4614" class="t s5_4614">Package C2 Residency </span>
<span id="t1n_4614" class="t s5_4614">Note: C-state values are processor specific C-state code </span>
<span id="t1o_4614" class="t s5_4614">names, unrelated to MWAIT extension C-state parameters </span>
<span id="t1p_4614" class="t s5_4614">or ACPI C-States. </span>
<span id="t1q_4614" class="t s5_4614">63:0 </span><span id="t1r_4614" class="t s5_4614">Package </span><span id="t1s_4614" class="t s5_4614">Package C2 Residency Counter (R/O) </span>
<span id="t1t_4614" class="t s5_4614">Time that this package is in processor-specific C2 states </span>
<span id="t1u_4614" class="t s5_4614">since last reset. Counts at 1 Mhz frequency. </span>
<span id="t1v_4614" class="t s5_4614">3F9H </span><span id="t1w_4614" class="t s5_4614">1017 </span><span id="t1x_4614" class="t s5_4614">MSR_PKG_C4_RESIDENCY </span><span id="t1y_4614" class="t s5_4614">Package </span><span id="t1z_4614" class="t s5_4614">Package C4 Residency </span>
<span id="t20_4614" class="t s5_4614">Note: C-state values are processor specific C-state code </span>
<span id="t21_4614" class="t s5_4614">names, unrelated to MWAIT extension C-state parameters </span>
<span id="t22_4614" class="t s5_4614">or ACPI C-States. </span>
<span id="t23_4614" class="t s5_4614">63:0 </span><span id="t24_4614" class="t s5_4614">Package </span><span id="t25_4614" class="t s5_4614">Package C4 Residency Counter. (R/O) </span>
<span id="t26_4614" class="t s5_4614">Time that this package is in processor-specific C4 states </span>
<span id="t27_4614" class="t s5_4614">since last reset. Counts at 1 Mhz frequency. </span>
<span id="t28_4614" class="t s5_4614">3FAH </span><span id="t29_4614" class="t s5_4614">1018 </span><span id="t2a_4614" class="t s5_4614">MSR_PKG_C6_RESIDENCY </span><span id="t2b_4614" class="t s5_4614">Package </span><span id="t2c_4614" class="t s5_4614">Package C6 Residency </span>
<span id="t2d_4614" class="t s5_4614">Note: C-state values are processor specific C-state code </span>
<span id="t2e_4614" class="t s5_4614">names, unrelated to MWAIT extension C-state parameters </span>
<span id="t2f_4614" class="t s5_4614">or ACPI C-States. </span>
<span id="t2g_4614" class="t s5_4614">63:0 </span><span id="t2h_4614" class="t s5_4614">Package </span><span id="t2i_4614" class="t s5_4614">Package C6 Residency Counter. (R/O) </span>
<span id="t2j_4614" class="t s5_4614">Time that this package is in processor-specific C6 states </span>
<span id="t2k_4614" class="t s5_4614">since last reset. Counts at 1 Mhz frequency. </span>
<span id="t2l_4614" class="t s6_4614">Table 2-4. </span><span id="t2m_4614" class="t s6_4614">MSRs in the 45 nm and 32 nm Intel AtomÂ® Processor Family (Contd.) </span>
<span id="t2n_4614" class="t s7_4614">Register </span>
<span id="t2o_4614" class="t s7_4614">Address </span><span id="t2p_4614" class="t s7_4614">Register Name / Bit Fields </span>
<span id="t2q_4614" class="t s7_4614">Shared/ </span>
<span id="t2r_4614" class="t s7_4614">Unique </span><span id="t2s_4614" class="t s7_4614">Bit Description </span>
<span id="t2t_4614" class="t s7_4614">Hex </span><span id="t2u_4614" class="t s7_4614">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
