#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdb7a005b20 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fdb7a006090 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fdb7a31c6f0_0 .var "a", 31 0;
v0x7fdb7a31c7c0_0 .var "b", 31 0;
v0x7fdb7a31c870_0 .var/i "mismatch_count", 31 0;
v0x7fdb7a31c920_0 .var "sub", 0 0;
v0x7fdb7a31c9f0_0 .net "sum", 31 0, L_0x7fdb7a31d0e0;  1 drivers
S_0x7fdb7a00e000 .scope module, "UUT" "top_module" 2 17, 3 11 0, S_0x7fdb7a005b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 32 "sum";
L_0x7fdb7a31cd10 .functor XOR 32, v0x7fdb7a31c7c0_0, L_0x7fdb7a31cac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdb7a31c140_0 .net *"_ivl_0", 31 0, L_0x7fdb7a31cac0;  1 drivers
v0x7fdb7a31c1e0_0 .net "a", 31 0, v0x7fdb7a31c6f0_0;  1 drivers
v0x7fdb7a31c280_0 .net "b", 31 0, v0x7fdb7a31c7c0_0;  1 drivers
v0x7fdb7a31c320_0 .net "b_xor_sub", 31 0, L_0x7fdb7a31cd10;  1 drivers
o0x7fdb7a132098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdb7a31c3d0_0 .net "cout_lower", 0 0, o0x7fdb7a132098;  0 drivers
o0x7fdb7a132248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdb7a31c4e0_0 .net "cout_upper", 0 0, o0x7fdb7a132248;  0 drivers
v0x7fdb7a31c570_0 .net "sub", 0 0, v0x7fdb7a31c920_0;  1 drivers
v0x7fdb7a31c600_0 .net "sum", 31 0, L_0x7fdb7a31d0e0;  alias, 1 drivers
LS_0x7fdb7a31cac0_0_0 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_4 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_8 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_12 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_16 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_20 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_24 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_0_28 .concat [ 1 1 1 1], v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0, v0x7fdb7a31c920_0;
LS_0x7fdb7a31cac0_1_0 .concat [ 4 4 4 4], LS_0x7fdb7a31cac0_0_0, LS_0x7fdb7a31cac0_0_4, LS_0x7fdb7a31cac0_0_8, LS_0x7fdb7a31cac0_0_12;
LS_0x7fdb7a31cac0_1_4 .concat [ 4 4 4 4], LS_0x7fdb7a31cac0_0_16, LS_0x7fdb7a31cac0_0_20, LS_0x7fdb7a31cac0_0_24, LS_0x7fdb7a31cac0_0_28;
L_0x7fdb7a31cac0 .concat [ 16 16 0 0], LS_0x7fdb7a31cac0_1_0, LS_0x7fdb7a31cac0_1_4;
L_0x7fdb7a31cd80 .part v0x7fdb7a31c6f0_0, 0, 16;
L_0x7fdb7a31ce60 .part L_0x7fdb7a31cd10, 0, 16;
L_0x7fdb7a31cf40 .part v0x7fdb7a31c6f0_0, 16, 16;
L_0x7fdb7a31d010 .part L_0x7fdb7a31cd10, 16, 16;
o0x7fdb7a1320c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
o0x7fdb7a132278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fdb7a31d0e0 .concat8 [ 16 16 0 0], o0x7fdb7a1320c8, o0x7fdb7a132278;
S_0x7fdb7a00e170 .scope module, "adder_lower" "add16" 3 25, 3 1 0, S_0x7fdb7a00e000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fdb7a006760_0 .net "a", 15 0, L_0x7fdb7a31cd80;  1 drivers
v0x7fdb7a31b760_0 .net "b", 15 0, L_0x7fdb7a31ce60;  1 drivers
v0x7fdb7a31b820_0 .net "cin", 0 0, v0x7fdb7a31c920_0;  alias, 1 drivers
v0x7fdb7a31b8d0_0 .net "cout", 0 0, o0x7fdb7a132098;  alias, 0 drivers
v0x7fdb7a31b960_0 .net "sum", 15 0, o0x7fdb7a1320c8;  0 drivers
S_0x7fdb7a31bab0 .scope module, "adder_upper" "add16" 3 33, 3 1 0, S_0x7fdb7a00e000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fdb7a31bd30_0 .net "a", 15 0, L_0x7fdb7a31cf40;  1 drivers
v0x7fdb7a31bdf0_0 .net "b", 15 0, L_0x7fdb7a31d010;  1 drivers
v0x7fdb7a31be90_0 .net "cin", 0 0, o0x7fdb7a132098;  alias, 0 drivers
v0x7fdb7a31bf60_0 .net "cout", 0 0, o0x7fdb7a132248;  alias, 0 drivers
v0x7fdb7a31bff0_0 .net "sum", 15 0, o0x7fdb7a132278;  0 drivers
    .scope S_0x7fdb7a005b20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, 1'b0, v0x7fdb7a31c9f0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000000, 1'b0, v0x7fdb7a31c9f0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000000, 1'b0, v0x7fdb7a31c9f0_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000001, 1'b1, v0x7fdb7a31c9f0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000010, 32'b00000000000000000000000000000010, 1'b1, v0x7fdb7a31c9f0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, 1'b0, v0x7fdb7a31c9f0_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000010000000000000000, 32'b00000000000000000000000000000001, 1'b1, v0x7fdb7a31c9f0_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fdb7a31c6f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fdb7a31c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb7a31c920_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdb7a31c9f0_0;
    %pushi/vec4 4294967294, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 32'b11111111111111111111111111111111, 32'b11111111111111111111111111111111, 1'b0, v0x7fdb7a31c9f0_0, 32'b11111111111111111111111111111110 {0 0 0};
    %load/vec4 v0x7fdb7a31c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb7a31c870_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7fdb7a31c870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 119 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 121 "$display", "%0d mismatches out of %0d total tests.", v0x7fdb7a31c870_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_addsub_0_tb.v";
    "Generate_Knowledge/modules/Module_addsub.v";
