git clone --depth 1 --no-tags https://github.com/Andy-SAKN/SUSTech-CS207-Project-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749842240
git clone --depth 1 --no-tags https://github.com/EngAhmed21/RISC-V-Processor-with-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755239009
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue_Star_Wars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756225759
git clone --depth 1 --no-tags https://github.com/Bromine035/IC-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756536764
git clone --depth 1 --no-tags https://github.com/VeriMaverick/JPEG-image-compression-algorithm-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750196746
git clone --depth 1 --no-tags https://github.com/AmiraliShahriary/Computer-Architecture-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753991620
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749709741
git clone --depth 1 --no-tags https://github.com/KAMATHAM19/OpenROAD-for-Low-cost-ASIC-design-and-Rapid-Innovation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752797542
git clone --depth 1 --no-tags https://github.com/aliiimaher/FPGA-Image-Processing-with-Chain-Code-Encoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752596235
git clone --depth 1 --no-tags https://github.com/ArianArsenal/LC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753293805
git clone --depth 1 --no-tags https://github.com/Yogendra-7777/FSM-for-BUS-operation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750968001
git clone --depth 1 --no-tags https://github.com/os-fpga/device_modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748670938
git clone --depth 1 --no-tags https://github.com/johnbentcope/iron_violet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753622989
git clone --depth 1 --no-tags https://github.com/IEEE-UCF/Skills-Series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749586121
git clone --depth 1 --no-tags https://github.com/VeriMaverick/Coffee-machine-control-circuit-based-on-FPGA-V3.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751617282
git clone --depth 1 --no-tags https://github.com/zaynaab/FFT-implementation-in-RISCV-using-PCPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750360720
git clone --depth 1 --no-tags https://github.com/Yogendra-7777/Complex-Multiplier-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751475252
git clone --depth 1 --no-tags https://github.com/hemu312004/50DaysVerilogWithMe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752607421
git clone --depth 1 --no-tags https://github.com/jharamirezma/Electronica-digital-1-2024-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756048136
git clone --depth 1 --no-tags https://github.com/iic-jku/jku-tt06-tdc-v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752453274
git clone --depth 1 --no-tags https://github.com/Monish-Alavalapati/Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749341593
git clone --depth 1 --no-tags https://github.com/Damn-Vuln-IoT-SoC/Damn-Vuln-IoT-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753120584
git clone --depth 1 --no-tags https://github.com/SoroushEsk/Border-Flow-Imaging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750353873
git clone --depth 1 --no-tags https://github.com/rejunity/fpga-icebreaker-racing-the-beam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754625336
git clone --depth 1 --no-tags https://github.com/ZiyangYE/LicheeTang25k_VexRV_micro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749817413
git clone --depth 1 --no-tags https://github.com/RuyiZhou0622/Cornell-Academic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749214082
git clone --depth 1 --no-tags https://github.com/Essenceia/CAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753405887
git clone --depth 1 --no-tags https://github.com/GhadeerJaradat2/RTL_Self_Attention.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748788695
git clone --depth 1 --no-tags https://github.com/kapi36/Designing-and-verification-of-Synchronous-FIFO-using-System-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753093066
git clone --depth 1 --no-tags https://github.com/Bruno325/QuartusDiceGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751692870
git clone --depth 1 --no-tags https://github.com/byte-me404/jku-tt06-ps2-morse-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751350307
git clone --depth 1 --no-tags https://github.com/Yuvasri-b/30-Days-of-RTL-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757364371
git clone --depth 1 --no-tags https://github.com/Mahmoud-Gamal-ELkholy/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755269009
git clone --depth 1 --no-tags https://github.com/JoenTheWizard/verilog-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755453714
git clone --depth 1 --no-tags https://github.com/hyeonseong2000/Sparse_CNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748430809
git clone --depth 1 --no-tags https://github.com/kerrishotts/retroputer-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750621759
git clone --depth 1 --no-tags https://github.com/nathaliacristina-arch/Lab_CD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749920768
git clone --depth 1 --no-tags https://github.com/VeriMaverick/FIFO_synchronous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750103887
git clone --depth 1 --no-tags https://github.com/Sreeprad/50Daysof_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755968956
git clone --depth 1 --no-tags https://github.com/gaurav136/PRAN_RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752546255
git clone --depth 1 --no-tags https://github.com/mehmetemrekayacan/8-bit-ALU-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752260051
git clone --depth 1 --no-tags https://github.com/hasanatherate/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755833533
git clone --depth 1 --no-tags https://github.com/vardhan3003/UART_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754985391
git clone --depth 1 --no-tags https://github.com/RAOUMERTC73/-Design-and-Verification-Trainee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756486466
git clone --depth 1 --no-tags https://github.com/RajputhSanthoshSingh/32-bit-Up-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748589516
git clone --depth 1 --no-tags https://github.com/Vick210282/winograd_syn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748471482
git clone --depth 1 --no-tags https://github.com/QuantumHero10/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754494357
git clone --depth 1 --no-tags https://github.com/k-diep/CE6325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754879858
git clone --depth 1 --no-tags https://github.com/VeriMaverick/Single-moving-object-detection-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754433667
git clone --depth 1 --no-tags https://github.com/charliechin424/NTUEE-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749649201
git clone --depth 1 --no-tags https://github.com/toivoh/tt06-retro-console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752531220
git clone --depth 1 --no-tags https://github.com/VeriMaverick/Coffee-machine-control-circuit-based-on-FPGA-V2.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751124984
git clone --depth 1 --no-tags https://github.com/ahmedatAED/PCIe-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751735834
git clone --depth 1 --no-tags https://github.com/NicholasTanYY/fpga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749262038
git clone --depth 1 --no-tags https://github.com/MichaelBell/tt06-tinyQV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752063274
git clone --depth 1 --no-tags https://github.com/mohos455/SPI-Master-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757750610
git clone --depth 1 --no-tags https://github.com/ICscholar/CPU-design-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750141629
git clone --depth 1 --no-tags https://github.com/ppqppl/FPGA-CAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755764624
git clone --depth 1 --no-tags https://github.com/VeriMaverick/FIFO_asynchronous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750102849
git clone --depth 1 --no-tags https://github.com/VeriMaverick/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750100137
git clone --depth 1 --no-tags https://github.com/VeriMaverick/Design-of-a-four-bit-binary-multiplier-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750612278
git clone --depth 1 --no-tags https://github.com/OmerAlsum/Display-Image-on-VGA-Monitor-using-FPGA-DE2-115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748533464
git clone --depth 1 --no-tags https://github.com/x1be1/xibei-s-HDL-bits-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757431833
git clone --depth 1 --no-tags https://github.com/Zhongheng-Cheng/4824-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750448954
git clone --depth 1 --no-tags https://github.com/gdncs09/NYCU-2022Spring-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754042083
git clone --depth 1 --no-tags https://github.com/mehrshad-kh/WinstonFarzaneh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749155739
git clone --depth 1 --no-tags https://github.com/MyWurger/5.3.--Traffic-light-on-Cyclone-IV-E---EP4CE115F29C7-using-NIOS-II-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748612308
git clone --depth 1 --no-tags https://github.com/AbdullahSh20/ITU-COURSEWORK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749504841
git clone --depth 1 --no-tags https://github.com/in-explicable/Combinational-and-Sequential-Circuits_Design-and-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756761909
git clone --depth 1 --no-tags https://github.com/hoglet67/Digiac-Mac-III-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756454001
git clone --depth 1 --no-tags https://github.com/KULeuven-COSIC/NonPowerOfTwoNTT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750378953
git clone --depth 1 --no-tags https://github.com/Michael-J-K94/mike_space_saving.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750947877
git clone --depth 1 --no-tags https://github.com/zbonneau/ieeeVerilogTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756921859
git clone --depth 1 --no-tags https://github.com/Raveem13/HDLbits-practice-solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753429447
git clone --depth 1 --no-tags https://github.com/raha96/llmhws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751973891
git clone --depth 1 --no-tags https://github.com/WinstonLiyt/Harvard-Architecture-MIPS-based-CPU-series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752507439
git clone --depth 1 --no-tags https://github.com/KAMALESH-EEE/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750932026
git clone --depth 1 --no-tags https://github.com/PFarrokhi/video-down-scaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749760307
git clone --depth 1 --no-tags https://github.com/SuchithraM008/JPEG-Compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749777889
git clone --depth 1 --no-tags https://github.com/Shashank-DL/RISC-V-Processor-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749400229
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Serial-in-Serial-out-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749263573
git clone --depth 1 --no-tags https://github.com/OmerAlsum/UART-with-Chatbot-verilog-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749266959
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/One-HOT-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750469937
git clone --depth 1 --no-tags https://github.com/gvatiani/gautam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750552779
git clone --depth 1 --no-tags https://github.com/songxuanchen/Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750803869
git clone --depth 1 --no-tags https://github.com/IMFeeferz/Traffic-Light-Conroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752817245
git clone --depth 1 --no-tags https://github.com/zw2123/Async_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752515096
git clone --depth 1 --no-tags https://github.com/Zachamus/194BB-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752834534
git clone --depth 1 --no-tags https://github.com/TOFU-0218/7-segment-display-on-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752140283
git clone --depth 1 --no-tags https://github.com/phuoc0402/Simulate-SPI-on-Vivado-2018.3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751301710
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750257430
git clone --depth 1 --no-tags https://github.com/PK1203/RISC-V-Single-Cycle--Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752019425
git clone --depth 1 --no-tags https://github.com/Swetha2244/verilog-hdl-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751713696
git clone --depth 1 --no-tags https://github.com/karimmahmoud22/Master-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754469697
git clone --depth 1 --no-tags https://github.com/ertanhll/Design-a-rock-paper-scissors-game-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754381955
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/ALU-Open-Source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749277883
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_cabletest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755767203
