<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_pcie3_7x_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_pcie3_7x_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_riffa_controller_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_riffa_controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Riffa_Axis_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_Riffa_Axis_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_BRAM0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_BRAM0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_inverter_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/PCIE_Imageproc/PCIE_Imageproc.runs/design_1_inverter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

