
Cansat_final_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000704  0800b368  0800b368  0001b368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba6c  0800ba6c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba6c  0800ba6c  0001ba6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba74  0800ba74  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba74  0800ba74  0001ba74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba78  0800ba78  0001ba78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800ba7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004614  200001e8  0800bc60  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200047fc  0800bc60  000247fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000196bb  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003515  00000000  00000000  000398cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  0003cde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e8  00000000  00000000  0003e310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2bf  00000000  00000000  0003f6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000197a4  00000000  00000000  000599b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c033  00000000  00000000  0007315b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010f18e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b80  00000000  00000000  0010f1e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b350 	.word	0x0800b350

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800b350 	.word	0x0800b350

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c30:	f000 b9aa 	b.w	8000f88 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f83c 	bl	8000cb8 <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__aeabi_d2lz>:
 8000c4c:	b538      	push	{r3, r4, r5, lr}
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4604      	mov	r4, r0
 8000c54:	460d      	mov	r5, r1
 8000c56:	f7ff ff49 	bl	8000aec <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x1c>
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	4629      	mov	r1, r5
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fcbf 	bl	8000608 <__aeabi_dmul>
 8000c8a:	f7ff ff57 	bl	8000b3c <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc40 	bl	8000514 <__aeabi_ui2d>
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	f7ff fcb6 	bl	8000608 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff faf8 	bl	8000298 <__aeabi_dsub>
 8000ca8:	f7ff ff48 	bl	8000b3c <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <Init>:
	 * et elle configure ce dernier pour qu'il réalise des mesures en continu.
	 * @param p_hi2c1 Pointeur vers une structure I2C qui contient l'information de configuration pour un i2c particulier
	 * @retval None
	 */
void Init(I2C_HandleTypeDef* p_hi2c1)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	6078      	str	r0, [r7, #4]

	uint8_t buff[6];
	buff[0] = 0x80;
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD,  PWR_MGMT_1,  1, &buff[0], 1, 10);
 8000f98:	230a      	movs	r3, #10
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	f107 0308 	add.w	r3, r7, #8
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	226b      	movs	r2, #107	; 0x6b
 8000faa:	21d0      	movs	r1, #208	; 0xd0
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f002 f8ab 	bl	8003108 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8000fb2:	2064      	movs	r0, #100	; 0x64
 8000fb4:	f001 f90a 	bl	80021cc <HAL_Delay>
	buff[0] = 0x1;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD, PWR_MGMT_1,  1, &buff[0], 1, 10);
 8000fbc:	230a      	movs	r3, #10
 8000fbe:	9302      	str	r3, [sp, #8]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	9301      	str	r3, [sp, #4]
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	226b      	movs	r2, #107	; 0x6b
 8000fce:	21d0      	movs	r1, #208	; 0xd0
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f002 f899 	bl	8003108 <HAL_I2C_Mem_Write>


	/********* changement de la sensibilité de l'accélérometre  00=2g 01=4g 10=8g 11=16g *********/
	HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD,  ACCEL_CONFIG,  1, &buff[0], 1, 10);
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	9302      	str	r3, [sp, #8]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	221c      	movs	r2, #28
 8000fe8:	21d0      	movs	r1, #208	; 0xd0
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f002 f986 	bl	80032fc <HAL_I2C_Mem_Read>

	//Pour mettre 00
	buff[0] =(buff[0] & (0b11100111)) ;
 8000ff0:	7a3b      	ldrb	r3, [r7, #8]
 8000ff2:	f023 0318 	bic.w	r3, r3, #24
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	723b      	strb	r3, [r7, #8]
	//buff[0] =(buff[0] & (0b11110111)) ;
	//buff[0] =(buff[0] | (0b00010000)) ;
	//Pour mettre 11
	//buff[0] =(buff[0] | (0b00011000)) ;

	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD,  ACCEL_CONFIG,  1, &buff[0], 1, 10);
 8000ffa:	230a      	movs	r3, #10
 8000ffc:	9302      	str	r3, [sp, #8]
 8000ffe:	2301      	movs	r3, #1
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2301      	movs	r3, #1
 800100a:	221c      	movs	r2, #28
 800100c:	21d0      	movs	r1, #208	; 0xd0
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f002 f87a 	bl	8003108 <HAL_I2C_Mem_Write>


	buff[0]=0x2; // Bypass pour activer le magnétomètre
 8001014:	2302      	movs	r3, #2
 8001016:	723b      	strb	r3, [r7, #8]
		  if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,INT_PIN_CFG,1,&buff[0],1,10)!=HAL_OK){
 8001018:	230a      	movs	r3, #10
 800101a:	9302      	str	r3, [sp, #8]
 800101c:	2301      	movs	r3, #1
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2301      	movs	r3, #1
 8001028:	2237      	movs	r2, #55	; 0x37
 800102a:	21d0      	movs	r1, #208	; 0xd0
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f002 f86b 	bl	8003108 <HAL_I2C_Mem_Write>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d004      	beq.n	8001042 <Init+0xb6>
			  printf("probleme activation magnetometre --> fct Init \r\n");
 8001038:	4851      	ldr	r0, [pc, #324]	; (8001180 <Init+0x1f4>)
 800103a:	f007 fbf7 	bl	800882c <puts>
		  	  Error_Handler();
 800103e:	f000 fd59 	bl	8001af4 <Error_Handler>
		  }
	buff[0]=0x16; // configuration mesure en continu du magnétomètre
 8001042:	2316      	movs	r3, #22
 8001044:	723b      	strb	r3, [r7, #8]
		 	  if(HAL_I2C_Mem_Write(p_hi2c1,MAGNETO_ADD,AK8963_CNTL,1,&buff[0],1,10)!=HAL_OK){
 8001046:	230a      	movs	r3, #10
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	2301      	movs	r3, #1
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2301      	movs	r3, #1
 8001056:	220a      	movs	r2, #10
 8001058:	2118      	movs	r1, #24
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f002 f854 	bl	8003108 <HAL_I2C_Mem_Write>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d004      	beq.n	8001070 <Init+0xe4>
		 		  printf("probleme configuration mesure magnetometre --> fct Init \r\n");
 8001066:	4847      	ldr	r0, [pc, #284]	; (8001184 <Init+0x1f8>)
 8001068:	f007 fbe0 	bl	800882c <puts>
		 	  	  Error_Handler();
 800106c:	f000 fd42 	bl	8001af4 <Error_Handler>

		 	  }

	/********** Réglage de la bande passante **********/

	buff[0]=0x3;
 8001070:	2303      	movs	r3, #3
 8001072:	723b      	strb	r3, [r7, #8]
	if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,CONFIG,1,&buff[0],1,10)!=HAL_OK){
 8001074:	230a      	movs	r3, #10
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2301      	movs	r3, #1
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	f107 0308 	add.w	r3, r7, #8
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	221a      	movs	r2, #26
 8001086:	21d0      	movs	r1, #208	; 0xd0
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f002 f83d 	bl	8003108 <HAL_I2C_Mem_Write>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d004      	beq.n	800109e <Init+0x112>
		printf("probleme bande passante --> fct Init \r\n");
 8001094:	483c      	ldr	r0, [pc, #240]	; (8001188 <Init+0x1fc>)
 8001096:	f007 fbc9 	bl	800882c <puts>
		Error_Handler();
 800109a:	f000 fd2b 	bl	8001af4 <Error_Handler>
			Error_Handler();
		}
*/

	// bande passante à 250Hz : FCHOICE = 11 => FCHOICE_b = 00, DLPF_CFG = 000
		HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD,  GYRO_CONFIG,  1, &buff[0], 1, 10);
 800109e:	230a      	movs	r3, #10
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2301      	movs	r3, #1
 80010ae:	221b      	movs	r2, #27
 80010b0:	21d0      	movs	r1, #208	; 0xd0
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f002 f922 	bl	80032fc <HAL_I2C_Mem_Read>
		//Pour mettre 00 dans FCHOICE_b
		buff[0] =(buff[0] & (0b11111100)) ;
 80010b8:	7a3b      	ldrb	r3, [r7, #8]
 80010ba:	f023 0303 	bic.w	r3, r3, #3
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	723b      	strb	r3, [r7, #8]
		if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,GYRO_CONFIG,1,&buff[0],1,10)!=HAL_OK){
 80010c2:	230a      	movs	r3, #10
 80010c4:	9302      	str	r3, [sp, #8]
 80010c6:	2301      	movs	r3, #1
 80010c8:	9301      	str	r3, [sp, #4]
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	221b      	movs	r2, #27
 80010d4:	21d0      	movs	r1, #208	; 0xd0
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f002 f816 	bl	8003108 <HAL_I2C_Mem_Write>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <Init+0x15a>
				Error_Handler(); }
 80010e2:	f000 fd07 	bl	8001af4 <Error_Handler>
		//Pour mettre 000 dans DLPF_CFG
		HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD, CONFIG,  1, &buff[0], 1, 10);
 80010e6:	230a      	movs	r3, #10
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	2301      	movs	r3, #1
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	f107 0308 	add.w	r3, r7, #8
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	221a      	movs	r2, #26
 80010f8:	21d0      	movs	r1, #208	; 0xd0
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f002 f8fe 	bl	80032fc <HAL_I2C_Mem_Read>
		buff[0] =(buff[0] & (0b11111000)) ;
 8001100:	7a3b      	ldrb	r3, [r7, #8]
 8001102:	f023 0307 	bic.w	r3, r3, #7
 8001106:	b2db      	uxtb	r3, r3
 8001108:	723b      	strb	r3, [r7, #8]
		if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,CONFIG,1,&buff[0],1,10)!=HAL_OK){
 800110a:	230a      	movs	r3, #10
 800110c:	9302      	str	r3, [sp, #8]
 800110e:	2301      	movs	r3, #1
 8001110:	9301      	str	r3, [sp, #4]
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	221a      	movs	r2, #26
 800111c:	21d0      	movs	r1, #208	; 0xd0
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f001 fff2 	bl	8003108 <HAL_I2C_Mem_Write>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <Init+0x1a2>
				Error_Handler();
 800112a:	f000 fce3 	bl	8001af4 <Error_Handler>
		}
*/

	/*********** Réglage de la fréquence d'échantillonnage **********/

	buff[0]=0xFF;
 800112e:	23ff      	movs	r3, #255	; 0xff
 8001130:	723b      	strb	r3, [r7, #8]
	if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,SMPLRT_DIV,1,&buff[0],1,10)!=HAL_OK){
 8001132:	230a      	movs	r3, #10
 8001134:	9302      	str	r3, [sp, #8]
 8001136:	2301      	movs	r3, #1
 8001138:	9301      	str	r3, [sp, #4]
 800113a:	f107 0308 	add.w	r3, r7, #8
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	2219      	movs	r2, #25
 8001144:	21d0      	movs	r1, #208	; 0xd0
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f001 ffde 	bl	8003108 <HAL_I2C_Mem_Write>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <Init+0x1d0>
		printf("probleme reglage frequence echantillonnage --> Init \r\n");
 8001152:	480e      	ldr	r0, [pc, #56]	; (800118c <Init+0x200>)
 8001154:	f007 fb6a 	bl	800882c <puts>
		Error_Handler();
 8001158:	f000 fccc 	bl	8001af4 <Error_Handler>
	}
	HAL_I2C_Mem_Read(p_hi2c1,MPU_ADD,LP_ACCEL_ODR,1,&buff[0],1,10);
 800115c:	230a      	movs	r3, #10
 800115e:	9302      	str	r3, [sp, #8]
 8001160:	2301      	movs	r3, #1
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2301      	movs	r3, #1
 800116c:	221e      	movs	r2, #30
 800116e:	21d0      	movs	r1, #208	; 0xd0
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f002 f8c3 	bl	80032fc <HAL_I2C_Mem_Read>
	// a faire : changer la valeur de DLPF_CFG à 2 par exemple et voir en mode debug si la valeur des 4 derniers bits de LP_ACCEL_ODR est à 4.

}
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	0800b368 	.word	0x0800b368
 8001184:	0800b398 	.word	0x0800b398
 8001188:	0800b3d4 	.word	0x0800b3d4
 800118c:	0800b3fc 	.word	0x0800b3fc

08001190 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	4a07      	ldr	r2, [pc, #28]	; (80011bc <vApplicationGetIdleTaskMemory+0x2c>)
 80011a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	4a06      	ldr	r2, [pc, #24]	; (80011c0 <vApplicationGetIdleTaskMemory+0x30>)
 80011a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2280      	movs	r2, #128	; 0x80
 80011ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	20000204 	.word	0x20000204
 80011c0:	200002b8 	.word	0x200002b8

080011c4 <GPS_data_reading>:





void GPS_data_reading(){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08e      	sub	sp, #56	; 0x38
 80011c8:	af00      	add	r7, sp, #0

	int i = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	637b      	str	r3, [r7, #52]	; 0x34
	int n = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	633b      	str	r3, [r7, #48]	; 0x30

	for(;;){

		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80011d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011d6:	2001      	movs	r0, #1
 80011d8:	f006 fc24 	bl	8007a24 <ulTaskNotifyTake>

		while(n<5){
 80011dc:	e130      	b.n	8001440 <GPS_data_reading+0x27c>

	  		if(data_rdy == 1){
 80011de:	4b9b      	ldr	r3, [pc, #620]	; (800144c <GPS_data_reading+0x288>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	f040 80ee 	bne.w	80013c4 <GPS_data_reading+0x200>
	  				for(int j = 0; j<=47;j++){
 80011e8:	2300      	movs	r3, #0
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011ec:	e00b      	b.n	8001206 <GPS_data_reading+0x42>
	  					position[j] = coordonnees[j+18]; //position[] comprend la latitude et la longitude telles que sur la trame reçue
 80011ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f0:	3312      	adds	r3, #18
 80011f2:	4a97      	ldr	r2, [pc, #604]	; (8001450 <GPS_data_reading+0x28c>)
 80011f4:	5cd1      	ldrb	r1, [r2, r3]
 80011f6:	4a97      	ldr	r2, [pc, #604]	; (8001454 <GPS_data_reading+0x290>)
 80011f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fa:	4413      	add	r3, r2
 80011fc:	460a      	mov	r2, r1
 80011fe:	701a      	strb	r2, [r3, #0]
	  				for(int j = 0; j<=47;j++){
 8001200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001202:	3301      	adds	r3, #1
 8001204:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001208:	2b2f      	cmp	r3, #47	; 0x2f
 800120a:	ddf0      	ble.n	80011ee <GPS_data_reading+0x2a>
	  					//En effet, les coordonnes sont d'abord de cette forme : "$GNGGA,121933.000,4902.36627,N,00204.31287,E,1,05,13.3,0.0,M,0.0,M,,*4D"
	  					//On sélectionne donc la partie qui est après l'identifieur et l'heure mais avant le ",E,".
	  				}

	  				for(int k = 0; k<=9;k++){
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001210:	e00b      	b.n	800122a <GPS_data_reading+0x66>
	  					latitude_data[k] = position[k+1]; //latitude non convertie
 8001212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001214:	3301      	adds	r3, #1
 8001216:	4a8f      	ldr	r2, [pc, #572]	; (8001454 <GPS_data_reading+0x290>)
 8001218:	5cd1      	ldrb	r1, [r2, r3]
 800121a:	4a8f      	ldr	r2, [pc, #572]	; (8001458 <GPS_data_reading+0x294>)
 800121c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800121e:	4413      	add	r3, r2
 8001220:	460a      	mov	r2, r1
 8001222:	701a      	strb	r2, [r3, #0]
	  				for(int k = 0; k<=9;k++){
 8001224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001226:	3301      	adds	r3, #1
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
 800122a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122c:	2b09      	cmp	r3, #9
 800122e:	ddf0      	ble.n	8001212 <GPS_data_reading+0x4e>
	  				}
	  				for(int l = 0; l<=10;l++){
 8001230:	2300      	movs	r3, #0
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
 8001234:	e00b      	b.n	800124e <GPS_data_reading+0x8a>
	  					longitude_data[l] = position[l+14]; //longitude non convertie
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	330e      	adds	r3, #14
 800123a:	4a86      	ldr	r2, [pc, #536]	; (8001454 <GPS_data_reading+0x290>)
 800123c:	5cd1      	ldrb	r1, [r2, r3]
 800123e:	4a87      	ldr	r2, [pc, #540]	; (800145c <GPS_data_reading+0x298>)
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	4413      	add	r3, r2
 8001244:	460a      	mov	r2, r1
 8001246:	701a      	strb	r2, [r3, #0]
	  				for(int l = 0; l<=10;l++){
 8001248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124a:	3301      	adds	r3, #1
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	2b0a      	cmp	r3, #10
 8001252:	ddf0      	ble.n	8001236 <GPS_data_reading+0x72>
	  				}
	  				for(int h = 0; h<=4; h++){
 8001254:	2300      	movs	r3, #0
 8001256:	623b      	str	r3, [r7, #32]
 8001258:	e00b      	b.n	8001272 <GPS_data_reading+0xae>
	  					altitude_data[h] = position[h+37]; //altitude non convertie
 800125a:	6a3b      	ldr	r3, [r7, #32]
 800125c:	3325      	adds	r3, #37	; 0x25
 800125e:	4a7d      	ldr	r2, [pc, #500]	; (8001454 <GPS_data_reading+0x290>)
 8001260:	5cd1      	ldrb	r1, [r2, r3]
 8001262:	4a7f      	ldr	r2, [pc, #508]	; (8001460 <GPS_data_reading+0x29c>)
 8001264:	6a3b      	ldr	r3, [r7, #32]
 8001266:	4413      	add	r3, r2
 8001268:	460a      	mov	r2, r1
 800126a:	701a      	strb	r2, [r3, #0]
	  				for(int h = 0; h<=4; h++){
 800126c:	6a3b      	ldr	r3, [r7, #32]
 800126e:	3301      	adds	r3, #1
 8001270:	623b      	str	r3, [r7, #32]
 8001272:	6a3b      	ldr	r3, [r7, #32]
 8001274:	2b04      	cmp	r3, #4
 8001276:	ddf0      	ble.n	800125a <GPS_data_reading+0x96>
	  				}

	  				lat2[0] = latitude_data[0];
 8001278:	4b77      	ldr	r3, [pc, #476]	; (8001458 <GPS_data_reading+0x294>)
 800127a:	781a      	ldrb	r2, [r3, #0]
 800127c:	4b79      	ldr	r3, [pc, #484]	; (8001464 <GPS_data_reading+0x2a0>)
 800127e:	701a      	strb	r2, [r3, #0]
	  				lat2[1] = latitude_data[1]; //lat2 -> les deux digits avant la virgue du degré de la lat.
 8001280:	4b75      	ldr	r3, [pc, #468]	; (8001458 <GPS_data_reading+0x294>)
 8001282:	785a      	ldrb	r2, [r3, #1]
 8001284:	4b77      	ldr	r3, [pc, #476]	; (8001464 <GPS_data_reading+0x2a0>)
 8001286:	705a      	strb	r2, [r3, #1]

	  				for(int m = 0; m<=6;m++){
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	e00b      	b.n	80012a6 <GPS_data_reading+0xe2>
	  					lat7[m] = latitude_data[m+2]; //lat 7 -> ce qui reste après la virgule de la lat.
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	3302      	adds	r3, #2
 8001292:	4a71      	ldr	r2, [pc, #452]	; (8001458 <GPS_data_reading+0x294>)
 8001294:	5cd1      	ldrb	r1, [r2, r3]
 8001296:	4a74      	ldr	r2, [pc, #464]	; (8001468 <GPS_data_reading+0x2a4>)
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	4413      	add	r3, r2
 800129c:	460a      	mov	r2, r1
 800129e:	701a      	strb	r2, [r3, #0]
	  				for(int m = 0; m<=6;m++){
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	3301      	adds	r3, #1
 80012a4:	61fb      	str	r3, [r7, #28]
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	2b06      	cmp	r3, #6
 80012aa:	ddf0      	ble.n	800128e <GPS_data_reading+0xca>
	  				}

	  				long3[0] = longitude_data[0];
 80012ac:	4b6b      	ldr	r3, [pc, #428]	; (800145c <GPS_data_reading+0x298>)
 80012ae:	781a      	ldrb	r2, [r3, #0]
 80012b0:	4b6e      	ldr	r3, [pc, #440]	; (800146c <GPS_data_reading+0x2a8>)
 80012b2:	701a      	strb	r2, [r3, #0]
	  				long3[1] = longitude_data[1];
 80012b4:	4b69      	ldr	r3, [pc, #420]	; (800145c <GPS_data_reading+0x298>)
 80012b6:	785a      	ldrb	r2, [r3, #1]
 80012b8:	4b6c      	ldr	r3, [pc, #432]	; (800146c <GPS_data_reading+0x2a8>)
 80012ba:	705a      	strb	r2, [r3, #1]
	  				long3[2] = longitude_data[2]; //long3 -> les trois digits avant la virgule du degré de la long.
 80012bc:	4b67      	ldr	r3, [pc, #412]	; (800145c <GPS_data_reading+0x298>)
 80012be:	789a      	ldrb	r2, [r3, #2]
 80012c0:	4b6a      	ldr	r3, [pc, #424]	; (800146c <GPS_data_reading+0x2a8>)
 80012c2:	709a      	strb	r2, [r3, #2]

	  				for(int n = 0; n<=6;n++){
 80012c4:	2300      	movs	r3, #0
 80012c6:	61bb      	str	r3, [r7, #24]
 80012c8:	e00b      	b.n	80012e2 <GPS_data_reading+0x11e>
	  					long7[n] = longitude_data[n+3]; //long7 -> ce qui reste après la virgule de la long.
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	3303      	adds	r3, #3
 80012ce:	4a63      	ldr	r2, [pc, #396]	; (800145c <GPS_data_reading+0x298>)
 80012d0:	5cd1      	ldrb	r1, [r2, r3]
 80012d2:	4a67      	ldr	r2, [pc, #412]	; (8001470 <GPS_data_reading+0x2ac>)
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	4413      	add	r3, r2
 80012d8:	460a      	mov	r2, r1
 80012da:	701a      	strb	r2, [r3, #0]
	  				for(int n = 0; n<=6;n++){
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	3301      	adds	r3, #1
 80012e0:	61bb      	str	r3, [r7, #24]
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	2b06      	cmp	r3, #6
 80012e6:	ddf0      	ble.n	80012ca <GPS_data_reading+0x106>
	  				}

	  				float deg_lat = atof(lat2);
 80012e8:	485e      	ldr	r0, [pc, #376]	; (8001464 <GPS_data_reading+0x2a0>)
 80012ea:	f007 f847 	bl	800837c <atof>
 80012ee:	ec53 2b10 	vmov	r2, r3, d0
 80012f2:	4610      	mov	r0, r2
 80012f4:	4619      	mov	r1, r3
 80012f6:	f7ff fc41 	bl	8000b7c <__aeabi_d2f>
 80012fa:	4603      	mov	r3, r0
 80012fc:	613b      	str	r3, [r7, #16]
	  				float reste_lat = atof(lat7); //conversion du char[lat] en float[lat]
 80012fe:	485a      	ldr	r0, [pc, #360]	; (8001468 <GPS_data_reading+0x2a4>)
 8001300:	f007 f83c 	bl	800837c <atof>
 8001304:	ec53 2b10 	vmov	r2, r3, d0
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fc36 	bl	8000b7c <__aeabi_d2f>
 8001310:	4603      	mov	r3, r0
 8001312:	60fb      	str	r3, [r7, #12]

	  				float deg_long = atof(long3);
 8001314:	4855      	ldr	r0, [pc, #340]	; (800146c <GPS_data_reading+0x2a8>)
 8001316:	f007 f831 	bl	800837c <atof>
 800131a:	ec53 2b10 	vmov	r2, r3, d0
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc2b 	bl	8000b7c <__aeabi_d2f>
 8001326:	4603      	mov	r3, r0
 8001328:	60bb      	str	r3, [r7, #8]
	  				float reste_long = atof(long7); //conversion du char[long] en float[long]
 800132a:	4851      	ldr	r0, [pc, #324]	; (8001470 <GPS_data_reading+0x2ac>)
 800132c:	f007 f826 	bl	800837c <atof>
 8001330:	ec53 2b10 	vmov	r2, r3, d0
 8001334:	4610      	mov	r0, r2
 8001336:	4619      	mov	r1, r3
 8001338:	f7ff fc20 	bl	8000b7c <__aeabi_d2f>
 800133c:	4603      	mov	r3, r0
 800133e:	607b      	str	r3, [r7, #4]

	  				latitude = deg_lat + (reste_lat/60); //latitude convertie
 8001340:	edd7 7a03 	vldr	s15, [r7, #12]
 8001344:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8001474 <GPS_data_reading+0x2b0>
 8001348:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800134c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001350:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001354:	ee17 0a90 	vmov	r0, s15
 8001358:	f7ff f8fe 	bl	8000558 <__aeabi_f2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4945      	ldr	r1, [pc, #276]	; (8001478 <GPS_data_reading+0x2b4>)
 8001362:	e9c1 2300 	strd	r2, r3, [r1]
	  				longitude = deg_long + (reste_long/60); //longitude convertie
 8001366:	edd7 7a01 	vldr	s15, [r7, #4]
 800136a:	eddf 6a42 	vldr	s13, [pc, #264]	; 8001474 <GPS_data_reading+0x2b0>
 800136e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001372:	edd7 7a02 	vldr	s15, [r7, #8]
 8001376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137a:	ee17 0a90 	vmov	r0, s15
 800137e:	f7ff f8eb 	bl	8000558 <__aeabi_f2d>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	493d      	ldr	r1, [pc, #244]	; (800147c <GPS_data_reading+0x2b8>)
 8001388:	e9c1 2300 	strd	r2, r3, [r1]
	  				altitude = atof(altitude_data); // altitude convertie
 800138c:	4834      	ldr	r0, [pc, #208]	; (8001460 <GPS_data_reading+0x29c>)
 800138e:	f006 fff5 	bl	800837c <atof>
 8001392:	eeb0 7a40 	vmov.f32	s14, s0
 8001396:	eef0 7a60 	vmov.f32	s15, s1
 800139a:	4b39      	ldr	r3, [pc, #228]	; (8001480 <GPS_data_reading+0x2bc>)
 800139c:	ed83 7b00 	vstr	d7, [r3]

	  				//nombre de satellites
	  				for(int k = 0; k<2;k++){
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	e00b      	b.n	80013be <GPS_data_reading+0x1fa>
	  				satellites[k] = coordonnees[k+45]; //satellites[] indique le nombre de satellites captés
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	332d      	adds	r3, #45	; 0x2d
 80013aa:	4a29      	ldr	r2, [pc, #164]	; (8001450 <GPS_data_reading+0x28c>)
 80013ac:	5cd1      	ldrb	r1, [r2, r3]
 80013ae:	4a35      	ldr	r2, [pc, #212]	; (8001484 <GPS_data_reading+0x2c0>)
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	4413      	add	r3, r2
 80013b4:	460a      	mov	r2, r1
 80013b6:	701a      	strb	r2, [r3, #0]
	  				for(int k = 0; k<2;k++){
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	3301      	adds	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	ddf0      	ble.n	80013a6 <GPS_data_reading+0x1e2>
	  				}
	  		}
	  		if(uart_gps_rx[0]==10){
 80013c4:	4b30      	ldr	r3, [pc, #192]	; (8001488 <GPS_data_reading+0x2c4>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b0a      	cmp	r3, #10
 80013ca:	d039      	beq.n	8001440 <GPS_data_reading+0x27c>
	  			//HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY); //Arrangement de la trame
	  		}
	  		else{
	  			uart_pc_tx[0]=uart_gps_rx[0];
 80013cc:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <GPS_data_reading+0x2c4>)
 80013ce:	781a      	ldrb	r2, [r3, #0]
 80013d0:	4b2e      	ldr	r3, [pc, #184]	; (800148c <GPS_data_reading+0x2c8>)
 80013d2:	701a      	strb	r2, [r3, #0]
	  			//HAL_UART_Transmit(&huart2, uart_pc_tx, 1, HAL_MAX_DELAY);
	  			coordonnees[i] = uart_pc_tx[0]; //On copie ce qui passe dans l'UART dans un tableau coordonnees[i].
 80013d4:	4b2d      	ldr	r3, [pc, #180]	; (800148c <GPS_data_reading+0x2c8>)
 80013d6:	7819      	ldrb	r1, [r3, #0]
 80013d8:	4a1d      	ldr	r2, [pc, #116]	; (8001450 <GPS_data_reading+0x28c>)
 80013da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013dc:	4413      	add	r3, r2
 80013de:	460a      	mov	r2, r1
 80013e0:	701a      	strb	r2, [r3, #0]
	  			if(i >= 4){
 80013e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013e4:	2b03      	cmp	r3, #3
 80013e6:	dd25      	ble.n	8001434 <GPS_data_reading+0x270>
	  				if(strncmp("OK*35",&coordonnees[i-4],5) == 0){
 80013e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013ea:	3b04      	subs	r3, #4
 80013ec:	4a18      	ldr	r2, [pc, #96]	; (8001450 <GPS_data_reading+0x28c>)
 80013ee:	4413      	add	r3, r2
 80013f0:	2205      	movs	r2, #5
 80013f2:	4619      	mov	r1, r3
 80013f4:	4826      	ldr	r0, [pc, #152]	; (8001490 <GPS_data_reading+0x2cc>)
 80013f6:	f007 fade 	bl	80089b6 <strncmp>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d10d      	bne.n	800141c <GPS_data_reading+0x258>
	  						i = 0; //Si on trouve "OK", on réinitialise i à 0 pour synchroniser notre trame.
 8001400:	2300      	movs	r3, #0
 8001402:	637b      	str	r3, [r7, #52]	; 0x34
	  						if(first_data == 1){
 8001404:	4b23      	ldr	r3, [pc, #140]	; (8001494 <GPS_data_reading+0x2d0>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d103      	bne.n	8001414 <GPS_data_reading+0x250>
	  							data_rdy = 1; //Si la trame est initialisée, le premier caractère du tableau voulu est prêt.
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <GPS_data_reading+0x288>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	e012      	b.n	800143a <GPS_data_reading+0x276>
	  						}
	  						else first_data = 1; //Permet d'enregistrer le tableau désiré.
 8001414:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <GPS_data_reading+0x2d0>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	e00e      	b.n	800143a <GPS_data_reading+0x276>
	  					}
	  				else{
	  						if(i == GPS_TRAME_SIZE-1){
 800141c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800141e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001422:	4293      	cmp	r3, r2
 8001424:	d102      	bne.n	800142c <GPS_data_reading+0x268>
	  							i = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	637b      	str	r3, [r7, #52]	; 0x34
 800142a:	e006      	b.n	800143a <GPS_data_reading+0x276>
	  						}
	  						else{
	  							i++;
 800142c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800142e:	3301      	adds	r3, #1
 8001430:	637b      	str	r3, [r7, #52]	; 0x34
 8001432:	e002      	b.n	800143a <GPS_data_reading+0x276>
	  					}

	  				}
	  			}
	  			else i++;
 8001434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001436:	3301      	adds	r3, #1
 8001438:	637b      	str	r3, [r7, #52]	; 0x34
	  			n++ ;
 800143a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143c:	3301      	adds	r3, #1
 800143e:	633b      	str	r3, [r7, #48]	; 0x30
		while(n<5){
 8001440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001442:	2b04      	cmp	r3, #4
 8001444:	f77f aecb 	ble.w	80011de <GPS_data_reading+0x1a>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001448:	e6c3      	b.n	80011d2 <GPS_data_reading+0xe>
 800144a:	bf00      	nop
 800144c:	20000910 	.word	0x20000910
 8001450:	200004b8 	.word	0x200004b8
 8001454:	200008c0 	.word	0x200008c0
 8001458:	200008ac 	.word	0x200008ac
 800145c:	200008a0 	.word	0x200008a0
 8001460:	200008b8 	.word	0x200008b8
 8001464:	200008d8 	.word	0x200008d8
 8001468:	200008dc 	.word	0x200008dc
 800146c:	200008e4 	.word	0x200008e4
 8001470:	200008e8 	.word	0x200008e8
 8001474:	42700000 	.word	0x42700000
 8001478:	200008f0 	.word	0x200008f0
 800147c:	200008f8 	.word	0x200008f8
 8001480:	20000900 	.word	0x20000900
 8001484:	20000908 	.word	0x20000908
 8001488:	20000a40 	.word	0x20000a40
 800148c:	20000a44 	.word	0x20000a44
 8001490:	0800b480 	.word	0x0800b480
 8001494:	2000090c 	.word	0x2000090c

08001498 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80014a0:	1d39      	adds	r1, r7, #4
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014a6:	2201      	movs	r2, #1
 80014a8:	4803      	ldr	r0, [pc, #12]	; (80014b8 <__io_putchar+0x20>)
 80014aa:	f004 fce4 	bl	8005e76 <HAL_UART_Transmit>
return ch;
 80014ae:	687b      	ldr	r3, [r7, #4]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200009f4 	.word	0x200009f4

080014bc <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){ // fonction de callback de l'UART
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

		HAL_UART_Receive_IT(&huart1, &uart_gps_rx, 1);
		xTaskNotifyFromISR(GPS_data_reading, pdTRUE, pdTRUE, pdTRUE);

	}
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d0:	b5b0      	push	{r4, r5, r7, lr}
 80014d2:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 80014d6:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d8:	f000 fe36 	bl	8002148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014dc:	f000 f92e 	bl	800173c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e0:	f000 fa72 	bl	80019c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014e4:	f000 fa46 	bl	8001974 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80014e8:	f000 f992 	bl	8001810 <MX_I2C1_Init>
  MX_TIM3_Init();
 80014ec:	f000 f9be 	bl	800186c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80014f0:	f000 fa16 	bl	8001920 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("------------------------\r\n");
 80014f4:	4881      	ldr	r0, [pc, #516]	; (80016fc <main+0x22c>)
 80014f6:	f007 f999 	bl	800882c <puts>
  printf("------------------------\r\n");
 80014fa:	4880      	ldr	r0, [pc, #512]	; (80016fc <main+0x22c>)
 80014fc:	f007 f996 	bl	800882c <puts>
  printf("------------------------\r\n");
 8001500:	487e      	ldr	r0, [pc, #504]	; (80016fc <main+0x22c>)
 8001502:	f007 f993 	bl	800882c <puts>
  printf("------------------------\r\n");
 8001506:	487d      	ldr	r0, [pc, #500]	; (80016fc <main+0x22c>)
 8001508:	f007 f990 	bl	800882c <puts>
  printf("initialisation du CanSat\r\n");
 800150c:	487c      	ldr	r0, [pc, #496]	; (8001700 <main+0x230>)
 800150e:	f007 f98d 	bl	800882c <puts>
  printf("------------------------\r\n");
 8001512:	487a      	ldr	r0, [pc, #488]	; (80016fc <main+0x22c>)
 8001514:	f007 f98a 	bl	800882c <puts>
  printf("------------------------\r\n");
 8001518:	4878      	ldr	r0, [pc, #480]	; (80016fc <main+0x22c>)
 800151a:	f007 f987 	bl	800882c <puts>
  printf("------------------------\r\n");
 800151e:	4877      	ldr	r0, [pc, #476]	; (80016fc <main+0x22c>)
 8001520:	f007 f984 	bl	800882c <puts>
  printf("------------------------\r\n");
 8001524:	4875      	ldr	r0, [pc, #468]	; (80016fc <main+0x22c>)
 8001526:	f007 f981 	bl	800882c <puts>

    int x=0;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    int i=0;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
    int Devices[100]={0};
 8001536:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800153a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800153e:	4618      	mov	r0, r3
 8001540:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001544:	461a      	mov	r2, r3
 8001546:	2100      	movs	r1, #0
 8001548:	f007 f84d 	bl	80085e6 <memset>

   uint8_t pData[100] = {0};
 800154c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001550:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	3304      	adds	r3, #4
 800155a:	2260      	movs	r2, #96	; 0x60
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f007 f841 	bl	80085e6 <memset>
   /**********                           *********
    * ******** INIT MPU-9250 (IMU_10DOF) *********
    * ********                           *********
    */

   printf("initialisation de l'IMU \r\n \r\n");
 8001564:	4867      	ldr	r0, [pc, #412]	; (8001704 <main+0x234>)
 8001566:	f007 f961 	bl	800882c <puts>

   // Initialisation du capteur MPU-9250

   Init(&hi2c1);
 800156a:	4867      	ldr	r0, [pc, #412]	; (8001708 <main+0x238>)
 800156c:	f7ff fd0e 	bl	8000f8c <Init>

   // vérification identité capteur MPU-9250

   pData[0]= WHO_AM_I_MPU9250;
 8001570:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001574:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001578:	2275      	movs	r2, #117	; 0x75
 800157a:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Transmit(&hi2c1, MPU_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 800157c:	f107 021c 	add.w	r2, r7, #28
 8001580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	2301      	movs	r3, #1
 8001588:	21d0      	movs	r1, #208	; 0xd0
 800158a:	485f      	ldr	r0, [pc, #380]	; (8001708 <main+0x238>)
 800158c:	f001 fa98 	bl	8002ac0 <HAL_I2C_Master_Transmit>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <main+0xcc>
    {
  	  printf("il y a une erreur avec I2C Master Transmit \r\n");
 8001596:	485d      	ldr	r0, [pc, #372]	; (800170c <main+0x23c>)
 8001598:	f007 f948 	bl	800882c <puts>
    }
    if(HAL_I2C_Master_Receive(&hi2c1, MPU_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 800159c:	f107 021c 	add.w	r2, r7, #28
 80015a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2301      	movs	r3, #1
 80015a8:	21d0      	movs	r1, #208	; 0xd0
 80015aa:	4857      	ldr	r0, [pc, #348]	; (8001708 <main+0x238>)
 80015ac:	f001 fb86 	bl	8002cbc <HAL_I2C_Master_Receive>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <main+0xec>
    {
  	  printf("il y a une erreur avec I2C Master Receive \r\n");
 80015b6:	4856      	ldr	r0, [pc, #344]	; (8001710 <main+0x240>)
 80015b8:	f007 f938 	bl	800882c <puts>
    }


    printf(" L'identifiant du capteur est : %x \r\n", pData[0]);
 80015bc:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80015c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	4619      	mov	r1, r3
 80015c8:	4852      	ldr	r0, [pc, #328]	; (8001714 <main+0x244>)
 80015ca:	f007 f8a9 	bl	8008720 <iprintf>
    if((pData[0] =! 0x71))
 80015ce:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80015d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
    {
  	  printf("ce n'est pas le bon capteur \r\n");
    }
    else
  	  printf("MPU-9250 identified \r\n");
 80015da:	484f      	ldr	r0, [pc, #316]	; (8001718 <main+0x248>)
 80015dc:	f007 f926 	bl	800882c <puts>

    // vérification identité AK8963C (magnétomètre)

    pData[0]= WHO_AM_I_AK8963;
 80015e0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80015e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
      if(HAL_I2C_Master_Transmit(&hi2c1, MAGNETO_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 80015ec:	f107 021c 	add.w	r2, r7, #28
 80015f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2301      	movs	r3, #1
 80015f8:	2118      	movs	r1, #24
 80015fa:	4843      	ldr	r0, [pc, #268]	; (8001708 <main+0x238>)
 80015fc:	f001 fa60 	bl	8002ac0 <HAL_I2C_Master_Transmit>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d002      	beq.n	800160c <main+0x13c>
      {
    	  printf("il y a une erreur avec I2C Master Transmit \r\n");
 8001606:	4841      	ldr	r0, [pc, #260]	; (800170c <main+0x23c>)
 8001608:	f007 f910 	bl	800882c <puts>
      }
      if(HAL_I2C_Master_Receive(&hi2c1, MAGNETO_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 800160c:	f107 021c 	add.w	r2, r7, #28
 8001610:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	2301      	movs	r3, #1
 8001618:	2118      	movs	r1, #24
 800161a:	483b      	ldr	r0, [pc, #236]	; (8001708 <main+0x238>)
 800161c:	f001 fb4e 	bl	8002cbc <HAL_I2C_Master_Receive>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <main+0x15c>
      {
    	  printf("il y a une erreur avec I2C Master Receive \r\n");
 8001626:	483a      	ldr	r0, [pc, #232]	; (8001710 <main+0x240>)
 8001628:	f007 f900 	bl	800882c <puts>
      }


      printf(" L'identifiant du magnétomètre est : %x \r\n", pData[0]);
 800162c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001630:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	4619      	mov	r1, r3
 8001638:	4838      	ldr	r0, [pc, #224]	; (800171c <main+0x24c>)
 800163a:	f007 f871 	bl	8008720 <iprintf>
      if((pData[0] =! 0x48))
 800163e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001642:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
      {
    	  printf("ce n'est pas le bon capteur \r\n  ****** \r\n ****** \r\n ****** \r\n");
      }
      else
    	  printf("AK8963C identified \r\n  ****** \r\n ****** \r\n ****** \r\n");
 800164a:	4835      	ldr	r0, [pc, #212]	; (8001720 <main+0x250>)
 800164c:	f007 f8ee 	bl	800882c <puts>



  // check les périphériques i2c disponibles

    for (i=0;i<256;i++){
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8001656:	e02a      	b.n	80016ae <main+0x1de>
         	  if(HAL_I2C_IsDeviceReady(&hi2c1, i, 4, 20)==HAL_OK){
 8001658:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800165c:	b299      	uxth	r1, r3
 800165e:	2314      	movs	r3, #20
 8001660:	2204      	movs	r2, #4
 8001662:	4829      	ldr	r0, [pc, #164]	; (8001708 <main+0x238>)
 8001664:	f002 f870 	bl	8003748 <HAL_I2C_IsDeviceReady>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d11a      	bne.n	80016a4 <main+0x1d4>
         		  Devices[x]=i;
 800166e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001672:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001676:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800167a:	f8d7 1210 	ldr.w	r1, [r7, #528]	; 0x210
 800167e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
         		  printf("%d \r\n",Devices[x]);
 8001682:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001686:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800168a:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800168e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001692:	4619      	mov	r1, r3
 8001694:	4823      	ldr	r0, [pc, #140]	; (8001724 <main+0x254>)
 8001696:	f007 f843 	bl	8008720 <iprintf>
         		  x=x+1;
 800169a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800169e:	3301      	adds	r3, #1
 80016a0:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    for (i=0;i<256;i++){
 80016a4:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80016a8:	3301      	adds	r3, #1
 80016aa:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80016ae:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80016b2:	2bff      	cmp	r3, #255	; 0xff
 80016b4:	ddd0      	ble.n	8001658 <main+0x188>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80016b6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80016ba:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80016be:	4a1a      	ldr	r2, [pc, #104]	; (8001728 <main+0x258>)
 80016c0:	461c      	mov	r4, r3
 80016c2:	4615      	mov	r5, r2
 80016c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80016d0:	463b      	mov	r3, r7
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f005 fbaa 	bl	8006e2e <osThreadCreate>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a13      	ldr	r2, [pc, #76]	; (800172c <main+0x25c>)
 80016de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  xTaskCreate(GPS_data_reading, "GPS Task", 500, NULL, osPriorityAboveNormal, &pxGPS_Handler);
 80016e0:	4b13      	ldr	r3, [pc, #76]	; (8001730 <main+0x260>)
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	2301      	movs	r3, #1
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	2300      	movs	r3, #0
 80016ea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80016ee:	4911      	ldr	r1, [pc, #68]	; (8001734 <main+0x264>)
 80016f0:	4811      	ldr	r0, [pc, #68]	; (8001738 <main+0x268>)
 80016f2:	f005 fd0d 	bl	8007110 <xTaskCreate>


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80016f6:	f005 fb93 	bl	8006e20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016fa:	e7fe      	b.n	80016fa <main+0x22a>
 80016fc:	0800b494 	.word	0x0800b494
 8001700:	0800b4b0 	.word	0x0800b4b0
 8001704:	0800b4cc 	.word	0x0800b4cc
 8001708:	20000914 	.word	0x20000914
 800170c:	0800b4ec 	.word	0x0800b4ec
 8001710:	0800b51c 	.word	0x0800b51c
 8001714:	0800b548 	.word	0x0800b548
 8001718:	0800b570 	.word	0x0800b570
 800171c:	0800b588 	.word	0x0800b588
 8001720:	0800b5b8 	.word	0x0800b5b8
 8001724:	0800b5ec 	.word	0x0800b5ec
 8001728:	0800b600 	.word	0x0800b600
 800172c:	20000a38 	.word	0x20000a38
 8001730:	20000a3c 	.word	0x20000a3c
 8001734:	0800b5f4 	.word	0x0800b5f4
 8001738:	080011c5 	.word	0x080011c5

0800173c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b094      	sub	sp, #80	; 0x50
 8001740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001742:	f107 0320 	add.w	r3, r7, #32
 8001746:	2230      	movs	r2, #48	; 0x30
 8001748:	2100      	movs	r1, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f006 ff4b 	bl	80085e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001750:	f107 030c 	add.w	r3, r7, #12
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	4b28      	ldr	r3, [pc, #160]	; (8001808 <SystemClock_Config+0xcc>)
 8001766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001768:	4a27      	ldr	r2, [pc, #156]	; (8001808 <SystemClock_Config+0xcc>)
 800176a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800176e:	6413      	str	r3, [r2, #64]	; 0x40
 8001770:	4b25      	ldr	r3, [pc, #148]	; (8001808 <SystemClock_Config+0xcc>)
 8001772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800177c:	2300      	movs	r3, #0
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	4b22      	ldr	r3, [pc, #136]	; (800180c <SystemClock_Config+0xd0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a21      	ldr	r2, [pc, #132]	; (800180c <SystemClock_Config+0xd0>)
 8001786:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b1f      	ldr	r3, [pc, #124]	; (800180c <SystemClock_Config+0xd0>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001794:	607b      	str	r3, [r7, #4]
 8001796:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001798:	2302      	movs	r3, #2
 800179a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800179c:	2301      	movs	r3, #1
 800179e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a0:	2310      	movs	r3, #16
 80017a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017a4:	2302      	movs	r3, #2
 80017a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017a8:	2300      	movs	r3, #0
 80017aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80017ac:	2310      	movs	r3, #16
 80017ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80017b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80017b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80017b6:	2304      	movs	r3, #4
 80017b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017ba:	2304      	movs	r3, #4
 80017bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017be:	f107 0320 	add.w	r3, r7, #32
 80017c2:	4618      	mov	r0, r3
 80017c4:	f003 f8b4 	bl	8004930 <HAL_RCC_OscConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80017ce:	f000 f991 	bl	8001af4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d2:	230f      	movs	r3, #15
 80017d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d6:	2302      	movs	r3, #2
 80017d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2102      	movs	r1, #2
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 fb16 	bl	8004e20 <HAL_RCC_ClockConfig>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017fa:	f000 f97b 	bl	8001af4 <Error_Handler>
  }
}
 80017fe:	bf00      	nop
 8001800:	3750      	adds	r7, #80	; 0x50
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40023800 	.word	0x40023800
 800180c:	40007000 	.word	0x40007000

08001810 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001814:	4b12      	ldr	r3, [pc, #72]	; (8001860 <MX_I2C1_Init+0x50>)
 8001816:	4a13      	ldr	r2, [pc, #76]	; (8001864 <MX_I2C1_Init+0x54>)
 8001818:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800181a:	4b11      	ldr	r3, [pc, #68]	; (8001860 <MX_I2C1_Init+0x50>)
 800181c:	4a12      	ldr	r2, [pc, #72]	; (8001868 <MX_I2C1_Init+0x58>)
 800181e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <MX_I2C1_Init+0x50>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001826:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <MX_I2C1_Init+0x50>)
 8001828:	2200      	movs	r2, #0
 800182a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <MX_I2C1_Init+0x50>)
 800182e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001832:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <MX_I2C1_Init+0x50>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <MX_I2C1_Init+0x50>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <MX_I2C1_Init+0x50>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	; (8001860 <MX_I2C1_Init+0x50>)
 8001848:	2200      	movs	r2, #0
 800184a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	; (8001860 <MX_I2C1_Init+0x50>)
 800184e:	f000 fff3 	bl	8002838 <HAL_I2C_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001858:	f000 f94c 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000914 	.word	0x20000914
 8001864:	40005400 	.word	0x40005400
 8001868:	000186a0 	.word	0x000186a0

0800186c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08a      	sub	sp, #40	; 0x28
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001872:	f107 0320 	add.w	r3, r7, #32
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]
 800188a:	615a      	str	r2, [r3, #20]
 800188c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800188e:	4b22      	ldr	r3, [pc, #136]	; (8001918 <MX_TIM3_Init+0xac>)
 8001890:	4a22      	ldr	r2, [pc, #136]	; (800191c <MX_TIM3_Init+0xb0>)
 8001892:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001894:	4b20      	ldr	r3, [pc, #128]	; (8001918 <MX_TIM3_Init+0xac>)
 8001896:	2253      	movs	r2, #83	; 0x53
 8001898:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189a:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <MX_TIM3_Init+0xac>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80018a0:	4b1d      	ldr	r3, [pc, #116]	; (8001918 <MX_TIM3_Init+0xac>)
 80018a2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80018a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <MX_TIM3_Init+0xac>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_TIM3_Init+0xac>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018b4:	4818      	ldr	r0, [pc, #96]	; (8001918 <MX_TIM3_Init+0xac>)
 80018b6:	f003 fdc1 	bl	800543c <HAL_TIM_PWM_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80018c0:	f000 f918 	bl	8001af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018cc:	f107 0320 	add.w	r3, r7, #32
 80018d0:	4619      	mov	r1, r3
 80018d2:	4811      	ldr	r0, [pc, #68]	; (8001918 <MX_TIM3_Init+0xac>)
 80018d4:	f004 fa00 	bl	8005cd8 <HAL_TIMEx_MasterConfigSynchronization>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80018de:	f000 f909 	bl	8001af4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018e2:	2360      	movs	r3, #96	; 0x60
 80018e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018f2:	1d3b      	adds	r3, r7, #4
 80018f4:	2200      	movs	r2, #0
 80018f6:	4619      	mov	r1, r3
 80018f8:	4807      	ldr	r0, [pc, #28]	; (8001918 <MX_TIM3_Init+0xac>)
 80018fa:	f003 fef7 	bl	80056ec <HAL_TIM_PWM_ConfigChannel>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001904:	f000 f8f6 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001908:	4803      	ldr	r0, [pc, #12]	; (8001918 <MX_TIM3_Init+0xac>)
 800190a:	f000 f997 	bl	8001c3c <HAL_TIM_MspPostInit>

}
 800190e:	bf00      	nop
 8001910:	3728      	adds	r7, #40	; 0x28
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000968 	.word	0x20000968
 800191c:	40000400 	.word	0x40000400

08001920 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001924:	4b11      	ldr	r3, [pc, #68]	; (800196c <MX_USART1_UART_Init+0x4c>)
 8001926:	4a12      	ldr	r2, [pc, #72]	; (8001970 <MX_USART1_UART_Init+0x50>)
 8001928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800192a:	4b10      	ldr	r3, [pc, #64]	; (800196c <MX_USART1_UART_Init+0x4c>)
 800192c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001932:	4b0e      	ldr	r3, [pc, #56]	; (800196c <MX_USART1_UART_Init+0x4c>)
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <MX_USART1_UART_Init+0x4c>)
 800193a:	2200      	movs	r2, #0
 800193c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800193e:	4b0b      	ldr	r3, [pc, #44]	; (800196c <MX_USART1_UART_Init+0x4c>)
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001944:	4b09      	ldr	r3, [pc, #36]	; (800196c <MX_USART1_UART_Init+0x4c>)
 8001946:	220c      	movs	r2, #12
 8001948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <MX_USART1_UART_Init+0x4c>)
 800194c:	2200      	movs	r2, #0
 800194e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <MX_USART1_UART_Init+0x4c>)
 8001952:	2200      	movs	r2, #0
 8001954:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001956:	4805      	ldr	r0, [pc, #20]	; (800196c <MX_USART1_UART_Init+0x4c>)
 8001958:	f004 fa40 	bl	8005ddc <HAL_UART_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001962:	f000 f8c7 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200009b0 	.word	0x200009b0
 8001970:	40011000 	.word	0x40011000

08001974 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001978:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 800197a:	4a12      	ldr	r2, [pc, #72]	; (80019c4 <MX_USART2_UART_Init+0x50>)
 800197c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 8001980:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001984:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001986:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001998:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 800199a:	220c      	movs	r2, #12
 800199c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019aa:	4805      	ldr	r0, [pc, #20]	; (80019c0 <MX_USART2_UART_Init+0x4c>)
 80019ac:	f004 fa16 	bl	8005ddc <HAL_UART_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019b6:	f000 f89d 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	200009f4 	.word	0x200009f4
 80019c4:	40004400 	.word	0x40004400

080019c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	; 0x28
 80019cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	609a      	str	r2, [r3, #8]
 80019da:	60da      	str	r2, [r3, #12]
 80019dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	4b34      	ldr	r3, [pc, #208]	; (8001ab4 <MX_GPIO_Init+0xec>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a33      	ldr	r2, [pc, #204]	; (8001ab4 <MX_GPIO_Init+0xec>)
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b31      	ldr	r3, [pc, #196]	; (8001ab4 <MX_GPIO_Init+0xec>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0304 	and.w	r3, r3, #4
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	4b2d      	ldr	r3, [pc, #180]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a2c      	ldr	r2, [pc, #176]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a25      	ldr	r2, [pc, #148]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b23      	ldr	r3, [pc, #140]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	4b1f      	ldr	r3, [pc, #124]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a1e      	ldr	r2, [pc, #120]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a3c:	f043 0302 	orr.w	r3, r3, #2
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <MX_GPIO_Init+0xec>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2120      	movs	r1, #32
 8001a52:	4819      	ldr	r0, [pc, #100]	; (8001ab8 <MX_GPIO_Init+0xf0>)
 8001a54:	f000 fed6 	bl	8002804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a5e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4813      	ldr	r0, [pc, #76]	; (8001abc <MX_GPIO_Init+0xf4>)
 8001a70:	f000 fd44 	bl	80024fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001a74:	2320      	movs	r3, #32
 8001a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	480b      	ldr	r0, [pc, #44]	; (8001ab8 <MX_GPIO_Init+0xf0>)
 8001a8c:	f000 fd36 	bl	80024fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9e:	f107 0314 	add.w	r3, r7, #20
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4804      	ldr	r0, [pc, #16]	; (8001ab8 <MX_GPIO_Init+0xf0>)
 8001aa6:	f000 fd29 	bl	80024fc <HAL_GPIO_Init>

}
 8001aaa:	bf00      	nop
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40020000 	.word	0x40020000
 8001abc:	40020800 	.word	0x40020800

08001ac0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ac8:	2001      	movs	r0, #1
 8001aca:	f005 f9fc 	bl	8006ec6 <osDelay>
 8001ace:	e7fb      	b.n	8001ac8 <StartDefaultTask+0x8>

08001ad0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d101      	bne.n	8001ae6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ae2:	f000 fb53 	bl	800218c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40010000 	.word	0x40010000

08001af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af8:	b672      	cpsid	i
}
 8001afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x8>
	...

08001b00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_MspInit+0x54>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <HAL_MspInit+0x54>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b14:	6453      	str	r3, [r2, #68]	; 0x44
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_MspInit+0x54>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <HAL_MspInit+0x54>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <HAL_MspInit+0x54>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <HAL_MspInit+0x54>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	210f      	movs	r1, #15
 8001b42:	f06f 0001 	mvn.w	r0, #1
 8001b46:	f000 fc1d 	bl	8002384 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800

08001b58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a1d      	ldr	r2, [pc, #116]	; (8001bec <HAL_I2C_MspInit+0x94>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d134      	bne.n	8001be4 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	4b1c      	ldr	r3, [pc, #112]	; (8001bf0 <HAL_I2C_MspInit+0x98>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a1b      	ldr	r2, [pc, #108]	; (8001bf0 <HAL_I2C_MspInit+0x98>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <HAL_I2C_MspInit+0x98>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001b96:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b9c:	2312      	movs	r3, #18
 8001b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4810      	ldr	r0, [pc, #64]	; (8001bf4 <HAL_I2C_MspInit+0x9c>)
 8001bb4:	f000 fca2 	bl	80024fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <HAL_I2C_MspInit+0x98>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	; (8001bf0 <HAL_I2C_MspInit+0x98>)
 8001bc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <HAL_I2C_MspInit+0x98>)
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2105      	movs	r1, #5
 8001bd8:	2020      	movs	r0, #32
 8001bda:	f000 fbd3 	bl	8002384 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001bde:	2020      	movs	r0, #32
 8001be0:	f000 fbec 	bl	80023bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001be4:	bf00      	nop
 8001be6:	3728      	adds	r7, #40	; 0x28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40005400 	.word	0x40005400
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020400 	.word	0x40020400

08001bf8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a0b      	ldr	r2, [pc, #44]	; (8001c34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d10d      	bne.n	8001c26 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_TIM_PWM_MspInit+0x40>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	4a09      	ldr	r2, [pc, #36]	; (8001c38 <HAL_TIM_PWM_MspInit+0x40>)
 8001c14:	f043 0302 	orr.w	r3, r3, #2
 8001c18:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1a:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <HAL_TIM_PWM_MspInit+0x40>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c26:	bf00      	nop
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40000400 	.word	0x40000400
 8001c38:	40023800 	.word	0x40023800

08001c3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <HAL_TIM_MspPostInit+0x68>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d11d      	bne.n	8001c9a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <HAL_TIM_MspPostInit+0x6c>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a10      	ldr	r2, [pc, #64]	; (8001ca8 <HAL_TIM_MspPostInit+0x6c>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <HAL_TIM_MspPostInit+0x6c>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c7a:	2340      	movs	r3, #64	; 0x40
 8001c7c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c86:	2300      	movs	r3, #0
 8001c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8e:	f107 030c 	add.w	r3, r7, #12
 8001c92:	4619      	mov	r1, r3
 8001c94:	4805      	ldr	r0, [pc, #20]	; (8001cac <HAL_TIM_MspPostInit+0x70>)
 8001c96:	f000 fc31 	bl	80024fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c9a:	bf00      	nop
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40000400 	.word	0x40000400
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020000 	.word	0x40020000

08001cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08c      	sub	sp, #48	; 0x30
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a45      	ldr	r2, [pc, #276]	; (8001de4 <HAL_UART_MspInit+0x134>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d153      	bne.n	8001d7a <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
 8001cd6:	4b44      	ldr	r3, [pc, #272]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cda:	4a43      	ldr	r2, [pc, #268]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001cdc:	f043 0310 	orr.w	r3, r3, #16
 8001ce0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ce2:	4b41      	ldr	r3, [pc, #260]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce6:	f003 0310 	and.w	r3, r3, #16
 8001cea:	61bb      	str	r3, [r7, #24]
 8001cec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	4b3d      	ldr	r3, [pc, #244]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a3c      	ldr	r2, [pc, #240]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b3a      	ldr	r3, [pc, #232]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a35      	ldr	r2, [pc, #212]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d34:	2303      	movs	r3, #3
 8001d36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d38:	2307      	movs	r3, #7
 8001d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	f107 031c 	add.w	r3, r7, #28
 8001d40:	4619      	mov	r1, r3
 8001d42:	482a      	ldr	r0, [pc, #168]	; (8001dec <HAL_UART_MspInit+0x13c>)
 8001d44:	f000 fbda 	bl	80024fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d54:	2303      	movs	r3, #3
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d58:	2307      	movs	r3, #7
 8001d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	4823      	ldr	r0, [pc, #140]	; (8001df0 <HAL_UART_MspInit+0x140>)
 8001d64:	f000 fbca 	bl	80024fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2105      	movs	r1, #5
 8001d6c:	2025      	movs	r0, #37	; 0x25
 8001d6e:	f000 fb09 	bl	8002384 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d72:	2025      	movs	r0, #37	; 0x25
 8001d74:	f000 fb22 	bl	80023bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d78:	e030      	b.n	8001ddc <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a1d      	ldr	r2, [pc, #116]	; (8001df4 <HAL_UART_MspInit+0x144>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d12b      	bne.n	8001ddc <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d84:	2300      	movs	r3, #0
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	4a16      	ldr	r2, [pc, #88]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d92:	6413      	str	r3, [r2, #64]	; 0x40
 8001d94:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da0:	2300      	movs	r3, #0
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da8:	4a0f      	ldr	r2, [pc, #60]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	6313      	str	r3, [r2, #48]	; 0x30
 8001db0:	4b0d      	ldr	r3, [pc, #52]	; (8001de8 <HAL_UART_MspInit+0x138>)
 8001db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dbc:	230c      	movs	r3, #12
 8001dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dcc:	2307      	movs	r3, #7
 8001dce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd0:	f107 031c 	add.w	r3, r7, #28
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4805      	ldr	r0, [pc, #20]	; (8001dec <HAL_UART_MspInit+0x13c>)
 8001dd8:	f000 fb90 	bl	80024fc <HAL_GPIO_Init>
}
 8001ddc:	bf00      	nop
 8001dde:	3730      	adds	r7, #48	; 0x30
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40011000 	.word	0x40011000
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020000 	.word	0x40020000
 8001df0:	40020400 	.word	0x40020400
 8001df4:	40004400 	.word	0x40004400

08001df8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08c      	sub	sp, #48	; 0x30
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	4b2e      	ldr	r3, [pc, #184]	; (8001ec8 <HAL_InitTick+0xd0>)
 8001e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e10:	4a2d      	ldr	r2, [pc, #180]	; (8001ec8 <HAL_InitTick+0xd0>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	6453      	str	r3, [r2, #68]	; 0x44
 8001e18:	4b2b      	ldr	r3, [pc, #172]	; (8001ec8 <HAL_InitTick+0xd0>)
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e24:	f107 020c 	add.w	r2, r7, #12
 8001e28:	f107 0310 	add.w	r3, r7, #16
 8001e2c:	4611      	mov	r1, r2
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f003 fa16 	bl	8005260 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e34:	f003 fa00 	bl	8005238 <HAL_RCC_GetPCLK2Freq>
 8001e38:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3c:	4a23      	ldr	r2, [pc, #140]	; (8001ecc <HAL_InitTick+0xd4>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	0c9b      	lsrs	r3, r3, #18
 8001e44:	3b01      	subs	r3, #1
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e48:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e4a:	4a22      	ldr	r2, [pc, #136]	; (8001ed4 <HAL_InitTick+0xdc>)
 8001e4c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e4e:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e54:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e56:	4a1e      	ldr	r2, [pc, #120]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b1b      	ldr	r3, [pc, #108]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e68:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001e6e:	4818      	ldr	r0, [pc, #96]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e70:	f003 fa28 	bl	80052c4 <HAL_TIM_Base_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d11b      	bne.n	8001eba <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e82:	4813      	ldr	r0, [pc, #76]	; (8001ed0 <HAL_InitTick+0xd8>)
 8001e84:	f003 fa78 	bl	8005378 <HAL_TIM_Base_Start_IT>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001e8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d111      	bne.n	8001eba <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e96:	2019      	movs	r0, #25
 8001e98:	f000 fa90 	bl	80023bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b0f      	cmp	r3, #15
 8001ea0:	d808      	bhi.n	8001eb4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	2019      	movs	r0, #25
 8001ea8:	f000 fa6c 	bl	8002384 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eac:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <HAL_InitTick+0xe0>)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6013      	str	r3, [r2, #0]
 8001eb2:	e002      	b.n	8001eba <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001eba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3730      	adds	r7, #48	; 0x30
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	431bde83 	.word	0x431bde83
 8001ed0:	20000a48 	.word	0x20000a48
 8001ed4:	40010000 	.word	0x40010000
 8001ed8:	20000004 	.word	0x20000004

08001edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <NMI_Handler+0x4>

08001ee2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee6:	e7fe      	b.n	8001ee6 <HardFault_Handler+0x4>

08001ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <MemManage_Handler+0x4>

08001eee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef2:	e7fe      	b.n	8001ef2 <BusFault_Handler+0x4>

08001ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <UsageFault_Handler+0x4>

08001efa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f0c:	4802      	ldr	r0, [pc, #8]	; (8001f18 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f0e:	f003 fae4 	bl	80054da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000a48 	.word	0x20000a48

08001f1c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <I2C1_ER_IRQHandler+0x10>)
 8001f22:	f001 fd3f 	bl	80039a4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000914 	.word	0x20000914

08001f30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <USART1_IRQHandler+0x10>)
 8001f36:	f004 f831 	bl	8005f9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200009b0 	.word	0x200009b0

08001f44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
	return 1;
 8001f48:	2301      	movs	r3, #1
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <_kill>:

int _kill(int pid, int sig)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f5e:	f006 fa11 	bl	8008384 <__errno>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2216      	movs	r2, #22
 8001f66:	601a      	str	r2, [r3, #0]
	return -1;
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <_exit>:

void _exit (int status)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ffe7 	bl	8001f54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f86:	e7fe      	b.n	8001f86 <_exit+0x12>

08001f88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	e00a      	b.n	8001fb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f9a:	f3af 8000 	nop.w
 8001f9e:	4601      	mov	r1, r0
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	60ba      	str	r2, [r7, #8]
 8001fa6:	b2ca      	uxtb	r2, r1
 8001fa8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	3301      	adds	r3, #1
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	dbf0      	blt.n	8001f9a <_read+0x12>
	}

return len;
 8001fb8:	687b      	ldr	r3, [r7, #4]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b086      	sub	sp, #24
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	e009      	b.n	8001fe8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	60ba      	str	r2, [r7, #8]
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fa5b 	bl	8001498 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697a      	ldr	r2, [r7, #20]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	dbf1      	blt.n	8001fd4 <_write+0x12>
	}
	return len;
 8001ff0:	687b      	ldr	r3, [r7, #4]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <_close>:

int _close(int file)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
	return -1;
 8002002:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
 800201a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002022:	605a      	str	r2, [r3, #4]
	return 0;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <_isatty>:

int _isatty(int file)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
	return 1;
 800203a:	2301      	movs	r3, #1
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
	return 0;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
	...

08002064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800206c:	4a14      	ldr	r2, [pc, #80]	; (80020c0 <_sbrk+0x5c>)
 800206e:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <_sbrk+0x60>)
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002078:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <_sbrk+0x64>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d102      	bne.n	8002086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002080:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <_sbrk+0x64>)
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <_sbrk+0x68>)
 8002084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002086:	4b10      	ldr	r3, [pc, #64]	; (80020c8 <_sbrk+0x64>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	429a      	cmp	r2, r3
 8002092:	d207      	bcs.n	80020a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002094:	f006 f976 	bl	8008384 <__errno>
 8002098:	4603      	mov	r3, r0
 800209a:	220c      	movs	r2, #12
 800209c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800209e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020a2:	e009      	b.n	80020b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <_sbrk+0x64>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020aa:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <_sbrk+0x64>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	4a05      	ldr	r2, [pc, #20]	; (80020c8 <_sbrk+0x64>)
 80020b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020b6:	68fb      	ldr	r3, [r7, #12]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20020000 	.word	0x20020000
 80020c4:	00000400 	.word	0x00000400
 80020c8:	20000a90 	.word	0x20000a90
 80020cc:	20004800 	.word	0x20004800

080020d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <SystemInit+0x20>)
 80020d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020da:	4a05      	ldr	r2, [pc, #20]	; (80020f0 <SystemInit+0x20>)
 80020dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000ed00 	.word	0xe000ed00

080020f4 <Reset_Handler>:
 80020f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800212c <LoopFillZerobss+0x12>
 80020f8:	480d      	ldr	r0, [pc, #52]	; (8002130 <LoopFillZerobss+0x16>)
 80020fa:	490e      	ldr	r1, [pc, #56]	; (8002134 <LoopFillZerobss+0x1a>)
 80020fc:	4a0e      	ldr	r2, [pc, #56]	; (8002138 <LoopFillZerobss+0x1e>)
 80020fe:	2300      	movs	r3, #0
 8002100:	e002      	b.n	8002108 <LoopCopyDataInit>

08002102 <CopyDataInit>:
 8002102:	58d4      	ldr	r4, [r2, r3]
 8002104:	50c4      	str	r4, [r0, r3]
 8002106:	3304      	adds	r3, #4

08002108 <LoopCopyDataInit>:
 8002108:	18c4      	adds	r4, r0, r3
 800210a:	428c      	cmp	r4, r1
 800210c:	d3f9      	bcc.n	8002102 <CopyDataInit>
 800210e:	4a0b      	ldr	r2, [pc, #44]	; (800213c <LoopFillZerobss+0x22>)
 8002110:	4c0b      	ldr	r4, [pc, #44]	; (8002140 <LoopFillZerobss+0x26>)
 8002112:	2300      	movs	r3, #0
 8002114:	e001      	b.n	800211a <LoopFillZerobss>

08002116 <FillZerobss>:
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	3204      	adds	r2, #4

0800211a <LoopFillZerobss>:
 800211a:	42a2      	cmp	r2, r4
 800211c:	d3fb      	bcc.n	8002116 <FillZerobss>
 800211e:	f7ff ffd7 	bl	80020d0 <SystemInit>
 8002122:	f006 fa2b 	bl	800857c <__libc_init_array>
 8002126:	f7ff f9d3 	bl	80014d0 <main>
 800212a:	4770      	bx	lr
 800212c:	20020000 	.word	0x20020000
 8002130:	20000000 	.word	0x20000000
 8002134:	200001e4 	.word	0x200001e4
 8002138:	0800ba7c 	.word	0x0800ba7c
 800213c:	200001e8 	.word	0x200001e8
 8002140:	200047fc 	.word	0x200047fc

08002144 <ADC_IRQHandler>:
 8002144:	e7fe      	b.n	8002144 <ADC_IRQHandler>
	...

08002148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800214c:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <HAL_Init+0x40>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a0d      	ldr	r2, [pc, #52]	; (8002188 <HAL_Init+0x40>)
 8002152:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002156:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <HAL_Init+0x40>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <HAL_Init+0x40>)
 800215e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002162:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <HAL_Init+0x40>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a07      	ldr	r2, [pc, #28]	; (8002188 <HAL_Init+0x40>)
 800216a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800216e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002170:	2003      	movs	r0, #3
 8002172:	f000 f8fc 	bl	800236e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002176:	200f      	movs	r0, #15
 8002178:	f7ff fe3e 	bl	8001df8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800217c:	f7ff fcc0 	bl	8001b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40023c00 	.word	0x40023c00

0800218c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_IncTick+0x20>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	461a      	mov	r2, r3
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <HAL_IncTick+0x24>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4413      	add	r3, r2
 800219c:	4a04      	ldr	r2, [pc, #16]	; (80021b0 <HAL_IncTick+0x24>)
 800219e:	6013      	str	r3, [r2, #0]
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000008 	.word	0x20000008
 80021b0:	20000a94 	.word	0x20000a94

080021b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return uwTick;
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <HAL_GetTick+0x14>)
 80021ba:	681b      	ldr	r3, [r3, #0]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	20000a94 	.word	0x20000a94

080021cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021d4:	f7ff ffee 	bl	80021b4 <HAL_GetTick>
 80021d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e4:	d005      	beq.n	80021f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021e6:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <HAL_Delay+0x44>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021f2:	bf00      	nop
 80021f4:	f7ff ffde 	bl	80021b4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	429a      	cmp	r2, r3
 8002202:	d8f7      	bhi.n	80021f4 <HAL_Delay+0x28>
  {
  }
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000008 	.word	0x20000008

08002214 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <__NVIC_SetPriorityGrouping+0x44>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002230:	4013      	ands	r3, r2
 8002232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800223c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002246:	4a04      	ldr	r2, [pc, #16]	; (8002258 <__NVIC_SetPriorityGrouping+0x44>)
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	60d3      	str	r3, [r2, #12]
}
 800224c:	bf00      	nop
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002260:	4b04      	ldr	r3, [pc, #16]	; (8002274 <__NVIC_GetPriorityGrouping+0x18>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	0a1b      	lsrs	r3, r3, #8
 8002266:	f003 0307 	and.w	r3, r3, #7
}
 800226a:	4618      	mov	r0, r3
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	e000ed00 	.word	0xe000ed00

08002278 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	2b00      	cmp	r3, #0
 8002288:	db0b      	blt.n	80022a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	f003 021f 	and.w	r2, r3, #31
 8002290:	4907      	ldr	r1, [pc, #28]	; (80022b0 <__NVIC_EnableIRQ+0x38>)
 8002292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002296:	095b      	lsrs	r3, r3, #5
 8002298:	2001      	movs	r0, #1
 800229a:	fa00 f202 	lsl.w	r2, r0, r2
 800229e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022a2:	bf00      	nop
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	e000e100 	.word	0xe000e100

080022b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	6039      	str	r1, [r7, #0]
 80022be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	db0a      	blt.n	80022de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	b2da      	uxtb	r2, r3
 80022cc:	490c      	ldr	r1, [pc, #48]	; (8002300 <__NVIC_SetPriority+0x4c>)
 80022ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d2:	0112      	lsls	r2, r2, #4
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	440b      	add	r3, r1
 80022d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022dc:	e00a      	b.n	80022f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	4908      	ldr	r1, [pc, #32]	; (8002304 <__NVIC_SetPriority+0x50>)
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	3b04      	subs	r3, #4
 80022ec:	0112      	lsls	r2, r2, #4
 80022ee:	b2d2      	uxtb	r2, r2
 80022f0:	440b      	add	r3, r1
 80022f2:	761a      	strb	r2, [r3, #24]
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000e100 	.word	0xe000e100
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002308:	b480      	push	{r7}
 800230a:	b089      	sub	sp, #36	; 0x24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f1c3 0307 	rsb	r3, r3, #7
 8002322:	2b04      	cmp	r3, #4
 8002324:	bf28      	it	cs
 8002326:	2304      	movcs	r3, #4
 8002328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3304      	adds	r3, #4
 800232e:	2b06      	cmp	r3, #6
 8002330:	d902      	bls.n	8002338 <NVIC_EncodePriority+0x30>
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3b03      	subs	r3, #3
 8002336:	e000      	b.n	800233a <NVIC_EncodePriority+0x32>
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800233c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	43da      	mvns	r2, r3
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	401a      	ands	r2, r3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002350:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa01 f303 	lsl.w	r3, r1, r3
 800235a:	43d9      	mvns	r1, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002360:	4313      	orrs	r3, r2
         );
}
 8002362:	4618      	mov	r0, r3
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff ff4c 	bl	8002214 <__NVIC_SetPriorityGrouping>
}
 800237c:	bf00      	nop
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
 8002390:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002392:	2300      	movs	r3, #0
 8002394:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002396:	f7ff ff61 	bl	800225c <__NVIC_GetPriorityGrouping>
 800239a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	68b9      	ldr	r1, [r7, #8]
 80023a0:	6978      	ldr	r0, [r7, #20]
 80023a2:	f7ff ffb1 	bl	8002308 <NVIC_EncodePriority>
 80023a6:	4602      	mov	r2, r0
 80023a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ac:	4611      	mov	r1, r2
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff ff80 	bl	80022b4 <__NVIC_SetPriority>
}
 80023b4:	bf00      	nop
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff ff54 	bl	8002278 <__NVIC_EnableIRQ>
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023e6:	f7ff fee5 	bl	80021b4 <HAL_GetTick>
 80023ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d008      	beq.n	800240a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2280      	movs	r2, #128	; 0x80
 80023fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e052      	b.n	80024b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0216 	bic.w	r2, r2, #22
 8002418:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695a      	ldr	r2, [r3, #20]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002428:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	2b00      	cmp	r3, #0
 8002430:	d103      	bne.n	800243a <HAL_DMA_Abort+0x62>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0208 	bic.w	r2, r2, #8
 8002448:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0201 	bic.w	r2, r2, #1
 8002458:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800245a:	e013      	b.n	8002484 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800245c:	f7ff feaa 	bl	80021b4 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b05      	cmp	r3, #5
 8002468:	d90c      	bls.n	8002484 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2220      	movs	r2, #32
 800246e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2203      	movs	r2, #3
 8002474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e015      	b.n	80024b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1e4      	bne.n	800245c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002496:	223f      	movs	r2, #63	; 0x3f
 8002498:	409a      	lsls	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d004      	beq.n	80024d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2280      	movs	r2, #128	; 0x80
 80024d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00c      	b.n	80024f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2205      	movs	r2, #5
 80024da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0201 	bic.w	r2, r2, #1
 80024ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	; 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002506:	2300      	movs	r3, #0
 8002508:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800250a:	2300      	movs	r3, #0
 800250c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
 8002516:	e159      	b.n	80027cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002518:	2201      	movs	r2, #1
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	429a      	cmp	r2, r3
 8002532:	f040 8148 	bne.w	80027c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b01      	cmp	r3, #1
 8002540:	d005      	beq.n	800254e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800254a:	2b02      	cmp	r3, #2
 800254c:	d130      	bne.n	80025b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	2203      	movs	r2, #3
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002584:	2201      	movs	r2, #1
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	f003 0201 	and.w	r2, r3, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	2b03      	cmp	r3, #3
 80025ba:	d017      	beq.n	80025ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	2203      	movs	r2, #3
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	689a      	ldr	r2, [r3, #8]
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 0303 	and.w	r3, r3, #3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d123      	bne.n	8002640 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	08da      	lsrs	r2, r3, #3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3208      	adds	r2, #8
 8002600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002604:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	220f      	movs	r2, #15
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	691a      	ldr	r2, [r3, #16]
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4313      	orrs	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	08da      	lsrs	r2, r3, #3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	3208      	adds	r2, #8
 800263a:	69b9      	ldr	r1, [r7, #24]
 800263c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	2203      	movs	r2, #3
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4013      	ands	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0203 	and.w	r2, r3, #3
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	4313      	orrs	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80a2 	beq.w	80027c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b57      	ldr	r3, [pc, #348]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	4a56      	ldr	r2, [pc, #344]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 800268c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002690:	6453      	str	r3, [r2, #68]	; 0x44
 8002692:	4b54      	ldr	r3, [pc, #336]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800269e:	4a52      	ldr	r2, [pc, #328]	; (80027e8 <HAL_GPIO_Init+0x2ec>)
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	3302      	adds	r3, #2
 80026a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	220f      	movs	r2, #15
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43db      	mvns	r3, r3
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	4013      	ands	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a49      	ldr	r2, [pc, #292]	; (80027ec <HAL_GPIO_Init+0x2f0>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d019      	beq.n	80026fe <HAL_GPIO_Init+0x202>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a48      	ldr	r2, [pc, #288]	; (80027f0 <HAL_GPIO_Init+0x2f4>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_GPIO_Init+0x1fe>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a47      	ldr	r2, [pc, #284]	; (80027f4 <HAL_GPIO_Init+0x2f8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d00d      	beq.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a46      	ldr	r2, [pc, #280]	; (80027f8 <HAL_GPIO_Init+0x2fc>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d007      	beq.n	80026f2 <HAL_GPIO_Init+0x1f6>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a45      	ldr	r2, [pc, #276]	; (80027fc <HAL_GPIO_Init+0x300>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_GPIO_Init+0x1f2>
 80026ea:	2304      	movs	r3, #4
 80026ec:	e008      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026ee:	2307      	movs	r3, #7
 80026f0:	e006      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026f2:	2303      	movs	r3, #3
 80026f4:	e004      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026f6:	2302      	movs	r3, #2
 80026f8:	e002      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <HAL_GPIO_Init+0x204>
 80026fe:	2300      	movs	r3, #0
 8002700:	69fa      	ldr	r2, [r7, #28]
 8002702:	f002 0203 	and.w	r2, r2, #3
 8002706:	0092      	lsls	r2, r2, #2
 8002708:	4093      	lsls	r3, r2
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002710:	4935      	ldr	r1, [pc, #212]	; (80027e8 <HAL_GPIO_Init+0x2ec>)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	089b      	lsrs	r3, r3, #2
 8002716:	3302      	adds	r3, #2
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800271e:	4b38      	ldr	r3, [pc, #224]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	4313      	orrs	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002742:	4a2f      	ldr	r2, [pc, #188]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002748:	4b2d      	ldr	r3, [pc, #180]	; (8002800 <HAL_GPIO_Init+0x304>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	43db      	mvns	r3, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4013      	ands	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800276c:	4a24      	ldr	r2, [pc, #144]	; (8002800 <HAL_GPIO_Init+0x304>)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002772:	4b23      	ldr	r3, [pc, #140]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	43db      	mvns	r3, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4013      	ands	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002796:	4a1a      	ldr	r2, [pc, #104]	; (8002800 <HAL_GPIO_Init+0x304>)
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800279c:	4b18      	ldr	r3, [pc, #96]	; (8002800 <HAL_GPIO_Init+0x304>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	4313      	orrs	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027c0:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <HAL_GPIO_Init+0x304>)
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3301      	adds	r3, #1
 80027ca:	61fb      	str	r3, [r7, #28]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	2b0f      	cmp	r3, #15
 80027d0:	f67f aea2 	bls.w	8002518 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027d4:	bf00      	nop
 80027d6:	bf00      	nop
 80027d8:	3724      	adds	r7, #36	; 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40023800 	.word	0x40023800
 80027e8:	40013800 	.word	0x40013800
 80027ec:	40020000 	.word	0x40020000
 80027f0:	40020400 	.word	0x40020400
 80027f4:	40020800 	.word	0x40020800
 80027f8:	40020c00 	.word	0x40020c00
 80027fc:	40021000 	.word	0x40021000
 8002800:	40013c00 	.word	0x40013c00

08002804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	807b      	strh	r3, [r7, #2]
 8002810:	4613      	mov	r3, r2
 8002812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002814:	787b      	ldrb	r3, [r7, #1]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800281a:	887a      	ldrh	r2, [r7, #2]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002820:	e003      	b.n	800282a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002822:	887b      	ldrh	r3, [r7, #2]
 8002824:	041a      	lsls	r2, r3, #16
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	619a      	str	r2, [r3, #24]
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
	...

08002838 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e12b      	b.n	8002aa2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d106      	bne.n	8002864 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff f97a 	bl	8001b58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2224      	movs	r2, #36	; 0x24
 8002868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0201 	bic.w	r2, r2, #1
 800287a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800288a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800289a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800289c:	f002 fcb8 	bl	8005210 <HAL_RCC_GetPCLK1Freq>
 80028a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	4a81      	ldr	r2, [pc, #516]	; (8002aac <HAL_I2C_Init+0x274>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d807      	bhi.n	80028bc <HAL_I2C_Init+0x84>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4a80      	ldr	r2, [pc, #512]	; (8002ab0 <HAL_I2C_Init+0x278>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	bf94      	ite	ls
 80028b4:	2301      	movls	r3, #1
 80028b6:	2300      	movhi	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	e006      	b.n	80028ca <HAL_I2C_Init+0x92>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4a7d      	ldr	r2, [pc, #500]	; (8002ab4 <HAL_I2C_Init+0x27c>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	bf94      	ite	ls
 80028c4:	2301      	movls	r3, #1
 80028c6:	2300      	movhi	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e0e7      	b.n	8002aa2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4a78      	ldr	r2, [pc, #480]	; (8002ab8 <HAL_I2C_Init+0x280>)
 80028d6:	fba2 2303 	umull	r2, r3, r2, r3
 80028da:	0c9b      	lsrs	r3, r3, #18
 80028dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	4a6a      	ldr	r2, [pc, #424]	; (8002aac <HAL_I2C_Init+0x274>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d802      	bhi.n	800290c <HAL_I2C_Init+0xd4>
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	3301      	adds	r3, #1
 800290a:	e009      	b.n	8002920 <HAL_I2C_Init+0xe8>
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	4a69      	ldr	r2, [pc, #420]	; (8002abc <HAL_I2C_Init+0x284>)
 8002918:	fba2 2303 	umull	r2, r3, r2, r3
 800291c:	099b      	lsrs	r3, r3, #6
 800291e:	3301      	adds	r3, #1
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	430b      	orrs	r3, r1
 8002926:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002932:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	495c      	ldr	r1, [pc, #368]	; (8002aac <HAL_I2C_Init+0x274>)
 800293c:	428b      	cmp	r3, r1
 800293e:	d819      	bhi.n	8002974 <HAL_I2C_Init+0x13c>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	1e59      	subs	r1, r3, #1
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fbb1 f3f3 	udiv	r3, r1, r3
 800294e:	1c59      	adds	r1, r3, #1
 8002950:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002954:	400b      	ands	r3, r1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d00a      	beq.n	8002970 <HAL_I2C_Init+0x138>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	1e59      	subs	r1, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	fbb1 f3f3 	udiv	r3, r1, r3
 8002968:	3301      	adds	r3, #1
 800296a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800296e:	e051      	b.n	8002a14 <HAL_I2C_Init+0x1dc>
 8002970:	2304      	movs	r3, #4
 8002972:	e04f      	b.n	8002a14 <HAL_I2C_Init+0x1dc>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d111      	bne.n	80029a0 <HAL_I2C_Init+0x168>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	1e58      	subs	r0, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6859      	ldr	r1, [r3, #4]
 8002984:	460b      	mov	r3, r1
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	440b      	add	r3, r1
 800298a:	fbb0 f3f3 	udiv	r3, r0, r3
 800298e:	3301      	adds	r3, #1
 8002990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002994:	2b00      	cmp	r3, #0
 8002996:	bf0c      	ite	eq
 8002998:	2301      	moveq	r3, #1
 800299a:	2300      	movne	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	e012      	b.n	80029c6 <HAL_I2C_Init+0x18e>
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	1e58      	subs	r0, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6859      	ldr	r1, [r3, #4]
 80029a8:	460b      	mov	r3, r1
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	440b      	add	r3, r1
 80029ae:	0099      	lsls	r1, r3, #2
 80029b0:	440b      	add	r3, r1
 80029b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029b6:	3301      	adds	r3, #1
 80029b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029bc:	2b00      	cmp	r3, #0
 80029be:	bf0c      	ite	eq
 80029c0:	2301      	moveq	r3, #1
 80029c2:	2300      	movne	r3, #0
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_I2C_Init+0x196>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e022      	b.n	8002a14 <HAL_I2C_Init+0x1dc>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10e      	bne.n	80029f4 <HAL_I2C_Init+0x1bc>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1e58      	subs	r0, r3, #1
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6859      	ldr	r1, [r3, #4]
 80029de:	460b      	mov	r3, r1
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	440b      	add	r3, r1
 80029e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80029e8:	3301      	adds	r3, #1
 80029ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029f2:	e00f      	b.n	8002a14 <HAL_I2C_Init+0x1dc>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	1e58      	subs	r0, r3, #1
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6859      	ldr	r1, [r3, #4]
 80029fc:	460b      	mov	r3, r1
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	0099      	lsls	r1, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a14:	6879      	ldr	r1, [r7, #4]
 8002a16:	6809      	ldr	r1, [r1, #0]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69da      	ldr	r2, [r3, #28]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	431a      	orrs	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6911      	ldr	r1, [r2, #16]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	68d2      	ldr	r2, [r2, #12]
 8002a4e:	4311      	orrs	r1, r2
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	695a      	ldr	r2, [r3, #20]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	430a      	orrs	r2, r1
 8002a72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 0201 	orr.w	r2, r2, #1
 8002a82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	000186a0 	.word	0x000186a0
 8002ab0:	001e847f 	.word	0x001e847f
 8002ab4:	003d08ff 	.word	0x003d08ff
 8002ab8:	431bde83 	.word	0x431bde83
 8002abc:	10624dd3 	.word	0x10624dd3

08002ac0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af02      	add	r7, sp, #8
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	607a      	str	r2, [r7, #4]
 8002aca:	461a      	mov	r2, r3
 8002acc:	460b      	mov	r3, r1
 8002ace:	817b      	strh	r3, [r7, #10]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ad4:	f7ff fb6e 	bl	80021b4 <HAL_GetTick>
 8002ad8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b20      	cmp	r3, #32
 8002ae4:	f040 80e0 	bne.w	8002ca8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	2319      	movs	r3, #25
 8002aee:	2201      	movs	r2, #1
 8002af0:	4970      	ldr	r1, [pc, #448]	; (8002cb4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f001 fd3e 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002afe:	2302      	movs	r3, #2
 8002b00:	e0d3      	b.n	8002caa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d101      	bne.n	8002b10 <HAL_I2C_Master_Transmit+0x50>
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e0cc      	b.n	8002caa <HAL_I2C_Master_Transmit+0x1ea>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d007      	beq.n	8002b36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f042 0201 	orr.w	r2, r2, #1
 8002b34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2221      	movs	r2, #33	; 0x21
 8002b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2210      	movs	r2, #16
 8002b52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	893a      	ldrh	r2, [r7, #8]
 8002b66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	4a50      	ldr	r2, [pc, #320]	; (8002cb8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b76:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b78:	8979      	ldrh	r1, [r7, #10]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	6a3a      	ldr	r2, [r7, #32]
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f001 f982 	bl	8003e88 <I2C_MasterRequestWrite>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e08d      	b.n	8002caa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b8e:	2300      	movs	r3, #0
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ba4:	e066      	b.n	8002c74 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	6a39      	ldr	r1, [r7, #32]
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f001 fdb8 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00d      	beq.n	8002bd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	d107      	bne.n	8002bce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e06b      	b.n	8002caa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd6:	781a      	ldrb	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	1c5a      	adds	r2, r3, #1
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d11b      	bne.n	8002c48 <HAL_I2C_Master_Transmit+0x188>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d017      	beq.n	8002c48 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	3b01      	subs	r3, #1
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	6a39      	ldr	r1, [r7, #32]
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f001 fda8 	bl	80047a2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00d      	beq.n	8002c74 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	d107      	bne.n	8002c70 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c6e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e01a      	b.n	8002caa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d194      	bne.n	8002ba6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e000      	b.n	8002caa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ca8:	2302      	movs	r3, #2
  }
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	00100002 	.word	0x00100002
 8002cb8:	ffff0000 	.word	0xffff0000

08002cbc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b08c      	sub	sp, #48	; 0x30
 8002cc0:	af02      	add	r7, sp, #8
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	607a      	str	r2, [r7, #4]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	460b      	mov	r3, r1
 8002cca:	817b      	strh	r3, [r7, #10]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cd0:	f7ff fa70 	bl	80021b4 <HAL_GetTick>
 8002cd4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b20      	cmp	r3, #32
 8002ce0:	f040 820b 	bne.w	80030fa <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	2319      	movs	r3, #25
 8002cea:	2201      	movs	r2, #1
 8002cec:	497c      	ldr	r1, [pc, #496]	; (8002ee0 <HAL_I2C_Master_Receive+0x224>)
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f001 fc40 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	e1fe      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_I2C_Master_Receive+0x50>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e1f7      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d007      	beq.n	8002d32 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f042 0201 	orr.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2222      	movs	r2, #34	; 0x22
 8002d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2210      	movs	r2, #16
 8002d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	893a      	ldrh	r2, [r7, #8]
 8002d62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4a5c      	ldr	r2, [pc, #368]	; (8002ee4 <HAL_I2C_Master_Receive+0x228>)
 8002d72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d74:	8979      	ldrh	r1, [r7, #10]
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f001 f906 	bl	8003f8c <I2C_MasterRequestRead>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e1b8      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d113      	bne.n	8002dba <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d92:	2300      	movs	r3, #0
 8002d94:	623b      	str	r3, [r7, #32]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	623b      	str	r3, [r7, #32]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	623b      	str	r3, [r7, #32]
 8002da6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	e18c      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d11b      	bne.n	8002dfa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	61fb      	str	r3, [r7, #28]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	61fb      	str	r3, [r7, #28]
 8002de6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	e16c      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d11b      	bne.n	8002e3a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e22:	2300      	movs	r3, #0
 8002e24:	61bb      	str	r3, [r7, #24]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	61bb      	str	r3, [r7, #24]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	61bb      	str	r3, [r7, #24]
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	e14c      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002e60:	e138      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	f200 80f1 	bhi.w	800304e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d123      	bne.n	8002ebc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f001 fcd3 	bl	8004824 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e139      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	691a      	ldr	r2, [r3, #16]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002eba:	e10b      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d14e      	bne.n	8002f62 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eca:	2200      	movs	r2, #0
 8002ecc:	4906      	ldr	r1, [pc, #24]	; (8002ee8 <HAL_I2C_Master_Receive+0x22c>)
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f001 fb50 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d008      	beq.n	8002eec <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e10e      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
 8002ede:	bf00      	nop
 8002ee0:	00100002 	.word	0x00100002
 8002ee4:	ffff0000 	.word	0xffff0000
 8002ee8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002efa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	691a      	ldr	r2, [r3, #16]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	b29a      	uxth	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691a      	ldr	r2, [r3, #16]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f60:	e0b8      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f68:	2200      	movs	r2, #0
 8002f6a:	4966      	ldr	r1, [pc, #408]	; (8003104 <HAL_I2C_Master_Receive+0x448>)
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f001 fb01 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0bf      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	691a      	ldr	r2, [r3, #16]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9e:	1c5a      	adds	r2, r3, #1
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	494f      	ldr	r1, [pc, #316]	; (8003104 <HAL_I2C_Master_Receive+0x448>)
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f001 fad3 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e091      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fe6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	691a      	ldr	r2, [r3, #16]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	1c5a      	adds	r2, r3, #1
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003004:	3b01      	subs	r3, #1
 8003006:	b29a      	uxth	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	b2d2      	uxtb	r2, r2
 8003026:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	1c5a      	adds	r2, r3, #1
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003042:	b29b      	uxth	r3, r3
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800304c:	e042      	b.n	80030d4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800304e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003050:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f001 fbe6 	bl	8004824 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e04c      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	691a      	ldr	r2, [r3, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d118      	bne.n	80030d4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	1c5a      	adds	r2, r3, #1
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f47f aec2 	bne.w	8002e62 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	e000      	b.n	80030fc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80030fa:	2302      	movs	r3, #2
  }
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3728      	adds	r7, #40	; 0x28
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	00010004 	.word	0x00010004

08003108 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b088      	sub	sp, #32
 800310c:	af02      	add	r7, sp, #8
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	4608      	mov	r0, r1
 8003112:	4611      	mov	r1, r2
 8003114:	461a      	mov	r2, r3
 8003116:	4603      	mov	r3, r0
 8003118:	817b      	strh	r3, [r7, #10]
 800311a:	460b      	mov	r3, r1
 800311c:	813b      	strh	r3, [r7, #8]
 800311e:	4613      	mov	r3, r2
 8003120:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003122:	f7ff f847 	bl	80021b4 <HAL_GetTick>
 8003126:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b20      	cmp	r3, #32
 8003132:	f040 80d9 	bne.w	80032e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	2319      	movs	r3, #25
 800313c:	2201      	movs	r2, #1
 800313e:	496d      	ldr	r1, [pc, #436]	; (80032f4 <HAL_I2C_Mem_Write+0x1ec>)
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f001 fa17 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800314c:	2302      	movs	r3, #2
 800314e:	e0cc      	b.n	80032ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003156:	2b01      	cmp	r3, #1
 8003158:	d101      	bne.n	800315e <HAL_I2C_Mem_Write+0x56>
 800315a:	2302      	movs	r3, #2
 800315c:	e0c5      	b.n	80032ea <HAL_I2C_Mem_Write+0x1e2>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b01      	cmp	r3, #1
 8003172:	d007      	beq.n	8003184 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0201 	orr.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003192:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2221      	movs	r2, #33	; 0x21
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2240      	movs	r2, #64	; 0x40
 80031a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a3a      	ldr	r2, [r7, #32]
 80031ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80031b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4a4d      	ldr	r2, [pc, #308]	; (80032f8 <HAL_I2C_Mem_Write+0x1f0>)
 80031c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031c6:	88f8      	ldrh	r0, [r7, #6]
 80031c8:	893a      	ldrh	r2, [r7, #8]
 80031ca:	8979      	ldrh	r1, [r7, #10]
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	9301      	str	r3, [sp, #4]
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	4603      	mov	r3, r0
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 ffa6 	bl	8004128 <I2C_RequestMemoryWrite>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d052      	beq.n	8003288 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e081      	b.n	80032ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f001 fa98 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d107      	bne.n	800320e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800320c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e06b      	b.n	80032ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	781a      	ldrb	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b04      	cmp	r3, #4
 800324e:	d11b      	bne.n	8003288 <HAL_I2C_Mem_Write+0x180>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003254:	2b00      	cmp	r3, #0
 8003256:	d017      	beq.n	8003288 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	781a      	ldrb	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003272:	3b01      	subs	r3, #1
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327e:	b29b      	uxth	r3, r3
 8003280:	3b01      	subs	r3, #1
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1aa      	bne.n	80031e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f001 fa84 	bl	80047a2 <I2C_WaitOnBTFFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00d      	beq.n	80032bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	d107      	bne.n	80032b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e016      	b.n	80032ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	e000      	b.n	80032ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80032e8:	2302      	movs	r3, #2
  }
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	00100002 	.word	0x00100002
 80032f8:	ffff0000 	.word	0xffff0000

080032fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b08c      	sub	sp, #48	; 0x30
 8003300:	af02      	add	r7, sp, #8
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	4608      	mov	r0, r1
 8003306:	4611      	mov	r1, r2
 8003308:	461a      	mov	r2, r3
 800330a:	4603      	mov	r3, r0
 800330c:	817b      	strh	r3, [r7, #10]
 800330e:	460b      	mov	r3, r1
 8003310:	813b      	strh	r3, [r7, #8]
 8003312:	4613      	mov	r3, r2
 8003314:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003316:	f7fe ff4d 	bl	80021b4 <HAL_GetTick>
 800331a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b20      	cmp	r3, #32
 8003326:	f040 8208 	bne.w	800373a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800332a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	2319      	movs	r3, #25
 8003330:	2201      	movs	r2, #1
 8003332:	497b      	ldr	r1, [pc, #492]	; (8003520 <HAL_I2C_Mem_Read+0x224>)
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f001 f91d 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003340:	2302      	movs	r3, #2
 8003342:	e1fb      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800334a:	2b01      	cmp	r3, #1
 800334c:	d101      	bne.n	8003352 <HAL_I2C_Mem_Read+0x56>
 800334e:	2302      	movs	r3, #2
 8003350:	e1f4      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b01      	cmp	r3, #1
 8003366:	d007      	beq.n	8003378 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003386:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2222      	movs	r2, #34	; 0x22
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2240      	movs	r2, #64	; 0x40
 8003394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80033a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	4a5b      	ldr	r2, [pc, #364]	; (8003524 <HAL_I2C_Mem_Read+0x228>)
 80033b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033ba:	88f8      	ldrh	r0, [r7, #6]
 80033bc:	893a      	ldrh	r2, [r7, #8]
 80033be:	8979      	ldrh	r1, [r7, #10]
 80033c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c2:	9301      	str	r3, [sp, #4]
 80033c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	4603      	mov	r3, r0
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 ff42 	bl	8004254 <I2C_RequestMemoryRead>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e1b0      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d113      	bne.n	800340a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033e2:	2300      	movs	r3, #0
 80033e4:	623b      	str	r3, [r7, #32]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	623b      	str	r3, [r7, #32]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	623b      	str	r3, [r7, #32]
 80033f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	e184      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340e:	2b01      	cmp	r3, #1
 8003410:	d11b      	bne.n	800344a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003420:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003422:	2300      	movs	r3, #0
 8003424:	61fb      	str	r3, [r7, #28]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	61fb      	str	r3, [r7, #28]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	61fb      	str	r3, [r7, #28]
 8003436:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e164      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344e:	2b02      	cmp	r3, #2
 8003450:	d11b      	bne.n	800348a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003460:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003470:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003472:	2300      	movs	r3, #0
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	61bb      	str	r3, [r7, #24]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	61bb      	str	r3, [r7, #24]
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	e144      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	617b      	str	r3, [r7, #20]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034a0:	e138      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	f200 80f1 	bhi.w	800368e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d123      	bne.n	80034fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f001 f9b3 	bl	8004824 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e139      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	691a      	ldr	r2, [r3, #16]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034fa:	e10b      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003500:	2b02      	cmp	r3, #2
 8003502:	d14e      	bne.n	80035a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800350a:	2200      	movs	r2, #0
 800350c:	4906      	ldr	r1, [pc, #24]	; (8003528 <HAL_I2C_Mem_Read+0x22c>)
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f001 f830 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e10e      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
 800351e:	bf00      	nop
 8003520:	00100002 	.word	0x00100002
 8003524:	ffff0000 	.word	0xffff0000
 8003528:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800353a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	b2d2      	uxtb	r2, r2
 8003548:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	1c5a      	adds	r2, r3, #1
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003558:	3b01      	subs	r3, #1
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003564:	b29b      	uxth	r3, r3
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	691a      	ldr	r2, [r3, #16]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003580:	1c5a      	adds	r2, r3, #1
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003596:	b29b      	uxth	r3, r3
 8003598:	3b01      	subs	r3, #1
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035a0:	e0b8      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	2200      	movs	r2, #0
 80035aa:	4966      	ldr	r1, [pc, #408]	; (8003744 <HAL_I2C_Mem_Read+0x448>)
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 ffe1 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0bf      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	b2d2      	uxtb	r2, r2
 80035d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	3b01      	subs	r3, #1
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003604:	2200      	movs	r2, #0
 8003606:	494f      	ldr	r1, [pc, #316]	; (8003744 <HAL_I2C_Mem_Read+0x448>)
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 ffb3 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e091      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003626:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	b2d2      	uxtb	r2, r2
 8003666:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800368c:	e042      	b.n	8003714 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800368e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003690:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f001 f8c6 	bl	8004824 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e04c      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	691a      	ldr	r2, [r3, #16]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	b2d2      	uxtb	r2, r2
 80036ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	f003 0304 	and.w	r3, r3, #4
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d118      	bne.n	8003714 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	691a      	ldr	r2, [r3, #16]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	b2d2      	uxtb	r2, r2
 80036ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fe:	3b01      	subs	r3, #1
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003718:	2b00      	cmp	r3, #0
 800371a:	f47f aec2 	bne.w	80034a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2220      	movs	r2, #32
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003736:	2300      	movs	r3, #0
 8003738:	e000      	b.n	800373c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800373a:	2302      	movs	r3, #2
  }
}
 800373c:	4618      	mov	r0, r3
 800373e:	3728      	adds	r7, #40	; 0x28
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	00010004 	.word	0x00010004

08003748 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08a      	sub	sp, #40	; 0x28
 800374c:	af02      	add	r7, sp, #8
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	607a      	str	r2, [r7, #4]
 8003752:	603b      	str	r3, [r7, #0]
 8003754:	460b      	mov	r3, r1
 8003756:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003758:	f7fe fd2c 	bl	80021b4 <HAL_GetTick>
 800375c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800375e:	2300      	movs	r3, #0
 8003760:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b20      	cmp	r3, #32
 800376c:	f040 8111 	bne.w	8003992 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	2319      	movs	r3, #25
 8003776:	2201      	movs	r2, #1
 8003778:	4988      	ldr	r1, [pc, #544]	; (800399c <HAL_I2C_IsDeviceReady+0x254>)
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 fefa 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003786:	2302      	movs	r3, #2
 8003788:	e104      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003790:	2b01      	cmp	r3, #1
 8003792:	d101      	bne.n	8003798 <HAL_I2C_IsDeviceReady+0x50>
 8003794:	2302      	movs	r3, #2
 8003796:	e0fd      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d007      	beq.n	80037be <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0201 	orr.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2224      	movs	r2, #36	; 0x24
 80037d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4a70      	ldr	r2, [pc, #448]	; (80039a0 <HAL_I2C_IsDeviceReady+0x258>)
 80037e0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037f0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 feb8 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00d      	beq.n	8003826 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003814:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003818:	d103      	bne.n	8003822 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003820:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e0b6      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003826:	897b      	ldrh	r3, [r7, #10]
 8003828:	b2db      	uxtb	r3, r3
 800382a:	461a      	mov	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003834:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003836:	f7fe fcbd 	bl	80021b4 <HAL_GetTick>
 800383a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b02      	cmp	r3, #2
 8003848:	bf0c      	ite	eq
 800384a:	2301      	moveq	r3, #1
 800384c:	2300      	movne	r3, #0
 800384e:	b2db      	uxtb	r3, r3
 8003850:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003860:	bf0c      	ite	eq
 8003862:	2301      	moveq	r3, #1
 8003864:	2300      	movne	r3, #0
 8003866:	b2db      	uxtb	r3, r3
 8003868:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800386a:	e025      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800386c:	f7fe fca2 	bl	80021b4 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	429a      	cmp	r2, r3
 800387a:	d302      	bcc.n	8003882 <HAL_I2C_IsDeviceReady+0x13a>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d103      	bne.n	800388a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	22a0      	movs	r2, #160	; 0xa0
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	f003 0302 	and.w	r3, r3, #2
 8003894:	2b02      	cmp	r3, #2
 8003896:	bf0c      	ite	eq
 8003898:	2301      	moveq	r3, #1
 800389a:	2300      	movne	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2ba0      	cmp	r3, #160	; 0xa0
 80038c2:	d005      	beq.n	80038d0 <HAL_I2C_IsDeviceReady+0x188>
 80038c4:	7dfb      	ldrb	r3, [r7, #23]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <HAL_I2C_IsDeviceReady+0x188>
 80038ca:	7dbb      	ldrb	r3, [r7, #22]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0cd      	beq.n	800386c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d129      	bne.n	800393a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	613b      	str	r3, [r7, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	2319      	movs	r3, #25
 8003912:	2201      	movs	r2, #1
 8003914:	4921      	ldr	r1, [pc, #132]	; (800399c <HAL_I2C_IsDeviceReady+0x254>)
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 fe2c 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e036      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	e02c      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003948:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003952:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	2319      	movs	r3, #25
 800395a:	2201      	movs	r2, #1
 800395c:	490f      	ldr	r1, [pc, #60]	; (800399c <HAL_I2C_IsDeviceReady+0x254>)
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 fe08 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e012      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	3301      	adds	r3, #1
 8003972:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	429a      	cmp	r2, r3
 800397a:	f4ff af32 	bcc.w	80037e2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003992:	2302      	movs	r3, #2
  }
}
 8003994:	4618      	mov	r0, r3
 8003996:	3720      	adds	r7, #32
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	00100002 	.word	0x00100002
 80039a0:	ffff0000 	.word	0xffff0000

080039a4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08a      	sub	sp, #40	; 0x28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80039bc:	2300      	movs	r3, #0
 80039be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039c6:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039c8:	6a3b      	ldr	r3, [r7, #32]
 80039ca:	0a1b      	lsrs	r3, r3, #8
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00e      	beq.n	80039f2 <HAL_I2C_ER_IRQHandler+0x4e>
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	0a1b      	lsrs	r3, r3, #8
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d008      	beq.n	80039f2 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80039f0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	0a5b      	lsrs	r3, r3, #9
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00e      	beq.n	8003a1c <HAL_I2C_ER_IRQHandler+0x78>
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	0a1b      	lsrs	r3, r3, #8
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d008      	beq.n	8003a1c <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	f043 0302 	orr.w	r3, r3, #2
 8003a10:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003a1a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	0a9b      	lsrs	r3, r3, #10
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d03f      	beq.n	8003aa8 <HAL_I2C_ER_IRQHandler+0x104>
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	0a1b      	lsrs	r3, r3, #8
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d039      	beq.n	8003aa8 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003a34:	7efb      	ldrb	r3, [r7, #27]
 8003a36:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a46:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003a4e:	7ebb      	ldrb	r3, [r7, #26]
 8003a50:	2b20      	cmp	r3, #32
 8003a52:	d112      	bne.n	8003a7a <HAL_I2C_ER_IRQHandler+0xd6>
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10f      	bne.n	8003a7a <HAL_I2C_ER_IRQHandler+0xd6>
 8003a5a:	7cfb      	ldrb	r3, [r7, #19]
 8003a5c:	2b21      	cmp	r3, #33	; 0x21
 8003a5e:	d008      	beq.n	8003a72 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003a60:	7cfb      	ldrb	r3, [r7, #19]
 8003a62:	2b29      	cmp	r3, #41	; 0x29
 8003a64:	d005      	beq.n	8003a72 <HAL_I2C_ER_IRQHandler+0xce>
 8003a66:	7cfb      	ldrb	r3, [r7, #19]
 8003a68:	2b28      	cmp	r3, #40	; 0x28
 8003a6a:	d106      	bne.n	8003a7a <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2b21      	cmp	r3, #33	; 0x21
 8003a70:	d103      	bne.n	8003a7a <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f866 	bl	8003b44 <I2C_Slave_AF>
 8003a78:	e016      	b.n	8003aa8 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a82:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a86:	f043 0304 	orr.w	r3, r3, #4
 8003a8a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a8c:	7efb      	ldrb	r3, [r7, #27]
 8003a8e:	2b10      	cmp	r3, #16
 8003a90:	d002      	beq.n	8003a98 <HAL_I2C_ER_IRQHandler+0xf4>
 8003a92:	7efb      	ldrb	r3, [r7, #27]
 8003a94:	2b40      	cmp	r3, #64	; 0x40
 8003a96:	d107      	bne.n	8003aa8 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aa6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	0adb      	lsrs	r3, r3, #11
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00e      	beq.n	8003ad2 <HAL_I2C_ER_IRQHandler+0x12e>
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	0a1b      	lsrs	r3, r3, #8
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	f043 0308 	orr.w	r3, r3, #8
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003ad0:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f89d 	bl	8003c24 <I2C_ITError>
  }
}
 8003aea:	bf00      	nop
 8003aec:	3728      	adds	r7, #40	; 0x28
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b083      	sub	sp, #12
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003b0e:	bf00      	nop
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr

08003b1a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b083      	sub	sp, #12
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b52:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d002      	beq.n	8003b66 <I2C_Slave_AF+0x22>
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	d129      	bne.n	8003bba <I2C_Slave_AF+0x76>
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
 8003b68:	2b28      	cmp	r3, #40	; 0x28
 8003b6a:	d126      	bne.n	8003bba <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a2c      	ldr	r2, [pc, #176]	; (8003c20 <I2C_Slave_AF+0xdc>)
 8003b70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b80:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b8a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b9a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7ff ffa7 	bl	8003b06 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003bb8:	e02e      	b.n	8003c18 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
 8003bbc:	2b21      	cmp	r3, #33	; 0x21
 8003bbe:	d126      	bne.n	8003c0e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a17      	ldr	r2, [pc, #92]	; (8003c20 <I2C_Slave_AF+0xdc>)
 8003bc4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2221      	movs	r2, #33	; 0x21
 8003bca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003bea:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bf4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c04:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff ff73 	bl	8003af2 <HAL_I2C_SlaveTxCpltCallback>
}
 8003c0c:	e004      	b.n	8003c18 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c16:	615a      	str	r2, [r3, #20]
}
 8003c18:	bf00      	nop
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	ffff0000 	.word	0xffff0000

08003c24 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c32:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c3a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c3c:	7bbb      	ldrb	r3, [r7, #14]
 8003c3e:	2b10      	cmp	r3, #16
 8003c40:	d002      	beq.n	8003c48 <I2C_ITError+0x24>
 8003c42:	7bbb      	ldrb	r3, [r7, #14]
 8003c44:	2b40      	cmp	r3, #64	; 0x40
 8003c46:	d10a      	bne.n	8003c5e <I2C_ITError+0x3a>
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
 8003c4a:	2b22      	cmp	r3, #34	; 0x22
 8003c4c:	d107      	bne.n	8003c5e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c5c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c64:	2b28      	cmp	r3, #40	; 0x28
 8003c66:	d107      	bne.n	8003c78 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2228      	movs	r2, #40	; 0x28
 8003c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003c76:	e015      	b.n	8003ca4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c86:	d00a      	beq.n	8003c9e <I2C_ITError+0x7a>
 8003c88:	7bfb      	ldrb	r3, [r7, #15]
 8003c8a:	2b60      	cmp	r3, #96	; 0x60
 8003c8c:	d007      	beq.n	8003c9e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cb2:	d162      	bne.n	8003d7a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cc2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d020      	beq.n	8003d14 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cd6:	4a6a      	ldr	r2, [pc, #424]	; (8003e80 <I2C_ITError+0x25c>)
 8003cd8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fe fbea 	bl	80024b8 <HAL_DMA_Abort_IT>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 8089 	beq.w	8003dfe <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0201 	bic.w	r2, r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d0e:	4610      	mov	r0, r2
 8003d10:	4798      	blx	r3
 8003d12:	e074      	b.n	8003dfe <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d18:	4a59      	ldr	r2, [pc, #356]	; (8003e80 <I2C_ITError+0x25c>)
 8003d1a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fe fbc9 	bl	80024b8 <HAL_DMA_Abort_IT>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d068      	beq.n	8003dfe <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d36:	2b40      	cmp	r3, #64	; 0x40
 8003d38:	d10b      	bne.n	8003d52 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d44:	b2d2      	uxtb	r2, r2
 8003d46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	1c5a      	adds	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0201 	bic.w	r2, r2, #1
 8003d60:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d74:	4610      	mov	r0, r2
 8003d76:	4798      	blx	r3
 8003d78:	e041      	b.n	8003dfe <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b60      	cmp	r3, #96	; 0x60
 8003d84:	d125      	bne.n	8003dd2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9e:	2b40      	cmp	r3, #64	; 0x40
 8003da0:	d10b      	bne.n	8003dba <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dac:	b2d2      	uxtb	r2, r2
 8003dae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db4:	1c5a      	adds	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0201 	bic.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff feaf 	bl	8003b2e <HAL_I2C_AbortCpltCallback>
 8003dd0:	e015      	b.n	8003dfe <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ddc:	2b40      	cmp	r3, #64	; 0x40
 8003dde:	d10b      	bne.n	8003df8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	691a      	ldr	r2, [r3, #16]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dea:	b2d2      	uxtb	r2, r2
 8003dec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df2:	1c5a      	adds	r2, r3, #1
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff fe8e 	bl	8003b1a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10e      	bne.n	8003e2c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d109      	bne.n	8003e2c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d104      	bne.n	8003e2c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d007      	beq.n	8003e3c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e3a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e42:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b04      	cmp	r3, #4
 8003e4e:	d113      	bne.n	8003e78 <I2C_ITError+0x254>
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	2b28      	cmp	r3, #40	; 0x28
 8003e54:	d110      	bne.n	8003e78 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a0a      	ldr	r2, [pc, #40]	; (8003e84 <I2C_ITError+0x260>)
 8003e5a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7ff fe47 	bl	8003b06 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003e78:	bf00      	nop
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	08004425 	.word	0x08004425
 8003e84:	ffff0000 	.word	0xffff0000

08003e88 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b088      	sub	sp, #32
 8003e8c:	af02      	add	r7, sp, #8
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	607a      	str	r2, [r7, #4]
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	460b      	mov	r3, r1
 8003e96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	d006      	beq.n	8003eb2 <I2C_MasterRequestWrite+0x2a>
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d003      	beq.n	8003eb2 <I2C_MasterRequestWrite+0x2a>
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003eb0:	d108      	bne.n	8003ec4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	e00b      	b.n	8003edc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec8:	2b12      	cmp	r3, #18
 8003eca:	d107      	bne.n	8003edc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003eda:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fb43 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00d      	beq.n	8003f10 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f02:	d103      	bne.n	8003f0c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f0a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e035      	b.n	8003f7c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f18:	d108      	bne.n	8003f2c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f1a:	897b      	ldrh	r3, [r7, #10]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f28:	611a      	str	r2, [r3, #16]
 8003f2a:	e01b      	b.n	8003f64 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f2c:	897b      	ldrh	r3, [r7, #10]
 8003f2e:	11db      	asrs	r3, r3, #7
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	f003 0306 	and.w	r3, r3, #6
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	f063 030f 	orn	r3, r3, #15
 8003f3c:	b2da      	uxtb	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	490e      	ldr	r1, [pc, #56]	; (8003f84 <I2C_MasterRequestWrite+0xfc>)
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 fb69 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e010      	b.n	8003f7c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f5a:	897b      	ldrh	r3, [r7, #10]
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	4907      	ldr	r1, [pc, #28]	; (8003f88 <I2C_MasterRequestWrite+0x100>)
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fb59 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e000      	b.n	8003f7c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3718      	adds	r7, #24
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	00010008 	.word	0x00010008
 8003f88:	00010002 	.word	0x00010002

08003f8c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b088      	sub	sp, #32
 8003f90:	af02      	add	r7, sp, #8
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	607a      	str	r2, [r7, #4]
 8003f96:	603b      	str	r3, [r7, #0]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fb0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	2b08      	cmp	r3, #8
 8003fb6:	d006      	beq.n	8003fc6 <I2C_MasterRequestRead+0x3a>
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d003      	beq.n	8003fc6 <I2C_MasterRequestRead+0x3a>
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fc4:	d108      	bne.n	8003fd8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	e00b      	b.n	8003ff0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fdc:	2b11      	cmp	r3, #17
 8003fde:	d107      	bne.n	8003ff0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f000 fab9 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00d      	beq.n	8004024 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004016:	d103      	bne.n	8004020 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800401e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e079      	b.n	8004118 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800402c:	d108      	bne.n	8004040 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800402e:	897b      	ldrh	r3, [r7, #10]
 8004030:	b2db      	uxtb	r3, r3
 8004032:	f043 0301 	orr.w	r3, r3, #1
 8004036:	b2da      	uxtb	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	611a      	str	r2, [r3, #16]
 800403e:	e05f      	b.n	8004100 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004040:	897b      	ldrh	r3, [r7, #10]
 8004042:	11db      	asrs	r3, r3, #7
 8004044:	b2db      	uxtb	r3, r3
 8004046:	f003 0306 	and.w	r3, r3, #6
 800404a:	b2db      	uxtb	r3, r3
 800404c:	f063 030f 	orn	r3, r3, #15
 8004050:	b2da      	uxtb	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	4930      	ldr	r1, [pc, #192]	; (8004120 <I2C_MasterRequestRead+0x194>)
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 fadf 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e054      	b.n	8004118 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800406e:	897b      	ldrh	r3, [r7, #10]
 8004070:	b2da      	uxtb	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	4929      	ldr	r1, [pc, #164]	; (8004124 <I2C_MasterRequestRead+0x198>)
 800407e:	68f8      	ldr	r0, [r7, #12]
 8004080:	f000 facf 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d001      	beq.n	800408e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e044      	b.n	8004118 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800408e:	2300      	movs	r3, #0
 8004090:	613b      	str	r3, [r7, #16]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	613b      	str	r3, [r7, #16]
 80040a2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040b2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 fa57 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00d      	beq.n	80040e8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040da:	d103      	bne.n	80040e4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e017      	b.n	8004118 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80040e8:	897b      	ldrh	r3, [r7, #10]
 80040ea:	11db      	asrs	r3, r3, #7
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	f003 0306 	and.w	r3, r3, #6
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	f063 030e 	orn	r3, r3, #14
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	4907      	ldr	r1, [pc, #28]	; (8004124 <I2C_MasterRequestRead+0x198>)
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 fa8b 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	00010008 	.word	0x00010008
 8004124:	00010002 	.word	0x00010002

08004128 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b088      	sub	sp, #32
 800412c:	af02      	add	r7, sp, #8
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	4608      	mov	r0, r1
 8004132:	4611      	mov	r1, r2
 8004134:	461a      	mov	r2, r3
 8004136:	4603      	mov	r3, r0
 8004138:	817b      	strh	r3, [r7, #10]
 800413a:	460b      	mov	r3, r1
 800413c:	813b      	strh	r3, [r7, #8]
 800413e:	4613      	mov	r3, r2
 8004140:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004150:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	6a3b      	ldr	r3, [r7, #32]
 8004158:	2200      	movs	r2, #0
 800415a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 fa08 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00d      	beq.n	8004186 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004178:	d103      	bne.n	8004182 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004180:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e05f      	b.n	8004246 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004186:	897b      	ldrh	r3, [r7, #10]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	461a      	mov	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004194:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	6a3a      	ldr	r2, [r7, #32]
 800419a:	492d      	ldr	r1, [pc, #180]	; (8004250 <I2C_RequestMemoryWrite+0x128>)
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 fa40 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e04c      	b.n	8004246 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ac:	2300      	movs	r3, #0
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	617b      	str	r3, [r7, #20]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c4:	6a39      	ldr	r1, [r7, #32]
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f000 faaa 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00d      	beq.n	80041ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d107      	bne.n	80041ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e02b      	b.n	8004246 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041ee:	88fb      	ldrh	r3, [r7, #6]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d105      	bne.n	8004200 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041f4:	893b      	ldrh	r3, [r7, #8]
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	611a      	str	r2, [r3, #16]
 80041fe:	e021      	b.n	8004244 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004200:	893b      	ldrh	r3, [r7, #8]
 8004202:	0a1b      	lsrs	r3, r3, #8
 8004204:	b29b      	uxth	r3, r3
 8004206:	b2da      	uxtb	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800420e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004210:	6a39      	ldr	r1, [r7, #32]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 fa84 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	2b04      	cmp	r3, #4
 8004224:	d107      	bne.n	8004236 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004234:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e005      	b.n	8004246 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800423a:	893b      	ldrh	r3, [r7, #8]
 800423c:	b2da      	uxtb	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	00010002 	.word	0x00010002

08004254 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b088      	sub	sp, #32
 8004258:	af02      	add	r7, sp, #8
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	4608      	mov	r0, r1
 800425e:	4611      	mov	r1, r2
 8004260:	461a      	mov	r2, r3
 8004262:	4603      	mov	r3, r0
 8004264:	817b      	strh	r3, [r7, #10]
 8004266:	460b      	mov	r3, r1
 8004268:	813b      	strh	r3, [r7, #8]
 800426a:	4613      	mov	r3, r2
 800426c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800427c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800428c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800428e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004290:	9300      	str	r3, [sp, #0]
 8004292:	6a3b      	ldr	r3, [r7, #32]
 8004294:	2200      	movs	r2, #0
 8004296:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 f96a 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00d      	beq.n	80042c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042b4:	d103      	bne.n	80042be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e0aa      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042c2:	897b      	ldrh	r3, [r7, #10]
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	461a      	mov	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d4:	6a3a      	ldr	r2, [r7, #32]
 80042d6:	4952      	ldr	r1, [pc, #328]	; (8004420 <I2C_RequestMemoryRead+0x1cc>)
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f9a2 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e097      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042e8:	2300      	movs	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004300:	6a39      	ldr	r1, [r7, #32]
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f000 fa0c 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00d      	beq.n	800432a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	2b04      	cmp	r3, #4
 8004314:	d107      	bne.n	8004326 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004324:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e076      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d105      	bne.n	800433c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004330:	893b      	ldrh	r3, [r7, #8]
 8004332:	b2da      	uxtb	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	611a      	str	r2, [r3, #16]
 800433a:	e021      	b.n	8004380 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800433c:	893b      	ldrh	r3, [r7, #8]
 800433e:	0a1b      	lsrs	r3, r3, #8
 8004340:	b29b      	uxth	r3, r3
 8004342:	b2da      	uxtb	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800434a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800434c:	6a39      	ldr	r1, [r7, #32]
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 f9e6 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00d      	beq.n	8004376 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	2b04      	cmp	r3, #4
 8004360:	d107      	bne.n	8004372 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004370:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e050      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004376:	893b      	ldrh	r3, [r7, #8]
 8004378:	b2da      	uxtb	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004382:	6a39      	ldr	r1, [r7, #32]
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f9cb 	bl	8004720 <I2C_WaitOnTXEFlagUntilTimeout>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00d      	beq.n	80043ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004394:	2b04      	cmp	r3, #4
 8004396:	d107      	bne.n	80043a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e035      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f8d3 	bl	8004574 <I2C_WaitOnFlagUntilTimeout>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00d      	beq.n	80043f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043e2:	d103      	bne.n	80043ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e013      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043f0:	897b      	ldrh	r3, [r7, #10]
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	f043 0301 	orr.w	r3, r3, #1
 80043f8:	b2da      	uxtb	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004402:	6a3a      	ldr	r2, [r7, #32]
 8004404:	4906      	ldr	r1, [pc, #24]	; (8004420 <I2C_RequestMemoryRead+0x1cc>)
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f90b 	bl	8004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3718      	adds	r7, #24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	00010002 	.word	0x00010002

08004424 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004434:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800443c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800443e:	4b4b      	ldr	r3, [pc, #300]	; (800456c <I2C_DMAAbort+0x148>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	08db      	lsrs	r3, r3, #3
 8004444:	4a4a      	ldr	r2, [pc, #296]	; (8004570 <I2C_DMAAbort+0x14c>)
 8004446:	fba2 2303 	umull	r2, r3, r2, r3
 800444a:	0a1a      	lsrs	r2, r3, #8
 800444c:	4613      	mov	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4413      	add	r3, r2
 8004452:	00da      	lsls	r2, r3, #3
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	f043 0220 	orr.w	r2, r3, #32
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800446a:	e00a      	b.n	8004482 <I2C_DMAAbort+0x5e>
    }
    count--;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	3b01      	subs	r3, #1
 8004470:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800447c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004480:	d0ea      	beq.n	8004458 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004486:	2b00      	cmp	r3, #0
 8004488:	d003      	beq.n	8004492 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800448e:	2200      	movs	r2, #0
 8004490:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449e:	2200      	movs	r2, #0
 80044a0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044b0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	2200      	movs	r2, #0
 80044b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c4:	2200      	movs	r2, #0
 80044c6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d4:	2200      	movs	r2, #0
 80044d6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0201 	bic.w	r2, r2, #1
 80044e6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b60      	cmp	r3, #96	; 0x60
 80044f2:	d10e      	bne.n	8004512 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	2200      	movs	r2, #0
 8004508:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800450a:	6978      	ldr	r0, [r7, #20]
 800450c:	f7ff fb0f 	bl	8003b2e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004510:	e027      	b.n	8004562 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004512:	7cfb      	ldrb	r3, [r7, #19]
 8004514:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004518:	2b28      	cmp	r3, #40	; 0x28
 800451a:	d117      	bne.n	800454c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800453a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2200      	movs	r2, #0
 8004540:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2228      	movs	r2, #40	; 0x28
 8004546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800454a:	e007      	b.n	800455c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800455c:	6978      	ldr	r0, [r7, #20]
 800455e:	f7ff fadc 	bl	8003b1a <HAL_I2C_ErrorCallback>
}
 8004562:	bf00      	nop
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000000 	.word	0x20000000
 8004570:	14f8b589 	.word	0x14f8b589

08004574 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	603b      	str	r3, [r7, #0]
 8004580:	4613      	mov	r3, r2
 8004582:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004584:	e025      	b.n	80045d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800458c:	d021      	beq.n	80045d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458e:	f7fd fe11 	bl	80021b4 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d302      	bcc.n	80045a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d116      	bne.n	80045d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	f043 0220 	orr.w	r2, r3, #32
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e023      	b.n	800461a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	0c1b      	lsrs	r3, r3, #16
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d10d      	bne.n	80045f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	43da      	mvns	r2, r3
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	4013      	ands	r3, r2
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	bf0c      	ite	eq
 80045ee:	2301      	moveq	r3, #1
 80045f0:	2300      	movne	r3, #0
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	461a      	mov	r2, r3
 80045f6:	e00c      	b.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	43da      	mvns	r2, r3
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	4013      	ands	r3, r2
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	bf0c      	ite	eq
 800460a:	2301      	moveq	r3, #1
 800460c:	2300      	movne	r3, #0
 800460e:	b2db      	uxtb	r3, r3
 8004610:	461a      	mov	r2, r3
 8004612:	79fb      	ldrb	r3, [r7, #7]
 8004614:	429a      	cmp	r2, r3
 8004616:	d0b6      	beq.n	8004586 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	60f8      	str	r0, [r7, #12]
 800462a:	60b9      	str	r1, [r7, #8]
 800462c:	607a      	str	r2, [r7, #4]
 800462e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004630:	e051      	b.n	80046d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800463c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004640:	d123      	bne.n	800468a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004650:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800465a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2220      	movs	r2, #32
 8004666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	f043 0204 	orr.w	r2, r3, #4
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e046      	b.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004690:	d021      	beq.n	80046d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004692:	f7fd fd8f 	bl	80021b4 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d302      	bcc.n	80046a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d116      	bne.n	80046d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c2:	f043 0220 	orr.w	r2, r3, #32
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e020      	b.n	8004718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	0c1b      	lsrs	r3, r3, #16
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d10c      	bne.n	80046fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	43da      	mvns	r2, r3
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	4013      	ands	r3, r2
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	bf14      	ite	ne
 80046f2:	2301      	movne	r3, #1
 80046f4:	2300      	moveq	r3, #0
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	e00b      	b.n	8004712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	43da      	mvns	r2, r3
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	4013      	ands	r3, r2
 8004706:	b29b      	uxth	r3, r3
 8004708:	2b00      	cmp	r3, #0
 800470a:	bf14      	ite	ne
 800470c:	2301      	movne	r3, #1
 800470e:	2300      	moveq	r3, #0
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d18d      	bne.n	8004632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800472c:	e02d      	b.n	800478a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f000 f8ce 	bl	80048d0 <I2C_IsAcknowledgeFailed>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e02d      	b.n	800479a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004744:	d021      	beq.n	800478a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004746:	f7fd fd35 	bl	80021b4 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	429a      	cmp	r2, r3
 8004754:	d302      	bcc.n	800475c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d116      	bne.n	800478a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	f043 0220 	orr.w	r2, r3, #32
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e007      	b.n	800479a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004794:	2b80      	cmp	r3, #128	; 0x80
 8004796:	d1ca      	bne.n	800472e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b084      	sub	sp, #16
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	60f8      	str	r0, [r7, #12]
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047ae:	e02d      	b.n	800480c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 f88d 	bl	80048d0 <I2C_IsAcknowledgeFailed>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e02d      	b.n	800481c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047c6:	d021      	beq.n	800480c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c8:	f7fd fcf4 	bl	80021b4 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d302      	bcc.n	80047de <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d116      	bne.n	800480c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2220      	movs	r2, #32
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f8:	f043 0220 	orr.w	r2, r3, #32
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e007      	b.n	800481c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b04      	cmp	r3, #4
 8004818:	d1ca      	bne.n	80047b0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004830:	e042      	b.n	80048b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	f003 0310 	and.w	r3, r3, #16
 800483c:	2b10      	cmp	r3, #16
 800483e:	d119      	bne.n	8004874 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f06f 0210 	mvn.w	r2, #16
 8004848:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e029      	b.n	80048c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004874:	f7fd fc9e 	bl	80021b4 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	429a      	cmp	r2, r3
 8004882:	d302      	bcc.n	800488a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d116      	bne.n	80048b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a4:	f043 0220 	orr.w	r2, r3, #32
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e007      	b.n	80048c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c2:	2b40      	cmp	r3, #64	; 0x40
 80048c4:	d1b5      	bne.n	8004832 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048e6:	d11b      	bne.n	8004920 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	f043 0204 	orr.w	r2, r3, #4
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e000      	b.n	8004922 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
	...

08004930 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e267      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d075      	beq.n	8004a3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800494e:	4b88      	ldr	r3, [pc, #544]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b04      	cmp	r3, #4
 8004958:	d00c      	beq.n	8004974 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800495a:	4b85      	ldr	r3, [pc, #532]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004962:	2b08      	cmp	r3, #8
 8004964:	d112      	bne.n	800498c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004966:	4b82      	ldr	r3, [pc, #520]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800496e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004972:	d10b      	bne.n	800498c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004974:	4b7e      	ldr	r3, [pc, #504]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d05b      	beq.n	8004a38 <HAL_RCC_OscConfig+0x108>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d157      	bne.n	8004a38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e242      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004994:	d106      	bne.n	80049a4 <HAL_RCC_OscConfig+0x74>
 8004996:	4b76      	ldr	r3, [pc, #472]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a75      	ldr	r2, [pc, #468]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 800499c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049a0:	6013      	str	r3, [r2, #0]
 80049a2:	e01d      	b.n	80049e0 <HAL_RCC_OscConfig+0xb0>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049ac:	d10c      	bne.n	80049c8 <HAL_RCC_OscConfig+0x98>
 80049ae:	4b70      	ldr	r3, [pc, #448]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a6f      	ldr	r2, [pc, #444]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	4b6d      	ldr	r3, [pc, #436]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a6c      	ldr	r2, [pc, #432]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	e00b      	b.n	80049e0 <HAL_RCC_OscConfig+0xb0>
 80049c8:	4b69      	ldr	r3, [pc, #420]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a68      	ldr	r2, [pc, #416]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049d2:	6013      	str	r3, [r2, #0]
 80049d4:	4b66      	ldr	r3, [pc, #408]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a65      	ldr	r2, [pc, #404]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 80049da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d013      	beq.n	8004a10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e8:	f7fd fbe4 	bl	80021b4 <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049f0:	f7fd fbe0 	bl	80021b4 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b64      	cmp	r3, #100	; 0x64
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e207      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a02:	4b5b      	ldr	r3, [pc, #364]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0f0      	beq.n	80049f0 <HAL_RCC_OscConfig+0xc0>
 8004a0e:	e014      	b.n	8004a3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a10:	f7fd fbd0 	bl	80021b4 <HAL_GetTick>
 8004a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a16:	e008      	b.n	8004a2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a18:	f7fd fbcc 	bl	80021b4 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b64      	cmp	r3, #100	; 0x64
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e1f3      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a2a:	4b51      	ldr	r3, [pc, #324]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1f0      	bne.n	8004a18 <HAL_RCC_OscConfig+0xe8>
 8004a36:	e000      	b.n	8004a3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d063      	beq.n	8004b0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a46:	4b4a      	ldr	r3, [pc, #296]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00b      	beq.n	8004a6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a52:	4b47      	ldr	r3, [pc, #284]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a5a:	2b08      	cmp	r3, #8
 8004a5c:	d11c      	bne.n	8004a98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a5e:	4b44      	ldr	r3, [pc, #272]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d116      	bne.n	8004a98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a6a:	4b41      	ldr	r3, [pc, #260]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d005      	beq.n	8004a82 <HAL_RCC_OscConfig+0x152>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d001      	beq.n	8004a82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e1c7      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a82:	4b3b      	ldr	r3, [pc, #236]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	4937      	ldr	r1, [pc, #220]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a96:	e03a      	b.n	8004b0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d020      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aa0:	4b34      	ldr	r3, [pc, #208]	; (8004b74 <HAL_RCC_OscConfig+0x244>)
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa6:	f7fd fb85 	bl	80021b4 <HAL_GetTick>
 8004aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aac:	e008      	b.n	8004ac0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004aae:	f7fd fb81 	bl	80021b4 <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d901      	bls.n	8004ac0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e1a8      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac0:	4b2b      	ldr	r3, [pc, #172]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0f0      	beq.n	8004aae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004acc:	4b28      	ldr	r3, [pc, #160]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	00db      	lsls	r3, r3, #3
 8004ada:	4925      	ldr	r1, [pc, #148]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	600b      	str	r3, [r1, #0]
 8004ae0:	e015      	b.n	8004b0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ae2:	4b24      	ldr	r3, [pc, #144]	; (8004b74 <HAL_RCC_OscConfig+0x244>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae8:	f7fd fb64 	bl	80021b4 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004af0:	f7fd fb60 	bl	80021b4 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e187      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b02:	4b1b      	ldr	r3, [pc, #108]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1f0      	bne.n	8004af0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0308 	and.w	r3, r3, #8
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d036      	beq.n	8004b88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d016      	beq.n	8004b50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b22:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <HAL_RCC_OscConfig+0x248>)
 8004b24:	2201      	movs	r2, #1
 8004b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b28:	f7fd fb44 	bl	80021b4 <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b30:	f7fd fb40 	bl	80021b4 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e167      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b42:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <HAL_RCC_OscConfig+0x240>)
 8004b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d0f0      	beq.n	8004b30 <HAL_RCC_OscConfig+0x200>
 8004b4e:	e01b      	b.n	8004b88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b50:	4b09      	ldr	r3, [pc, #36]	; (8004b78 <HAL_RCC_OscConfig+0x248>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b56:	f7fd fb2d 	bl	80021b4 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b5c:	e00e      	b.n	8004b7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b5e:	f7fd fb29 	bl	80021b4 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d907      	bls.n	8004b7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e150      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
 8004b70:	40023800 	.word	0x40023800
 8004b74:	42470000 	.word	0x42470000
 8004b78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b7c:	4b88      	ldr	r3, [pc, #544]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004b7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b80:	f003 0302 	and.w	r3, r3, #2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1ea      	bne.n	8004b5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f000 8097 	beq.w	8004cc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b96:	2300      	movs	r3, #0
 8004b98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b9a:	4b81      	ldr	r3, [pc, #516]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10f      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	4b7d      	ldr	r3, [pc, #500]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bae:	4a7c      	ldr	r2, [pc, #496]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004bb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bb4:	6413      	str	r3, [r2, #64]	; 0x40
 8004bb6:	4b7a      	ldr	r3, [pc, #488]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bbe:	60bb      	str	r3, [r7, #8]
 8004bc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bc6:	4b77      	ldr	r3, [pc, #476]	; (8004da4 <HAL_RCC_OscConfig+0x474>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d118      	bne.n	8004c04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bd2:	4b74      	ldr	r3, [pc, #464]	; (8004da4 <HAL_RCC_OscConfig+0x474>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a73      	ldr	r2, [pc, #460]	; (8004da4 <HAL_RCC_OscConfig+0x474>)
 8004bd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bde:	f7fd fae9 	bl	80021b4 <HAL_GetTick>
 8004be2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be4:	e008      	b.n	8004bf8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004be6:	f7fd fae5 	bl	80021b4 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d901      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e10c      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf8:	4b6a      	ldr	r3, [pc, #424]	; (8004da4 <HAL_RCC_OscConfig+0x474>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0f0      	beq.n	8004be6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d106      	bne.n	8004c1a <HAL_RCC_OscConfig+0x2ea>
 8004c0c:	4b64      	ldr	r3, [pc, #400]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c10:	4a63      	ldr	r2, [pc, #396]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c12:	f043 0301 	orr.w	r3, r3, #1
 8004c16:	6713      	str	r3, [r2, #112]	; 0x70
 8004c18:	e01c      	b.n	8004c54 <HAL_RCC_OscConfig+0x324>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	2b05      	cmp	r3, #5
 8004c20:	d10c      	bne.n	8004c3c <HAL_RCC_OscConfig+0x30c>
 8004c22:	4b5f      	ldr	r3, [pc, #380]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c26:	4a5e      	ldr	r2, [pc, #376]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c28:	f043 0304 	orr.w	r3, r3, #4
 8004c2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c2e:	4b5c      	ldr	r3, [pc, #368]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c32:	4a5b      	ldr	r2, [pc, #364]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c34:	f043 0301 	orr.w	r3, r3, #1
 8004c38:	6713      	str	r3, [r2, #112]	; 0x70
 8004c3a:	e00b      	b.n	8004c54 <HAL_RCC_OscConfig+0x324>
 8004c3c:	4b58      	ldr	r3, [pc, #352]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c40:	4a57      	ldr	r2, [pc, #348]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	6713      	str	r3, [r2, #112]	; 0x70
 8004c48:	4b55      	ldr	r3, [pc, #340]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c4c:	4a54      	ldr	r2, [pc, #336]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c4e:	f023 0304 	bic.w	r3, r3, #4
 8004c52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d015      	beq.n	8004c88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c5c:	f7fd faaa 	bl	80021b4 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c62:	e00a      	b.n	8004c7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c64:	f7fd faa6 	bl	80021b4 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e0cb      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c7a:	4b49      	ldr	r3, [pc, #292]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d0ee      	beq.n	8004c64 <HAL_RCC_OscConfig+0x334>
 8004c86:	e014      	b.n	8004cb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c88:	f7fd fa94 	bl	80021b4 <HAL_GetTick>
 8004c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c8e:	e00a      	b.n	8004ca6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c90:	f7fd fa90 	bl	80021b4 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e0b5      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca6:	4b3e      	ldr	r3, [pc, #248]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1ee      	bne.n	8004c90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cb2:	7dfb      	ldrb	r3, [r7, #23]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d105      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cb8:	4b39      	ldr	r3, [pc, #228]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbc:	4a38      	ldr	r2, [pc, #224]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004cbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 80a1 	beq.w	8004e10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cce:	4b34      	ldr	r3, [pc, #208]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 030c 	and.w	r3, r3, #12
 8004cd6:	2b08      	cmp	r3, #8
 8004cd8:	d05c      	beq.n	8004d94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d141      	bne.n	8004d66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ce2:	4b31      	ldr	r3, [pc, #196]	; (8004da8 <HAL_RCC_OscConfig+0x478>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce8:	f7fd fa64 	bl	80021b4 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cf0:	f7fd fa60 	bl	80021b4 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e087      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d02:	4b27      	ldr	r3, [pc, #156]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1f0      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	69da      	ldr	r2, [r3, #28]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	431a      	orrs	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1c:	019b      	lsls	r3, r3, #6
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d24:	085b      	lsrs	r3, r3, #1
 8004d26:	3b01      	subs	r3, #1
 8004d28:	041b      	lsls	r3, r3, #16
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d30:	061b      	lsls	r3, r3, #24
 8004d32:	491b      	ldr	r1, [pc, #108]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d38:	4b1b      	ldr	r3, [pc, #108]	; (8004da8 <HAL_RCC_OscConfig+0x478>)
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3e:	f7fd fa39 	bl	80021b4 <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d46:	f7fd fa35 	bl	80021b4 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e05c      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d58:	4b11      	ldr	r3, [pc, #68]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0f0      	beq.n	8004d46 <HAL_RCC_OscConfig+0x416>
 8004d64:	e054      	b.n	8004e10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d66:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <HAL_RCC_OscConfig+0x478>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6c:	f7fd fa22 	bl	80021b4 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d74:	f7fd fa1e 	bl	80021b4 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e045      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d86:	4b06      	ldr	r3, [pc, #24]	; (8004da0 <HAL_RCC_OscConfig+0x470>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f0      	bne.n	8004d74 <HAL_RCC_OscConfig+0x444>
 8004d92:	e03d      	b.n	8004e10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d107      	bne.n	8004dac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e038      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
 8004da0:	40023800 	.word	0x40023800
 8004da4:	40007000 	.word	0x40007000
 8004da8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dac:	4b1b      	ldr	r3, [pc, #108]	; (8004e1c <HAL_RCC_OscConfig+0x4ec>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d028      	beq.n	8004e0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d121      	bne.n	8004e0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d11a      	bne.n	8004e0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ddc:	4013      	ands	r3, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004de2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d111      	bne.n	8004e0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	3b01      	subs	r3, #1
 8004df6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d107      	bne.n	8004e0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d001      	beq.n	8004e10 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e000      	b.n	8004e12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3718      	adds	r7, #24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40023800 	.word	0x40023800

08004e20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e0cc      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e34:	4b68      	ldr	r3, [pc, #416]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d90c      	bls.n	8004e5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e42:	4b65      	ldr	r3, [pc, #404]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4a:	4b63      	ldr	r3, [pc, #396]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d001      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e0b8      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d020      	beq.n	8004eaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d005      	beq.n	8004e80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e74:	4b59      	ldr	r3, [pc, #356]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	4a58      	ldr	r2, [pc, #352]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0308 	and.w	r3, r3, #8
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e8c:	4b53      	ldr	r3, [pc, #332]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	4a52      	ldr	r2, [pc, #328]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e98:	4b50      	ldr	r3, [pc, #320]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	494d      	ldr	r1, [pc, #308]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d044      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d107      	bne.n	8004ece <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ebe:	4b47      	ldr	r3, [pc, #284]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d119      	bne.n	8004efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e07f      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d003      	beq.n	8004ede <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d107      	bne.n	8004eee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ede:	4b3f      	ldr	r3, [pc, #252]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d109      	bne.n	8004efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e06f      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eee:	4b3b      	ldr	r3, [pc, #236]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e067      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004efe:	4b37      	ldr	r3, [pc, #220]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f023 0203 	bic.w	r2, r3, #3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	4934      	ldr	r1, [pc, #208]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f10:	f7fd f950 	bl	80021b4 <HAL_GetTick>
 8004f14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f16:	e00a      	b.n	8004f2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f18:	f7fd f94c 	bl	80021b4 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e04f      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f2e:	4b2b      	ldr	r3, [pc, #172]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 020c 	and.w	r2, r3, #12
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d1eb      	bne.n	8004f18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f40:	4b25      	ldr	r3, [pc, #148]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0307 	and.w	r3, r3, #7
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d20c      	bcs.n	8004f68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f4e:	4b22      	ldr	r3, [pc, #136]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f56:	4b20      	ldr	r3, [pc, #128]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0307 	and.w	r3, r3, #7
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d001      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e032      	b.n	8004fce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d008      	beq.n	8004f86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f74:	4b19      	ldr	r3, [pc, #100]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	4916      	ldr	r1, [pc, #88]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0308 	and.w	r3, r3, #8
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d009      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f92:	4b12      	ldr	r3, [pc, #72]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	490e      	ldr	r1, [pc, #56]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fa6:	f000 f821 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 8004faa:	4602      	mov	r2, r0
 8004fac:	4b0b      	ldr	r3, [pc, #44]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	091b      	lsrs	r3, r3, #4
 8004fb2:	f003 030f 	and.w	r3, r3, #15
 8004fb6:	490a      	ldr	r1, [pc, #40]	; (8004fe0 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb8:	5ccb      	ldrb	r3, [r1, r3]
 8004fba:	fa22 f303 	lsr.w	r3, r2, r3
 8004fbe:	4a09      	ldr	r2, [pc, #36]	; (8004fe4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fc2:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fc ff16 	bl	8001df8 <HAL_InitTick>

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023c00 	.word	0x40023c00
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	0800b624 	.word	0x0800b624
 8004fe4:	20000000 	.word	0x20000000
 8004fe8:	20000004 	.word	0x20000004

08004fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ff0:	b094      	sub	sp, #80	; 0x50
 8004ff2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	647b      	str	r3, [r7, #68]	; 0x44
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005004:	4b79      	ldr	r3, [pc, #484]	; (80051ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f003 030c 	and.w	r3, r3, #12
 800500c:	2b08      	cmp	r3, #8
 800500e:	d00d      	beq.n	800502c <HAL_RCC_GetSysClockFreq+0x40>
 8005010:	2b08      	cmp	r3, #8
 8005012:	f200 80e1 	bhi.w	80051d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005016:	2b00      	cmp	r3, #0
 8005018:	d002      	beq.n	8005020 <HAL_RCC_GetSysClockFreq+0x34>
 800501a:	2b04      	cmp	r3, #4
 800501c:	d003      	beq.n	8005026 <HAL_RCC_GetSysClockFreq+0x3a>
 800501e:	e0db      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005020:	4b73      	ldr	r3, [pc, #460]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005022:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005024:	e0db      	b.n	80051de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005026:	4b73      	ldr	r3, [pc, #460]	; (80051f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005028:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800502a:	e0d8      	b.n	80051de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800502c:	4b6f      	ldr	r3, [pc, #444]	; (80051ec <HAL_RCC_GetSysClockFreq+0x200>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005034:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005036:	4b6d      	ldr	r3, [pc, #436]	; (80051ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d063      	beq.n	800510a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005042:	4b6a      	ldr	r3, [pc, #424]	; (80051ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	099b      	lsrs	r3, r3, #6
 8005048:	2200      	movs	r2, #0
 800504a:	63bb      	str	r3, [r7, #56]	; 0x38
 800504c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800504e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005054:	633b      	str	r3, [r7, #48]	; 0x30
 8005056:	2300      	movs	r3, #0
 8005058:	637b      	str	r3, [r7, #52]	; 0x34
 800505a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800505e:	4622      	mov	r2, r4
 8005060:	462b      	mov	r3, r5
 8005062:	f04f 0000 	mov.w	r0, #0
 8005066:	f04f 0100 	mov.w	r1, #0
 800506a:	0159      	lsls	r1, r3, #5
 800506c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005070:	0150      	lsls	r0, r2, #5
 8005072:	4602      	mov	r2, r0
 8005074:	460b      	mov	r3, r1
 8005076:	4621      	mov	r1, r4
 8005078:	1a51      	subs	r1, r2, r1
 800507a:	6139      	str	r1, [r7, #16]
 800507c:	4629      	mov	r1, r5
 800507e:	eb63 0301 	sbc.w	r3, r3, r1
 8005082:	617b      	str	r3, [r7, #20]
 8005084:	f04f 0200 	mov.w	r2, #0
 8005088:	f04f 0300 	mov.w	r3, #0
 800508c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005090:	4659      	mov	r1, fp
 8005092:	018b      	lsls	r3, r1, #6
 8005094:	4651      	mov	r1, sl
 8005096:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800509a:	4651      	mov	r1, sl
 800509c:	018a      	lsls	r2, r1, #6
 800509e:	4651      	mov	r1, sl
 80050a0:	ebb2 0801 	subs.w	r8, r2, r1
 80050a4:	4659      	mov	r1, fp
 80050a6:	eb63 0901 	sbc.w	r9, r3, r1
 80050aa:	f04f 0200 	mov.w	r2, #0
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050be:	4690      	mov	r8, r2
 80050c0:	4699      	mov	r9, r3
 80050c2:	4623      	mov	r3, r4
 80050c4:	eb18 0303 	adds.w	r3, r8, r3
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	462b      	mov	r3, r5
 80050cc:	eb49 0303 	adc.w	r3, r9, r3
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	f04f 0200 	mov.w	r2, #0
 80050d6:	f04f 0300 	mov.w	r3, #0
 80050da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80050de:	4629      	mov	r1, r5
 80050e0:	024b      	lsls	r3, r1, #9
 80050e2:	4621      	mov	r1, r4
 80050e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80050e8:	4621      	mov	r1, r4
 80050ea:	024a      	lsls	r2, r1, #9
 80050ec:	4610      	mov	r0, r2
 80050ee:	4619      	mov	r1, r3
 80050f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050f2:	2200      	movs	r2, #0
 80050f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80050f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050fc:	f7fb fd8e 	bl	8000c1c <__aeabi_uldivmod>
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	4613      	mov	r3, r2
 8005106:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005108:	e058      	b.n	80051bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800510a:	4b38      	ldr	r3, [pc, #224]	; (80051ec <HAL_RCC_GetSysClockFreq+0x200>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	099b      	lsrs	r3, r3, #6
 8005110:	2200      	movs	r2, #0
 8005112:	4618      	mov	r0, r3
 8005114:	4611      	mov	r1, r2
 8005116:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800511a:	623b      	str	r3, [r7, #32]
 800511c:	2300      	movs	r3, #0
 800511e:	627b      	str	r3, [r7, #36]	; 0x24
 8005120:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005124:	4642      	mov	r2, r8
 8005126:	464b      	mov	r3, r9
 8005128:	f04f 0000 	mov.w	r0, #0
 800512c:	f04f 0100 	mov.w	r1, #0
 8005130:	0159      	lsls	r1, r3, #5
 8005132:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005136:	0150      	lsls	r0, r2, #5
 8005138:	4602      	mov	r2, r0
 800513a:	460b      	mov	r3, r1
 800513c:	4641      	mov	r1, r8
 800513e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005142:	4649      	mov	r1, r9
 8005144:	eb63 0b01 	sbc.w	fp, r3, r1
 8005148:	f04f 0200 	mov.w	r2, #0
 800514c:	f04f 0300 	mov.w	r3, #0
 8005150:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005154:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005158:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800515c:	ebb2 040a 	subs.w	r4, r2, sl
 8005160:	eb63 050b 	sbc.w	r5, r3, fp
 8005164:	f04f 0200 	mov.w	r2, #0
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	00eb      	lsls	r3, r5, #3
 800516e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005172:	00e2      	lsls	r2, r4, #3
 8005174:	4614      	mov	r4, r2
 8005176:	461d      	mov	r5, r3
 8005178:	4643      	mov	r3, r8
 800517a:	18e3      	adds	r3, r4, r3
 800517c:	603b      	str	r3, [r7, #0]
 800517e:	464b      	mov	r3, r9
 8005180:	eb45 0303 	adc.w	r3, r5, r3
 8005184:	607b      	str	r3, [r7, #4]
 8005186:	f04f 0200 	mov.w	r2, #0
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005192:	4629      	mov	r1, r5
 8005194:	028b      	lsls	r3, r1, #10
 8005196:	4621      	mov	r1, r4
 8005198:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800519c:	4621      	mov	r1, r4
 800519e:	028a      	lsls	r2, r1, #10
 80051a0:	4610      	mov	r0, r2
 80051a2:	4619      	mov	r1, r3
 80051a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051a6:	2200      	movs	r2, #0
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	61fa      	str	r2, [r7, #28]
 80051ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051b0:	f7fb fd34 	bl	8000c1c <__aeabi_uldivmod>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4613      	mov	r3, r2
 80051ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051bc:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <HAL_RCC_GetSysClockFreq+0x200>)
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	0c1b      	lsrs	r3, r3, #16
 80051c2:	f003 0303 	and.w	r3, r3, #3
 80051c6:	3301      	adds	r3, #1
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80051cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051d6:	e002      	b.n	80051de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051d8:	4b05      	ldr	r3, [pc, #20]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80051da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3750      	adds	r7, #80	; 0x50
 80051e4:	46bd      	mov	sp, r7
 80051e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051ea:	bf00      	nop
 80051ec:	40023800 	.word	0x40023800
 80051f0:	00f42400 	.word	0x00f42400
 80051f4:	007a1200 	.word	0x007a1200

080051f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051fc:	4b03      	ldr	r3, [pc, #12]	; (800520c <HAL_RCC_GetHCLKFreq+0x14>)
 80051fe:	681b      	ldr	r3, [r3, #0]
}
 8005200:	4618      	mov	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	20000000 	.word	0x20000000

08005210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005214:	f7ff fff0 	bl	80051f8 <HAL_RCC_GetHCLKFreq>
 8005218:	4602      	mov	r2, r0
 800521a:	4b05      	ldr	r3, [pc, #20]	; (8005230 <HAL_RCC_GetPCLK1Freq+0x20>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	0a9b      	lsrs	r3, r3, #10
 8005220:	f003 0307 	and.w	r3, r3, #7
 8005224:	4903      	ldr	r1, [pc, #12]	; (8005234 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005226:	5ccb      	ldrb	r3, [r1, r3]
 8005228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800522c:	4618      	mov	r0, r3
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40023800 	.word	0x40023800
 8005234:	0800b634 	.word	0x0800b634

08005238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800523c:	f7ff ffdc 	bl	80051f8 <HAL_RCC_GetHCLKFreq>
 8005240:	4602      	mov	r2, r0
 8005242:	4b05      	ldr	r3, [pc, #20]	; (8005258 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	0b5b      	lsrs	r3, r3, #13
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	4903      	ldr	r1, [pc, #12]	; (800525c <HAL_RCC_GetPCLK2Freq+0x24>)
 800524e:	5ccb      	ldrb	r3, [r1, r3]
 8005250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005254:	4618      	mov	r0, r3
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40023800 	.word	0x40023800
 800525c:	0800b634 	.word	0x0800b634

08005260 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	220f      	movs	r2, #15
 800526e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005270:	4b12      	ldr	r3, [pc, #72]	; (80052bc <HAL_RCC_GetClockConfig+0x5c>)
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 0203 	and.w	r2, r3, #3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800527c:	4b0f      	ldr	r3, [pc, #60]	; (80052bc <HAL_RCC_GetClockConfig+0x5c>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005288:	4b0c      	ldr	r3, [pc, #48]	; (80052bc <HAL_RCC_GetClockConfig+0x5c>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005294:	4b09      	ldr	r3, [pc, #36]	; (80052bc <HAL_RCC_GetClockConfig+0x5c>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	08db      	lsrs	r3, r3, #3
 800529a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80052a2:	4b07      	ldr	r3, [pc, #28]	; (80052c0 <HAL_RCC_GetClockConfig+0x60>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0207 	and.w	r2, r3, #7
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	601a      	str	r2, [r3, #0]
}
 80052ae:	bf00      	nop
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40023800 	.word	0x40023800
 80052c0:	40023c00 	.word	0x40023c00

080052c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e041      	b.n	800535a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d106      	bne.n	80052f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f839 	bl	8005362 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3304      	adds	r3, #4
 8005300:	4619      	mov	r1, r3
 8005302:	4610      	mov	r0, r2
 8005304:	f000 fadc 	bl	80058c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800536a:	bf00      	nop
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
	...

08005378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b01      	cmp	r3, #1
 800538a:	d001      	beq.n	8005390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e044      	b.n	800541a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68da      	ldr	r2, [r3, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0201 	orr.w	r2, r2, #1
 80053a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1e      	ldr	r2, [pc, #120]	; (8005428 <HAL_TIM_Base_Start_IT+0xb0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d018      	beq.n	80053e4 <HAL_TIM_Base_Start_IT+0x6c>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053ba:	d013      	beq.n	80053e4 <HAL_TIM_Base_Start_IT+0x6c>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a1a      	ldr	r2, [pc, #104]	; (800542c <HAL_TIM_Base_Start_IT+0xb4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d00e      	beq.n	80053e4 <HAL_TIM_Base_Start_IT+0x6c>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a19      	ldr	r2, [pc, #100]	; (8005430 <HAL_TIM_Base_Start_IT+0xb8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d009      	beq.n	80053e4 <HAL_TIM_Base_Start_IT+0x6c>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a17      	ldr	r2, [pc, #92]	; (8005434 <HAL_TIM_Base_Start_IT+0xbc>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d004      	beq.n	80053e4 <HAL_TIM_Base_Start_IT+0x6c>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a16      	ldr	r2, [pc, #88]	; (8005438 <HAL_TIM_Base_Start_IT+0xc0>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d111      	bne.n	8005408 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f003 0307 	and.w	r3, r3, #7
 80053ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2b06      	cmp	r3, #6
 80053f4:	d010      	beq.n	8005418 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f042 0201 	orr.w	r2, r2, #1
 8005404:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005406:	e007      	b.n	8005418 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0201 	orr.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3714      	adds	r7, #20
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	40010000 	.word	0x40010000
 800542c:	40000400 	.word	0x40000400
 8005430:	40000800 	.word	0x40000800
 8005434:	40000c00 	.word	0x40000c00
 8005438:	40014000 	.word	0x40014000

0800543c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e041      	b.n	80054d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d106      	bne.n	8005468 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f7fc fbc8 	bl	8001bf8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3304      	adds	r3, #4
 8005478:	4619      	mov	r1, r3
 800547a:	4610      	mov	r0, r2
 800547c:	f000 fa20 	bl	80058c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3708      	adds	r7, #8
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b082      	sub	sp, #8
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d122      	bne.n	8005536 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d11b      	bne.n	8005536 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f06f 0202 	mvn.w	r2, #2
 8005506:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	f003 0303 	and.w	r3, r3, #3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 f9b1 	bl	8005884 <HAL_TIM_IC_CaptureCallback>
 8005522:	e005      	b.n	8005530 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f9a3 	bl	8005870 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f9b4 	bl	8005898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b04      	cmp	r3, #4
 8005542:	d122      	bne.n	800558a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b04      	cmp	r3, #4
 8005550:	d11b      	bne.n	800558a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f06f 0204 	mvn.w	r2, #4
 800555a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f987 	bl	8005884 <HAL_TIM_IC_CaptureCallback>
 8005576:	e005      	b.n	8005584 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f979 	bl	8005870 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f98a 	bl	8005898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	f003 0308 	and.w	r3, r3, #8
 8005594:	2b08      	cmp	r3, #8
 8005596:	d122      	bne.n	80055de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	2b08      	cmp	r3, #8
 80055a4:	d11b      	bne.n	80055de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f06f 0208 	mvn.w	r2, #8
 80055ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2204      	movs	r2, #4
 80055b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	f003 0303 	and.w	r3, r3, #3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d003      	beq.n	80055cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 f95d 	bl	8005884 <HAL_TIM_IC_CaptureCallback>
 80055ca:	e005      	b.n	80055d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 f94f 	bl	8005870 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f960 	bl	8005898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	f003 0310 	and.w	r3, r3, #16
 80055e8:	2b10      	cmp	r3, #16
 80055ea:	d122      	bne.n	8005632 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	f003 0310 	and.w	r3, r3, #16
 80055f6:	2b10      	cmp	r3, #16
 80055f8:	d11b      	bne.n	8005632 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f06f 0210 	mvn.w	r2, #16
 8005602:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2208      	movs	r2, #8
 8005608:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005614:	2b00      	cmp	r3, #0
 8005616:	d003      	beq.n	8005620 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f933 	bl	8005884 <HAL_TIM_IC_CaptureCallback>
 800561e:	e005      	b.n	800562c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f925 	bl	8005870 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f936 	bl	8005898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b01      	cmp	r3, #1
 800563e:	d10e      	bne.n	800565e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b01      	cmp	r3, #1
 800564c:	d107      	bne.n	800565e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f06f 0201 	mvn.w	r2, #1
 8005656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f7fc fa39 	bl	8001ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005668:	2b80      	cmp	r3, #128	; 0x80
 800566a:	d10e      	bne.n	800568a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005676:	2b80      	cmp	r3, #128	; 0x80
 8005678:	d107      	bne.n	800568a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 fb9f 	bl	8005dc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005694:	2b40      	cmp	r3, #64	; 0x40
 8005696:	d10e      	bne.n	80056b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a2:	2b40      	cmp	r3, #64	; 0x40
 80056a4:	d107      	bne.n	80056b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f8fb 	bl	80058ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	f003 0320 	and.w	r3, r3, #32
 80056c0:	2b20      	cmp	r3, #32
 80056c2:	d10e      	bne.n	80056e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f003 0320 	and.w	r3, r3, #32
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	d107      	bne.n	80056e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f06f 0220 	mvn.w	r2, #32
 80056da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fb69 	bl	8005db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056e2:	bf00      	nop
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
	...

080056ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056f8:	2300      	movs	r3, #0
 80056fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005702:	2b01      	cmp	r3, #1
 8005704:	d101      	bne.n	800570a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005706:	2302      	movs	r3, #2
 8005708:	e0ae      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b0c      	cmp	r3, #12
 8005716:	f200 809f 	bhi.w	8005858 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800571a:	a201      	add	r2, pc, #4	; (adr r2, 8005720 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800571c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005720:	08005755 	.word	0x08005755
 8005724:	08005859 	.word	0x08005859
 8005728:	08005859 	.word	0x08005859
 800572c:	08005859 	.word	0x08005859
 8005730:	08005795 	.word	0x08005795
 8005734:	08005859 	.word	0x08005859
 8005738:	08005859 	.word	0x08005859
 800573c:	08005859 	.word	0x08005859
 8005740:	080057d7 	.word	0x080057d7
 8005744:	08005859 	.word	0x08005859
 8005748:	08005859 	.word	0x08005859
 800574c:	08005859 	.word	0x08005859
 8005750:	08005817 	.word	0x08005817
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68b9      	ldr	r1, [r7, #8]
 800575a:	4618      	mov	r0, r3
 800575c:	f000 f930 	bl	80059c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f042 0208 	orr.w	r2, r2, #8
 800576e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	699a      	ldr	r2, [r3, #24]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f022 0204 	bic.w	r2, r2, #4
 800577e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6999      	ldr	r1, [r3, #24]
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	691a      	ldr	r2, [r3, #16]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	619a      	str	r2, [r3, #24]
      break;
 8005792:	e064      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68b9      	ldr	r1, [r7, #8]
 800579a:	4618      	mov	r0, r3
 800579c:	f000 f976 	bl	8005a8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699a      	ldr	r2, [r3, #24]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699a      	ldr	r2, [r3, #24]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6999      	ldr	r1, [r3, #24]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	021a      	lsls	r2, r3, #8
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	619a      	str	r2, [r3, #24]
      break;
 80057d4:	e043      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	4618      	mov	r0, r3
 80057de:	f000 f9c1 	bl	8005b64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69da      	ldr	r2, [r3, #28]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f042 0208 	orr.w	r2, r2, #8
 80057f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69da      	ldr	r2, [r3, #28]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 0204 	bic.w	r2, r2, #4
 8005800:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	69d9      	ldr	r1, [r3, #28]
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	691a      	ldr	r2, [r3, #16]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	61da      	str	r2, [r3, #28]
      break;
 8005814:	e023      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68b9      	ldr	r1, [r7, #8]
 800581c:	4618      	mov	r0, r3
 800581e:	f000 fa0b 	bl	8005c38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	69da      	ldr	r2, [r3, #28]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69da      	ldr	r2, [r3, #28]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69d9      	ldr	r1, [r3, #28]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	021a      	lsls	r2, r3, #8
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	61da      	str	r2, [r3, #28]
      break;
 8005856:	e002      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	75fb      	strb	r3, [r7, #23]
      break;
 800585c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005866:	7dfb      	ldrb	r3, [r7, #23]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3718      	adds	r7, #24
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a34      	ldr	r2, [pc, #208]	; (80059a4 <TIM_Base_SetConfig+0xe4>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d00f      	beq.n	80058f8 <TIM_Base_SetConfig+0x38>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058de:	d00b      	beq.n	80058f8 <TIM_Base_SetConfig+0x38>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a31      	ldr	r2, [pc, #196]	; (80059a8 <TIM_Base_SetConfig+0xe8>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d007      	beq.n	80058f8 <TIM_Base_SetConfig+0x38>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a30      	ldr	r2, [pc, #192]	; (80059ac <TIM_Base_SetConfig+0xec>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d003      	beq.n	80058f8 <TIM_Base_SetConfig+0x38>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a2f      	ldr	r2, [pc, #188]	; (80059b0 <TIM_Base_SetConfig+0xf0>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d108      	bne.n	800590a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	4313      	orrs	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a25      	ldr	r2, [pc, #148]	; (80059a4 <TIM_Base_SetConfig+0xe4>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d01b      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	d017      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a22      	ldr	r2, [pc, #136]	; (80059a8 <TIM_Base_SetConfig+0xe8>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d013      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a21      	ldr	r2, [pc, #132]	; (80059ac <TIM_Base_SetConfig+0xec>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d00f      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a20      	ldr	r2, [pc, #128]	; (80059b0 <TIM_Base_SetConfig+0xf0>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d00b      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a1f      	ldr	r2, [pc, #124]	; (80059b4 <TIM_Base_SetConfig+0xf4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d007      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a1e      	ldr	r2, [pc, #120]	; (80059b8 <TIM_Base_SetConfig+0xf8>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d003      	beq.n	800594a <TIM_Base_SetConfig+0x8a>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a1d      	ldr	r2, [pc, #116]	; (80059bc <TIM_Base_SetConfig+0xfc>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d108      	bne.n	800595c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005950:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	4313      	orrs	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	4313      	orrs	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a08      	ldr	r2, [pc, #32]	; (80059a4 <TIM_Base_SetConfig+0xe4>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d103      	bne.n	8005990 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	691a      	ldr	r2, [r3, #16]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	615a      	str	r2, [r3, #20]
}
 8005996:	bf00      	nop
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40010000 	.word	0x40010000
 80059a8:	40000400 	.word	0x40000400
 80059ac:	40000800 	.word	0x40000800
 80059b0:	40000c00 	.word	0x40000c00
 80059b4:	40014000 	.word	0x40014000
 80059b8:	40014400 	.word	0x40014400
 80059bc:	40014800 	.word	0x40014800

080059c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	f023 0201 	bic.w	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 0303 	bic.w	r3, r3, #3
 80059f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f023 0302 	bic.w	r3, r3, #2
 8005a08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	697a      	ldr	r2, [r7, #20]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a1c      	ldr	r2, [pc, #112]	; (8005a88 <TIM_OC1_SetConfig+0xc8>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d10c      	bne.n	8005a36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f023 0308 	bic.w	r3, r3, #8
 8005a22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f023 0304 	bic.w	r3, r3, #4
 8005a34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a13      	ldr	r2, [pc, #76]	; (8005a88 <TIM_OC1_SetConfig+0xc8>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d111      	bne.n	8005a62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	693a      	ldr	r2, [r7, #16]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	693a      	ldr	r2, [r7, #16]
 8005a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	621a      	str	r2, [r3, #32]
}
 8005a7c:	bf00      	nop
 8005a7e:	371c      	adds	r7, #28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr
 8005a88:	40010000 	.word	0x40010000

08005a8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	f023 0210 	bic.w	r2, r3, #16
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ac2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	021b      	lsls	r3, r3, #8
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f023 0320 	bic.w	r3, r3, #32
 8005ad6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	011b      	lsls	r3, r3, #4
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a1e      	ldr	r2, [pc, #120]	; (8005b60 <TIM_OC2_SetConfig+0xd4>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d10d      	bne.n	8005b08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	011b      	lsls	r3, r3, #4
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a15      	ldr	r2, [pc, #84]	; (8005b60 <TIM_OC2_SetConfig+0xd4>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d113      	bne.n	8005b38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	621a      	str	r2, [r3, #32]
}
 8005b52:	bf00      	nop
 8005b54:	371c      	adds	r7, #28
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	40010000 	.word	0x40010000

08005b64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0303 	bic.w	r3, r3, #3
 8005b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	021b      	lsls	r3, r3, #8
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a1d      	ldr	r2, [pc, #116]	; (8005c34 <TIM_OC3_SetConfig+0xd0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d10d      	bne.n	8005bde <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	021b      	lsls	r3, r3, #8
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a14      	ldr	r2, [pc, #80]	; (8005c34 <TIM_OC3_SetConfig+0xd0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d113      	bne.n	8005c0e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	621a      	str	r2, [r3, #32]
}
 8005c28:	bf00      	nop
 8005c2a:	371c      	adds	r7, #28
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr
 8005c34:	40010000 	.word	0x40010000

08005c38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	021b      	lsls	r3, r3, #8
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	031b      	lsls	r3, r3, #12
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a10      	ldr	r2, [pc, #64]	; (8005cd4 <TIM_OC4_SetConfig+0x9c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d109      	bne.n	8005cac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	019b      	lsls	r3, r3, #6
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	693a      	ldr	r2, [r7, #16]
 8005cc4:	621a      	str	r2, [r3, #32]
}
 8005cc6:	bf00      	nop
 8005cc8:	371c      	adds	r7, #28
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40010000 	.word	0x40010000

08005cd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d101      	bne.n	8005cf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cec:	2302      	movs	r3, #2
 8005cee:	e050      	b.n	8005d92 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a1c      	ldr	r2, [pc, #112]	; (8005da0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d018      	beq.n	8005d66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d3c:	d013      	beq.n	8005d66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a18      	ldr	r2, [pc, #96]	; (8005da4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d00e      	beq.n	8005d66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a16      	ldr	r2, [pc, #88]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d009      	beq.n	8005d66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a15      	ldr	r2, [pc, #84]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d004      	beq.n	8005d66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a13      	ldr	r2, [pc, #76]	; (8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d10c      	bne.n	8005d80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68ba      	ldr	r2, [r7, #8]
 8005d7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	40010000 	.word	0x40010000
 8005da4:	40000400 	.word	0x40000400
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40000c00 	.word	0x40000c00
 8005db0:	40014000 	.word	0x40014000

08005db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e03f      	b.n	8005e6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d106      	bne.n	8005e08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fb ff54 	bl	8001cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2224      	movs	r2, #36	; 0x24
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fd71 	bl	8006908 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	695a      	ldr	r2, [r3, #20]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68da      	ldr	r2, [r3, #12]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2220      	movs	r2, #32
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b08a      	sub	sp, #40	; 0x28
 8005e7a:	af02      	add	r7, sp, #8
 8005e7c:	60f8      	str	r0, [r7, #12]
 8005e7e:	60b9      	str	r1, [r7, #8]
 8005e80:	603b      	str	r3, [r7, #0]
 8005e82:	4613      	mov	r3, r2
 8005e84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	d17c      	bne.n	8005f90 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <HAL_UART_Transmit+0x2c>
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d101      	bne.n	8005ea6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e075      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_UART_Transmit+0x3e>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e06e      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2221      	movs	r2, #33	; 0x21
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eca:	f7fc f973 	bl	80021b4 <HAL_GetTick>
 8005ece:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	88fa      	ldrh	r2, [r7, #6]
 8005ed4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	88fa      	ldrh	r2, [r7, #6]
 8005eda:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ee4:	d108      	bne.n	8005ef8 <HAL_UART_Transmit+0x82>
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d104      	bne.n	8005ef8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	61bb      	str	r3, [r7, #24]
 8005ef6:	e003      	b.n	8005f00 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005efc:	2300      	movs	r3, #0
 8005efe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005f08:	e02a      	b.n	8005f60 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	2180      	movs	r1, #128	; 0x80
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 faef 	bl	80064f8 <UART_WaitOnFlagUntilTimeout>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e036      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10b      	bne.n	8005f42 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	881b      	ldrh	r3, [r3, #0]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	61bb      	str	r3, [r7, #24]
 8005f40:	e007      	b.n	8005f52 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	781a      	ldrb	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1cf      	bne.n	8005f0a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	2200      	movs	r2, #0
 8005f72:	2140      	movs	r1, #64	; 0x40
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 fabf 	bl	80064f8 <UART_WaitOnFlagUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e006      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	e000      	b.n	8005f92 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005f90:	2302      	movs	r3, #2
  }
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3720      	adds	r7, #32
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b0ba      	sub	sp, #232	; 0xe8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fd2:	f003 030f 	and.w	r3, r3, #15
 8005fd6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005fda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10f      	bne.n	8006002 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fe6:	f003 0320 	and.w	r3, r3, #32
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d009      	beq.n	8006002 <HAL_UART_IRQHandler+0x66>
 8005fee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ff2:	f003 0320 	and.w	r3, r3, #32
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fbc9 	bl	8006792 <UART_Receive_IT>
      return;
 8006000:	e256      	b.n	80064b0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006002:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 80de 	beq.w	80061c8 <HAL_UART_IRQHandler+0x22c>
 800600c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d106      	bne.n	8006026 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800601c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 80d1 	beq.w	80061c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00b      	beq.n	800604a <HAL_UART_IRQHandler+0xae>
 8006032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603a:	2b00      	cmp	r3, #0
 800603c:	d005      	beq.n	800604a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	f043 0201 	orr.w	r2, r3, #1
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800604a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800604e:	f003 0304 	and.w	r3, r3, #4
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00b      	beq.n	800606e <HAL_UART_IRQHandler+0xd2>
 8006056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d005      	beq.n	800606e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006066:	f043 0202 	orr.w	r2, r3, #2
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800606e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00b      	beq.n	8006092 <HAL_UART_IRQHandler+0xf6>
 800607a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800607e:	f003 0301 	and.w	r3, r3, #1
 8006082:	2b00      	cmp	r3, #0
 8006084:	d005      	beq.n	8006092 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	f043 0204 	orr.w	r2, r3, #4
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006096:	f003 0308 	and.w	r3, r3, #8
 800609a:	2b00      	cmp	r3, #0
 800609c:	d011      	beq.n	80060c2 <HAL_UART_IRQHandler+0x126>
 800609e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060a2:	f003 0320 	and.w	r3, r3, #32
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d105      	bne.n	80060b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80060aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d005      	beq.n	80060c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ba:	f043 0208 	orr.w	r2, r3, #8
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f000 81ed 	beq.w	80064a6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060d0:	f003 0320 	and.w	r3, r3, #32
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d008      	beq.n	80060ea <HAL_UART_IRQHandler+0x14e>
 80060d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060dc:	f003 0320 	and.w	r3, r3, #32
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 fb54 	bl	8006792 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060f4:	2b40      	cmp	r3, #64	; 0x40
 80060f6:	bf0c      	ite	eq
 80060f8:	2301      	moveq	r3, #1
 80060fa:	2300      	movne	r3, #0
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	f003 0308 	and.w	r3, r3, #8
 800610a:	2b00      	cmp	r3, #0
 800610c:	d103      	bne.n	8006116 <HAL_UART_IRQHandler+0x17a>
 800610e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006112:	2b00      	cmp	r3, #0
 8006114:	d04f      	beq.n	80061b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fa5c 	bl	80065d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006126:	2b40      	cmp	r3, #64	; 0x40
 8006128:	d141      	bne.n	80061ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3314      	adds	r3, #20
 8006130:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006134:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006138:	e853 3f00 	ldrex	r3, [r3]
 800613c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006140:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006144:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006148:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3314      	adds	r3, #20
 8006152:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006156:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800615a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006162:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800616e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1d9      	bne.n	800612a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800617a:	2b00      	cmp	r3, #0
 800617c:	d013      	beq.n	80061a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006182:	4a7d      	ldr	r2, [pc, #500]	; (8006378 <HAL_UART_IRQHandler+0x3dc>)
 8006184:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618a:	4618      	mov	r0, r3
 800618c:	f7fc f994 	bl	80024b8 <HAL_DMA_Abort_IT>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d016      	beq.n	80061c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061a0:	4610      	mov	r0, r2
 80061a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a4:	e00e      	b.n	80061c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f990 	bl	80064cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ac:	e00a      	b.n	80061c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f98c 	bl	80064cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b4:	e006      	b.n	80061c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f988 	bl	80064cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80061c2:	e170      	b.n	80064a6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c4:	bf00      	nop
    return;
 80061c6:	e16e      	b.n	80064a6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	f040 814a 	bne.w	8006466 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80061d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d6:	f003 0310 	and.w	r3, r3, #16
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 8143 	beq.w	8006466 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80061e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061e4:	f003 0310 	and.w	r3, r3, #16
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 813c 	beq.w	8006466 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061ee:	2300      	movs	r3, #0
 80061f0:	60bb      	str	r3, [r7, #8]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	60bb      	str	r3, [r7, #8]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	60bb      	str	r3, [r7, #8]
 8006202:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620e:	2b40      	cmp	r3, #64	; 0x40
 8006210:	f040 80b4 	bne.w	800637c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006220:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 8140 	beq.w	80064aa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800622e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006232:	429a      	cmp	r2, r3
 8006234:	f080 8139 	bcs.w	80064aa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800623e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800624a:	f000 8088 	beq.w	800635e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006258:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800625c:	e853 3f00 	ldrex	r3, [r3]
 8006260:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006264:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800626c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	330c      	adds	r3, #12
 8006276:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800627a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800627e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006282:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006286:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800628a:	e841 2300 	strex	r3, r2, [r1]
 800628e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006292:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1d9      	bne.n	800624e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3314      	adds	r3, #20
 80062a0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062a4:	e853 3f00 	ldrex	r3, [r3]
 80062a8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80062aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80062ac:	f023 0301 	bic.w	r3, r3, #1
 80062b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	3314      	adds	r3, #20
 80062ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80062be:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80062c2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80062c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80062ca:	e841 2300 	strex	r3, r2, [r1]
 80062ce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80062d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1e1      	bne.n	800629a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3314      	adds	r3, #20
 80062dc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80062e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3314      	adds	r3, #20
 80062f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80062fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80062fc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006300:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006302:	e841 2300 	strex	r3, r2, [r1]
 8006306:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006308:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1e3      	bne.n	80062d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2220      	movs	r2, #32
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	330c      	adds	r3, #12
 8006322:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800632c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800632e:	f023 0310 	bic.w	r3, r3, #16
 8006332:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	330c      	adds	r3, #12
 800633c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006340:	65ba      	str	r2, [r7, #88]	; 0x58
 8006342:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006344:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006346:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006348:	e841 2300 	strex	r3, r2, [r1]
 800634c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800634e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006350:	2b00      	cmp	r3, #0
 8006352:	d1e3      	bne.n	800631c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006358:	4618      	mov	r0, r3
 800635a:	f7fc f83d 	bl	80023d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006366:	b29b      	uxth	r3, r3
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	b29b      	uxth	r3, r3
 800636c:	4619      	mov	r1, r3
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f8b6 	bl	80064e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006374:	e099      	b.n	80064aa <HAL_UART_IRQHandler+0x50e>
 8006376:	bf00      	nop
 8006378:	0800669b 	.word	0x0800669b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006384:	b29b      	uxth	r3, r3
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006390:	b29b      	uxth	r3, r3
 8006392:	2b00      	cmp	r3, #0
 8006394:	f000 808b 	beq.w	80064ae <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006398:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 8086 	beq.w	80064ae <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	330c      	adds	r3, #12
 80063a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063ac:	e853 3f00 	ldrex	r3, [r3]
 80063b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80063b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	330c      	adds	r3, #12
 80063c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80063c6:	647a      	str	r2, [r7, #68]	; 0x44
 80063c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80063cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063ce:	e841 2300 	strex	r3, r2, [r1]
 80063d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80063d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1e3      	bne.n	80063a2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	3314      	adds	r3, #20
 80063e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	e853 3f00 	ldrex	r3, [r3]
 80063e8:	623b      	str	r3, [r7, #32]
   return(result);
 80063ea:	6a3b      	ldr	r3, [r7, #32]
 80063ec:	f023 0301 	bic.w	r3, r3, #1
 80063f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3314      	adds	r3, #20
 80063fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80063fe:	633a      	str	r2, [r7, #48]	; 0x30
 8006400:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006402:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006406:	e841 2300 	strex	r3, r2, [r1]
 800640a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800640c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1e3      	bne.n	80063da <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2220      	movs	r2, #32
 8006416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	330c      	adds	r3, #12
 8006426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	e853 3f00 	ldrex	r3, [r3]
 800642e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f023 0310 	bic.w	r3, r3, #16
 8006436:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	330c      	adds	r3, #12
 8006440:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006444:	61fa      	str	r2, [r7, #28]
 8006446:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006448:	69b9      	ldr	r1, [r7, #24]
 800644a:	69fa      	ldr	r2, [r7, #28]
 800644c:	e841 2300 	strex	r3, r2, [r1]
 8006450:	617b      	str	r3, [r7, #20]
   return(result);
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1e3      	bne.n	8006420 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800645c:	4619      	mov	r1, r3
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f83e 	bl	80064e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006464:	e023      	b.n	80064ae <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800646a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800646e:	2b00      	cmp	r3, #0
 8006470:	d009      	beq.n	8006486 <HAL_UART_IRQHandler+0x4ea>
 8006472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800647a:	2b00      	cmp	r3, #0
 800647c:	d003      	beq.n	8006486 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f91f 	bl	80066c2 <UART_Transmit_IT>
    return;
 8006484:	e014      	b.n	80064b0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800648a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00e      	beq.n	80064b0 <HAL_UART_IRQHandler+0x514>
 8006492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800649a:	2b00      	cmp	r3, #0
 800649c:	d008      	beq.n	80064b0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f95f 	bl	8006762 <UART_EndTransmit_IT>
    return;
 80064a4:	e004      	b.n	80064b0 <HAL_UART_IRQHandler+0x514>
    return;
 80064a6:	bf00      	nop
 80064a8:	e002      	b.n	80064b0 <HAL_UART_IRQHandler+0x514>
      return;
 80064aa:	bf00      	nop
 80064ac:	e000      	b.n	80064b0 <HAL_UART_IRQHandler+0x514>
      return;
 80064ae:	bf00      	nop
  }
}
 80064b0:	37e8      	adds	r7, #232	; 0xe8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop

080064b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064c0:	bf00      	nop
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr

080064e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	460b      	mov	r3, r1
 80064ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b090      	sub	sp, #64	; 0x40
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	603b      	str	r3, [r7, #0]
 8006504:	4613      	mov	r3, r2
 8006506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006508:	e050      	b.n	80065ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800650a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800650c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006510:	d04c      	beq.n	80065ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006514:	2b00      	cmp	r3, #0
 8006516:	d007      	beq.n	8006528 <UART_WaitOnFlagUntilTimeout+0x30>
 8006518:	f7fb fe4c 	bl	80021b4 <HAL_GetTick>
 800651c:	4602      	mov	r2, r0
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006524:	429a      	cmp	r2, r3
 8006526:	d241      	bcs.n	80065ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	330c      	adds	r3, #12
 800652e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006532:	e853 3f00 	ldrex	r3, [r3]
 8006536:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800653e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	330c      	adds	r3, #12
 8006546:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006548:	637a      	str	r2, [r7, #52]	; 0x34
 800654a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800654e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006550:	e841 2300 	strex	r3, r2, [r1]
 8006554:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006558:	2b00      	cmp	r3, #0
 800655a:	d1e5      	bne.n	8006528 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3314      	adds	r3, #20
 8006562:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	e853 3f00 	ldrex	r3, [r3]
 800656a:	613b      	str	r3, [r7, #16]
   return(result);
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	f023 0301 	bic.w	r3, r3, #1
 8006572:	63bb      	str	r3, [r7, #56]	; 0x38
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	3314      	adds	r3, #20
 800657a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800657c:	623a      	str	r2, [r7, #32]
 800657e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	69f9      	ldr	r1, [r7, #28]
 8006582:	6a3a      	ldr	r2, [r7, #32]
 8006584:	e841 2300 	strex	r3, r2, [r1]
 8006588:	61bb      	str	r3, [r7, #24]
   return(result);
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1e5      	bne.n	800655c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2220      	movs	r2, #32
 800659c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e00f      	b.n	80065cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	4013      	ands	r3, r2
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	bf0c      	ite	eq
 80065bc:	2301      	moveq	r3, #1
 80065be:	2300      	movne	r3, #0
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	461a      	mov	r2, r3
 80065c4:	79fb      	ldrb	r3, [r7, #7]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d09f      	beq.n	800650a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3740      	adds	r7, #64	; 0x40
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b095      	sub	sp, #84	; 0x54
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	330c      	adds	r3, #12
 80065e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	330c      	adds	r3, #12
 80065fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065fc:	643a      	str	r2, [r7, #64]	; 0x40
 80065fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006602:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800660a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e5      	bne.n	80065dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	3314      	adds	r3, #20
 8006616:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	e853 3f00 	ldrex	r3, [r3]
 800661e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	f023 0301 	bic.w	r3, r3, #1
 8006626:	64bb      	str	r3, [r7, #72]	; 0x48
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	3314      	adds	r3, #20
 800662e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006630:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006632:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006636:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006638:	e841 2300 	strex	r3, r2, [r1]
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800663e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e5      	bne.n	8006610 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006648:	2b01      	cmp	r3, #1
 800664a:	d119      	bne.n	8006680 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	330c      	adds	r3, #12
 8006652:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	e853 3f00 	ldrex	r3, [r3]
 800665a:	60bb      	str	r3, [r7, #8]
   return(result);
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f023 0310 	bic.w	r3, r3, #16
 8006662:	647b      	str	r3, [r7, #68]	; 0x44
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	330c      	adds	r3, #12
 800666a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800666c:	61ba      	str	r2, [r7, #24]
 800666e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	6979      	ldr	r1, [r7, #20]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	613b      	str	r3, [r7, #16]
   return(result);
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e5      	bne.n	800664c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800668e:	bf00      	nop
 8006690:	3754      	adds	r7, #84	; 0x54
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr

0800669a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800669a:	b580      	push	{r7, lr}
 800669c:	b084      	sub	sp, #16
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f7ff ff09 	bl	80064cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066ba:	bf00      	nop
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b085      	sub	sp, #20
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b21      	cmp	r3, #33	; 0x21
 80066d4:	d13e      	bne.n	8006754 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066de:	d114      	bne.n	800670a <UART_Transmit_IT+0x48>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d110      	bne.n	800670a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	881b      	ldrh	r3, [r3, #0]
 80066f2:	461a      	mov	r2, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	1c9a      	adds	r2, r3, #2
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	621a      	str	r2, [r3, #32]
 8006708:	e008      	b.n	800671c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	1c59      	adds	r1, r3, #1
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	6211      	str	r1, [r2, #32]
 8006714:	781a      	ldrb	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006720:	b29b      	uxth	r3, r3
 8006722:	3b01      	subs	r3, #1
 8006724:	b29b      	uxth	r3, r3
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	4619      	mov	r1, r3
 800672a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10f      	bne.n	8006750 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68da      	ldr	r2, [r3, #12]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800673e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	68da      	ldr	r2, [r3, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800674e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006750:	2300      	movs	r3, #0
 8006752:	e000      	b.n	8006756 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006754:	2302      	movs	r3, #2
  }
}
 8006756:	4618      	mov	r0, r3
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b082      	sub	sp, #8
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68da      	ldr	r2, [r3, #12]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006778:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2220      	movs	r2, #32
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f7ff fe98 	bl	80064b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b08c      	sub	sp, #48	; 0x30
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b22      	cmp	r3, #34	; 0x22
 80067a4:	f040 80ab 	bne.w	80068fe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067b0:	d117      	bne.n	80067e2 <UART_Receive_IT+0x50>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d113      	bne.n	80067e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067ba:	2300      	movs	r3, #0
 80067bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067da:	1c9a      	adds	r2, r3, #2
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	629a      	str	r2, [r3, #40]	; 0x28
 80067e0:	e026      	b.n	8006830 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80067e8:	2300      	movs	r3, #0
 80067ea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067f4:	d007      	beq.n	8006806 <UART_Receive_IT+0x74>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10a      	bne.n	8006814 <UART_Receive_IT+0x82>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d106      	bne.n	8006814 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	b2da      	uxtb	r2, r3
 800680e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006810:	701a      	strb	r2, [r3, #0]
 8006812:	e008      	b.n	8006826 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	b2db      	uxtb	r3, r3
 800681c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006820:	b2da      	uxtb	r2, r3
 8006822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006824:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800682a:	1c5a      	adds	r2, r3, #1
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006834:	b29b      	uxth	r3, r3
 8006836:	3b01      	subs	r3, #1
 8006838:	b29b      	uxth	r3, r3
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	4619      	mov	r1, r3
 800683e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006840:	2b00      	cmp	r3, #0
 8006842:	d15a      	bne.n	80068fa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0220 	bic.w	r2, r2, #32
 8006852:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68da      	ldr	r2, [r3, #12]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006862:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	695a      	ldr	r2, [r3, #20]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f022 0201 	bic.w	r2, r2, #1
 8006872:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2220      	movs	r2, #32
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006880:	2b01      	cmp	r3, #1
 8006882:	d135      	bne.n	80068f0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	330c      	adds	r3, #12
 8006890:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	e853 3f00 	ldrex	r3, [r3]
 8006898:	613b      	str	r3, [r7, #16]
   return(result);
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f023 0310 	bic.w	r3, r3, #16
 80068a0:	627b      	str	r3, [r7, #36]	; 0x24
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	330c      	adds	r3, #12
 80068a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068aa:	623a      	str	r2, [r7, #32]
 80068ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ae:	69f9      	ldr	r1, [r7, #28]
 80068b0:	6a3a      	ldr	r2, [r7, #32]
 80068b2:	e841 2300 	strex	r3, r2, [r1]
 80068b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1e5      	bne.n	800688a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0310 	and.w	r3, r3, #16
 80068c8:	2b10      	cmp	r3, #16
 80068ca:	d10a      	bne.n	80068e2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068cc:	2300      	movs	r3, #0
 80068ce:	60fb      	str	r3, [r7, #12]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	60fb      	str	r3, [r7, #12]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	60fb      	str	r3, [r7, #12]
 80068e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068e6:	4619      	mov	r1, r3
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f7ff fdf9 	bl	80064e0 <HAL_UARTEx_RxEventCallback>
 80068ee:	e002      	b.n	80068f6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f7fa fde3 	bl	80014bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	e002      	b.n	8006900 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80068fa:	2300      	movs	r3, #0
 80068fc:	e000      	b.n	8006900 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80068fe:	2302      	movs	r3, #2
  }
}
 8006900:	4618      	mov	r0, r3
 8006902:	3730      	adds	r7, #48	; 0x30
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800690c:	b0c0      	sub	sp, #256	; 0x100
 800690e:	af00      	add	r7, sp, #0
 8006910:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006924:	68d9      	ldr	r1, [r3, #12]
 8006926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	ea40 0301 	orr.w	r3, r0, r1
 8006930:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	431a      	orrs	r2, r3
 8006940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	431a      	orrs	r2, r3
 8006948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	4313      	orrs	r3, r2
 8006950:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006960:	f021 010c 	bic.w	r1, r1, #12
 8006964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800696e:	430b      	orrs	r3, r1
 8006970:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800697e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006982:	6999      	ldr	r1, [r3, #24]
 8006984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	ea40 0301 	orr.w	r3, r0, r1
 800698e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	4b8f      	ldr	r3, [pc, #572]	; (8006bd4 <UART_SetConfig+0x2cc>)
 8006998:	429a      	cmp	r2, r3
 800699a:	d005      	beq.n	80069a8 <UART_SetConfig+0xa0>
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	4b8d      	ldr	r3, [pc, #564]	; (8006bd8 <UART_SetConfig+0x2d0>)
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d104      	bne.n	80069b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069a8:	f7fe fc46 	bl	8005238 <HAL_RCC_GetPCLK2Freq>
 80069ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80069b0:	e003      	b.n	80069ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069b2:	f7fe fc2d 	bl	8005210 <HAL_RCC_GetPCLK1Freq>
 80069b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069be:	69db      	ldr	r3, [r3, #28]
 80069c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069c4:	f040 810c 	bne.w	8006be0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069cc:	2200      	movs	r2, #0
 80069ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069da:	4622      	mov	r2, r4
 80069dc:	462b      	mov	r3, r5
 80069de:	1891      	adds	r1, r2, r2
 80069e0:	65b9      	str	r1, [r7, #88]	; 0x58
 80069e2:	415b      	adcs	r3, r3
 80069e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80069ea:	4621      	mov	r1, r4
 80069ec:	eb12 0801 	adds.w	r8, r2, r1
 80069f0:	4629      	mov	r1, r5
 80069f2:	eb43 0901 	adc.w	r9, r3, r1
 80069f6:	f04f 0200 	mov.w	r2, #0
 80069fa:	f04f 0300 	mov.w	r3, #0
 80069fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a0a:	4690      	mov	r8, r2
 8006a0c:	4699      	mov	r9, r3
 8006a0e:	4623      	mov	r3, r4
 8006a10:	eb18 0303 	adds.w	r3, r8, r3
 8006a14:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a18:	462b      	mov	r3, r5
 8006a1a:	eb49 0303 	adc.w	r3, r9, r3
 8006a1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a2e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a36:	460b      	mov	r3, r1
 8006a38:	18db      	adds	r3, r3, r3
 8006a3a:	653b      	str	r3, [r7, #80]	; 0x50
 8006a3c:	4613      	mov	r3, r2
 8006a3e:	eb42 0303 	adc.w	r3, r2, r3
 8006a42:	657b      	str	r3, [r7, #84]	; 0x54
 8006a44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a4c:	f7fa f8e6 	bl	8000c1c <__aeabi_uldivmod>
 8006a50:	4602      	mov	r2, r0
 8006a52:	460b      	mov	r3, r1
 8006a54:	4b61      	ldr	r3, [pc, #388]	; (8006bdc <UART_SetConfig+0x2d4>)
 8006a56:	fba3 2302 	umull	r2, r3, r3, r2
 8006a5a:	095b      	lsrs	r3, r3, #5
 8006a5c:	011c      	lsls	r4, r3, #4
 8006a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a62:	2200      	movs	r2, #0
 8006a64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a68:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006a6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006a70:	4642      	mov	r2, r8
 8006a72:	464b      	mov	r3, r9
 8006a74:	1891      	adds	r1, r2, r2
 8006a76:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a78:	415b      	adcs	r3, r3
 8006a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a80:	4641      	mov	r1, r8
 8006a82:	eb12 0a01 	adds.w	sl, r2, r1
 8006a86:	4649      	mov	r1, r9
 8006a88:	eb43 0b01 	adc.w	fp, r3, r1
 8006a8c:	f04f 0200 	mov.w	r2, #0
 8006a90:	f04f 0300 	mov.w	r3, #0
 8006a94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006aa0:	4692      	mov	sl, r2
 8006aa2:	469b      	mov	fp, r3
 8006aa4:	4643      	mov	r3, r8
 8006aa6:	eb1a 0303 	adds.w	r3, sl, r3
 8006aaa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006aae:	464b      	mov	r3, r9
 8006ab0:	eb4b 0303 	adc.w	r3, fp, r3
 8006ab4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ac4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ac8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006acc:	460b      	mov	r3, r1
 8006ace:	18db      	adds	r3, r3, r3
 8006ad0:	643b      	str	r3, [r7, #64]	; 0x40
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	eb42 0303 	adc.w	r3, r2, r3
 8006ad8:	647b      	str	r3, [r7, #68]	; 0x44
 8006ada:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ade:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006ae2:	f7fa f89b 	bl	8000c1c <__aeabi_uldivmod>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	460b      	mov	r3, r1
 8006aea:	4611      	mov	r1, r2
 8006aec:	4b3b      	ldr	r3, [pc, #236]	; (8006bdc <UART_SetConfig+0x2d4>)
 8006aee:	fba3 2301 	umull	r2, r3, r3, r1
 8006af2:	095b      	lsrs	r3, r3, #5
 8006af4:	2264      	movs	r2, #100	; 0x64
 8006af6:	fb02 f303 	mul.w	r3, r2, r3
 8006afa:	1acb      	subs	r3, r1, r3
 8006afc:	00db      	lsls	r3, r3, #3
 8006afe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006b02:	4b36      	ldr	r3, [pc, #216]	; (8006bdc <UART_SetConfig+0x2d4>)
 8006b04:	fba3 2302 	umull	r2, r3, r3, r2
 8006b08:	095b      	lsrs	r3, r3, #5
 8006b0a:	005b      	lsls	r3, r3, #1
 8006b0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b10:	441c      	add	r4, r3
 8006b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b16:	2200      	movs	r2, #0
 8006b18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b1c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b24:	4642      	mov	r2, r8
 8006b26:	464b      	mov	r3, r9
 8006b28:	1891      	adds	r1, r2, r2
 8006b2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b2c:	415b      	adcs	r3, r3
 8006b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b34:	4641      	mov	r1, r8
 8006b36:	1851      	adds	r1, r2, r1
 8006b38:	6339      	str	r1, [r7, #48]	; 0x30
 8006b3a:	4649      	mov	r1, r9
 8006b3c:	414b      	adcs	r3, r1
 8006b3e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b40:	f04f 0200 	mov.w	r2, #0
 8006b44:	f04f 0300 	mov.w	r3, #0
 8006b48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b4c:	4659      	mov	r1, fp
 8006b4e:	00cb      	lsls	r3, r1, #3
 8006b50:	4651      	mov	r1, sl
 8006b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b56:	4651      	mov	r1, sl
 8006b58:	00ca      	lsls	r2, r1, #3
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4642      	mov	r2, r8
 8006b62:	189b      	adds	r3, r3, r2
 8006b64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b68:	464b      	mov	r3, r9
 8006b6a:	460a      	mov	r2, r1
 8006b6c:	eb42 0303 	adc.w	r3, r2, r3
 8006b70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b80:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006b88:	460b      	mov	r3, r1
 8006b8a:	18db      	adds	r3, r3, r3
 8006b8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b8e:	4613      	mov	r3, r2
 8006b90:	eb42 0303 	adc.w	r3, r2, r3
 8006b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006b9e:	f7fa f83d 	bl	8000c1c <__aeabi_uldivmod>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	4b0d      	ldr	r3, [pc, #52]	; (8006bdc <UART_SetConfig+0x2d4>)
 8006ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bac:	095b      	lsrs	r3, r3, #5
 8006bae:	2164      	movs	r1, #100	; 0x64
 8006bb0:	fb01 f303 	mul.w	r3, r1, r3
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	3332      	adds	r3, #50	; 0x32
 8006bba:	4a08      	ldr	r2, [pc, #32]	; (8006bdc <UART_SetConfig+0x2d4>)
 8006bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc0:	095b      	lsrs	r3, r3, #5
 8006bc2:	f003 0207 	and.w	r2, r3, #7
 8006bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4422      	add	r2, r4
 8006bce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bd0:	e105      	b.n	8006dde <UART_SetConfig+0x4d6>
 8006bd2:	bf00      	nop
 8006bd4:	40011000 	.word	0x40011000
 8006bd8:	40011400 	.word	0x40011400
 8006bdc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006be0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006be4:	2200      	movs	r2, #0
 8006be6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006bea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006bee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006bf2:	4642      	mov	r2, r8
 8006bf4:	464b      	mov	r3, r9
 8006bf6:	1891      	adds	r1, r2, r2
 8006bf8:	6239      	str	r1, [r7, #32]
 8006bfa:	415b      	adcs	r3, r3
 8006bfc:	627b      	str	r3, [r7, #36]	; 0x24
 8006bfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c02:	4641      	mov	r1, r8
 8006c04:	1854      	adds	r4, r2, r1
 8006c06:	4649      	mov	r1, r9
 8006c08:	eb43 0501 	adc.w	r5, r3, r1
 8006c0c:	f04f 0200 	mov.w	r2, #0
 8006c10:	f04f 0300 	mov.w	r3, #0
 8006c14:	00eb      	lsls	r3, r5, #3
 8006c16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c1a:	00e2      	lsls	r2, r4, #3
 8006c1c:	4614      	mov	r4, r2
 8006c1e:	461d      	mov	r5, r3
 8006c20:	4643      	mov	r3, r8
 8006c22:	18e3      	adds	r3, r4, r3
 8006c24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c28:	464b      	mov	r3, r9
 8006c2a:	eb45 0303 	adc.w	r3, r5, r3
 8006c2e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c3e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c42:	f04f 0200 	mov.w	r2, #0
 8006c46:	f04f 0300 	mov.w	r3, #0
 8006c4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c4e:	4629      	mov	r1, r5
 8006c50:	008b      	lsls	r3, r1, #2
 8006c52:	4621      	mov	r1, r4
 8006c54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c58:	4621      	mov	r1, r4
 8006c5a:	008a      	lsls	r2, r1, #2
 8006c5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c60:	f7f9 ffdc 	bl	8000c1c <__aeabi_uldivmod>
 8006c64:	4602      	mov	r2, r0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4b60      	ldr	r3, [pc, #384]	; (8006dec <UART_SetConfig+0x4e4>)
 8006c6a:	fba3 2302 	umull	r2, r3, r3, r2
 8006c6e:	095b      	lsrs	r3, r3, #5
 8006c70:	011c      	lsls	r4, r3, #4
 8006c72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c76:	2200      	movs	r2, #0
 8006c78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c7c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006c84:	4642      	mov	r2, r8
 8006c86:	464b      	mov	r3, r9
 8006c88:	1891      	adds	r1, r2, r2
 8006c8a:	61b9      	str	r1, [r7, #24]
 8006c8c:	415b      	adcs	r3, r3
 8006c8e:	61fb      	str	r3, [r7, #28]
 8006c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c94:	4641      	mov	r1, r8
 8006c96:	1851      	adds	r1, r2, r1
 8006c98:	6139      	str	r1, [r7, #16]
 8006c9a:	4649      	mov	r1, r9
 8006c9c:	414b      	adcs	r3, r1
 8006c9e:	617b      	str	r3, [r7, #20]
 8006ca0:	f04f 0200 	mov.w	r2, #0
 8006ca4:	f04f 0300 	mov.w	r3, #0
 8006ca8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006cac:	4659      	mov	r1, fp
 8006cae:	00cb      	lsls	r3, r1, #3
 8006cb0:	4651      	mov	r1, sl
 8006cb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cb6:	4651      	mov	r1, sl
 8006cb8:	00ca      	lsls	r2, r1, #3
 8006cba:	4610      	mov	r0, r2
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	4642      	mov	r2, r8
 8006cc2:	189b      	adds	r3, r3, r2
 8006cc4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cc8:	464b      	mov	r3, r9
 8006cca:	460a      	mov	r2, r1
 8006ccc:	eb42 0303 	adc.w	r3, r2, r3
 8006cd0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cde:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006cec:	4649      	mov	r1, r9
 8006cee:	008b      	lsls	r3, r1, #2
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cf6:	4641      	mov	r1, r8
 8006cf8:	008a      	lsls	r2, r1, #2
 8006cfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006cfe:	f7f9 ff8d 	bl	8000c1c <__aeabi_uldivmod>
 8006d02:	4602      	mov	r2, r0
 8006d04:	460b      	mov	r3, r1
 8006d06:	4b39      	ldr	r3, [pc, #228]	; (8006dec <UART_SetConfig+0x4e4>)
 8006d08:	fba3 1302 	umull	r1, r3, r3, r2
 8006d0c:	095b      	lsrs	r3, r3, #5
 8006d0e:	2164      	movs	r1, #100	; 0x64
 8006d10:	fb01 f303 	mul.w	r3, r1, r3
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	011b      	lsls	r3, r3, #4
 8006d18:	3332      	adds	r3, #50	; 0x32
 8006d1a:	4a34      	ldr	r2, [pc, #208]	; (8006dec <UART_SetConfig+0x4e4>)
 8006d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d20:	095b      	lsrs	r3, r3, #5
 8006d22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d26:	441c      	add	r4, r3
 8006d28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	673b      	str	r3, [r7, #112]	; 0x70
 8006d30:	677a      	str	r2, [r7, #116]	; 0x74
 8006d32:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d36:	4642      	mov	r2, r8
 8006d38:	464b      	mov	r3, r9
 8006d3a:	1891      	adds	r1, r2, r2
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	415b      	adcs	r3, r3
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d46:	4641      	mov	r1, r8
 8006d48:	1851      	adds	r1, r2, r1
 8006d4a:	6039      	str	r1, [r7, #0]
 8006d4c:	4649      	mov	r1, r9
 8006d4e:	414b      	adcs	r3, r1
 8006d50:	607b      	str	r3, [r7, #4]
 8006d52:	f04f 0200 	mov.w	r2, #0
 8006d56:	f04f 0300 	mov.w	r3, #0
 8006d5a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d5e:	4659      	mov	r1, fp
 8006d60:	00cb      	lsls	r3, r1, #3
 8006d62:	4651      	mov	r1, sl
 8006d64:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d68:	4651      	mov	r1, sl
 8006d6a:	00ca      	lsls	r2, r1, #3
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	4619      	mov	r1, r3
 8006d70:	4603      	mov	r3, r0
 8006d72:	4642      	mov	r2, r8
 8006d74:	189b      	adds	r3, r3, r2
 8006d76:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d78:	464b      	mov	r3, r9
 8006d7a:	460a      	mov	r2, r1
 8006d7c:	eb42 0303 	adc.w	r3, r2, r3
 8006d80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	663b      	str	r3, [r7, #96]	; 0x60
 8006d8c:	667a      	str	r2, [r7, #100]	; 0x64
 8006d8e:	f04f 0200 	mov.w	r2, #0
 8006d92:	f04f 0300 	mov.w	r3, #0
 8006d96:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006d9a:	4649      	mov	r1, r9
 8006d9c:	008b      	lsls	r3, r1, #2
 8006d9e:	4641      	mov	r1, r8
 8006da0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006da4:	4641      	mov	r1, r8
 8006da6:	008a      	lsls	r2, r1, #2
 8006da8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006dac:	f7f9 ff36 	bl	8000c1c <__aeabi_uldivmod>
 8006db0:	4602      	mov	r2, r0
 8006db2:	460b      	mov	r3, r1
 8006db4:	4b0d      	ldr	r3, [pc, #52]	; (8006dec <UART_SetConfig+0x4e4>)
 8006db6:	fba3 1302 	umull	r1, r3, r3, r2
 8006dba:	095b      	lsrs	r3, r3, #5
 8006dbc:	2164      	movs	r1, #100	; 0x64
 8006dbe:	fb01 f303 	mul.w	r3, r1, r3
 8006dc2:	1ad3      	subs	r3, r2, r3
 8006dc4:	011b      	lsls	r3, r3, #4
 8006dc6:	3332      	adds	r3, #50	; 0x32
 8006dc8:	4a08      	ldr	r2, [pc, #32]	; (8006dec <UART_SetConfig+0x4e4>)
 8006dca:	fba2 2303 	umull	r2, r3, r2, r3
 8006dce:	095b      	lsrs	r3, r3, #5
 8006dd0:	f003 020f 	and.w	r2, r3, #15
 8006dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4422      	add	r2, r4
 8006ddc:	609a      	str	r2, [r3, #8]
}
 8006dde:	bf00      	nop
 8006de0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006de4:	46bd      	mov	sp, r7
 8006de6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dea:	bf00      	nop
 8006dec:	51eb851f 	.word	0x51eb851f

08006df0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	4603      	mov	r3, r0
 8006df8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e02:	2b84      	cmp	r3, #132	; 0x84
 8006e04:	d005      	beq.n	8006e12 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006e06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	3303      	adds	r3, #3
 8006e10:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006e12:	68fb      	ldr	r3, [r7, #12]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006e24:	f000 faf6 	bl	8007414 <vTaskStartScheduler>
  
  return osOK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	bd80      	pop	{r7, pc}

08006e2e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006e2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e30:	b089      	sub	sp, #36	; 0x24
 8006e32:	af04      	add	r7, sp, #16
 8006e34:	6078      	str	r0, [r7, #4]
 8006e36:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d020      	beq.n	8006e82 <osThreadCreate+0x54>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d01c      	beq.n	8006e82 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685c      	ldr	r4, [r3, #4]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681d      	ldr	r5, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	691e      	ldr	r6, [r3, #16]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7ff ffc8 	bl	8006df0 <makeFreeRtosPriority>
 8006e60:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e6a:	9202      	str	r2, [sp, #8]
 8006e6c:	9301      	str	r3, [sp, #4]
 8006e6e:	9100      	str	r1, [sp, #0]
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	4632      	mov	r2, r6
 8006e74:	4629      	mov	r1, r5
 8006e76:	4620      	mov	r0, r4
 8006e78:	f000 f8ed 	bl	8007056 <xTaskCreateStatic>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	60fb      	str	r3, [r7, #12]
 8006e80:	e01c      	b.n	8006ebc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	685c      	ldr	r4, [r3, #4]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e8e:	b29e      	uxth	r6, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7ff ffaa 	bl	8006df0 <makeFreeRtosPriority>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	f107 030c 	add.w	r3, r7, #12
 8006ea2:	9301      	str	r3, [sp, #4]
 8006ea4:	9200      	str	r2, [sp, #0]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	4632      	mov	r2, r6
 8006eaa:	4629      	mov	r1, r5
 8006eac:	4620      	mov	r0, r4
 8006eae:	f000 f92f 	bl	8007110 <xTaskCreate>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d001      	beq.n	8006ebc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	e000      	b.n	8006ebe <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006ec6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b084      	sub	sp, #16
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <osDelay+0x16>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	e000      	b.n	8006ede <osDelay+0x18>
 8006edc:	2301      	movs	r3, #1
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 fa64 	bl	80073ac <vTaskDelay>
  
  return osOK;
 8006ee4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b083      	sub	sp, #12
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f103 0208 	add.w	r2, r3, #8
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f06:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f103 0208 	add.w	r2, r3, #8
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f103 0208 	add.w	r2, r3, #8
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	689a      	ldr	r2, [r3, #8]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	1c5a      	adds	r2, r3, #1
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	601a      	str	r2, [r3, #0]
}
 8006f84:	bf00      	nop
 8006f86:	3714      	adds	r7, #20
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fa6:	d103      	bne.n	8006fb0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	691b      	ldr	r3, [r3, #16]
 8006fac:	60fb      	str	r3, [r7, #12]
 8006fae:	e00c      	b.n	8006fca <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3308      	adds	r3, #8
 8006fb4:	60fb      	str	r3, [r7, #12]
 8006fb6:	e002      	b.n	8006fbe <vListInsert+0x2e>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	60fb      	str	r3, [r7, #12]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d2f6      	bcs.n	8006fb8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	685a      	ldr	r2, [r3, #4]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	1c5a      	adds	r2, r3, #1
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	601a      	str	r2, [r3, #0]
}
 8006ff6:	bf00      	nop
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr

08007002 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007002:	b480      	push	{r7}
 8007004:	b085      	sub	sp, #20
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	6892      	ldr	r2, [r2, #8]
 8007018:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	6852      	ldr	r2, [r2, #4]
 8007022:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	429a      	cmp	r2, r3
 800702c:	d103      	bne.n	8007036 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689a      	ldr	r2, [r3, #8]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	1e5a      	subs	r2, r3, #1
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007056:	b580      	push	{r7, lr}
 8007058:	b08e      	sub	sp, #56	; 0x38
 800705a:	af04      	add	r7, sp, #16
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	607a      	str	r2, [r7, #4]
 8007062:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10a      	bne.n	8007080 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800706a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706e:	f383 8811 	msr	BASEPRI, r3
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	f3bf 8f4f 	dsb	sy
 800707a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800707c:	bf00      	nop
 800707e:	e7fe      	b.n	800707e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10a      	bne.n	800709c <xTaskCreateStatic+0x46>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	61fb      	str	r3, [r7, #28]
}
 8007098:	bf00      	nop
 800709a:	e7fe      	b.n	800709a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800709c:	23b4      	movs	r3, #180	; 0xb4
 800709e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	2bb4      	cmp	r3, #180	; 0xb4
 80070a4:	d00a      	beq.n	80070bc <xTaskCreateStatic+0x66>
	__asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070aa:	f383 8811 	msr	BASEPRI, r3
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	61bb      	str	r3, [r7, #24]
}
 80070b8:	bf00      	nop
 80070ba:	e7fe      	b.n	80070ba <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80070bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80070be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d01e      	beq.n	8007102 <xTaskCreateStatic+0xac>
 80070c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d01b      	beq.n	8007102 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80070ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80070d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80070d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d6:	2202      	movs	r2, #2
 80070d8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80070dc:	2300      	movs	r3, #0
 80070de:	9303      	str	r3, [sp, #12]
 80070e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e2:	9302      	str	r3, [sp, #8]
 80070e4:	f107 0314 	add.w	r3, r7, #20
 80070e8:	9301      	str	r3, [sp, #4]
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	68b9      	ldr	r1, [r7, #8]
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 f851 	bl	800719c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070fc:	f000 f8ec 	bl	80072d8 <prvAddNewTaskToReadyList>
 8007100:	e001      	b.n	8007106 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007106:	697b      	ldr	r3, [r7, #20]
	}
 8007108:	4618      	mov	r0, r3
 800710a:	3728      	adds	r7, #40	; 0x28
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007110:	b580      	push	{r7, lr}
 8007112:	b08c      	sub	sp, #48	; 0x30
 8007114:	af04      	add	r7, sp, #16
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	603b      	str	r3, [r7, #0]
 800711c:	4613      	mov	r3, r2
 800711e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007120:	88fb      	ldrh	r3, [r7, #6]
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	4618      	mov	r0, r3
 8007126:	f000 ff3f 	bl	8007fa8 <pvPortMalloc>
 800712a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00e      	beq.n	8007150 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007132:	20b4      	movs	r0, #180	; 0xb4
 8007134:	f000 ff38 	bl	8007fa8 <pvPortMalloc>
 8007138:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800713a:	69fb      	ldr	r3, [r7, #28]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	631a      	str	r2, [r3, #48]	; 0x30
 8007146:	e005      	b.n	8007154 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007148:	6978      	ldr	r0, [r7, #20]
 800714a:	f000 fff9 	bl	8008140 <vPortFree>
 800714e:	e001      	b.n	8007154 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007150:	2300      	movs	r3, #0
 8007152:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d017      	beq.n	800718a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800715a:	69fb      	ldr	r3, [r7, #28]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007162:	88fa      	ldrh	r2, [r7, #6]
 8007164:	2300      	movs	r3, #0
 8007166:	9303      	str	r3, [sp, #12]
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	9302      	str	r3, [sp, #8]
 800716c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800716e:	9301      	str	r3, [sp, #4]
 8007170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68b9      	ldr	r1, [r7, #8]
 8007178:	68f8      	ldr	r0, [r7, #12]
 800717a:	f000 f80f 	bl	800719c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800717e:	69f8      	ldr	r0, [r7, #28]
 8007180:	f000 f8aa 	bl	80072d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007184:	2301      	movs	r3, #1
 8007186:	61bb      	str	r3, [r7, #24]
 8007188:	e002      	b.n	8007190 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800718a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800718e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007190:	69bb      	ldr	r3, [r7, #24]
	}
 8007192:	4618      	mov	r0, r3
 8007194:	3720      	adds	r7, #32
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
	...

0800719c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	607a      	str	r2, [r7, #4]
 80071a8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80071aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071b4:	3b01      	subs	r3, #1
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	f023 0307 	bic.w	r3, r3, #7
 80071c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	f003 0307 	and.w	r3, r3, #7
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <prvInitialiseNewTask+0x48>
	__asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	617b      	str	r3, [r7, #20]
}
 80071e0:	bf00      	nop
 80071e2:	e7fe      	b.n	80071e2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d01f      	beq.n	800722a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071ea:	2300      	movs	r3, #0
 80071ec:	61fb      	str	r3, [r7, #28]
 80071ee:	e012      	b.n	8007216 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	4413      	add	r3, r2
 80071f6:	7819      	ldrb	r1, [r3, #0]
 80071f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	4413      	add	r3, r2
 80071fe:	3334      	adds	r3, #52	; 0x34
 8007200:	460a      	mov	r2, r1
 8007202:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	4413      	add	r3, r2
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d006      	beq.n	800721e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	3301      	adds	r3, #1
 8007214:	61fb      	str	r3, [r7, #28]
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	2b0f      	cmp	r3, #15
 800721a:	d9e9      	bls.n	80071f0 <prvInitialiseNewTask+0x54>
 800721c:	e000      	b.n	8007220 <prvInitialiseNewTask+0x84>
			{
				break;
 800721e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007222:	2200      	movs	r2, #0
 8007224:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007228:	e003      	b.n	8007232 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800722a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007234:	2b06      	cmp	r3, #6
 8007236:	d901      	bls.n	800723c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007238:	2306      	movs	r3, #6
 800723a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007240:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007244:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007246:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800724a:	2200      	movs	r2, #0
 800724c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800724e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007250:	3304      	adds	r3, #4
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff fe6b 	bl	8006f2e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725a:	3318      	adds	r3, #24
 800725c:	4618      	mov	r0, r3
 800725e:	f7ff fe66 	bl	8006f2e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007264:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007266:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726a:	f1c3 0207 	rsb	r2, r3, #7
 800726e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007270:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007276:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727a:	2200      	movs	r2, #0
 800727c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007282:	2200      	movs	r2, #0
 8007284:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728a:	334c      	adds	r3, #76	; 0x4c
 800728c:	2260      	movs	r2, #96	; 0x60
 800728e:	2100      	movs	r1, #0
 8007290:	4618      	mov	r0, r3
 8007292:	f001 f9a8 	bl	80085e6 <memset>
 8007296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007298:	4a0c      	ldr	r2, [pc, #48]	; (80072cc <prvInitialiseNewTask+0x130>)
 800729a:	651a      	str	r2, [r3, #80]	; 0x50
 800729c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729e:	4a0c      	ldr	r2, [pc, #48]	; (80072d0 <prvInitialiseNewTask+0x134>)
 80072a0:	655a      	str	r2, [r3, #84]	; 0x54
 80072a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a4:	4a0b      	ldr	r2, [pc, #44]	; (80072d4 <prvInitialiseNewTask+0x138>)
 80072a6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80072a8:	683a      	ldr	r2, [r7, #0]
 80072aa:	68f9      	ldr	r1, [r7, #12]
 80072ac:	69b8      	ldr	r0, [r7, #24]
 80072ae:	f000 fc6b 	bl	8007b88 <pxPortInitialiseStack>
 80072b2:	4602      	mov	r2, r0
 80072b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80072b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d002      	beq.n	80072c4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80072be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072c4:	bf00      	nop
 80072c6:	3720      	adds	r7, #32
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	0800b65c 	.word	0x0800b65c
 80072d0:	0800b67c 	.word	0x0800b67c
 80072d4:	0800b63c 	.word	0x0800b63c

080072d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80072e0:	f000 fd80 	bl	8007de4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072e4:	4b2a      	ldr	r3, [pc, #168]	; (8007390 <prvAddNewTaskToReadyList+0xb8>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3301      	adds	r3, #1
 80072ea:	4a29      	ldr	r2, [pc, #164]	; (8007390 <prvAddNewTaskToReadyList+0xb8>)
 80072ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80072ee:	4b29      	ldr	r3, [pc, #164]	; (8007394 <prvAddNewTaskToReadyList+0xbc>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d109      	bne.n	800730a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80072f6:	4a27      	ldr	r2, [pc, #156]	; (8007394 <prvAddNewTaskToReadyList+0xbc>)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072fc:	4b24      	ldr	r3, [pc, #144]	; (8007390 <prvAddNewTaskToReadyList+0xb8>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d110      	bne.n	8007326 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007304:	f000 facc 	bl	80078a0 <prvInitialiseTaskLists>
 8007308:	e00d      	b.n	8007326 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800730a:	4b23      	ldr	r3, [pc, #140]	; (8007398 <prvAddNewTaskToReadyList+0xc0>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d109      	bne.n	8007326 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007312:	4b20      	ldr	r3, [pc, #128]	; (8007394 <prvAddNewTaskToReadyList+0xbc>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800731c:	429a      	cmp	r2, r3
 800731e:	d802      	bhi.n	8007326 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007320:	4a1c      	ldr	r2, [pc, #112]	; (8007394 <prvAddNewTaskToReadyList+0xbc>)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007326:	4b1d      	ldr	r3, [pc, #116]	; (800739c <prvAddNewTaskToReadyList+0xc4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3301      	adds	r3, #1
 800732c:	4a1b      	ldr	r2, [pc, #108]	; (800739c <prvAddNewTaskToReadyList+0xc4>)
 800732e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007334:	2201      	movs	r2, #1
 8007336:	409a      	lsls	r2, r3
 8007338:	4b19      	ldr	r3, [pc, #100]	; (80073a0 <prvAddNewTaskToReadyList+0xc8>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4313      	orrs	r3, r2
 800733e:	4a18      	ldr	r2, [pc, #96]	; (80073a0 <prvAddNewTaskToReadyList+0xc8>)
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007346:	4613      	mov	r3, r2
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	4413      	add	r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	4a15      	ldr	r2, [pc, #84]	; (80073a4 <prvAddNewTaskToReadyList+0xcc>)
 8007350:	441a      	add	r2, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	3304      	adds	r3, #4
 8007356:	4619      	mov	r1, r3
 8007358:	4610      	mov	r0, r2
 800735a:	f7ff fdf5 	bl	8006f48 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800735e:	f000 fd71 	bl	8007e44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007362:	4b0d      	ldr	r3, [pc, #52]	; (8007398 <prvAddNewTaskToReadyList+0xc0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00e      	beq.n	8007388 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800736a:	4b0a      	ldr	r3, [pc, #40]	; (8007394 <prvAddNewTaskToReadyList+0xbc>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007374:	429a      	cmp	r2, r3
 8007376:	d207      	bcs.n	8007388 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007378:	4b0b      	ldr	r3, [pc, #44]	; (80073a8 <prvAddNewTaskToReadyList+0xd0>)
 800737a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800737e:	601a      	str	r2, [r3, #0]
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007388:	bf00      	nop
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	20000b98 	.word	0x20000b98
 8007394:	20000a98 	.word	0x20000a98
 8007398:	20000ba4 	.word	0x20000ba4
 800739c:	20000bb4 	.word	0x20000bb4
 80073a0:	20000ba0 	.word	0x20000ba0
 80073a4:	20000a9c 	.word	0x20000a9c
 80073a8:	e000ed04 	.word	0xe000ed04

080073ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80073b4:	2300      	movs	r3, #0
 80073b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d017      	beq.n	80073ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80073be:	4b13      	ldr	r3, [pc, #76]	; (800740c <vTaskDelay+0x60>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00a      	beq.n	80073dc <vTaskDelay+0x30>
	__asm volatile
 80073c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ca:	f383 8811 	msr	BASEPRI, r3
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f3bf 8f4f 	dsb	sy
 80073d6:	60bb      	str	r3, [r7, #8]
}
 80073d8:	bf00      	nop
 80073da:	e7fe      	b.n	80073da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80073dc:	f000 f884 	bl	80074e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073e0:	2100      	movs	r1, #0
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fb6a 	bl	8007abc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80073e8:	f000 f88c 	bl	8007504 <xTaskResumeAll>
 80073ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d107      	bne.n	8007404 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80073f4:	4b06      	ldr	r3, [pc, #24]	; (8007410 <vTaskDelay+0x64>)
 80073f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007404:	bf00      	nop
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	20000bc0 	.word	0x20000bc0
 8007410:	e000ed04 	.word	0xe000ed04

08007414 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b08a      	sub	sp, #40	; 0x28
 8007418:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800741a:	2300      	movs	r3, #0
 800741c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800741e:	2300      	movs	r3, #0
 8007420:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007422:	463a      	mov	r2, r7
 8007424:	1d39      	adds	r1, r7, #4
 8007426:	f107 0308 	add.w	r3, r7, #8
 800742a:	4618      	mov	r0, r3
 800742c:	f7f9 feb0 	bl	8001190 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007430:	6839      	ldr	r1, [r7, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	68ba      	ldr	r2, [r7, #8]
 8007436:	9202      	str	r2, [sp, #8]
 8007438:	9301      	str	r3, [sp, #4]
 800743a:	2300      	movs	r3, #0
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	2300      	movs	r3, #0
 8007440:	460a      	mov	r2, r1
 8007442:	4921      	ldr	r1, [pc, #132]	; (80074c8 <vTaskStartScheduler+0xb4>)
 8007444:	4821      	ldr	r0, [pc, #132]	; (80074cc <vTaskStartScheduler+0xb8>)
 8007446:	f7ff fe06 	bl	8007056 <xTaskCreateStatic>
 800744a:	4603      	mov	r3, r0
 800744c:	4a20      	ldr	r2, [pc, #128]	; (80074d0 <vTaskStartScheduler+0xbc>)
 800744e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007450:	4b1f      	ldr	r3, [pc, #124]	; (80074d0 <vTaskStartScheduler+0xbc>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d002      	beq.n	800745e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007458:	2301      	movs	r3, #1
 800745a:	617b      	str	r3, [r7, #20]
 800745c:	e001      	b.n	8007462 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800745e:	2300      	movs	r3, #0
 8007460:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d11b      	bne.n	80074a0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	613b      	str	r3, [r7, #16]
}
 800747a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800747c:	4b15      	ldr	r3, [pc, #84]	; (80074d4 <vTaskStartScheduler+0xc0>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	334c      	adds	r3, #76	; 0x4c
 8007482:	4a15      	ldr	r2, [pc, #84]	; (80074d8 <vTaskStartScheduler+0xc4>)
 8007484:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007486:	4b15      	ldr	r3, [pc, #84]	; (80074dc <vTaskStartScheduler+0xc8>)
 8007488:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800748c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800748e:	4b14      	ldr	r3, [pc, #80]	; (80074e0 <vTaskStartScheduler+0xcc>)
 8007490:	2201      	movs	r2, #1
 8007492:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007494:	4b13      	ldr	r3, [pc, #76]	; (80074e4 <vTaskStartScheduler+0xd0>)
 8007496:	2200      	movs	r2, #0
 8007498:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800749a:	f000 fc01 	bl	8007ca0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800749e:	e00e      	b.n	80074be <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074a6:	d10a      	bne.n	80074be <vTaskStartScheduler+0xaa>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	60fb      	str	r3, [r7, #12]
}
 80074ba:	bf00      	nop
 80074bc:	e7fe      	b.n	80074bc <vTaskStartScheduler+0xa8>
}
 80074be:	bf00      	nop
 80074c0:	3718      	adds	r7, #24
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	0800b61c 	.word	0x0800b61c
 80074cc:	08007871 	.word	0x08007871
 80074d0:	20000bbc 	.word	0x20000bbc
 80074d4:	20000a98 	.word	0x20000a98
 80074d8:	20000010 	.word	0x20000010
 80074dc:	20000bb8 	.word	0x20000bb8
 80074e0:	20000ba4 	.word	0x20000ba4
 80074e4:	20000b9c 	.word	0x20000b9c

080074e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80074e8:	b480      	push	{r7}
 80074ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80074ec:	4b04      	ldr	r3, [pc, #16]	; (8007500 <vTaskSuspendAll+0x18>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3301      	adds	r3, #1
 80074f2:	4a03      	ldr	r2, [pc, #12]	; (8007500 <vTaskSuspendAll+0x18>)
 80074f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80074f6:	bf00      	nop
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	20000bc0 	.word	0x20000bc0

08007504 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800750a:	2300      	movs	r3, #0
 800750c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800750e:	2300      	movs	r3, #0
 8007510:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007512:	4b41      	ldr	r3, [pc, #260]	; (8007618 <xTaskResumeAll+0x114>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10a      	bne.n	8007530 <xTaskResumeAll+0x2c>
	__asm volatile
 800751a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800751e:	f383 8811 	msr	BASEPRI, r3
 8007522:	f3bf 8f6f 	isb	sy
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	603b      	str	r3, [r7, #0]
}
 800752c:	bf00      	nop
 800752e:	e7fe      	b.n	800752e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007530:	f000 fc58 	bl	8007de4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007534:	4b38      	ldr	r3, [pc, #224]	; (8007618 <xTaskResumeAll+0x114>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3b01      	subs	r3, #1
 800753a:	4a37      	ldr	r2, [pc, #220]	; (8007618 <xTaskResumeAll+0x114>)
 800753c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800753e:	4b36      	ldr	r3, [pc, #216]	; (8007618 <xTaskResumeAll+0x114>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d161      	bne.n	800760a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007546:	4b35      	ldr	r3, [pc, #212]	; (800761c <xTaskResumeAll+0x118>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d05d      	beq.n	800760a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800754e:	e02e      	b.n	80075ae <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007550:	4b33      	ldr	r3, [pc, #204]	; (8007620 <xTaskResumeAll+0x11c>)
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	3318      	adds	r3, #24
 800755c:	4618      	mov	r0, r3
 800755e:	f7ff fd50 	bl	8007002 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	3304      	adds	r3, #4
 8007566:	4618      	mov	r0, r3
 8007568:	f7ff fd4b 	bl	8007002 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007570:	2201      	movs	r2, #1
 8007572:	409a      	lsls	r2, r3
 8007574:	4b2b      	ldr	r3, [pc, #172]	; (8007624 <xTaskResumeAll+0x120>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4313      	orrs	r3, r2
 800757a:	4a2a      	ldr	r2, [pc, #168]	; (8007624 <xTaskResumeAll+0x120>)
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007582:	4613      	mov	r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4413      	add	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4a27      	ldr	r2, [pc, #156]	; (8007628 <xTaskResumeAll+0x124>)
 800758c:	441a      	add	r2, r3
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	3304      	adds	r3, #4
 8007592:	4619      	mov	r1, r3
 8007594:	4610      	mov	r0, r2
 8007596:	f7ff fcd7 	bl	8006f48 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800759e:	4b23      	ldr	r3, [pc, #140]	; (800762c <xTaskResumeAll+0x128>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d302      	bcc.n	80075ae <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80075a8:	4b21      	ldr	r3, [pc, #132]	; (8007630 <xTaskResumeAll+0x12c>)
 80075aa:	2201      	movs	r2, #1
 80075ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075ae:	4b1c      	ldr	r3, [pc, #112]	; (8007620 <xTaskResumeAll+0x11c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1cc      	bne.n	8007550 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d001      	beq.n	80075c0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80075bc:	f000 fa12 	bl	80079e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80075c0:	4b1c      	ldr	r3, [pc, #112]	; (8007634 <xTaskResumeAll+0x130>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d010      	beq.n	80075ee <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075cc:	f000 f836 	bl	800763c <xTaskIncrementTick>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d002      	beq.n	80075dc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80075d6:	4b16      	ldr	r3, [pc, #88]	; (8007630 <xTaskResumeAll+0x12c>)
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	3b01      	subs	r3, #1
 80075e0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1f1      	bne.n	80075cc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80075e8:	4b12      	ldr	r3, [pc, #72]	; (8007634 <xTaskResumeAll+0x130>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80075ee:	4b10      	ldr	r3, [pc, #64]	; (8007630 <xTaskResumeAll+0x12c>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d009      	beq.n	800760a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80075f6:	2301      	movs	r3, #1
 80075f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80075fa:	4b0f      	ldr	r3, [pc, #60]	; (8007638 <xTaskResumeAll+0x134>)
 80075fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	f3bf 8f4f 	dsb	sy
 8007606:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800760a:	f000 fc1b 	bl	8007e44 <vPortExitCritical>

	return xAlreadyYielded;
 800760e:	68bb      	ldr	r3, [r7, #8]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	20000bc0 	.word	0x20000bc0
 800761c:	20000b98 	.word	0x20000b98
 8007620:	20000b58 	.word	0x20000b58
 8007624:	20000ba0 	.word	0x20000ba0
 8007628:	20000a9c 	.word	0x20000a9c
 800762c:	20000a98 	.word	0x20000a98
 8007630:	20000bac 	.word	0x20000bac
 8007634:	20000ba8 	.word	0x20000ba8
 8007638:	e000ed04 	.word	0xe000ed04

0800763c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b086      	sub	sp, #24
 8007640:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007642:	2300      	movs	r3, #0
 8007644:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007646:	4b4e      	ldr	r3, [pc, #312]	; (8007780 <xTaskIncrementTick+0x144>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	f040 808e 	bne.w	800776c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007650:	4b4c      	ldr	r3, [pc, #304]	; (8007784 <xTaskIncrementTick+0x148>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3301      	adds	r3, #1
 8007656:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007658:	4a4a      	ldr	r2, [pc, #296]	; (8007784 <xTaskIncrementTick+0x148>)
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d120      	bne.n	80076a6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007664:	4b48      	ldr	r3, [pc, #288]	; (8007788 <xTaskIncrementTick+0x14c>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00a      	beq.n	8007684 <xTaskIncrementTick+0x48>
	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	603b      	str	r3, [r7, #0]
}
 8007680:	bf00      	nop
 8007682:	e7fe      	b.n	8007682 <xTaskIncrementTick+0x46>
 8007684:	4b40      	ldr	r3, [pc, #256]	; (8007788 <xTaskIncrementTick+0x14c>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	60fb      	str	r3, [r7, #12]
 800768a:	4b40      	ldr	r3, [pc, #256]	; (800778c <xTaskIncrementTick+0x150>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a3e      	ldr	r2, [pc, #248]	; (8007788 <xTaskIncrementTick+0x14c>)
 8007690:	6013      	str	r3, [r2, #0]
 8007692:	4a3e      	ldr	r2, [pc, #248]	; (800778c <xTaskIncrementTick+0x150>)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	4b3d      	ldr	r3, [pc, #244]	; (8007790 <xTaskIncrementTick+0x154>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	3301      	adds	r3, #1
 800769e:	4a3c      	ldr	r2, [pc, #240]	; (8007790 <xTaskIncrementTick+0x154>)
 80076a0:	6013      	str	r3, [r2, #0]
 80076a2:	f000 f99f 	bl	80079e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076a6:	4b3b      	ldr	r3, [pc, #236]	; (8007794 <xTaskIncrementTick+0x158>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d348      	bcc.n	8007742 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076b0:	4b35      	ldr	r3, [pc, #212]	; (8007788 <xTaskIncrementTick+0x14c>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d104      	bne.n	80076c4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076ba:	4b36      	ldr	r3, [pc, #216]	; (8007794 <xTaskIncrementTick+0x158>)
 80076bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076c0:	601a      	str	r2, [r3, #0]
					break;
 80076c2:	e03e      	b.n	8007742 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076c4:	4b30      	ldr	r3, [pc, #192]	; (8007788 <xTaskIncrementTick+0x14c>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80076d4:	693a      	ldr	r2, [r7, #16]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d203      	bcs.n	80076e4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80076dc:	4a2d      	ldr	r2, [pc, #180]	; (8007794 <xTaskIncrementTick+0x158>)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80076e2:	e02e      	b.n	8007742 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	3304      	adds	r3, #4
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7ff fc8a 	bl	8007002 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d004      	beq.n	8007700 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	3318      	adds	r3, #24
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7ff fc81 	bl	8007002 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007704:	2201      	movs	r2, #1
 8007706:	409a      	lsls	r2, r3
 8007708:	4b23      	ldr	r3, [pc, #140]	; (8007798 <xTaskIncrementTick+0x15c>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4313      	orrs	r3, r2
 800770e:	4a22      	ldr	r2, [pc, #136]	; (8007798 <xTaskIncrementTick+0x15c>)
 8007710:	6013      	str	r3, [r2, #0]
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007716:	4613      	mov	r3, r2
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	4413      	add	r3, r2
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4a1f      	ldr	r2, [pc, #124]	; (800779c <xTaskIncrementTick+0x160>)
 8007720:	441a      	add	r2, r3
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	3304      	adds	r3, #4
 8007726:	4619      	mov	r1, r3
 8007728:	4610      	mov	r0, r2
 800772a:	f7ff fc0d 	bl	8006f48 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007732:	4b1b      	ldr	r3, [pc, #108]	; (80077a0 <xTaskIncrementTick+0x164>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007738:	429a      	cmp	r2, r3
 800773a:	d3b9      	bcc.n	80076b0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800773c:	2301      	movs	r3, #1
 800773e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007740:	e7b6      	b.n	80076b0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007742:	4b17      	ldr	r3, [pc, #92]	; (80077a0 <xTaskIncrementTick+0x164>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007748:	4914      	ldr	r1, [pc, #80]	; (800779c <xTaskIncrementTick+0x160>)
 800774a:	4613      	mov	r3, r2
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	440b      	add	r3, r1
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b01      	cmp	r3, #1
 8007758:	d901      	bls.n	800775e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800775a:	2301      	movs	r3, #1
 800775c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800775e:	4b11      	ldr	r3, [pc, #68]	; (80077a4 <xTaskIncrementTick+0x168>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d007      	beq.n	8007776 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007766:	2301      	movs	r3, #1
 8007768:	617b      	str	r3, [r7, #20]
 800776a:	e004      	b.n	8007776 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800776c:	4b0e      	ldr	r3, [pc, #56]	; (80077a8 <xTaskIncrementTick+0x16c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	3301      	adds	r3, #1
 8007772:	4a0d      	ldr	r2, [pc, #52]	; (80077a8 <xTaskIncrementTick+0x16c>)
 8007774:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007776:	697b      	ldr	r3, [r7, #20]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	20000bc0 	.word	0x20000bc0
 8007784:	20000b9c 	.word	0x20000b9c
 8007788:	20000b50 	.word	0x20000b50
 800778c:	20000b54 	.word	0x20000b54
 8007790:	20000bb0 	.word	0x20000bb0
 8007794:	20000bb8 	.word	0x20000bb8
 8007798:	20000ba0 	.word	0x20000ba0
 800779c:	20000a9c 	.word	0x20000a9c
 80077a0:	20000a98 	.word	0x20000a98
 80077a4:	20000bac 	.word	0x20000bac
 80077a8:	20000ba8 	.word	0x20000ba8

080077ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077ac:	b480      	push	{r7}
 80077ae:	b087      	sub	sp, #28
 80077b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077b2:	4b29      	ldr	r3, [pc, #164]	; (8007858 <vTaskSwitchContext+0xac>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d003      	beq.n	80077c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077ba:	4b28      	ldr	r3, [pc, #160]	; (800785c <vTaskSwitchContext+0xb0>)
 80077bc:	2201      	movs	r2, #1
 80077be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80077c0:	e044      	b.n	800784c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80077c2:	4b26      	ldr	r3, [pc, #152]	; (800785c <vTaskSwitchContext+0xb0>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077c8:	4b25      	ldr	r3, [pc, #148]	; (8007860 <vTaskSwitchContext+0xb4>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	fab3 f383 	clz	r3, r3
 80077d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80077d6:	7afb      	ldrb	r3, [r7, #11]
 80077d8:	f1c3 031f 	rsb	r3, r3, #31
 80077dc:	617b      	str	r3, [r7, #20]
 80077de:	4921      	ldr	r1, [pc, #132]	; (8007864 <vTaskSwitchContext+0xb8>)
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	4613      	mov	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	440b      	add	r3, r1
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10a      	bne.n	8007808 <vTaskSwitchContext+0x5c>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	607b      	str	r3, [r7, #4]
}
 8007804:	bf00      	nop
 8007806:	e7fe      	b.n	8007806 <vTaskSwitchContext+0x5a>
 8007808:	697a      	ldr	r2, [r7, #20]
 800780a:	4613      	mov	r3, r2
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	4413      	add	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4a14      	ldr	r2, [pc, #80]	; (8007864 <vTaskSwitchContext+0xb8>)
 8007814:	4413      	add	r3, r2
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	605a      	str	r2, [r3, #4]
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	685a      	ldr	r2, [r3, #4]
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	3308      	adds	r3, #8
 800782a:	429a      	cmp	r2, r3
 800782c:	d104      	bne.n	8007838 <vTaskSwitchContext+0x8c>
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	685a      	ldr	r2, [r3, #4]
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	605a      	str	r2, [r3, #4]
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	68db      	ldr	r3, [r3, #12]
 800783e:	4a0a      	ldr	r2, [pc, #40]	; (8007868 <vTaskSwitchContext+0xbc>)
 8007840:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007842:	4b09      	ldr	r3, [pc, #36]	; (8007868 <vTaskSwitchContext+0xbc>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	334c      	adds	r3, #76	; 0x4c
 8007848:	4a08      	ldr	r2, [pc, #32]	; (800786c <vTaskSwitchContext+0xc0>)
 800784a:	6013      	str	r3, [r2, #0]
}
 800784c:	bf00      	nop
 800784e:	371c      	adds	r7, #28
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr
 8007858:	20000bc0 	.word	0x20000bc0
 800785c:	20000bac 	.word	0x20000bac
 8007860:	20000ba0 	.word	0x20000ba0
 8007864:	20000a9c 	.word	0x20000a9c
 8007868:	20000a98 	.word	0x20000a98
 800786c:	20000010 	.word	0x20000010

08007870 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007878:	f000 f852 	bl	8007920 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800787c:	4b06      	ldr	r3, [pc, #24]	; (8007898 <prvIdleTask+0x28>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d9f9      	bls.n	8007878 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007884:	4b05      	ldr	r3, [pc, #20]	; (800789c <prvIdleTask+0x2c>)
 8007886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800788a:	601a      	str	r2, [r3, #0]
 800788c:	f3bf 8f4f 	dsb	sy
 8007890:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007894:	e7f0      	b.n	8007878 <prvIdleTask+0x8>
 8007896:	bf00      	nop
 8007898:	20000a9c 	.word	0x20000a9c
 800789c:	e000ed04 	.word	0xe000ed04

080078a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078a6:	2300      	movs	r3, #0
 80078a8:	607b      	str	r3, [r7, #4]
 80078aa:	e00c      	b.n	80078c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	4a12      	ldr	r2, [pc, #72]	; (8007900 <prvInitialiseTaskLists+0x60>)
 80078b8:	4413      	add	r3, r2
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7ff fb17 	bl	8006eee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	3301      	adds	r3, #1
 80078c4:	607b      	str	r3, [r7, #4]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2b06      	cmp	r3, #6
 80078ca:	d9ef      	bls.n	80078ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078cc:	480d      	ldr	r0, [pc, #52]	; (8007904 <prvInitialiseTaskLists+0x64>)
 80078ce:	f7ff fb0e 	bl	8006eee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078d2:	480d      	ldr	r0, [pc, #52]	; (8007908 <prvInitialiseTaskLists+0x68>)
 80078d4:	f7ff fb0b 	bl	8006eee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078d8:	480c      	ldr	r0, [pc, #48]	; (800790c <prvInitialiseTaskLists+0x6c>)
 80078da:	f7ff fb08 	bl	8006eee <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078de:	480c      	ldr	r0, [pc, #48]	; (8007910 <prvInitialiseTaskLists+0x70>)
 80078e0:	f7ff fb05 	bl	8006eee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078e4:	480b      	ldr	r0, [pc, #44]	; (8007914 <prvInitialiseTaskLists+0x74>)
 80078e6:	f7ff fb02 	bl	8006eee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80078ea:	4b0b      	ldr	r3, [pc, #44]	; (8007918 <prvInitialiseTaskLists+0x78>)
 80078ec:	4a05      	ldr	r2, [pc, #20]	; (8007904 <prvInitialiseTaskLists+0x64>)
 80078ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80078f0:	4b0a      	ldr	r3, [pc, #40]	; (800791c <prvInitialiseTaskLists+0x7c>)
 80078f2:	4a05      	ldr	r2, [pc, #20]	; (8007908 <prvInitialiseTaskLists+0x68>)
 80078f4:	601a      	str	r2, [r3, #0]
}
 80078f6:	bf00      	nop
 80078f8:	3708      	adds	r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	20000a9c 	.word	0x20000a9c
 8007904:	20000b28 	.word	0x20000b28
 8007908:	20000b3c 	.word	0x20000b3c
 800790c:	20000b58 	.word	0x20000b58
 8007910:	20000b6c 	.word	0x20000b6c
 8007914:	20000b84 	.word	0x20000b84
 8007918:	20000b50 	.word	0x20000b50
 800791c:	20000b54 	.word	0x20000b54

08007920 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007926:	e019      	b.n	800795c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007928:	f000 fa5c 	bl	8007de4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800792c:	4b10      	ldr	r3, [pc, #64]	; (8007970 <prvCheckTasksWaitingTermination+0x50>)
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	3304      	adds	r3, #4
 8007938:	4618      	mov	r0, r3
 800793a:	f7ff fb62 	bl	8007002 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800793e:	4b0d      	ldr	r3, [pc, #52]	; (8007974 <prvCheckTasksWaitingTermination+0x54>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	3b01      	subs	r3, #1
 8007944:	4a0b      	ldr	r2, [pc, #44]	; (8007974 <prvCheckTasksWaitingTermination+0x54>)
 8007946:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007948:	4b0b      	ldr	r3, [pc, #44]	; (8007978 <prvCheckTasksWaitingTermination+0x58>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3b01      	subs	r3, #1
 800794e:	4a0a      	ldr	r2, [pc, #40]	; (8007978 <prvCheckTasksWaitingTermination+0x58>)
 8007950:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007952:	f000 fa77 	bl	8007e44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 f810 	bl	800797c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800795c:	4b06      	ldr	r3, [pc, #24]	; (8007978 <prvCheckTasksWaitingTermination+0x58>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d1e1      	bne.n	8007928 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop
 8007968:	3708      	adds	r7, #8
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	20000b6c 	.word	0x20000b6c
 8007974:	20000b98 	.word	0x20000b98
 8007978:	20000b80 	.word	0x20000b80

0800797c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	334c      	adds	r3, #76	; 0x4c
 8007988:	4618      	mov	r0, r3
 800798a:	f000 ff65 	bl	8008858 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007994:	2b00      	cmp	r3, #0
 8007996:	d108      	bne.n	80079aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800799c:	4618      	mov	r0, r3
 800799e:	f000 fbcf 	bl	8008140 <vPortFree>
				vPortFree( pxTCB );
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 fbcc 	bl	8008140 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80079a8:	e018      	b.n	80079dc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d103      	bne.n	80079bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fbc3 	bl	8008140 <vPortFree>
	}
 80079ba:	e00f      	b.n	80079dc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d00a      	beq.n	80079dc <prvDeleteTCB+0x60>
	__asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	60fb      	str	r3, [r7, #12]
}
 80079d8:	bf00      	nop
 80079da:	e7fe      	b.n	80079da <prvDeleteTCB+0x5e>
	}
 80079dc:	bf00      	nop
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079ea:	4b0c      	ldr	r3, [pc, #48]	; (8007a1c <prvResetNextTaskUnblockTime+0x38>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d104      	bne.n	80079fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80079f4:	4b0a      	ldr	r3, [pc, #40]	; (8007a20 <prvResetNextTaskUnblockTime+0x3c>)
 80079f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80079fc:	e008      	b.n	8007a10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079fe:	4b07      	ldr	r3, [pc, #28]	; (8007a1c <prvResetNextTaskUnblockTime+0x38>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	4a04      	ldr	r2, [pc, #16]	; (8007a20 <prvResetNextTaskUnblockTime+0x3c>)
 8007a0e:	6013      	str	r3, [r2, #0]
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	20000b50 	.word	0x20000b50
 8007a20:	20000bb8 	.word	0x20000bb8

08007a24 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007a2e:	f000 f9d9 	bl	8007de4 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007a32:	4b20      	ldr	r3, [pc, #128]	; (8007ab4 <ulTaskNotifyTake+0x90>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d113      	bne.n	8007a66 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007a3e:	4b1d      	ldr	r3, [pc, #116]	; (8007ab4 <ulTaskNotifyTake+0x90>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

				if( xTicksToWait > ( TickType_t ) 0 )
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00b      	beq.n	8007a66 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a4e:	2101      	movs	r1, #1
 8007a50:	6838      	ldr	r0, [r7, #0]
 8007a52:	f000 f833 	bl	8007abc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007a56:	4b18      	ldr	r3, [pc, #96]	; (8007ab8 <ulTaskNotifyTake+0x94>)
 8007a58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	f3bf 8f4f 	dsb	sy
 8007a62:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007a66:	f000 f9ed 	bl	8007e44 <vPortExitCritical>

		taskENTER_CRITICAL();
 8007a6a:	f000 f9bb 	bl	8007de4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007a6e:	4b11      	ldr	r3, [pc, #68]	; (8007ab4 <ulTaskNotifyTake+0x90>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007a76:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00e      	beq.n	8007a9c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007a84:	4b0b      	ldr	r3, [pc, #44]	; (8007ab4 <ulTaskNotifyTake+0x90>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8007a8e:	e005      	b.n	8007a9c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8007a90:	4b08      	ldr	r3, [pc, #32]	; (8007ab4 <ulTaskNotifyTake+0x90>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	3a01      	subs	r2, #1
 8007a98:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a9c:	4b05      	ldr	r3, [pc, #20]	; (8007ab4 <ulTaskNotifyTake+0x90>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		}
		taskEXIT_CRITICAL();
 8007aa6:	f000 f9cd 	bl	8007e44 <vPortExitCritical>

		return ulReturn;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
	}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	20000a98 	.word	0x20000a98
 8007ab8:	e000ed04 	.word	0xe000ed04

08007abc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b084      	sub	sp, #16
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007ac6:	4b29      	ldr	r3, [pc, #164]	; (8007b6c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007acc:	4b28      	ldr	r3, [pc, #160]	; (8007b70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7ff fa95 	bl	8007002 <uxListRemove>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10b      	bne.n	8007af6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007ade:	4b24      	ldr	r3, [pc, #144]	; (8007b70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aea:	43da      	mvns	r2, r3
 8007aec:	4b21      	ldr	r3, [pc, #132]	; (8007b74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4013      	ands	r3, r2
 8007af2:	4a20      	ldr	r2, [pc, #128]	; (8007b74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007af4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007afc:	d10a      	bne.n	8007b14 <prvAddCurrentTaskToDelayedList+0x58>
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d007      	beq.n	8007b14 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b04:	4b1a      	ldr	r3, [pc, #104]	; (8007b70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	3304      	adds	r3, #4
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	481a      	ldr	r0, [pc, #104]	; (8007b78 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007b0e:	f7ff fa1b 	bl	8006f48 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b12:	e026      	b.n	8007b62 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4413      	add	r3, r2
 8007b1a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b1c:	4b14      	ldr	r3, [pc, #80]	; (8007b70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007b24:	68ba      	ldr	r2, [r7, #8]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d209      	bcs.n	8007b40 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b2c:	4b13      	ldr	r3, [pc, #76]	; (8007b7c <prvAddCurrentTaskToDelayedList+0xc0>)
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	4b0f      	ldr	r3, [pc, #60]	; (8007b70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3304      	adds	r3, #4
 8007b36:	4619      	mov	r1, r3
 8007b38:	4610      	mov	r0, r2
 8007b3a:	f7ff fa29 	bl	8006f90 <vListInsert>
}
 8007b3e:	e010      	b.n	8007b62 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b40:	4b0f      	ldr	r3, [pc, #60]	; (8007b80 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	4b0a      	ldr	r3, [pc, #40]	; (8007b70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3304      	adds	r3, #4
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	4610      	mov	r0, r2
 8007b4e:	f7ff fa1f 	bl	8006f90 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007b52:	4b0c      	ldr	r3, [pc, #48]	; (8007b84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68ba      	ldr	r2, [r7, #8]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d202      	bcs.n	8007b62 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007b5c:	4a09      	ldr	r2, [pc, #36]	; (8007b84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	6013      	str	r3, [r2, #0]
}
 8007b62:	bf00      	nop
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	20000b9c 	.word	0x20000b9c
 8007b70:	20000a98 	.word	0x20000a98
 8007b74:	20000ba0 	.word	0x20000ba0
 8007b78:	20000b84 	.word	0x20000b84
 8007b7c:	20000b54 	.word	0x20000b54
 8007b80:	20000b50 	.word	0x20000b50
 8007b84:	20000bb8 	.word	0x20000bb8

08007b88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b085      	sub	sp, #20
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	3b04      	subs	r3, #4
 8007b98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ba0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	3b04      	subs	r3, #4
 8007ba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	f023 0201 	bic.w	r2, r3, #1
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	3b04      	subs	r3, #4
 8007bb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007bb8:	4a0c      	ldr	r2, [pc, #48]	; (8007bec <pxPortInitialiseStack+0x64>)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	3b14      	subs	r3, #20
 8007bc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	3b04      	subs	r3, #4
 8007bce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f06f 0202 	mvn.w	r2, #2
 8007bd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	3b20      	subs	r3, #32
 8007bdc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007bde:	68fb      	ldr	r3, [r7, #12]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr
 8007bec:	08007bf1 	.word	0x08007bf1

08007bf0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007bfa:	4b12      	ldr	r3, [pc, #72]	; (8007c44 <prvTaskExitError+0x54>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c02:	d00a      	beq.n	8007c1a <prvTaskExitError+0x2a>
	__asm volatile
 8007c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	60fb      	str	r3, [r7, #12]
}
 8007c16:	bf00      	nop
 8007c18:	e7fe      	b.n	8007c18 <prvTaskExitError+0x28>
	__asm volatile
 8007c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	60bb      	str	r3, [r7, #8]
}
 8007c2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c2e:	bf00      	nop
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0fc      	beq.n	8007c30 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c36:	bf00      	nop
 8007c38:	bf00      	nop
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	2000000c 	.word	0x2000000c
	...

08007c50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c50:	4b07      	ldr	r3, [pc, #28]	; (8007c70 <pxCurrentTCBConst2>)
 8007c52:	6819      	ldr	r1, [r3, #0]
 8007c54:	6808      	ldr	r0, [r1, #0]
 8007c56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c5a:	f380 8809 	msr	PSP, r0
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f04f 0000 	mov.w	r0, #0
 8007c66:	f380 8811 	msr	BASEPRI, r0
 8007c6a:	4770      	bx	lr
 8007c6c:	f3af 8000 	nop.w

08007c70 <pxCurrentTCBConst2>:
 8007c70:	20000a98 	.word	0x20000a98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c74:	bf00      	nop
 8007c76:	bf00      	nop

08007c78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007c78:	4808      	ldr	r0, [pc, #32]	; (8007c9c <prvPortStartFirstTask+0x24>)
 8007c7a:	6800      	ldr	r0, [r0, #0]
 8007c7c:	6800      	ldr	r0, [r0, #0]
 8007c7e:	f380 8808 	msr	MSP, r0
 8007c82:	f04f 0000 	mov.w	r0, #0
 8007c86:	f380 8814 	msr	CONTROL, r0
 8007c8a:	b662      	cpsie	i
 8007c8c:	b661      	cpsie	f
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	f3bf 8f6f 	isb	sy
 8007c96:	df00      	svc	0
 8007c98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c9a:	bf00      	nop
 8007c9c:	e000ed08 	.word	0xe000ed08

08007ca0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ca6:	4b46      	ldr	r3, [pc, #280]	; (8007dc0 <xPortStartScheduler+0x120>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a46      	ldr	r2, [pc, #280]	; (8007dc4 <xPortStartScheduler+0x124>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d10a      	bne.n	8007cc6 <xPortStartScheduler+0x26>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	613b      	str	r3, [r7, #16]
}
 8007cc2:	bf00      	nop
 8007cc4:	e7fe      	b.n	8007cc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007cc6:	4b3e      	ldr	r3, [pc, #248]	; (8007dc0 <xPortStartScheduler+0x120>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a3f      	ldr	r2, [pc, #252]	; (8007dc8 <xPortStartScheduler+0x128>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d10a      	bne.n	8007ce6 <xPortStartScheduler+0x46>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	60fb      	str	r3, [r7, #12]
}
 8007ce2:	bf00      	nop
 8007ce4:	e7fe      	b.n	8007ce4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007ce6:	4b39      	ldr	r3, [pc, #228]	; (8007dcc <xPortStartScheduler+0x12c>)
 8007ce8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	22ff      	movs	r2, #255	; 0xff
 8007cf6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d00:	78fb      	ldrb	r3, [r7, #3]
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007d08:	b2da      	uxtb	r2, r3
 8007d0a:	4b31      	ldr	r3, [pc, #196]	; (8007dd0 <xPortStartScheduler+0x130>)
 8007d0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d0e:	4b31      	ldr	r3, [pc, #196]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d10:	2207      	movs	r2, #7
 8007d12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d14:	e009      	b.n	8007d2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007d16:	4b2f      	ldr	r3, [pc, #188]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	4a2d      	ldr	r2, [pc, #180]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d20:	78fb      	ldrb	r3, [r7, #3]
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	005b      	lsls	r3, r3, #1
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d2a:	78fb      	ldrb	r3, [r7, #3]
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d32:	2b80      	cmp	r3, #128	; 0x80
 8007d34:	d0ef      	beq.n	8007d16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d36:	4b27      	ldr	r3, [pc, #156]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f1c3 0307 	rsb	r3, r3, #7
 8007d3e:	2b04      	cmp	r3, #4
 8007d40:	d00a      	beq.n	8007d58 <xPortStartScheduler+0xb8>
	__asm volatile
 8007d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d46:	f383 8811 	msr	BASEPRI, r3
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	f3bf 8f4f 	dsb	sy
 8007d52:	60bb      	str	r3, [r7, #8]
}
 8007d54:	bf00      	nop
 8007d56:	e7fe      	b.n	8007d56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d58:	4b1e      	ldr	r3, [pc, #120]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	021b      	lsls	r3, r3, #8
 8007d5e:	4a1d      	ldr	r2, [pc, #116]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d62:	4b1c      	ldr	r3, [pc, #112]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d6a:	4a1a      	ldr	r2, [pc, #104]	; (8007dd4 <xPortStartScheduler+0x134>)
 8007d6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	b2da      	uxtb	r2, r3
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d76:	4b18      	ldr	r3, [pc, #96]	; (8007dd8 <xPortStartScheduler+0x138>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a17      	ldr	r2, [pc, #92]	; (8007dd8 <xPortStartScheduler+0x138>)
 8007d7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d82:	4b15      	ldr	r3, [pc, #84]	; (8007dd8 <xPortStartScheduler+0x138>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a14      	ldr	r2, [pc, #80]	; (8007dd8 <xPortStartScheduler+0x138>)
 8007d88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007d8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d8e:	f000 f8dd 	bl	8007f4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d92:	4b12      	ldr	r3, [pc, #72]	; (8007ddc <xPortStartScheduler+0x13c>)
 8007d94:	2200      	movs	r2, #0
 8007d96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007d98:	f000 f8fc 	bl	8007f94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d9c:	4b10      	ldr	r3, [pc, #64]	; (8007de0 <xPortStartScheduler+0x140>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a0f      	ldr	r2, [pc, #60]	; (8007de0 <xPortStartScheduler+0x140>)
 8007da2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007da6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007da8:	f7ff ff66 	bl	8007c78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007dac:	f7ff fcfe 	bl	80077ac <vTaskSwitchContext>
	prvTaskExitError();
 8007db0:	f7ff ff1e 	bl	8007bf0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3718      	adds	r7, #24
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	bf00      	nop
 8007dc0:	e000ed00 	.word	0xe000ed00
 8007dc4:	410fc271 	.word	0x410fc271
 8007dc8:	410fc270 	.word	0x410fc270
 8007dcc:	e000e400 	.word	0xe000e400
 8007dd0:	20000bc4 	.word	0x20000bc4
 8007dd4:	20000bc8 	.word	0x20000bc8
 8007dd8:	e000ed20 	.word	0xe000ed20
 8007ddc:	2000000c 	.word	0x2000000c
 8007de0:	e000ef34 	.word	0xe000ef34

08007de4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
	__asm volatile
 8007dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dee:	f383 8811 	msr	BASEPRI, r3
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	607b      	str	r3, [r7, #4]
}
 8007dfc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007dfe:	4b0f      	ldr	r3, [pc, #60]	; (8007e3c <vPortEnterCritical+0x58>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	3301      	adds	r3, #1
 8007e04:	4a0d      	ldr	r2, [pc, #52]	; (8007e3c <vPortEnterCritical+0x58>)
 8007e06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e08:	4b0c      	ldr	r3, [pc, #48]	; (8007e3c <vPortEnterCritical+0x58>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d10f      	bne.n	8007e30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e10:	4b0b      	ldr	r3, [pc, #44]	; (8007e40 <vPortEnterCritical+0x5c>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00a      	beq.n	8007e30 <vPortEnterCritical+0x4c>
	__asm volatile
 8007e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1e:	f383 8811 	msr	BASEPRI, r3
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	f3bf 8f4f 	dsb	sy
 8007e2a:	603b      	str	r3, [r7, #0]
}
 8007e2c:	bf00      	nop
 8007e2e:	e7fe      	b.n	8007e2e <vPortEnterCritical+0x4a>
	}
}
 8007e30:	bf00      	nop
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr
 8007e3c:	2000000c 	.word	0x2000000c
 8007e40:	e000ed04 	.word	0xe000ed04

08007e44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e4a:	4b12      	ldr	r3, [pc, #72]	; (8007e94 <vPortExitCritical+0x50>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10a      	bne.n	8007e68 <vPortExitCritical+0x24>
	__asm volatile
 8007e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e56:	f383 8811 	msr	BASEPRI, r3
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	f3bf 8f4f 	dsb	sy
 8007e62:	607b      	str	r3, [r7, #4]
}
 8007e64:	bf00      	nop
 8007e66:	e7fe      	b.n	8007e66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007e68:	4b0a      	ldr	r3, [pc, #40]	; (8007e94 <vPortExitCritical+0x50>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	4a09      	ldr	r2, [pc, #36]	; (8007e94 <vPortExitCritical+0x50>)
 8007e70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e72:	4b08      	ldr	r3, [pc, #32]	; (8007e94 <vPortExitCritical+0x50>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d105      	bne.n	8007e86 <vPortExitCritical+0x42>
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e86:	bf00      	nop
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	2000000c 	.word	0x2000000c
	...

08007ea0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ea0:	f3ef 8009 	mrs	r0, PSP
 8007ea4:	f3bf 8f6f 	isb	sy
 8007ea8:	4b15      	ldr	r3, [pc, #84]	; (8007f00 <pxCurrentTCBConst>)
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	f01e 0f10 	tst.w	lr, #16
 8007eb0:	bf08      	it	eq
 8007eb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007eb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eba:	6010      	str	r0, [r2, #0]
 8007ebc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ec0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007ec4:	f380 8811 	msr	BASEPRI, r0
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f7ff fc6c 	bl	80077ac <vTaskSwitchContext>
 8007ed4:	f04f 0000 	mov.w	r0, #0
 8007ed8:	f380 8811 	msr	BASEPRI, r0
 8007edc:	bc09      	pop	{r0, r3}
 8007ede:	6819      	ldr	r1, [r3, #0]
 8007ee0:	6808      	ldr	r0, [r1, #0]
 8007ee2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee6:	f01e 0f10 	tst.w	lr, #16
 8007eea:	bf08      	it	eq
 8007eec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ef0:	f380 8809 	msr	PSP, r0
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	f3af 8000 	nop.w

08007f00 <pxCurrentTCBConst>:
 8007f00:	20000a98 	.word	0x20000a98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f04:	bf00      	nop
 8007f06:	bf00      	nop

08007f08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	607b      	str	r3, [r7, #4]
}
 8007f20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f22:	f7ff fb8b 	bl	800763c <xTaskIncrementTick>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d003      	beq.n	8007f34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f2c:	4b06      	ldr	r3, [pc, #24]	; (8007f48 <SysTick_Handler+0x40>)
 8007f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f32:	601a      	str	r2, [r3, #0]
 8007f34:	2300      	movs	r3, #0
 8007f36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	f383 8811 	msr	BASEPRI, r3
}
 8007f3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f40:	bf00      	nop
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	e000ed04 	.word	0xe000ed04

08007f4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f50:	4b0b      	ldr	r3, [pc, #44]	; (8007f80 <vPortSetupTimerInterrupt+0x34>)
 8007f52:	2200      	movs	r2, #0
 8007f54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f56:	4b0b      	ldr	r3, [pc, #44]	; (8007f84 <vPortSetupTimerInterrupt+0x38>)
 8007f58:	2200      	movs	r2, #0
 8007f5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f5c:	4b0a      	ldr	r3, [pc, #40]	; (8007f88 <vPortSetupTimerInterrupt+0x3c>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a0a      	ldr	r2, [pc, #40]	; (8007f8c <vPortSetupTimerInterrupt+0x40>)
 8007f62:	fba2 2303 	umull	r2, r3, r2, r3
 8007f66:	099b      	lsrs	r3, r3, #6
 8007f68:	4a09      	ldr	r2, [pc, #36]	; (8007f90 <vPortSetupTimerInterrupt+0x44>)
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f6e:	4b04      	ldr	r3, [pc, #16]	; (8007f80 <vPortSetupTimerInterrupt+0x34>)
 8007f70:	2207      	movs	r2, #7
 8007f72:	601a      	str	r2, [r3, #0]
}
 8007f74:	bf00      	nop
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	e000e010 	.word	0xe000e010
 8007f84:	e000e018 	.word	0xe000e018
 8007f88:	20000000 	.word	0x20000000
 8007f8c:	10624dd3 	.word	0x10624dd3
 8007f90:	e000e014 	.word	0xe000e014

08007f94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007f94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007fa4 <vPortEnableVFP+0x10>
 8007f98:	6801      	ldr	r1, [r0, #0]
 8007f9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007f9e:	6001      	str	r1, [r0, #0]
 8007fa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007fa2:	bf00      	nop
 8007fa4:	e000ed88 	.word	0xe000ed88

08007fa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b08a      	sub	sp, #40	; 0x28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007fb4:	f7ff fa98 	bl	80074e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007fb8:	4b5b      	ldr	r3, [pc, #364]	; (8008128 <pvPortMalloc+0x180>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d101      	bne.n	8007fc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007fc0:	f000 f920 	bl	8008204 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007fc4:	4b59      	ldr	r3, [pc, #356]	; (800812c <pvPortMalloc+0x184>)
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4013      	ands	r3, r2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f040 8093 	bne.w	80080f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d01d      	beq.n	8008014 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007fd8:	2208      	movs	r2, #8
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4413      	add	r3, r2
 8007fde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d014      	beq.n	8008014 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f023 0307 	bic.w	r3, r3, #7
 8007ff0:	3308      	adds	r3, #8
 8007ff2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f003 0307 	and.w	r3, r3, #7
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00a      	beq.n	8008014 <pvPortMalloc+0x6c>
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	617b      	str	r3, [r7, #20]
}
 8008010:	bf00      	nop
 8008012:	e7fe      	b.n	8008012 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d06e      	beq.n	80080f8 <pvPortMalloc+0x150>
 800801a:	4b45      	ldr	r3, [pc, #276]	; (8008130 <pvPortMalloc+0x188>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	429a      	cmp	r2, r3
 8008022:	d869      	bhi.n	80080f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008024:	4b43      	ldr	r3, [pc, #268]	; (8008134 <pvPortMalloc+0x18c>)
 8008026:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008028:	4b42      	ldr	r3, [pc, #264]	; (8008134 <pvPortMalloc+0x18c>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800802e:	e004      	b.n	800803a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008032:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800803a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	429a      	cmp	r2, r3
 8008042:	d903      	bls.n	800804c <pvPortMalloc+0xa4>
 8008044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1f1      	bne.n	8008030 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800804c:	4b36      	ldr	r3, [pc, #216]	; (8008128 <pvPortMalloc+0x180>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008052:	429a      	cmp	r2, r3
 8008054:	d050      	beq.n	80080f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2208      	movs	r2, #8
 800805c:	4413      	add	r3, r2
 800805e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008062:	681a      	ldr	r2, [r3, #0]
 8008064:	6a3b      	ldr	r3, [r7, #32]
 8008066:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	1ad2      	subs	r2, r2, r3
 8008070:	2308      	movs	r3, #8
 8008072:	005b      	lsls	r3, r3, #1
 8008074:	429a      	cmp	r2, r3
 8008076:	d91f      	bls.n	80080b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4413      	add	r3, r2
 800807e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	f003 0307 	and.w	r3, r3, #7
 8008086:	2b00      	cmp	r3, #0
 8008088:	d00a      	beq.n	80080a0 <pvPortMalloc+0xf8>
	__asm volatile
 800808a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808e:	f383 8811 	msr	BASEPRI, r3
 8008092:	f3bf 8f6f 	isb	sy
 8008096:	f3bf 8f4f 	dsb	sy
 800809a:	613b      	str	r3, [r7, #16]
}
 800809c:	bf00      	nop
 800809e:	e7fe      	b.n	800809e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80080a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	1ad2      	subs	r2, r2, r3
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80080ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80080b2:	69b8      	ldr	r0, [r7, #24]
 80080b4:	f000 f908 	bl	80082c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80080b8:	4b1d      	ldr	r3, [pc, #116]	; (8008130 <pvPortMalloc+0x188>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	4a1b      	ldr	r2, [pc, #108]	; (8008130 <pvPortMalloc+0x188>)
 80080c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80080c6:	4b1a      	ldr	r3, [pc, #104]	; (8008130 <pvPortMalloc+0x188>)
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	4b1b      	ldr	r3, [pc, #108]	; (8008138 <pvPortMalloc+0x190>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d203      	bcs.n	80080da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80080d2:	4b17      	ldr	r3, [pc, #92]	; (8008130 <pvPortMalloc+0x188>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a18      	ldr	r2, [pc, #96]	; (8008138 <pvPortMalloc+0x190>)
 80080d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	685a      	ldr	r2, [r3, #4]
 80080de:	4b13      	ldr	r3, [pc, #76]	; (800812c <pvPortMalloc+0x184>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	431a      	orrs	r2, r3
 80080e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ea:	2200      	movs	r2, #0
 80080ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80080ee:	4b13      	ldr	r3, [pc, #76]	; (800813c <pvPortMalloc+0x194>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3301      	adds	r3, #1
 80080f4:	4a11      	ldr	r2, [pc, #68]	; (800813c <pvPortMalloc+0x194>)
 80080f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80080f8:	f7ff fa04 	bl	8007504 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	f003 0307 	and.w	r3, r3, #7
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00a      	beq.n	800811c <pvPortMalloc+0x174>
	__asm volatile
 8008106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810a:	f383 8811 	msr	BASEPRI, r3
 800810e:	f3bf 8f6f 	isb	sy
 8008112:	f3bf 8f4f 	dsb	sy
 8008116:	60fb      	str	r3, [r7, #12]
}
 8008118:	bf00      	nop
 800811a:	e7fe      	b.n	800811a <pvPortMalloc+0x172>
	return pvReturn;
 800811c:	69fb      	ldr	r3, [r7, #28]
}
 800811e:	4618      	mov	r0, r3
 8008120:	3728      	adds	r7, #40	; 0x28
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}
 8008126:	bf00      	nop
 8008128:	200047d4 	.word	0x200047d4
 800812c:	200047e8 	.word	0x200047e8
 8008130:	200047d8 	.word	0x200047d8
 8008134:	200047cc 	.word	0x200047cc
 8008138:	200047dc 	.word	0x200047dc
 800813c:	200047e0 	.word	0x200047e0

08008140 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b086      	sub	sp, #24
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d04d      	beq.n	80081ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008152:	2308      	movs	r3, #8
 8008154:	425b      	negs	r3, r3
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	4413      	add	r3, r2
 800815a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	685a      	ldr	r2, [r3, #4]
 8008164:	4b24      	ldr	r3, [pc, #144]	; (80081f8 <vPortFree+0xb8>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4013      	ands	r3, r2
 800816a:	2b00      	cmp	r3, #0
 800816c:	d10a      	bne.n	8008184 <vPortFree+0x44>
	__asm volatile
 800816e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	60fb      	str	r3, [r7, #12]
}
 8008180:	bf00      	nop
 8008182:	e7fe      	b.n	8008182 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00a      	beq.n	80081a2 <vPortFree+0x62>
	__asm volatile
 800818c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	60bb      	str	r3, [r7, #8]
}
 800819e:	bf00      	nop
 80081a0:	e7fe      	b.n	80081a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	685a      	ldr	r2, [r3, #4]
 80081a6:	4b14      	ldr	r3, [pc, #80]	; (80081f8 <vPortFree+0xb8>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4013      	ands	r3, r2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d01e      	beq.n	80081ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d11a      	bne.n	80081ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	685a      	ldr	r2, [r3, #4]
 80081bc:	4b0e      	ldr	r3, [pc, #56]	; (80081f8 <vPortFree+0xb8>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	43db      	mvns	r3, r3
 80081c2:	401a      	ands	r2, r3
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80081c8:	f7ff f98e 	bl	80074e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	4b0a      	ldr	r3, [pc, #40]	; (80081fc <vPortFree+0xbc>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4413      	add	r3, r2
 80081d6:	4a09      	ldr	r2, [pc, #36]	; (80081fc <vPortFree+0xbc>)
 80081d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80081da:	6938      	ldr	r0, [r7, #16]
 80081dc:	f000 f874 	bl	80082c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80081e0:	4b07      	ldr	r3, [pc, #28]	; (8008200 <vPortFree+0xc0>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	3301      	adds	r3, #1
 80081e6:	4a06      	ldr	r2, [pc, #24]	; (8008200 <vPortFree+0xc0>)
 80081e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80081ea:	f7ff f98b 	bl	8007504 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80081ee:	bf00      	nop
 80081f0:	3718      	adds	r7, #24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	200047e8 	.word	0x200047e8
 80081fc:	200047d8 	.word	0x200047d8
 8008200:	200047e4 	.word	0x200047e4

08008204 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800820a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800820e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008210:	4b27      	ldr	r3, [pc, #156]	; (80082b0 <prvHeapInit+0xac>)
 8008212:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f003 0307 	and.w	r3, r3, #7
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00c      	beq.n	8008238 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	3307      	adds	r3, #7
 8008222:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f023 0307 	bic.w	r3, r3, #7
 800822a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800822c:	68ba      	ldr	r2, [r7, #8]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	4a1f      	ldr	r2, [pc, #124]	; (80082b0 <prvHeapInit+0xac>)
 8008234:	4413      	add	r3, r2
 8008236:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800823c:	4a1d      	ldr	r2, [pc, #116]	; (80082b4 <prvHeapInit+0xb0>)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008242:	4b1c      	ldr	r3, [pc, #112]	; (80082b4 <prvHeapInit+0xb0>)
 8008244:	2200      	movs	r2, #0
 8008246:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	68ba      	ldr	r2, [r7, #8]
 800824c:	4413      	add	r3, r2
 800824e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008250:	2208      	movs	r2, #8
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	1a9b      	subs	r3, r3, r2
 8008256:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f023 0307 	bic.w	r3, r3, #7
 800825e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	4a15      	ldr	r2, [pc, #84]	; (80082b8 <prvHeapInit+0xb4>)
 8008264:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008266:	4b14      	ldr	r3, [pc, #80]	; (80082b8 <prvHeapInit+0xb4>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2200      	movs	r2, #0
 800826c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800826e:	4b12      	ldr	r3, [pc, #72]	; (80082b8 <prvHeapInit+0xb4>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	1ad2      	subs	r2, r2, r3
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008284:	4b0c      	ldr	r3, [pc, #48]	; (80082b8 <prvHeapInit+0xb4>)
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	4a0a      	ldr	r2, [pc, #40]	; (80082bc <prvHeapInit+0xb8>)
 8008292:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	4a09      	ldr	r2, [pc, #36]	; (80082c0 <prvHeapInit+0xbc>)
 800829a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800829c:	4b09      	ldr	r3, [pc, #36]	; (80082c4 <prvHeapInit+0xc0>)
 800829e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80082a2:	601a      	str	r2, [r3, #0]
}
 80082a4:	bf00      	nop
 80082a6:	3714      	adds	r7, #20
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr
 80082b0:	20000bcc 	.word	0x20000bcc
 80082b4:	200047cc 	.word	0x200047cc
 80082b8:	200047d4 	.word	0x200047d4
 80082bc:	200047dc 	.word	0x200047dc
 80082c0:	200047d8 	.word	0x200047d8
 80082c4:	200047e8 	.word	0x200047e8

080082c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80082d0:	4b28      	ldr	r3, [pc, #160]	; (8008374 <prvInsertBlockIntoFreeList+0xac>)
 80082d2:	60fb      	str	r3, [r7, #12]
 80082d4:	e002      	b.n	80082dc <prvInsertBlockIntoFreeList+0x14>
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	60fb      	str	r3, [r7, #12]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d8f7      	bhi.n	80082d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	4413      	add	r3, r2
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d108      	bne.n	800830a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	685a      	ldr	r2, [r3, #4]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	441a      	add	r2, r3
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	441a      	add	r2, r3
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	429a      	cmp	r2, r3
 800831c:	d118      	bne.n	8008350 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	4b15      	ldr	r3, [pc, #84]	; (8008378 <prvInsertBlockIntoFreeList+0xb0>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	429a      	cmp	r2, r3
 8008328:	d00d      	beq.n	8008346 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	441a      	add	r2, r3
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	601a      	str	r2, [r3, #0]
 8008344:	e008      	b.n	8008358 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008346:	4b0c      	ldr	r3, [pc, #48]	; (8008378 <prvInsertBlockIntoFreeList+0xb0>)
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	601a      	str	r2, [r3, #0]
 800834e:	e003      	b.n	8008358 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	429a      	cmp	r2, r3
 800835e:	d002      	beq.n	8008366 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008366:	bf00      	nop
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	200047cc 	.word	0x200047cc
 8008378:	200047d4 	.word	0x200047d4

0800837c <atof>:
 800837c:	2100      	movs	r1, #0
 800837e:	f001 b951 	b.w	8009624 <strtod>
	...

08008384 <__errno>:
 8008384:	4b01      	ldr	r3, [pc, #4]	; (800838c <__errno+0x8>)
 8008386:	6818      	ldr	r0, [r3, #0]
 8008388:	4770      	bx	lr
 800838a:	bf00      	nop
 800838c:	20000010 	.word	0x20000010

08008390 <std>:
 8008390:	2300      	movs	r3, #0
 8008392:	b510      	push	{r4, lr}
 8008394:	4604      	mov	r4, r0
 8008396:	e9c0 3300 	strd	r3, r3, [r0]
 800839a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800839e:	6083      	str	r3, [r0, #8]
 80083a0:	8181      	strh	r1, [r0, #12]
 80083a2:	6643      	str	r3, [r0, #100]	; 0x64
 80083a4:	81c2      	strh	r2, [r0, #14]
 80083a6:	6183      	str	r3, [r0, #24]
 80083a8:	4619      	mov	r1, r3
 80083aa:	2208      	movs	r2, #8
 80083ac:	305c      	adds	r0, #92	; 0x5c
 80083ae:	f000 f91a 	bl	80085e6 <memset>
 80083b2:	4b05      	ldr	r3, [pc, #20]	; (80083c8 <std+0x38>)
 80083b4:	6263      	str	r3, [r4, #36]	; 0x24
 80083b6:	4b05      	ldr	r3, [pc, #20]	; (80083cc <std+0x3c>)
 80083b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80083ba:	4b05      	ldr	r3, [pc, #20]	; (80083d0 <std+0x40>)
 80083bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80083be:	4b05      	ldr	r3, [pc, #20]	; (80083d4 <std+0x44>)
 80083c0:	6224      	str	r4, [r4, #32]
 80083c2:	6323      	str	r3, [r4, #48]	; 0x30
 80083c4:	bd10      	pop	{r4, pc}
 80083c6:	bf00      	nop
 80083c8:	08008931 	.word	0x08008931
 80083cc:	08008953 	.word	0x08008953
 80083d0:	0800898b 	.word	0x0800898b
 80083d4:	080089af 	.word	0x080089af

080083d8 <_cleanup_r>:
 80083d8:	4901      	ldr	r1, [pc, #4]	; (80083e0 <_cleanup_r+0x8>)
 80083da:	f000 b8af 	b.w	800853c <_fwalk_reent>
 80083de:	bf00      	nop
 80083e0:	0800990d 	.word	0x0800990d

080083e4 <__sfmoreglue>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	2268      	movs	r2, #104	; 0x68
 80083e8:	1e4d      	subs	r5, r1, #1
 80083ea:	4355      	muls	r5, r2
 80083ec:	460e      	mov	r6, r1
 80083ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80083f2:	f000 f921 	bl	8008638 <_malloc_r>
 80083f6:	4604      	mov	r4, r0
 80083f8:	b140      	cbz	r0, 800840c <__sfmoreglue+0x28>
 80083fa:	2100      	movs	r1, #0
 80083fc:	e9c0 1600 	strd	r1, r6, [r0]
 8008400:	300c      	adds	r0, #12
 8008402:	60a0      	str	r0, [r4, #8]
 8008404:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008408:	f000 f8ed 	bl	80085e6 <memset>
 800840c:	4620      	mov	r0, r4
 800840e:	bd70      	pop	{r4, r5, r6, pc}

08008410 <__sfp_lock_acquire>:
 8008410:	4801      	ldr	r0, [pc, #4]	; (8008418 <__sfp_lock_acquire+0x8>)
 8008412:	f000 b8d8 	b.w	80085c6 <__retarget_lock_acquire_recursive>
 8008416:	bf00      	nop
 8008418:	200047ed 	.word	0x200047ed

0800841c <__sfp_lock_release>:
 800841c:	4801      	ldr	r0, [pc, #4]	; (8008424 <__sfp_lock_release+0x8>)
 800841e:	f000 b8d3 	b.w	80085c8 <__retarget_lock_release_recursive>
 8008422:	bf00      	nop
 8008424:	200047ed 	.word	0x200047ed

08008428 <__sinit_lock_acquire>:
 8008428:	4801      	ldr	r0, [pc, #4]	; (8008430 <__sinit_lock_acquire+0x8>)
 800842a:	f000 b8cc 	b.w	80085c6 <__retarget_lock_acquire_recursive>
 800842e:	bf00      	nop
 8008430:	200047ee 	.word	0x200047ee

08008434 <__sinit_lock_release>:
 8008434:	4801      	ldr	r0, [pc, #4]	; (800843c <__sinit_lock_release+0x8>)
 8008436:	f000 b8c7 	b.w	80085c8 <__retarget_lock_release_recursive>
 800843a:	bf00      	nop
 800843c:	200047ee 	.word	0x200047ee

08008440 <__sinit>:
 8008440:	b510      	push	{r4, lr}
 8008442:	4604      	mov	r4, r0
 8008444:	f7ff fff0 	bl	8008428 <__sinit_lock_acquire>
 8008448:	69a3      	ldr	r3, [r4, #24]
 800844a:	b11b      	cbz	r3, 8008454 <__sinit+0x14>
 800844c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008450:	f7ff bff0 	b.w	8008434 <__sinit_lock_release>
 8008454:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008458:	6523      	str	r3, [r4, #80]	; 0x50
 800845a:	4b13      	ldr	r3, [pc, #76]	; (80084a8 <__sinit+0x68>)
 800845c:	4a13      	ldr	r2, [pc, #76]	; (80084ac <__sinit+0x6c>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	62a2      	str	r2, [r4, #40]	; 0x28
 8008462:	42a3      	cmp	r3, r4
 8008464:	bf04      	itt	eq
 8008466:	2301      	moveq	r3, #1
 8008468:	61a3      	streq	r3, [r4, #24]
 800846a:	4620      	mov	r0, r4
 800846c:	f000 f820 	bl	80084b0 <__sfp>
 8008470:	6060      	str	r0, [r4, #4]
 8008472:	4620      	mov	r0, r4
 8008474:	f000 f81c 	bl	80084b0 <__sfp>
 8008478:	60a0      	str	r0, [r4, #8]
 800847a:	4620      	mov	r0, r4
 800847c:	f000 f818 	bl	80084b0 <__sfp>
 8008480:	2200      	movs	r2, #0
 8008482:	60e0      	str	r0, [r4, #12]
 8008484:	2104      	movs	r1, #4
 8008486:	6860      	ldr	r0, [r4, #4]
 8008488:	f7ff ff82 	bl	8008390 <std>
 800848c:	68a0      	ldr	r0, [r4, #8]
 800848e:	2201      	movs	r2, #1
 8008490:	2109      	movs	r1, #9
 8008492:	f7ff ff7d 	bl	8008390 <std>
 8008496:	68e0      	ldr	r0, [r4, #12]
 8008498:	2202      	movs	r2, #2
 800849a:	2112      	movs	r1, #18
 800849c:	f7ff ff78 	bl	8008390 <std>
 80084a0:	2301      	movs	r3, #1
 80084a2:	61a3      	str	r3, [r4, #24]
 80084a4:	e7d2      	b.n	800844c <__sinit+0xc>
 80084a6:	bf00      	nop
 80084a8:	0800b69c 	.word	0x0800b69c
 80084ac:	080083d9 	.word	0x080083d9

080084b0 <__sfp>:
 80084b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b2:	4607      	mov	r7, r0
 80084b4:	f7ff ffac 	bl	8008410 <__sfp_lock_acquire>
 80084b8:	4b1e      	ldr	r3, [pc, #120]	; (8008534 <__sfp+0x84>)
 80084ba:	681e      	ldr	r6, [r3, #0]
 80084bc:	69b3      	ldr	r3, [r6, #24]
 80084be:	b913      	cbnz	r3, 80084c6 <__sfp+0x16>
 80084c0:	4630      	mov	r0, r6
 80084c2:	f7ff ffbd 	bl	8008440 <__sinit>
 80084c6:	3648      	adds	r6, #72	; 0x48
 80084c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	d503      	bpl.n	80084d8 <__sfp+0x28>
 80084d0:	6833      	ldr	r3, [r6, #0]
 80084d2:	b30b      	cbz	r3, 8008518 <__sfp+0x68>
 80084d4:	6836      	ldr	r6, [r6, #0]
 80084d6:	e7f7      	b.n	80084c8 <__sfp+0x18>
 80084d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80084dc:	b9d5      	cbnz	r5, 8008514 <__sfp+0x64>
 80084de:	4b16      	ldr	r3, [pc, #88]	; (8008538 <__sfp+0x88>)
 80084e0:	60e3      	str	r3, [r4, #12]
 80084e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80084e6:	6665      	str	r5, [r4, #100]	; 0x64
 80084e8:	f000 f86c 	bl	80085c4 <__retarget_lock_init_recursive>
 80084ec:	f7ff ff96 	bl	800841c <__sfp_lock_release>
 80084f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80084f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80084f8:	6025      	str	r5, [r4, #0]
 80084fa:	61a5      	str	r5, [r4, #24]
 80084fc:	2208      	movs	r2, #8
 80084fe:	4629      	mov	r1, r5
 8008500:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008504:	f000 f86f 	bl	80085e6 <memset>
 8008508:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800850c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008510:	4620      	mov	r0, r4
 8008512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008514:	3468      	adds	r4, #104	; 0x68
 8008516:	e7d9      	b.n	80084cc <__sfp+0x1c>
 8008518:	2104      	movs	r1, #4
 800851a:	4638      	mov	r0, r7
 800851c:	f7ff ff62 	bl	80083e4 <__sfmoreglue>
 8008520:	4604      	mov	r4, r0
 8008522:	6030      	str	r0, [r6, #0]
 8008524:	2800      	cmp	r0, #0
 8008526:	d1d5      	bne.n	80084d4 <__sfp+0x24>
 8008528:	f7ff ff78 	bl	800841c <__sfp_lock_release>
 800852c:	230c      	movs	r3, #12
 800852e:	603b      	str	r3, [r7, #0]
 8008530:	e7ee      	b.n	8008510 <__sfp+0x60>
 8008532:	bf00      	nop
 8008534:	0800b69c 	.word	0x0800b69c
 8008538:	ffff0001 	.word	0xffff0001

0800853c <_fwalk_reent>:
 800853c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008540:	4606      	mov	r6, r0
 8008542:	4688      	mov	r8, r1
 8008544:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008548:	2700      	movs	r7, #0
 800854a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800854e:	f1b9 0901 	subs.w	r9, r9, #1
 8008552:	d505      	bpl.n	8008560 <_fwalk_reent+0x24>
 8008554:	6824      	ldr	r4, [r4, #0]
 8008556:	2c00      	cmp	r4, #0
 8008558:	d1f7      	bne.n	800854a <_fwalk_reent+0xe>
 800855a:	4638      	mov	r0, r7
 800855c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008560:	89ab      	ldrh	r3, [r5, #12]
 8008562:	2b01      	cmp	r3, #1
 8008564:	d907      	bls.n	8008576 <_fwalk_reent+0x3a>
 8008566:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800856a:	3301      	adds	r3, #1
 800856c:	d003      	beq.n	8008576 <_fwalk_reent+0x3a>
 800856e:	4629      	mov	r1, r5
 8008570:	4630      	mov	r0, r6
 8008572:	47c0      	blx	r8
 8008574:	4307      	orrs	r7, r0
 8008576:	3568      	adds	r5, #104	; 0x68
 8008578:	e7e9      	b.n	800854e <_fwalk_reent+0x12>
	...

0800857c <__libc_init_array>:
 800857c:	b570      	push	{r4, r5, r6, lr}
 800857e:	4d0d      	ldr	r5, [pc, #52]	; (80085b4 <__libc_init_array+0x38>)
 8008580:	4c0d      	ldr	r4, [pc, #52]	; (80085b8 <__libc_init_array+0x3c>)
 8008582:	1b64      	subs	r4, r4, r5
 8008584:	10a4      	asrs	r4, r4, #2
 8008586:	2600      	movs	r6, #0
 8008588:	42a6      	cmp	r6, r4
 800858a:	d109      	bne.n	80085a0 <__libc_init_array+0x24>
 800858c:	4d0b      	ldr	r5, [pc, #44]	; (80085bc <__libc_init_array+0x40>)
 800858e:	4c0c      	ldr	r4, [pc, #48]	; (80085c0 <__libc_init_array+0x44>)
 8008590:	f002 fede 	bl	800b350 <_init>
 8008594:	1b64      	subs	r4, r4, r5
 8008596:	10a4      	asrs	r4, r4, #2
 8008598:	2600      	movs	r6, #0
 800859a:	42a6      	cmp	r6, r4
 800859c:	d105      	bne.n	80085aa <__libc_init_array+0x2e>
 800859e:	bd70      	pop	{r4, r5, r6, pc}
 80085a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80085a4:	4798      	blx	r3
 80085a6:	3601      	adds	r6, #1
 80085a8:	e7ee      	b.n	8008588 <__libc_init_array+0xc>
 80085aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ae:	4798      	blx	r3
 80085b0:	3601      	adds	r6, #1
 80085b2:	e7f2      	b.n	800859a <__libc_init_array+0x1e>
 80085b4:	0800ba74 	.word	0x0800ba74
 80085b8:	0800ba74 	.word	0x0800ba74
 80085bc:	0800ba74 	.word	0x0800ba74
 80085c0:	0800ba78 	.word	0x0800ba78

080085c4 <__retarget_lock_init_recursive>:
 80085c4:	4770      	bx	lr

080085c6 <__retarget_lock_acquire_recursive>:
 80085c6:	4770      	bx	lr

080085c8 <__retarget_lock_release_recursive>:
 80085c8:	4770      	bx	lr

080085ca <memcpy>:
 80085ca:	440a      	add	r2, r1
 80085cc:	4291      	cmp	r1, r2
 80085ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80085d2:	d100      	bne.n	80085d6 <memcpy+0xc>
 80085d4:	4770      	bx	lr
 80085d6:	b510      	push	{r4, lr}
 80085d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085e0:	4291      	cmp	r1, r2
 80085e2:	d1f9      	bne.n	80085d8 <memcpy+0xe>
 80085e4:	bd10      	pop	{r4, pc}

080085e6 <memset>:
 80085e6:	4402      	add	r2, r0
 80085e8:	4603      	mov	r3, r0
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d100      	bne.n	80085f0 <memset+0xa>
 80085ee:	4770      	bx	lr
 80085f0:	f803 1b01 	strb.w	r1, [r3], #1
 80085f4:	e7f9      	b.n	80085ea <memset+0x4>
	...

080085f8 <sbrk_aligned>:
 80085f8:	b570      	push	{r4, r5, r6, lr}
 80085fa:	4e0e      	ldr	r6, [pc, #56]	; (8008634 <sbrk_aligned+0x3c>)
 80085fc:	460c      	mov	r4, r1
 80085fe:	6831      	ldr	r1, [r6, #0]
 8008600:	4605      	mov	r5, r0
 8008602:	b911      	cbnz	r1, 800860a <sbrk_aligned+0x12>
 8008604:	f000 f984 	bl	8008910 <_sbrk_r>
 8008608:	6030      	str	r0, [r6, #0]
 800860a:	4621      	mov	r1, r4
 800860c:	4628      	mov	r0, r5
 800860e:	f000 f97f 	bl	8008910 <_sbrk_r>
 8008612:	1c43      	adds	r3, r0, #1
 8008614:	d00a      	beq.n	800862c <sbrk_aligned+0x34>
 8008616:	1cc4      	adds	r4, r0, #3
 8008618:	f024 0403 	bic.w	r4, r4, #3
 800861c:	42a0      	cmp	r0, r4
 800861e:	d007      	beq.n	8008630 <sbrk_aligned+0x38>
 8008620:	1a21      	subs	r1, r4, r0
 8008622:	4628      	mov	r0, r5
 8008624:	f000 f974 	bl	8008910 <_sbrk_r>
 8008628:	3001      	adds	r0, #1
 800862a:	d101      	bne.n	8008630 <sbrk_aligned+0x38>
 800862c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008630:	4620      	mov	r0, r4
 8008632:	bd70      	pop	{r4, r5, r6, pc}
 8008634:	200047f4 	.word	0x200047f4

08008638 <_malloc_r>:
 8008638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800863c:	1ccd      	adds	r5, r1, #3
 800863e:	f025 0503 	bic.w	r5, r5, #3
 8008642:	3508      	adds	r5, #8
 8008644:	2d0c      	cmp	r5, #12
 8008646:	bf38      	it	cc
 8008648:	250c      	movcc	r5, #12
 800864a:	2d00      	cmp	r5, #0
 800864c:	4607      	mov	r7, r0
 800864e:	db01      	blt.n	8008654 <_malloc_r+0x1c>
 8008650:	42a9      	cmp	r1, r5
 8008652:	d905      	bls.n	8008660 <_malloc_r+0x28>
 8008654:	230c      	movs	r3, #12
 8008656:	603b      	str	r3, [r7, #0]
 8008658:	2600      	movs	r6, #0
 800865a:	4630      	mov	r0, r6
 800865c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008660:	4e2e      	ldr	r6, [pc, #184]	; (800871c <_malloc_r+0xe4>)
 8008662:	f001 fd89 	bl	800a178 <__malloc_lock>
 8008666:	6833      	ldr	r3, [r6, #0]
 8008668:	461c      	mov	r4, r3
 800866a:	bb34      	cbnz	r4, 80086ba <_malloc_r+0x82>
 800866c:	4629      	mov	r1, r5
 800866e:	4638      	mov	r0, r7
 8008670:	f7ff ffc2 	bl	80085f8 <sbrk_aligned>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	4604      	mov	r4, r0
 8008678:	d14d      	bne.n	8008716 <_malloc_r+0xde>
 800867a:	6834      	ldr	r4, [r6, #0]
 800867c:	4626      	mov	r6, r4
 800867e:	2e00      	cmp	r6, #0
 8008680:	d140      	bne.n	8008704 <_malloc_r+0xcc>
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	4631      	mov	r1, r6
 8008686:	4638      	mov	r0, r7
 8008688:	eb04 0803 	add.w	r8, r4, r3
 800868c:	f000 f940 	bl	8008910 <_sbrk_r>
 8008690:	4580      	cmp	r8, r0
 8008692:	d13a      	bne.n	800870a <_malloc_r+0xd2>
 8008694:	6821      	ldr	r1, [r4, #0]
 8008696:	3503      	adds	r5, #3
 8008698:	1a6d      	subs	r5, r5, r1
 800869a:	f025 0503 	bic.w	r5, r5, #3
 800869e:	3508      	adds	r5, #8
 80086a0:	2d0c      	cmp	r5, #12
 80086a2:	bf38      	it	cc
 80086a4:	250c      	movcc	r5, #12
 80086a6:	4629      	mov	r1, r5
 80086a8:	4638      	mov	r0, r7
 80086aa:	f7ff ffa5 	bl	80085f8 <sbrk_aligned>
 80086ae:	3001      	adds	r0, #1
 80086b0:	d02b      	beq.n	800870a <_malloc_r+0xd2>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	442b      	add	r3, r5
 80086b6:	6023      	str	r3, [r4, #0]
 80086b8:	e00e      	b.n	80086d8 <_malloc_r+0xa0>
 80086ba:	6822      	ldr	r2, [r4, #0]
 80086bc:	1b52      	subs	r2, r2, r5
 80086be:	d41e      	bmi.n	80086fe <_malloc_r+0xc6>
 80086c0:	2a0b      	cmp	r2, #11
 80086c2:	d916      	bls.n	80086f2 <_malloc_r+0xba>
 80086c4:	1961      	adds	r1, r4, r5
 80086c6:	42a3      	cmp	r3, r4
 80086c8:	6025      	str	r5, [r4, #0]
 80086ca:	bf18      	it	ne
 80086cc:	6059      	strne	r1, [r3, #4]
 80086ce:	6863      	ldr	r3, [r4, #4]
 80086d0:	bf08      	it	eq
 80086d2:	6031      	streq	r1, [r6, #0]
 80086d4:	5162      	str	r2, [r4, r5]
 80086d6:	604b      	str	r3, [r1, #4]
 80086d8:	4638      	mov	r0, r7
 80086da:	f104 060b 	add.w	r6, r4, #11
 80086de:	f001 fd51 	bl	800a184 <__malloc_unlock>
 80086e2:	f026 0607 	bic.w	r6, r6, #7
 80086e6:	1d23      	adds	r3, r4, #4
 80086e8:	1af2      	subs	r2, r6, r3
 80086ea:	d0b6      	beq.n	800865a <_malloc_r+0x22>
 80086ec:	1b9b      	subs	r3, r3, r6
 80086ee:	50a3      	str	r3, [r4, r2]
 80086f0:	e7b3      	b.n	800865a <_malloc_r+0x22>
 80086f2:	6862      	ldr	r2, [r4, #4]
 80086f4:	42a3      	cmp	r3, r4
 80086f6:	bf0c      	ite	eq
 80086f8:	6032      	streq	r2, [r6, #0]
 80086fa:	605a      	strne	r2, [r3, #4]
 80086fc:	e7ec      	b.n	80086d8 <_malloc_r+0xa0>
 80086fe:	4623      	mov	r3, r4
 8008700:	6864      	ldr	r4, [r4, #4]
 8008702:	e7b2      	b.n	800866a <_malloc_r+0x32>
 8008704:	4634      	mov	r4, r6
 8008706:	6876      	ldr	r6, [r6, #4]
 8008708:	e7b9      	b.n	800867e <_malloc_r+0x46>
 800870a:	230c      	movs	r3, #12
 800870c:	603b      	str	r3, [r7, #0]
 800870e:	4638      	mov	r0, r7
 8008710:	f001 fd38 	bl	800a184 <__malloc_unlock>
 8008714:	e7a1      	b.n	800865a <_malloc_r+0x22>
 8008716:	6025      	str	r5, [r4, #0]
 8008718:	e7de      	b.n	80086d8 <_malloc_r+0xa0>
 800871a:	bf00      	nop
 800871c:	200047f0 	.word	0x200047f0

08008720 <iprintf>:
 8008720:	b40f      	push	{r0, r1, r2, r3}
 8008722:	4b0a      	ldr	r3, [pc, #40]	; (800874c <iprintf+0x2c>)
 8008724:	b513      	push	{r0, r1, r4, lr}
 8008726:	681c      	ldr	r4, [r3, #0]
 8008728:	b124      	cbz	r4, 8008734 <iprintf+0x14>
 800872a:	69a3      	ldr	r3, [r4, #24]
 800872c:	b913      	cbnz	r3, 8008734 <iprintf+0x14>
 800872e:	4620      	mov	r0, r4
 8008730:	f7ff fe86 	bl	8008440 <__sinit>
 8008734:	ab05      	add	r3, sp, #20
 8008736:	9a04      	ldr	r2, [sp, #16]
 8008738:	68a1      	ldr	r1, [r4, #8]
 800873a:	9301      	str	r3, [sp, #4]
 800873c:	4620      	mov	r0, r4
 800873e:	f002 fa75 	bl	800ac2c <_vfiprintf_r>
 8008742:	b002      	add	sp, #8
 8008744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008748:	b004      	add	sp, #16
 800874a:	4770      	bx	lr
 800874c:	20000010 	.word	0x20000010

08008750 <_puts_r>:
 8008750:	b570      	push	{r4, r5, r6, lr}
 8008752:	460e      	mov	r6, r1
 8008754:	4605      	mov	r5, r0
 8008756:	b118      	cbz	r0, 8008760 <_puts_r+0x10>
 8008758:	6983      	ldr	r3, [r0, #24]
 800875a:	b90b      	cbnz	r3, 8008760 <_puts_r+0x10>
 800875c:	f7ff fe70 	bl	8008440 <__sinit>
 8008760:	69ab      	ldr	r3, [r5, #24]
 8008762:	68ac      	ldr	r4, [r5, #8]
 8008764:	b913      	cbnz	r3, 800876c <_puts_r+0x1c>
 8008766:	4628      	mov	r0, r5
 8008768:	f7ff fe6a 	bl	8008440 <__sinit>
 800876c:	4b2c      	ldr	r3, [pc, #176]	; (8008820 <_puts_r+0xd0>)
 800876e:	429c      	cmp	r4, r3
 8008770:	d120      	bne.n	80087b4 <_puts_r+0x64>
 8008772:	686c      	ldr	r4, [r5, #4]
 8008774:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008776:	07db      	lsls	r3, r3, #31
 8008778:	d405      	bmi.n	8008786 <_puts_r+0x36>
 800877a:	89a3      	ldrh	r3, [r4, #12]
 800877c:	0598      	lsls	r0, r3, #22
 800877e:	d402      	bmi.n	8008786 <_puts_r+0x36>
 8008780:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008782:	f7ff ff20 	bl	80085c6 <__retarget_lock_acquire_recursive>
 8008786:	89a3      	ldrh	r3, [r4, #12]
 8008788:	0719      	lsls	r1, r3, #28
 800878a:	d51d      	bpl.n	80087c8 <_puts_r+0x78>
 800878c:	6923      	ldr	r3, [r4, #16]
 800878e:	b1db      	cbz	r3, 80087c8 <_puts_r+0x78>
 8008790:	3e01      	subs	r6, #1
 8008792:	68a3      	ldr	r3, [r4, #8]
 8008794:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008798:	3b01      	subs	r3, #1
 800879a:	60a3      	str	r3, [r4, #8]
 800879c:	bb39      	cbnz	r1, 80087ee <_puts_r+0x9e>
 800879e:	2b00      	cmp	r3, #0
 80087a0:	da38      	bge.n	8008814 <_puts_r+0xc4>
 80087a2:	4622      	mov	r2, r4
 80087a4:	210a      	movs	r1, #10
 80087a6:	4628      	mov	r0, r5
 80087a8:	f000 ff48 	bl	800963c <__swbuf_r>
 80087ac:	3001      	adds	r0, #1
 80087ae:	d011      	beq.n	80087d4 <_puts_r+0x84>
 80087b0:	250a      	movs	r5, #10
 80087b2:	e011      	b.n	80087d8 <_puts_r+0x88>
 80087b4:	4b1b      	ldr	r3, [pc, #108]	; (8008824 <_puts_r+0xd4>)
 80087b6:	429c      	cmp	r4, r3
 80087b8:	d101      	bne.n	80087be <_puts_r+0x6e>
 80087ba:	68ac      	ldr	r4, [r5, #8]
 80087bc:	e7da      	b.n	8008774 <_puts_r+0x24>
 80087be:	4b1a      	ldr	r3, [pc, #104]	; (8008828 <_puts_r+0xd8>)
 80087c0:	429c      	cmp	r4, r3
 80087c2:	bf08      	it	eq
 80087c4:	68ec      	ldreq	r4, [r5, #12]
 80087c6:	e7d5      	b.n	8008774 <_puts_r+0x24>
 80087c8:	4621      	mov	r1, r4
 80087ca:	4628      	mov	r0, r5
 80087cc:	f000 ff9a 	bl	8009704 <__swsetup_r>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d0dd      	beq.n	8008790 <_puts_r+0x40>
 80087d4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80087d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087da:	07da      	lsls	r2, r3, #31
 80087dc:	d405      	bmi.n	80087ea <_puts_r+0x9a>
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	059b      	lsls	r3, r3, #22
 80087e2:	d402      	bmi.n	80087ea <_puts_r+0x9a>
 80087e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087e6:	f7ff feef 	bl	80085c8 <__retarget_lock_release_recursive>
 80087ea:	4628      	mov	r0, r5
 80087ec:	bd70      	pop	{r4, r5, r6, pc}
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	da04      	bge.n	80087fc <_puts_r+0xac>
 80087f2:	69a2      	ldr	r2, [r4, #24]
 80087f4:	429a      	cmp	r2, r3
 80087f6:	dc06      	bgt.n	8008806 <_puts_r+0xb6>
 80087f8:	290a      	cmp	r1, #10
 80087fa:	d004      	beq.n	8008806 <_puts_r+0xb6>
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	1c5a      	adds	r2, r3, #1
 8008800:	6022      	str	r2, [r4, #0]
 8008802:	7019      	strb	r1, [r3, #0]
 8008804:	e7c5      	b.n	8008792 <_puts_r+0x42>
 8008806:	4622      	mov	r2, r4
 8008808:	4628      	mov	r0, r5
 800880a:	f000 ff17 	bl	800963c <__swbuf_r>
 800880e:	3001      	adds	r0, #1
 8008810:	d1bf      	bne.n	8008792 <_puts_r+0x42>
 8008812:	e7df      	b.n	80087d4 <_puts_r+0x84>
 8008814:	6823      	ldr	r3, [r4, #0]
 8008816:	250a      	movs	r5, #10
 8008818:	1c5a      	adds	r2, r3, #1
 800881a:	6022      	str	r2, [r4, #0]
 800881c:	701d      	strb	r5, [r3, #0]
 800881e:	e7db      	b.n	80087d8 <_puts_r+0x88>
 8008820:	0800b65c 	.word	0x0800b65c
 8008824:	0800b67c 	.word	0x0800b67c
 8008828:	0800b63c 	.word	0x0800b63c

0800882c <puts>:
 800882c:	4b02      	ldr	r3, [pc, #8]	; (8008838 <puts+0xc>)
 800882e:	4601      	mov	r1, r0
 8008830:	6818      	ldr	r0, [r3, #0]
 8008832:	f7ff bf8d 	b.w	8008750 <_puts_r>
 8008836:	bf00      	nop
 8008838:	20000010 	.word	0x20000010

0800883c <cleanup_glue>:
 800883c:	b538      	push	{r3, r4, r5, lr}
 800883e:	460c      	mov	r4, r1
 8008840:	6809      	ldr	r1, [r1, #0]
 8008842:	4605      	mov	r5, r0
 8008844:	b109      	cbz	r1, 800884a <cleanup_glue+0xe>
 8008846:	f7ff fff9 	bl	800883c <cleanup_glue>
 800884a:	4621      	mov	r1, r4
 800884c:	4628      	mov	r0, r5
 800884e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008852:	f002 b975 	b.w	800ab40 <_free_r>
	...

08008858 <_reclaim_reent>:
 8008858:	4b2c      	ldr	r3, [pc, #176]	; (800890c <_reclaim_reent+0xb4>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4283      	cmp	r3, r0
 800885e:	b570      	push	{r4, r5, r6, lr}
 8008860:	4604      	mov	r4, r0
 8008862:	d051      	beq.n	8008908 <_reclaim_reent+0xb0>
 8008864:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008866:	b143      	cbz	r3, 800887a <_reclaim_reent+0x22>
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d14a      	bne.n	8008904 <_reclaim_reent+0xac>
 800886e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008870:	6819      	ldr	r1, [r3, #0]
 8008872:	b111      	cbz	r1, 800887a <_reclaim_reent+0x22>
 8008874:	4620      	mov	r0, r4
 8008876:	f002 f963 	bl	800ab40 <_free_r>
 800887a:	6961      	ldr	r1, [r4, #20]
 800887c:	b111      	cbz	r1, 8008884 <_reclaim_reent+0x2c>
 800887e:	4620      	mov	r0, r4
 8008880:	f002 f95e 	bl	800ab40 <_free_r>
 8008884:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008886:	b111      	cbz	r1, 800888e <_reclaim_reent+0x36>
 8008888:	4620      	mov	r0, r4
 800888a:	f002 f959 	bl	800ab40 <_free_r>
 800888e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008890:	b111      	cbz	r1, 8008898 <_reclaim_reent+0x40>
 8008892:	4620      	mov	r0, r4
 8008894:	f002 f954 	bl	800ab40 <_free_r>
 8008898:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800889a:	b111      	cbz	r1, 80088a2 <_reclaim_reent+0x4a>
 800889c:	4620      	mov	r0, r4
 800889e:	f002 f94f 	bl	800ab40 <_free_r>
 80088a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80088a4:	b111      	cbz	r1, 80088ac <_reclaim_reent+0x54>
 80088a6:	4620      	mov	r0, r4
 80088a8:	f002 f94a 	bl	800ab40 <_free_r>
 80088ac:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80088ae:	b111      	cbz	r1, 80088b6 <_reclaim_reent+0x5e>
 80088b0:	4620      	mov	r0, r4
 80088b2:	f002 f945 	bl	800ab40 <_free_r>
 80088b6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80088b8:	b111      	cbz	r1, 80088c0 <_reclaim_reent+0x68>
 80088ba:	4620      	mov	r0, r4
 80088bc:	f002 f940 	bl	800ab40 <_free_r>
 80088c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088c2:	b111      	cbz	r1, 80088ca <_reclaim_reent+0x72>
 80088c4:	4620      	mov	r0, r4
 80088c6:	f002 f93b 	bl	800ab40 <_free_r>
 80088ca:	69a3      	ldr	r3, [r4, #24]
 80088cc:	b1e3      	cbz	r3, 8008908 <_reclaim_reent+0xb0>
 80088ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80088d0:	4620      	mov	r0, r4
 80088d2:	4798      	blx	r3
 80088d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80088d6:	b1b9      	cbz	r1, 8008908 <_reclaim_reent+0xb0>
 80088d8:	4620      	mov	r0, r4
 80088da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80088de:	f7ff bfad 	b.w	800883c <cleanup_glue>
 80088e2:	5949      	ldr	r1, [r1, r5]
 80088e4:	b941      	cbnz	r1, 80088f8 <_reclaim_reent+0xa0>
 80088e6:	3504      	adds	r5, #4
 80088e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088ea:	2d80      	cmp	r5, #128	; 0x80
 80088ec:	68d9      	ldr	r1, [r3, #12]
 80088ee:	d1f8      	bne.n	80088e2 <_reclaim_reent+0x8a>
 80088f0:	4620      	mov	r0, r4
 80088f2:	f002 f925 	bl	800ab40 <_free_r>
 80088f6:	e7ba      	b.n	800886e <_reclaim_reent+0x16>
 80088f8:	680e      	ldr	r6, [r1, #0]
 80088fa:	4620      	mov	r0, r4
 80088fc:	f002 f920 	bl	800ab40 <_free_r>
 8008900:	4631      	mov	r1, r6
 8008902:	e7ef      	b.n	80088e4 <_reclaim_reent+0x8c>
 8008904:	2500      	movs	r5, #0
 8008906:	e7ef      	b.n	80088e8 <_reclaim_reent+0x90>
 8008908:	bd70      	pop	{r4, r5, r6, pc}
 800890a:	bf00      	nop
 800890c:	20000010 	.word	0x20000010

08008910 <_sbrk_r>:
 8008910:	b538      	push	{r3, r4, r5, lr}
 8008912:	4d06      	ldr	r5, [pc, #24]	; (800892c <_sbrk_r+0x1c>)
 8008914:	2300      	movs	r3, #0
 8008916:	4604      	mov	r4, r0
 8008918:	4608      	mov	r0, r1
 800891a:	602b      	str	r3, [r5, #0]
 800891c:	f7f9 fba2 	bl	8002064 <_sbrk>
 8008920:	1c43      	adds	r3, r0, #1
 8008922:	d102      	bne.n	800892a <_sbrk_r+0x1a>
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	b103      	cbz	r3, 800892a <_sbrk_r+0x1a>
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	bd38      	pop	{r3, r4, r5, pc}
 800892c:	200047f8 	.word	0x200047f8

08008930 <__sread>:
 8008930:	b510      	push	{r4, lr}
 8008932:	460c      	mov	r4, r1
 8008934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008938:	f002 fc3c 	bl	800b1b4 <_read_r>
 800893c:	2800      	cmp	r0, #0
 800893e:	bfab      	itete	ge
 8008940:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008942:	89a3      	ldrhlt	r3, [r4, #12]
 8008944:	181b      	addge	r3, r3, r0
 8008946:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800894a:	bfac      	ite	ge
 800894c:	6563      	strge	r3, [r4, #84]	; 0x54
 800894e:	81a3      	strhlt	r3, [r4, #12]
 8008950:	bd10      	pop	{r4, pc}

08008952 <__swrite>:
 8008952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008956:	461f      	mov	r7, r3
 8008958:	898b      	ldrh	r3, [r1, #12]
 800895a:	05db      	lsls	r3, r3, #23
 800895c:	4605      	mov	r5, r0
 800895e:	460c      	mov	r4, r1
 8008960:	4616      	mov	r6, r2
 8008962:	d505      	bpl.n	8008970 <__swrite+0x1e>
 8008964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008968:	2302      	movs	r3, #2
 800896a:	2200      	movs	r2, #0
 800896c:	f001 fb7a 	bl	800a064 <_lseek_r>
 8008970:	89a3      	ldrh	r3, [r4, #12]
 8008972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008976:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800897a:	81a3      	strh	r3, [r4, #12]
 800897c:	4632      	mov	r2, r6
 800897e:	463b      	mov	r3, r7
 8008980:	4628      	mov	r0, r5
 8008982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008986:	f000 beab 	b.w	80096e0 <_write_r>

0800898a <__sseek>:
 800898a:	b510      	push	{r4, lr}
 800898c:	460c      	mov	r4, r1
 800898e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008992:	f001 fb67 	bl	800a064 <_lseek_r>
 8008996:	1c43      	adds	r3, r0, #1
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	bf15      	itete	ne
 800899c:	6560      	strne	r0, [r4, #84]	; 0x54
 800899e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80089a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80089a6:	81a3      	strheq	r3, [r4, #12]
 80089a8:	bf18      	it	ne
 80089aa:	81a3      	strhne	r3, [r4, #12]
 80089ac:	bd10      	pop	{r4, pc}

080089ae <__sclose>:
 80089ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089b2:	f000 bf15 	b.w	80097e0 <_close_r>

080089b6 <strncmp>:
 80089b6:	b510      	push	{r4, lr}
 80089b8:	b17a      	cbz	r2, 80089da <strncmp+0x24>
 80089ba:	4603      	mov	r3, r0
 80089bc:	3901      	subs	r1, #1
 80089be:	1884      	adds	r4, r0, r2
 80089c0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80089c4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80089c8:	4290      	cmp	r0, r2
 80089ca:	d101      	bne.n	80089d0 <strncmp+0x1a>
 80089cc:	42a3      	cmp	r3, r4
 80089ce:	d101      	bne.n	80089d4 <strncmp+0x1e>
 80089d0:	1a80      	subs	r0, r0, r2
 80089d2:	bd10      	pop	{r4, pc}
 80089d4:	2800      	cmp	r0, #0
 80089d6:	d1f3      	bne.n	80089c0 <strncmp+0xa>
 80089d8:	e7fa      	b.n	80089d0 <strncmp+0x1a>
 80089da:	4610      	mov	r0, r2
 80089dc:	e7f9      	b.n	80089d2 <strncmp+0x1c>

080089de <sulp>:
 80089de:	b570      	push	{r4, r5, r6, lr}
 80089e0:	4604      	mov	r4, r0
 80089e2:	460d      	mov	r5, r1
 80089e4:	ec45 4b10 	vmov	d0, r4, r5
 80089e8:	4616      	mov	r6, r2
 80089ea:	f001 ff43 	bl	800a874 <__ulp>
 80089ee:	ec51 0b10 	vmov	r0, r1, d0
 80089f2:	b17e      	cbz	r6, 8008a14 <sulp+0x36>
 80089f4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80089f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	dd09      	ble.n	8008a14 <sulp+0x36>
 8008a00:	051b      	lsls	r3, r3, #20
 8008a02:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008a06:	2400      	movs	r4, #0
 8008a08:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008a0c:	4622      	mov	r2, r4
 8008a0e:	462b      	mov	r3, r5
 8008a10:	f7f7 fdfa 	bl	8000608 <__aeabi_dmul>
 8008a14:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a18 <_strtod_l>:
 8008a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a1c:	ed2d 8b02 	vpush	{d8}
 8008a20:	b09d      	sub	sp, #116	; 0x74
 8008a22:	461f      	mov	r7, r3
 8008a24:	2300      	movs	r3, #0
 8008a26:	9318      	str	r3, [sp, #96]	; 0x60
 8008a28:	4ba2      	ldr	r3, [pc, #648]	; (8008cb4 <_strtod_l+0x29c>)
 8008a2a:	9213      	str	r2, [sp, #76]	; 0x4c
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	9305      	str	r3, [sp, #20]
 8008a30:	4604      	mov	r4, r0
 8008a32:	4618      	mov	r0, r3
 8008a34:	4688      	mov	r8, r1
 8008a36:	f7f7 fbd3 	bl	80001e0 <strlen>
 8008a3a:	f04f 0a00 	mov.w	sl, #0
 8008a3e:	4605      	mov	r5, r0
 8008a40:	f04f 0b00 	mov.w	fp, #0
 8008a44:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008a48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a4a:	781a      	ldrb	r2, [r3, #0]
 8008a4c:	2a2b      	cmp	r2, #43	; 0x2b
 8008a4e:	d04e      	beq.n	8008aee <_strtod_l+0xd6>
 8008a50:	d83b      	bhi.n	8008aca <_strtod_l+0xb2>
 8008a52:	2a0d      	cmp	r2, #13
 8008a54:	d834      	bhi.n	8008ac0 <_strtod_l+0xa8>
 8008a56:	2a08      	cmp	r2, #8
 8008a58:	d834      	bhi.n	8008ac4 <_strtod_l+0xac>
 8008a5a:	2a00      	cmp	r2, #0
 8008a5c:	d03e      	beq.n	8008adc <_strtod_l+0xc4>
 8008a5e:	2300      	movs	r3, #0
 8008a60:	930a      	str	r3, [sp, #40]	; 0x28
 8008a62:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008a64:	7833      	ldrb	r3, [r6, #0]
 8008a66:	2b30      	cmp	r3, #48	; 0x30
 8008a68:	f040 80b0 	bne.w	8008bcc <_strtod_l+0x1b4>
 8008a6c:	7873      	ldrb	r3, [r6, #1]
 8008a6e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008a72:	2b58      	cmp	r3, #88	; 0x58
 8008a74:	d168      	bne.n	8008b48 <_strtod_l+0x130>
 8008a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a78:	9301      	str	r3, [sp, #4]
 8008a7a:	ab18      	add	r3, sp, #96	; 0x60
 8008a7c:	9702      	str	r7, [sp, #8]
 8008a7e:	9300      	str	r3, [sp, #0]
 8008a80:	4a8d      	ldr	r2, [pc, #564]	; (8008cb8 <_strtod_l+0x2a0>)
 8008a82:	ab19      	add	r3, sp, #100	; 0x64
 8008a84:	a917      	add	r1, sp, #92	; 0x5c
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 ffe4 	bl	8009a54 <__gethex>
 8008a8c:	f010 0707 	ands.w	r7, r0, #7
 8008a90:	4605      	mov	r5, r0
 8008a92:	d005      	beq.n	8008aa0 <_strtod_l+0x88>
 8008a94:	2f06      	cmp	r7, #6
 8008a96:	d12c      	bne.n	8008af2 <_strtod_l+0xda>
 8008a98:	3601      	adds	r6, #1
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	9617      	str	r6, [sp, #92]	; 0x5c
 8008a9e:	930a      	str	r3, [sp, #40]	; 0x28
 8008aa0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f040 8590 	bne.w	80095c8 <_strtod_l+0xbb0>
 8008aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aaa:	b1eb      	cbz	r3, 8008ae8 <_strtod_l+0xd0>
 8008aac:	4652      	mov	r2, sl
 8008aae:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008ab2:	ec43 2b10 	vmov	d0, r2, r3
 8008ab6:	b01d      	add	sp, #116	; 0x74
 8008ab8:	ecbd 8b02 	vpop	{d8}
 8008abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac0:	2a20      	cmp	r2, #32
 8008ac2:	d1cc      	bne.n	8008a5e <_strtod_l+0x46>
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	9317      	str	r3, [sp, #92]	; 0x5c
 8008ac8:	e7be      	b.n	8008a48 <_strtod_l+0x30>
 8008aca:	2a2d      	cmp	r2, #45	; 0x2d
 8008acc:	d1c7      	bne.n	8008a5e <_strtod_l+0x46>
 8008ace:	2201      	movs	r2, #1
 8008ad0:	920a      	str	r2, [sp, #40]	; 0x28
 8008ad2:	1c5a      	adds	r2, r3, #1
 8008ad4:	9217      	str	r2, [sp, #92]	; 0x5c
 8008ad6:	785b      	ldrb	r3, [r3, #1]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1c2      	bne.n	8008a62 <_strtod_l+0x4a>
 8008adc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ade:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f040 856e 	bne.w	80095c4 <_strtod_l+0xbac>
 8008ae8:	4652      	mov	r2, sl
 8008aea:	465b      	mov	r3, fp
 8008aec:	e7e1      	b.n	8008ab2 <_strtod_l+0x9a>
 8008aee:	2200      	movs	r2, #0
 8008af0:	e7ee      	b.n	8008ad0 <_strtod_l+0xb8>
 8008af2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008af4:	b13a      	cbz	r2, 8008b06 <_strtod_l+0xee>
 8008af6:	2135      	movs	r1, #53	; 0x35
 8008af8:	a81a      	add	r0, sp, #104	; 0x68
 8008afa:	f001 ffc6 	bl	800aa8a <__copybits>
 8008afe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008b00:	4620      	mov	r0, r4
 8008b02:	f001 fb85 	bl	800a210 <_Bfree>
 8008b06:	3f01      	subs	r7, #1
 8008b08:	2f04      	cmp	r7, #4
 8008b0a:	d806      	bhi.n	8008b1a <_strtod_l+0x102>
 8008b0c:	e8df f007 	tbb	[pc, r7]
 8008b10:	1714030a 	.word	0x1714030a
 8008b14:	0a          	.byte	0x0a
 8008b15:	00          	.byte	0x00
 8008b16:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008b1a:	0728      	lsls	r0, r5, #28
 8008b1c:	d5c0      	bpl.n	8008aa0 <_strtod_l+0x88>
 8008b1e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008b22:	e7bd      	b.n	8008aa0 <_strtod_l+0x88>
 8008b24:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008b28:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b2a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008b2e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008b32:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008b36:	e7f0      	b.n	8008b1a <_strtod_l+0x102>
 8008b38:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008cbc <_strtod_l+0x2a4>
 8008b3c:	e7ed      	b.n	8008b1a <_strtod_l+0x102>
 8008b3e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008b42:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008b46:	e7e8      	b.n	8008b1a <_strtod_l+0x102>
 8008b48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b4a:	1c5a      	adds	r2, r3, #1
 8008b4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008b4e:	785b      	ldrb	r3, [r3, #1]
 8008b50:	2b30      	cmp	r3, #48	; 0x30
 8008b52:	d0f9      	beq.n	8008b48 <_strtod_l+0x130>
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d0a3      	beq.n	8008aa0 <_strtod_l+0x88>
 8008b58:	2301      	movs	r3, #1
 8008b5a:	f04f 0900 	mov.w	r9, #0
 8008b5e:	9304      	str	r3, [sp, #16]
 8008b60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b62:	9308      	str	r3, [sp, #32]
 8008b64:	f8cd 901c 	str.w	r9, [sp, #28]
 8008b68:	464f      	mov	r7, r9
 8008b6a:	220a      	movs	r2, #10
 8008b6c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008b6e:	7806      	ldrb	r6, [r0, #0]
 8008b70:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008b74:	b2d9      	uxtb	r1, r3
 8008b76:	2909      	cmp	r1, #9
 8008b78:	d92a      	bls.n	8008bd0 <_strtod_l+0x1b8>
 8008b7a:	9905      	ldr	r1, [sp, #20]
 8008b7c:	462a      	mov	r2, r5
 8008b7e:	f7ff ff1a 	bl	80089b6 <strncmp>
 8008b82:	b398      	cbz	r0, 8008bec <_strtod_l+0x1d4>
 8008b84:	2000      	movs	r0, #0
 8008b86:	4632      	mov	r2, r6
 8008b88:	463d      	mov	r5, r7
 8008b8a:	9005      	str	r0, [sp, #20]
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2a65      	cmp	r2, #101	; 0x65
 8008b90:	d001      	beq.n	8008b96 <_strtod_l+0x17e>
 8008b92:	2a45      	cmp	r2, #69	; 0x45
 8008b94:	d118      	bne.n	8008bc8 <_strtod_l+0x1b0>
 8008b96:	b91d      	cbnz	r5, 8008ba0 <_strtod_l+0x188>
 8008b98:	9a04      	ldr	r2, [sp, #16]
 8008b9a:	4302      	orrs	r2, r0
 8008b9c:	d09e      	beq.n	8008adc <_strtod_l+0xc4>
 8008b9e:	2500      	movs	r5, #0
 8008ba0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008ba4:	f108 0201 	add.w	r2, r8, #1
 8008ba8:	9217      	str	r2, [sp, #92]	; 0x5c
 8008baa:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008bae:	2a2b      	cmp	r2, #43	; 0x2b
 8008bb0:	d075      	beq.n	8008c9e <_strtod_l+0x286>
 8008bb2:	2a2d      	cmp	r2, #45	; 0x2d
 8008bb4:	d07b      	beq.n	8008cae <_strtod_l+0x296>
 8008bb6:	f04f 0c00 	mov.w	ip, #0
 8008bba:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008bbe:	2909      	cmp	r1, #9
 8008bc0:	f240 8082 	bls.w	8008cc8 <_strtod_l+0x2b0>
 8008bc4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008bc8:	2600      	movs	r6, #0
 8008bca:	e09d      	b.n	8008d08 <_strtod_l+0x2f0>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	e7c4      	b.n	8008b5a <_strtod_l+0x142>
 8008bd0:	2f08      	cmp	r7, #8
 8008bd2:	bfd8      	it	le
 8008bd4:	9907      	ldrle	r1, [sp, #28]
 8008bd6:	f100 0001 	add.w	r0, r0, #1
 8008bda:	bfda      	itte	le
 8008bdc:	fb02 3301 	mlale	r3, r2, r1, r3
 8008be0:	9307      	strle	r3, [sp, #28]
 8008be2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008be6:	3701      	adds	r7, #1
 8008be8:	9017      	str	r0, [sp, #92]	; 0x5c
 8008bea:	e7bf      	b.n	8008b6c <_strtod_l+0x154>
 8008bec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008bee:	195a      	adds	r2, r3, r5
 8008bf0:	9217      	str	r2, [sp, #92]	; 0x5c
 8008bf2:	5d5a      	ldrb	r2, [r3, r5]
 8008bf4:	2f00      	cmp	r7, #0
 8008bf6:	d037      	beq.n	8008c68 <_strtod_l+0x250>
 8008bf8:	9005      	str	r0, [sp, #20]
 8008bfa:	463d      	mov	r5, r7
 8008bfc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008c00:	2b09      	cmp	r3, #9
 8008c02:	d912      	bls.n	8008c2a <_strtod_l+0x212>
 8008c04:	2301      	movs	r3, #1
 8008c06:	e7c2      	b.n	8008b8e <_strtod_l+0x176>
 8008c08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c0a:	1c5a      	adds	r2, r3, #1
 8008c0c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008c0e:	785a      	ldrb	r2, [r3, #1]
 8008c10:	3001      	adds	r0, #1
 8008c12:	2a30      	cmp	r2, #48	; 0x30
 8008c14:	d0f8      	beq.n	8008c08 <_strtod_l+0x1f0>
 8008c16:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008c1a:	2b08      	cmp	r3, #8
 8008c1c:	f200 84d9 	bhi.w	80095d2 <_strtod_l+0xbba>
 8008c20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c22:	9005      	str	r0, [sp, #20]
 8008c24:	2000      	movs	r0, #0
 8008c26:	9308      	str	r3, [sp, #32]
 8008c28:	4605      	mov	r5, r0
 8008c2a:	3a30      	subs	r2, #48	; 0x30
 8008c2c:	f100 0301 	add.w	r3, r0, #1
 8008c30:	d014      	beq.n	8008c5c <_strtod_l+0x244>
 8008c32:	9905      	ldr	r1, [sp, #20]
 8008c34:	4419      	add	r1, r3
 8008c36:	9105      	str	r1, [sp, #20]
 8008c38:	462b      	mov	r3, r5
 8008c3a:	eb00 0e05 	add.w	lr, r0, r5
 8008c3e:	210a      	movs	r1, #10
 8008c40:	4573      	cmp	r3, lr
 8008c42:	d113      	bne.n	8008c6c <_strtod_l+0x254>
 8008c44:	182b      	adds	r3, r5, r0
 8008c46:	2b08      	cmp	r3, #8
 8008c48:	f105 0501 	add.w	r5, r5, #1
 8008c4c:	4405      	add	r5, r0
 8008c4e:	dc1c      	bgt.n	8008c8a <_strtod_l+0x272>
 8008c50:	9907      	ldr	r1, [sp, #28]
 8008c52:	230a      	movs	r3, #10
 8008c54:	fb03 2301 	mla	r3, r3, r1, r2
 8008c58:	9307      	str	r3, [sp, #28]
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008c5e:	1c51      	adds	r1, r2, #1
 8008c60:	9117      	str	r1, [sp, #92]	; 0x5c
 8008c62:	7852      	ldrb	r2, [r2, #1]
 8008c64:	4618      	mov	r0, r3
 8008c66:	e7c9      	b.n	8008bfc <_strtod_l+0x1e4>
 8008c68:	4638      	mov	r0, r7
 8008c6a:	e7d2      	b.n	8008c12 <_strtod_l+0x1fa>
 8008c6c:	2b08      	cmp	r3, #8
 8008c6e:	dc04      	bgt.n	8008c7a <_strtod_l+0x262>
 8008c70:	9e07      	ldr	r6, [sp, #28]
 8008c72:	434e      	muls	r6, r1
 8008c74:	9607      	str	r6, [sp, #28]
 8008c76:	3301      	adds	r3, #1
 8008c78:	e7e2      	b.n	8008c40 <_strtod_l+0x228>
 8008c7a:	f103 0c01 	add.w	ip, r3, #1
 8008c7e:	f1bc 0f10 	cmp.w	ip, #16
 8008c82:	bfd8      	it	le
 8008c84:	fb01 f909 	mulle.w	r9, r1, r9
 8008c88:	e7f5      	b.n	8008c76 <_strtod_l+0x25e>
 8008c8a:	2d10      	cmp	r5, #16
 8008c8c:	bfdc      	itt	le
 8008c8e:	230a      	movle	r3, #10
 8008c90:	fb03 2909 	mlale	r9, r3, r9, r2
 8008c94:	e7e1      	b.n	8008c5a <_strtod_l+0x242>
 8008c96:	2300      	movs	r3, #0
 8008c98:	9305      	str	r3, [sp, #20]
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e77c      	b.n	8008b98 <_strtod_l+0x180>
 8008c9e:	f04f 0c00 	mov.w	ip, #0
 8008ca2:	f108 0202 	add.w	r2, r8, #2
 8008ca6:	9217      	str	r2, [sp, #92]	; 0x5c
 8008ca8:	f898 2002 	ldrb.w	r2, [r8, #2]
 8008cac:	e785      	b.n	8008bba <_strtod_l+0x1a2>
 8008cae:	f04f 0c01 	mov.w	ip, #1
 8008cb2:	e7f6      	b.n	8008ca2 <_strtod_l+0x28a>
 8008cb4:	0800b778 	.word	0x0800b778
 8008cb8:	0800b6ac 	.word	0x0800b6ac
 8008cbc:	7ff00000 	.word	0x7ff00000
 8008cc0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008cc2:	1c51      	adds	r1, r2, #1
 8008cc4:	9117      	str	r1, [sp, #92]	; 0x5c
 8008cc6:	7852      	ldrb	r2, [r2, #1]
 8008cc8:	2a30      	cmp	r2, #48	; 0x30
 8008cca:	d0f9      	beq.n	8008cc0 <_strtod_l+0x2a8>
 8008ccc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008cd0:	2908      	cmp	r1, #8
 8008cd2:	f63f af79 	bhi.w	8008bc8 <_strtod_l+0x1b0>
 8008cd6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008cda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008cdc:	9206      	str	r2, [sp, #24]
 8008cde:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008ce0:	1c51      	adds	r1, r2, #1
 8008ce2:	9117      	str	r1, [sp, #92]	; 0x5c
 8008ce4:	7852      	ldrb	r2, [r2, #1]
 8008ce6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008cea:	2e09      	cmp	r6, #9
 8008cec:	d937      	bls.n	8008d5e <_strtod_l+0x346>
 8008cee:	9e06      	ldr	r6, [sp, #24]
 8008cf0:	1b89      	subs	r1, r1, r6
 8008cf2:	2908      	cmp	r1, #8
 8008cf4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008cf8:	dc02      	bgt.n	8008d00 <_strtod_l+0x2e8>
 8008cfa:	4576      	cmp	r6, lr
 8008cfc:	bfa8      	it	ge
 8008cfe:	4676      	movge	r6, lr
 8008d00:	f1bc 0f00 	cmp.w	ip, #0
 8008d04:	d000      	beq.n	8008d08 <_strtod_l+0x2f0>
 8008d06:	4276      	negs	r6, r6
 8008d08:	2d00      	cmp	r5, #0
 8008d0a:	d14d      	bne.n	8008da8 <_strtod_l+0x390>
 8008d0c:	9904      	ldr	r1, [sp, #16]
 8008d0e:	4301      	orrs	r1, r0
 8008d10:	f47f aec6 	bne.w	8008aa0 <_strtod_l+0x88>
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	f47f aee1 	bne.w	8008adc <_strtod_l+0xc4>
 8008d1a:	2a69      	cmp	r2, #105	; 0x69
 8008d1c:	d027      	beq.n	8008d6e <_strtod_l+0x356>
 8008d1e:	dc24      	bgt.n	8008d6a <_strtod_l+0x352>
 8008d20:	2a49      	cmp	r2, #73	; 0x49
 8008d22:	d024      	beq.n	8008d6e <_strtod_l+0x356>
 8008d24:	2a4e      	cmp	r2, #78	; 0x4e
 8008d26:	f47f aed9 	bne.w	8008adc <_strtod_l+0xc4>
 8008d2a:	499f      	ldr	r1, [pc, #636]	; (8008fa8 <_strtod_l+0x590>)
 8008d2c:	a817      	add	r0, sp, #92	; 0x5c
 8008d2e:	f001 f8e9 	bl	8009f04 <__match>
 8008d32:	2800      	cmp	r0, #0
 8008d34:	f43f aed2 	beq.w	8008adc <_strtod_l+0xc4>
 8008d38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	2b28      	cmp	r3, #40	; 0x28
 8008d3e:	d12d      	bne.n	8008d9c <_strtod_l+0x384>
 8008d40:	499a      	ldr	r1, [pc, #616]	; (8008fac <_strtod_l+0x594>)
 8008d42:	aa1a      	add	r2, sp, #104	; 0x68
 8008d44:	a817      	add	r0, sp, #92	; 0x5c
 8008d46:	f001 f8f1 	bl	8009f2c <__hexnan>
 8008d4a:	2805      	cmp	r0, #5
 8008d4c:	d126      	bne.n	8008d9c <_strtod_l+0x384>
 8008d4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008d50:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008d54:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008d58:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008d5c:	e6a0      	b.n	8008aa0 <_strtod_l+0x88>
 8008d5e:	210a      	movs	r1, #10
 8008d60:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008d64:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008d68:	e7b9      	b.n	8008cde <_strtod_l+0x2c6>
 8008d6a:	2a6e      	cmp	r2, #110	; 0x6e
 8008d6c:	e7db      	b.n	8008d26 <_strtod_l+0x30e>
 8008d6e:	4990      	ldr	r1, [pc, #576]	; (8008fb0 <_strtod_l+0x598>)
 8008d70:	a817      	add	r0, sp, #92	; 0x5c
 8008d72:	f001 f8c7 	bl	8009f04 <__match>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f43f aeb0 	beq.w	8008adc <_strtod_l+0xc4>
 8008d7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d7e:	498d      	ldr	r1, [pc, #564]	; (8008fb4 <_strtod_l+0x59c>)
 8008d80:	3b01      	subs	r3, #1
 8008d82:	a817      	add	r0, sp, #92	; 0x5c
 8008d84:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d86:	f001 f8bd 	bl	8009f04 <__match>
 8008d8a:	b910      	cbnz	r0, 8008d92 <_strtod_l+0x37a>
 8008d8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d8e:	3301      	adds	r3, #1
 8008d90:	9317      	str	r3, [sp, #92]	; 0x5c
 8008d92:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008fc4 <_strtod_l+0x5ac>
 8008d96:	f04f 0a00 	mov.w	sl, #0
 8008d9a:	e681      	b.n	8008aa0 <_strtod_l+0x88>
 8008d9c:	4886      	ldr	r0, [pc, #536]	; (8008fb8 <_strtod_l+0x5a0>)
 8008d9e:	f002 fa1b 	bl	800b1d8 <nan>
 8008da2:	ec5b ab10 	vmov	sl, fp, d0
 8008da6:	e67b      	b.n	8008aa0 <_strtod_l+0x88>
 8008da8:	9b05      	ldr	r3, [sp, #20]
 8008daa:	9807      	ldr	r0, [sp, #28]
 8008dac:	1af3      	subs	r3, r6, r3
 8008dae:	2f00      	cmp	r7, #0
 8008db0:	bf08      	it	eq
 8008db2:	462f      	moveq	r7, r5
 8008db4:	2d10      	cmp	r5, #16
 8008db6:	9306      	str	r3, [sp, #24]
 8008db8:	46a8      	mov	r8, r5
 8008dba:	bfa8      	it	ge
 8008dbc:	f04f 0810 	movge.w	r8, #16
 8008dc0:	f7f7 fba8 	bl	8000514 <__aeabi_ui2d>
 8008dc4:	2d09      	cmp	r5, #9
 8008dc6:	4682      	mov	sl, r0
 8008dc8:	468b      	mov	fp, r1
 8008dca:	dd13      	ble.n	8008df4 <_strtod_l+0x3dc>
 8008dcc:	4b7b      	ldr	r3, [pc, #492]	; (8008fbc <_strtod_l+0x5a4>)
 8008dce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008dd2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008dd6:	f7f7 fc17 	bl	8000608 <__aeabi_dmul>
 8008dda:	4682      	mov	sl, r0
 8008ddc:	4648      	mov	r0, r9
 8008dde:	468b      	mov	fp, r1
 8008de0:	f7f7 fb98 	bl	8000514 <__aeabi_ui2d>
 8008de4:	4602      	mov	r2, r0
 8008de6:	460b      	mov	r3, r1
 8008de8:	4650      	mov	r0, sl
 8008dea:	4659      	mov	r1, fp
 8008dec:	f7f7 fa56 	bl	800029c <__adddf3>
 8008df0:	4682      	mov	sl, r0
 8008df2:	468b      	mov	fp, r1
 8008df4:	2d0f      	cmp	r5, #15
 8008df6:	dc38      	bgt.n	8008e6a <_strtod_l+0x452>
 8008df8:	9b06      	ldr	r3, [sp, #24]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f43f ae50 	beq.w	8008aa0 <_strtod_l+0x88>
 8008e00:	dd24      	ble.n	8008e4c <_strtod_l+0x434>
 8008e02:	2b16      	cmp	r3, #22
 8008e04:	dc0b      	bgt.n	8008e1e <_strtod_l+0x406>
 8008e06:	496d      	ldr	r1, [pc, #436]	; (8008fbc <_strtod_l+0x5a4>)
 8008e08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e10:	4652      	mov	r2, sl
 8008e12:	465b      	mov	r3, fp
 8008e14:	f7f7 fbf8 	bl	8000608 <__aeabi_dmul>
 8008e18:	4682      	mov	sl, r0
 8008e1a:	468b      	mov	fp, r1
 8008e1c:	e640      	b.n	8008aa0 <_strtod_l+0x88>
 8008e1e:	9a06      	ldr	r2, [sp, #24]
 8008e20:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008e24:	4293      	cmp	r3, r2
 8008e26:	db20      	blt.n	8008e6a <_strtod_l+0x452>
 8008e28:	4c64      	ldr	r4, [pc, #400]	; (8008fbc <_strtod_l+0x5a4>)
 8008e2a:	f1c5 050f 	rsb	r5, r5, #15
 8008e2e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008e32:	4652      	mov	r2, sl
 8008e34:	465b      	mov	r3, fp
 8008e36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e3a:	f7f7 fbe5 	bl	8000608 <__aeabi_dmul>
 8008e3e:	9b06      	ldr	r3, [sp, #24]
 8008e40:	1b5d      	subs	r5, r3, r5
 8008e42:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008e46:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e4a:	e7e3      	b.n	8008e14 <_strtod_l+0x3fc>
 8008e4c:	9b06      	ldr	r3, [sp, #24]
 8008e4e:	3316      	adds	r3, #22
 8008e50:	db0b      	blt.n	8008e6a <_strtod_l+0x452>
 8008e52:	9b05      	ldr	r3, [sp, #20]
 8008e54:	1b9e      	subs	r6, r3, r6
 8008e56:	4b59      	ldr	r3, [pc, #356]	; (8008fbc <_strtod_l+0x5a4>)
 8008e58:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008e5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e60:	4650      	mov	r0, sl
 8008e62:	4659      	mov	r1, fp
 8008e64:	f7f7 fcfa 	bl	800085c <__aeabi_ddiv>
 8008e68:	e7d6      	b.n	8008e18 <_strtod_l+0x400>
 8008e6a:	9b06      	ldr	r3, [sp, #24]
 8008e6c:	eba5 0808 	sub.w	r8, r5, r8
 8008e70:	4498      	add	r8, r3
 8008e72:	f1b8 0f00 	cmp.w	r8, #0
 8008e76:	dd74      	ble.n	8008f62 <_strtod_l+0x54a>
 8008e78:	f018 030f 	ands.w	r3, r8, #15
 8008e7c:	d00a      	beq.n	8008e94 <_strtod_l+0x47c>
 8008e7e:	494f      	ldr	r1, [pc, #316]	; (8008fbc <_strtod_l+0x5a4>)
 8008e80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e84:	4652      	mov	r2, sl
 8008e86:	465b      	mov	r3, fp
 8008e88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e8c:	f7f7 fbbc 	bl	8000608 <__aeabi_dmul>
 8008e90:	4682      	mov	sl, r0
 8008e92:	468b      	mov	fp, r1
 8008e94:	f038 080f 	bics.w	r8, r8, #15
 8008e98:	d04f      	beq.n	8008f3a <_strtod_l+0x522>
 8008e9a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008e9e:	dd22      	ble.n	8008ee6 <_strtod_l+0x4ce>
 8008ea0:	2500      	movs	r5, #0
 8008ea2:	462e      	mov	r6, r5
 8008ea4:	9507      	str	r5, [sp, #28]
 8008ea6:	9505      	str	r5, [sp, #20]
 8008ea8:	2322      	movs	r3, #34	; 0x22
 8008eaa:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008fc4 <_strtod_l+0x5ac>
 8008eae:	6023      	str	r3, [r4, #0]
 8008eb0:	f04f 0a00 	mov.w	sl, #0
 8008eb4:	9b07      	ldr	r3, [sp, #28]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f43f adf2 	beq.w	8008aa0 <_strtod_l+0x88>
 8008ebc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	f001 f9a6 	bl	800a210 <_Bfree>
 8008ec4:	9905      	ldr	r1, [sp, #20]
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	f001 f9a2 	bl	800a210 <_Bfree>
 8008ecc:	4631      	mov	r1, r6
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f001 f99e 	bl	800a210 <_Bfree>
 8008ed4:	9907      	ldr	r1, [sp, #28]
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	f001 f99a 	bl	800a210 <_Bfree>
 8008edc:	4629      	mov	r1, r5
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f001 f996 	bl	800a210 <_Bfree>
 8008ee4:	e5dc      	b.n	8008aa0 <_strtod_l+0x88>
 8008ee6:	4b36      	ldr	r3, [pc, #216]	; (8008fc0 <_strtod_l+0x5a8>)
 8008ee8:	9304      	str	r3, [sp, #16]
 8008eea:	2300      	movs	r3, #0
 8008eec:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008ef0:	4650      	mov	r0, sl
 8008ef2:	4659      	mov	r1, fp
 8008ef4:	4699      	mov	r9, r3
 8008ef6:	f1b8 0f01 	cmp.w	r8, #1
 8008efa:	dc21      	bgt.n	8008f40 <_strtod_l+0x528>
 8008efc:	b10b      	cbz	r3, 8008f02 <_strtod_l+0x4ea>
 8008efe:	4682      	mov	sl, r0
 8008f00:	468b      	mov	fp, r1
 8008f02:	4b2f      	ldr	r3, [pc, #188]	; (8008fc0 <_strtod_l+0x5a8>)
 8008f04:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008f08:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008f0c:	4652      	mov	r2, sl
 8008f0e:	465b      	mov	r3, fp
 8008f10:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008f14:	f7f7 fb78 	bl	8000608 <__aeabi_dmul>
 8008f18:	4b2a      	ldr	r3, [pc, #168]	; (8008fc4 <_strtod_l+0x5ac>)
 8008f1a:	460a      	mov	r2, r1
 8008f1c:	400b      	ands	r3, r1
 8008f1e:	492a      	ldr	r1, [pc, #168]	; (8008fc8 <_strtod_l+0x5b0>)
 8008f20:	428b      	cmp	r3, r1
 8008f22:	4682      	mov	sl, r0
 8008f24:	d8bc      	bhi.n	8008ea0 <_strtod_l+0x488>
 8008f26:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008f2a:	428b      	cmp	r3, r1
 8008f2c:	bf86      	itte	hi
 8008f2e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008fcc <_strtod_l+0x5b4>
 8008f32:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8008f36:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	9304      	str	r3, [sp, #16]
 8008f3e:	e084      	b.n	800904a <_strtod_l+0x632>
 8008f40:	f018 0f01 	tst.w	r8, #1
 8008f44:	d005      	beq.n	8008f52 <_strtod_l+0x53a>
 8008f46:	9b04      	ldr	r3, [sp, #16]
 8008f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4c:	f7f7 fb5c 	bl	8000608 <__aeabi_dmul>
 8008f50:	2301      	movs	r3, #1
 8008f52:	9a04      	ldr	r2, [sp, #16]
 8008f54:	3208      	adds	r2, #8
 8008f56:	f109 0901 	add.w	r9, r9, #1
 8008f5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008f5e:	9204      	str	r2, [sp, #16]
 8008f60:	e7c9      	b.n	8008ef6 <_strtod_l+0x4de>
 8008f62:	d0ea      	beq.n	8008f3a <_strtod_l+0x522>
 8008f64:	f1c8 0800 	rsb	r8, r8, #0
 8008f68:	f018 020f 	ands.w	r2, r8, #15
 8008f6c:	d00a      	beq.n	8008f84 <_strtod_l+0x56c>
 8008f6e:	4b13      	ldr	r3, [pc, #76]	; (8008fbc <_strtod_l+0x5a4>)
 8008f70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f74:	4650      	mov	r0, sl
 8008f76:	4659      	mov	r1, fp
 8008f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7c:	f7f7 fc6e 	bl	800085c <__aeabi_ddiv>
 8008f80:	4682      	mov	sl, r0
 8008f82:	468b      	mov	fp, r1
 8008f84:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008f88:	d0d7      	beq.n	8008f3a <_strtod_l+0x522>
 8008f8a:	f1b8 0f1f 	cmp.w	r8, #31
 8008f8e:	dd1f      	ble.n	8008fd0 <_strtod_l+0x5b8>
 8008f90:	2500      	movs	r5, #0
 8008f92:	462e      	mov	r6, r5
 8008f94:	9507      	str	r5, [sp, #28]
 8008f96:	9505      	str	r5, [sp, #20]
 8008f98:	2322      	movs	r3, #34	; 0x22
 8008f9a:	f04f 0a00 	mov.w	sl, #0
 8008f9e:	f04f 0b00 	mov.w	fp, #0
 8008fa2:	6023      	str	r3, [r4, #0]
 8008fa4:	e786      	b.n	8008eb4 <_strtod_l+0x49c>
 8008fa6:	bf00      	nop
 8008fa8:	0800b6a9 	.word	0x0800b6a9
 8008fac:	0800b6c0 	.word	0x0800b6c0
 8008fb0:	0800b6a0 	.word	0x0800b6a0
 8008fb4:	0800b6a3 	.word	0x0800b6a3
 8008fb8:	0800b96a 	.word	0x0800b96a
 8008fbc:	0800b828 	.word	0x0800b828
 8008fc0:	0800b800 	.word	0x0800b800
 8008fc4:	7ff00000 	.word	0x7ff00000
 8008fc8:	7ca00000 	.word	0x7ca00000
 8008fcc:	7fefffff 	.word	0x7fefffff
 8008fd0:	f018 0310 	ands.w	r3, r8, #16
 8008fd4:	bf18      	it	ne
 8008fd6:	236a      	movne	r3, #106	; 0x6a
 8008fd8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009388 <_strtod_l+0x970>
 8008fdc:	9304      	str	r3, [sp, #16]
 8008fde:	4650      	mov	r0, sl
 8008fe0:	4659      	mov	r1, fp
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	f018 0f01 	tst.w	r8, #1
 8008fe8:	d004      	beq.n	8008ff4 <_strtod_l+0x5dc>
 8008fea:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008fee:	f7f7 fb0b 	bl	8000608 <__aeabi_dmul>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008ff8:	f109 0908 	add.w	r9, r9, #8
 8008ffc:	d1f2      	bne.n	8008fe4 <_strtod_l+0x5cc>
 8008ffe:	b10b      	cbz	r3, 8009004 <_strtod_l+0x5ec>
 8009000:	4682      	mov	sl, r0
 8009002:	468b      	mov	fp, r1
 8009004:	9b04      	ldr	r3, [sp, #16]
 8009006:	b1c3      	cbz	r3, 800903a <_strtod_l+0x622>
 8009008:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800900c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009010:	2b00      	cmp	r3, #0
 8009012:	4659      	mov	r1, fp
 8009014:	dd11      	ble.n	800903a <_strtod_l+0x622>
 8009016:	2b1f      	cmp	r3, #31
 8009018:	f340 8124 	ble.w	8009264 <_strtod_l+0x84c>
 800901c:	2b34      	cmp	r3, #52	; 0x34
 800901e:	bfde      	ittt	le
 8009020:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009024:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8009028:	fa03 f202 	lslle.w	r2, r3, r2
 800902c:	f04f 0a00 	mov.w	sl, #0
 8009030:	bfcc      	ite	gt
 8009032:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009036:	ea02 0b01 	andle.w	fp, r2, r1
 800903a:	2200      	movs	r2, #0
 800903c:	2300      	movs	r3, #0
 800903e:	4650      	mov	r0, sl
 8009040:	4659      	mov	r1, fp
 8009042:	f7f7 fd49 	bl	8000ad8 <__aeabi_dcmpeq>
 8009046:	2800      	cmp	r0, #0
 8009048:	d1a2      	bne.n	8008f90 <_strtod_l+0x578>
 800904a:	9b07      	ldr	r3, [sp, #28]
 800904c:	9300      	str	r3, [sp, #0]
 800904e:	9908      	ldr	r1, [sp, #32]
 8009050:	462b      	mov	r3, r5
 8009052:	463a      	mov	r2, r7
 8009054:	4620      	mov	r0, r4
 8009056:	f001 f943 	bl	800a2e0 <__s2b>
 800905a:	9007      	str	r0, [sp, #28]
 800905c:	2800      	cmp	r0, #0
 800905e:	f43f af1f 	beq.w	8008ea0 <_strtod_l+0x488>
 8009062:	9b05      	ldr	r3, [sp, #20]
 8009064:	1b9e      	subs	r6, r3, r6
 8009066:	9b06      	ldr	r3, [sp, #24]
 8009068:	2b00      	cmp	r3, #0
 800906a:	bfb4      	ite	lt
 800906c:	4633      	movlt	r3, r6
 800906e:	2300      	movge	r3, #0
 8009070:	930c      	str	r3, [sp, #48]	; 0x30
 8009072:	9b06      	ldr	r3, [sp, #24]
 8009074:	2500      	movs	r5, #0
 8009076:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800907a:	9312      	str	r3, [sp, #72]	; 0x48
 800907c:	462e      	mov	r6, r5
 800907e:	9b07      	ldr	r3, [sp, #28]
 8009080:	4620      	mov	r0, r4
 8009082:	6859      	ldr	r1, [r3, #4]
 8009084:	f001 f884 	bl	800a190 <_Balloc>
 8009088:	9005      	str	r0, [sp, #20]
 800908a:	2800      	cmp	r0, #0
 800908c:	f43f af0c 	beq.w	8008ea8 <_strtod_l+0x490>
 8009090:	9b07      	ldr	r3, [sp, #28]
 8009092:	691a      	ldr	r2, [r3, #16]
 8009094:	3202      	adds	r2, #2
 8009096:	f103 010c 	add.w	r1, r3, #12
 800909a:	0092      	lsls	r2, r2, #2
 800909c:	300c      	adds	r0, #12
 800909e:	f7ff fa94 	bl	80085ca <memcpy>
 80090a2:	ec4b ab10 	vmov	d0, sl, fp
 80090a6:	aa1a      	add	r2, sp, #104	; 0x68
 80090a8:	a919      	add	r1, sp, #100	; 0x64
 80090aa:	4620      	mov	r0, r4
 80090ac:	f001 fc5e 	bl	800a96c <__d2b>
 80090b0:	ec4b ab18 	vmov	d8, sl, fp
 80090b4:	9018      	str	r0, [sp, #96]	; 0x60
 80090b6:	2800      	cmp	r0, #0
 80090b8:	f43f aef6 	beq.w	8008ea8 <_strtod_l+0x490>
 80090bc:	2101      	movs	r1, #1
 80090be:	4620      	mov	r0, r4
 80090c0:	f001 f9a8 	bl	800a414 <__i2b>
 80090c4:	4606      	mov	r6, r0
 80090c6:	2800      	cmp	r0, #0
 80090c8:	f43f aeee 	beq.w	8008ea8 <_strtod_l+0x490>
 80090cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80090ce:	9904      	ldr	r1, [sp, #16]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	bfab      	itete	ge
 80090d4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80090d6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80090d8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80090da:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80090de:	bfac      	ite	ge
 80090e0:	eb03 0902 	addge.w	r9, r3, r2
 80090e4:	1ad7      	sublt	r7, r2, r3
 80090e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090e8:	eba3 0801 	sub.w	r8, r3, r1
 80090ec:	4490      	add	r8, r2
 80090ee:	4ba1      	ldr	r3, [pc, #644]	; (8009374 <_strtod_l+0x95c>)
 80090f0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80090f4:	4598      	cmp	r8, r3
 80090f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80090fa:	f280 80c7 	bge.w	800928c <_strtod_l+0x874>
 80090fe:	eba3 0308 	sub.w	r3, r3, r8
 8009102:	2b1f      	cmp	r3, #31
 8009104:	eba2 0203 	sub.w	r2, r2, r3
 8009108:	f04f 0101 	mov.w	r1, #1
 800910c:	f300 80b1 	bgt.w	8009272 <_strtod_l+0x85a>
 8009110:	fa01 f303 	lsl.w	r3, r1, r3
 8009114:	930d      	str	r3, [sp, #52]	; 0x34
 8009116:	2300      	movs	r3, #0
 8009118:	9308      	str	r3, [sp, #32]
 800911a:	eb09 0802 	add.w	r8, r9, r2
 800911e:	9b04      	ldr	r3, [sp, #16]
 8009120:	45c1      	cmp	r9, r8
 8009122:	4417      	add	r7, r2
 8009124:	441f      	add	r7, r3
 8009126:	464b      	mov	r3, r9
 8009128:	bfa8      	it	ge
 800912a:	4643      	movge	r3, r8
 800912c:	42bb      	cmp	r3, r7
 800912e:	bfa8      	it	ge
 8009130:	463b      	movge	r3, r7
 8009132:	2b00      	cmp	r3, #0
 8009134:	bfc2      	ittt	gt
 8009136:	eba8 0803 	subgt.w	r8, r8, r3
 800913a:	1aff      	subgt	r7, r7, r3
 800913c:	eba9 0903 	subgt.w	r9, r9, r3
 8009140:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009142:	2b00      	cmp	r3, #0
 8009144:	dd17      	ble.n	8009176 <_strtod_l+0x75e>
 8009146:	4631      	mov	r1, r6
 8009148:	461a      	mov	r2, r3
 800914a:	4620      	mov	r0, r4
 800914c:	f001 fa22 	bl	800a594 <__pow5mult>
 8009150:	4606      	mov	r6, r0
 8009152:	2800      	cmp	r0, #0
 8009154:	f43f aea8 	beq.w	8008ea8 <_strtod_l+0x490>
 8009158:	4601      	mov	r1, r0
 800915a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800915c:	4620      	mov	r0, r4
 800915e:	f001 f96f 	bl	800a440 <__multiply>
 8009162:	900b      	str	r0, [sp, #44]	; 0x2c
 8009164:	2800      	cmp	r0, #0
 8009166:	f43f ae9f 	beq.w	8008ea8 <_strtod_l+0x490>
 800916a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800916c:	4620      	mov	r0, r4
 800916e:	f001 f84f 	bl	800a210 <_Bfree>
 8009172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009174:	9318      	str	r3, [sp, #96]	; 0x60
 8009176:	f1b8 0f00 	cmp.w	r8, #0
 800917a:	f300 808c 	bgt.w	8009296 <_strtod_l+0x87e>
 800917e:	9b06      	ldr	r3, [sp, #24]
 8009180:	2b00      	cmp	r3, #0
 8009182:	dd08      	ble.n	8009196 <_strtod_l+0x77e>
 8009184:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009186:	9905      	ldr	r1, [sp, #20]
 8009188:	4620      	mov	r0, r4
 800918a:	f001 fa03 	bl	800a594 <__pow5mult>
 800918e:	9005      	str	r0, [sp, #20]
 8009190:	2800      	cmp	r0, #0
 8009192:	f43f ae89 	beq.w	8008ea8 <_strtod_l+0x490>
 8009196:	2f00      	cmp	r7, #0
 8009198:	dd08      	ble.n	80091ac <_strtod_l+0x794>
 800919a:	9905      	ldr	r1, [sp, #20]
 800919c:	463a      	mov	r2, r7
 800919e:	4620      	mov	r0, r4
 80091a0:	f001 fa52 	bl	800a648 <__lshift>
 80091a4:	9005      	str	r0, [sp, #20]
 80091a6:	2800      	cmp	r0, #0
 80091a8:	f43f ae7e 	beq.w	8008ea8 <_strtod_l+0x490>
 80091ac:	f1b9 0f00 	cmp.w	r9, #0
 80091b0:	dd08      	ble.n	80091c4 <_strtod_l+0x7ac>
 80091b2:	4631      	mov	r1, r6
 80091b4:	464a      	mov	r2, r9
 80091b6:	4620      	mov	r0, r4
 80091b8:	f001 fa46 	bl	800a648 <__lshift>
 80091bc:	4606      	mov	r6, r0
 80091be:	2800      	cmp	r0, #0
 80091c0:	f43f ae72 	beq.w	8008ea8 <_strtod_l+0x490>
 80091c4:	9a05      	ldr	r2, [sp, #20]
 80091c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80091c8:	4620      	mov	r0, r4
 80091ca:	f001 fac9 	bl	800a760 <__mdiff>
 80091ce:	4605      	mov	r5, r0
 80091d0:	2800      	cmp	r0, #0
 80091d2:	f43f ae69 	beq.w	8008ea8 <_strtod_l+0x490>
 80091d6:	68c3      	ldr	r3, [r0, #12]
 80091d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80091da:	2300      	movs	r3, #0
 80091dc:	60c3      	str	r3, [r0, #12]
 80091de:	4631      	mov	r1, r6
 80091e0:	f001 faa2 	bl	800a728 <__mcmp>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	da60      	bge.n	80092aa <_strtod_l+0x892>
 80091e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091ea:	ea53 030a 	orrs.w	r3, r3, sl
 80091ee:	f040 8082 	bne.w	80092f6 <_strtod_l+0x8de>
 80091f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d17d      	bne.n	80092f6 <_strtod_l+0x8de>
 80091fa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80091fe:	0d1b      	lsrs	r3, r3, #20
 8009200:	051b      	lsls	r3, r3, #20
 8009202:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009206:	d976      	bls.n	80092f6 <_strtod_l+0x8de>
 8009208:	696b      	ldr	r3, [r5, #20]
 800920a:	b913      	cbnz	r3, 8009212 <_strtod_l+0x7fa>
 800920c:	692b      	ldr	r3, [r5, #16]
 800920e:	2b01      	cmp	r3, #1
 8009210:	dd71      	ble.n	80092f6 <_strtod_l+0x8de>
 8009212:	4629      	mov	r1, r5
 8009214:	2201      	movs	r2, #1
 8009216:	4620      	mov	r0, r4
 8009218:	f001 fa16 	bl	800a648 <__lshift>
 800921c:	4631      	mov	r1, r6
 800921e:	4605      	mov	r5, r0
 8009220:	f001 fa82 	bl	800a728 <__mcmp>
 8009224:	2800      	cmp	r0, #0
 8009226:	dd66      	ble.n	80092f6 <_strtod_l+0x8de>
 8009228:	9904      	ldr	r1, [sp, #16]
 800922a:	4a53      	ldr	r2, [pc, #332]	; (8009378 <_strtod_l+0x960>)
 800922c:	465b      	mov	r3, fp
 800922e:	2900      	cmp	r1, #0
 8009230:	f000 8081 	beq.w	8009336 <_strtod_l+0x91e>
 8009234:	ea02 010b 	and.w	r1, r2, fp
 8009238:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800923c:	dc7b      	bgt.n	8009336 <_strtod_l+0x91e>
 800923e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009242:	f77f aea9 	ble.w	8008f98 <_strtod_l+0x580>
 8009246:	4b4d      	ldr	r3, [pc, #308]	; (800937c <_strtod_l+0x964>)
 8009248:	4650      	mov	r0, sl
 800924a:	4659      	mov	r1, fp
 800924c:	2200      	movs	r2, #0
 800924e:	f7f7 f9db 	bl	8000608 <__aeabi_dmul>
 8009252:	460b      	mov	r3, r1
 8009254:	4303      	orrs	r3, r0
 8009256:	bf08      	it	eq
 8009258:	2322      	moveq	r3, #34	; 0x22
 800925a:	4682      	mov	sl, r0
 800925c:	468b      	mov	fp, r1
 800925e:	bf08      	it	eq
 8009260:	6023      	streq	r3, [r4, #0]
 8009262:	e62b      	b.n	8008ebc <_strtod_l+0x4a4>
 8009264:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009268:	fa02 f303 	lsl.w	r3, r2, r3
 800926c:	ea03 0a0a 	and.w	sl, r3, sl
 8009270:	e6e3      	b.n	800903a <_strtod_l+0x622>
 8009272:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009276:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800927a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800927e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009282:	fa01 f308 	lsl.w	r3, r1, r8
 8009286:	9308      	str	r3, [sp, #32]
 8009288:	910d      	str	r1, [sp, #52]	; 0x34
 800928a:	e746      	b.n	800911a <_strtod_l+0x702>
 800928c:	2300      	movs	r3, #0
 800928e:	9308      	str	r3, [sp, #32]
 8009290:	2301      	movs	r3, #1
 8009292:	930d      	str	r3, [sp, #52]	; 0x34
 8009294:	e741      	b.n	800911a <_strtod_l+0x702>
 8009296:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009298:	4642      	mov	r2, r8
 800929a:	4620      	mov	r0, r4
 800929c:	f001 f9d4 	bl	800a648 <__lshift>
 80092a0:	9018      	str	r0, [sp, #96]	; 0x60
 80092a2:	2800      	cmp	r0, #0
 80092a4:	f47f af6b 	bne.w	800917e <_strtod_l+0x766>
 80092a8:	e5fe      	b.n	8008ea8 <_strtod_l+0x490>
 80092aa:	465f      	mov	r7, fp
 80092ac:	d16e      	bne.n	800938c <_strtod_l+0x974>
 80092ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80092b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092b4:	b342      	cbz	r2, 8009308 <_strtod_l+0x8f0>
 80092b6:	4a32      	ldr	r2, [pc, #200]	; (8009380 <_strtod_l+0x968>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d128      	bne.n	800930e <_strtod_l+0x8f6>
 80092bc:	9b04      	ldr	r3, [sp, #16]
 80092be:	4651      	mov	r1, sl
 80092c0:	b1eb      	cbz	r3, 80092fe <_strtod_l+0x8e6>
 80092c2:	4b2d      	ldr	r3, [pc, #180]	; (8009378 <_strtod_l+0x960>)
 80092c4:	403b      	ands	r3, r7
 80092c6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80092ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092ce:	d819      	bhi.n	8009304 <_strtod_l+0x8ec>
 80092d0:	0d1b      	lsrs	r3, r3, #20
 80092d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80092d6:	fa02 f303 	lsl.w	r3, r2, r3
 80092da:	4299      	cmp	r1, r3
 80092dc:	d117      	bne.n	800930e <_strtod_l+0x8f6>
 80092de:	4b29      	ldr	r3, [pc, #164]	; (8009384 <_strtod_l+0x96c>)
 80092e0:	429f      	cmp	r7, r3
 80092e2:	d102      	bne.n	80092ea <_strtod_l+0x8d2>
 80092e4:	3101      	adds	r1, #1
 80092e6:	f43f addf 	beq.w	8008ea8 <_strtod_l+0x490>
 80092ea:	4b23      	ldr	r3, [pc, #140]	; (8009378 <_strtod_l+0x960>)
 80092ec:	403b      	ands	r3, r7
 80092ee:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80092f2:	f04f 0a00 	mov.w	sl, #0
 80092f6:	9b04      	ldr	r3, [sp, #16]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1a4      	bne.n	8009246 <_strtod_l+0x82e>
 80092fc:	e5de      	b.n	8008ebc <_strtod_l+0x4a4>
 80092fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009302:	e7ea      	b.n	80092da <_strtod_l+0x8c2>
 8009304:	4613      	mov	r3, r2
 8009306:	e7e8      	b.n	80092da <_strtod_l+0x8c2>
 8009308:	ea53 030a 	orrs.w	r3, r3, sl
 800930c:	d08c      	beq.n	8009228 <_strtod_l+0x810>
 800930e:	9b08      	ldr	r3, [sp, #32]
 8009310:	b1db      	cbz	r3, 800934a <_strtod_l+0x932>
 8009312:	423b      	tst	r3, r7
 8009314:	d0ef      	beq.n	80092f6 <_strtod_l+0x8de>
 8009316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009318:	9a04      	ldr	r2, [sp, #16]
 800931a:	4650      	mov	r0, sl
 800931c:	4659      	mov	r1, fp
 800931e:	b1c3      	cbz	r3, 8009352 <_strtod_l+0x93a>
 8009320:	f7ff fb5d 	bl	80089de <sulp>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	ec51 0b18 	vmov	r0, r1, d8
 800932c:	f7f6 ffb6 	bl	800029c <__adddf3>
 8009330:	4682      	mov	sl, r0
 8009332:	468b      	mov	fp, r1
 8009334:	e7df      	b.n	80092f6 <_strtod_l+0x8de>
 8009336:	4013      	ands	r3, r2
 8009338:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800933c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009340:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009344:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009348:	e7d5      	b.n	80092f6 <_strtod_l+0x8de>
 800934a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800934c:	ea13 0f0a 	tst.w	r3, sl
 8009350:	e7e0      	b.n	8009314 <_strtod_l+0x8fc>
 8009352:	f7ff fb44 	bl	80089de <sulp>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	ec51 0b18 	vmov	r0, r1, d8
 800935e:	f7f6 ff9b 	bl	8000298 <__aeabi_dsub>
 8009362:	2200      	movs	r2, #0
 8009364:	2300      	movs	r3, #0
 8009366:	4682      	mov	sl, r0
 8009368:	468b      	mov	fp, r1
 800936a:	f7f7 fbb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800936e:	2800      	cmp	r0, #0
 8009370:	d0c1      	beq.n	80092f6 <_strtod_l+0x8de>
 8009372:	e611      	b.n	8008f98 <_strtod_l+0x580>
 8009374:	fffffc02 	.word	0xfffffc02
 8009378:	7ff00000 	.word	0x7ff00000
 800937c:	39500000 	.word	0x39500000
 8009380:	000fffff 	.word	0x000fffff
 8009384:	7fefffff 	.word	0x7fefffff
 8009388:	0800b6d8 	.word	0x0800b6d8
 800938c:	4631      	mov	r1, r6
 800938e:	4628      	mov	r0, r5
 8009390:	f001 fb48 	bl	800aa24 <__ratio>
 8009394:	ec59 8b10 	vmov	r8, r9, d0
 8009398:	ee10 0a10 	vmov	r0, s0
 800939c:	2200      	movs	r2, #0
 800939e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80093a2:	4649      	mov	r1, r9
 80093a4:	f7f7 fbac 	bl	8000b00 <__aeabi_dcmple>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	d07a      	beq.n	80094a2 <_strtod_l+0xa8a>
 80093ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d04a      	beq.n	8009448 <_strtod_l+0xa30>
 80093b2:	4b95      	ldr	r3, [pc, #596]	; (8009608 <_strtod_l+0xbf0>)
 80093b4:	2200      	movs	r2, #0
 80093b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80093ba:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009608 <_strtod_l+0xbf0>
 80093be:	f04f 0800 	mov.w	r8, #0
 80093c2:	4b92      	ldr	r3, [pc, #584]	; (800960c <_strtod_l+0xbf4>)
 80093c4:	403b      	ands	r3, r7
 80093c6:	930d      	str	r3, [sp, #52]	; 0x34
 80093c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093ca:	4b91      	ldr	r3, [pc, #580]	; (8009610 <_strtod_l+0xbf8>)
 80093cc:	429a      	cmp	r2, r3
 80093ce:	f040 80b0 	bne.w	8009532 <_strtod_l+0xb1a>
 80093d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80093d6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80093da:	ec4b ab10 	vmov	d0, sl, fp
 80093de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80093e2:	f001 fa47 	bl	800a874 <__ulp>
 80093e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80093ea:	ec53 2b10 	vmov	r2, r3, d0
 80093ee:	f7f7 f90b 	bl	8000608 <__aeabi_dmul>
 80093f2:	4652      	mov	r2, sl
 80093f4:	465b      	mov	r3, fp
 80093f6:	f7f6 ff51 	bl	800029c <__adddf3>
 80093fa:	460b      	mov	r3, r1
 80093fc:	4983      	ldr	r1, [pc, #524]	; (800960c <_strtod_l+0xbf4>)
 80093fe:	4a85      	ldr	r2, [pc, #532]	; (8009614 <_strtod_l+0xbfc>)
 8009400:	4019      	ands	r1, r3
 8009402:	4291      	cmp	r1, r2
 8009404:	4682      	mov	sl, r0
 8009406:	d960      	bls.n	80094ca <_strtod_l+0xab2>
 8009408:	ee18 3a90 	vmov	r3, s17
 800940c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009410:	4293      	cmp	r3, r2
 8009412:	d104      	bne.n	800941e <_strtod_l+0xa06>
 8009414:	ee18 3a10 	vmov	r3, s16
 8009418:	3301      	adds	r3, #1
 800941a:	f43f ad45 	beq.w	8008ea8 <_strtod_l+0x490>
 800941e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009620 <_strtod_l+0xc08>
 8009422:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009426:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009428:	4620      	mov	r0, r4
 800942a:	f000 fef1 	bl	800a210 <_Bfree>
 800942e:	9905      	ldr	r1, [sp, #20]
 8009430:	4620      	mov	r0, r4
 8009432:	f000 feed 	bl	800a210 <_Bfree>
 8009436:	4631      	mov	r1, r6
 8009438:	4620      	mov	r0, r4
 800943a:	f000 fee9 	bl	800a210 <_Bfree>
 800943e:	4629      	mov	r1, r5
 8009440:	4620      	mov	r0, r4
 8009442:	f000 fee5 	bl	800a210 <_Bfree>
 8009446:	e61a      	b.n	800907e <_strtod_l+0x666>
 8009448:	f1ba 0f00 	cmp.w	sl, #0
 800944c:	d11b      	bne.n	8009486 <_strtod_l+0xa6e>
 800944e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009452:	b9f3      	cbnz	r3, 8009492 <_strtod_l+0xa7a>
 8009454:	4b6c      	ldr	r3, [pc, #432]	; (8009608 <_strtod_l+0xbf0>)
 8009456:	2200      	movs	r2, #0
 8009458:	4640      	mov	r0, r8
 800945a:	4649      	mov	r1, r9
 800945c:	f7f7 fb46 	bl	8000aec <__aeabi_dcmplt>
 8009460:	b9d0      	cbnz	r0, 8009498 <_strtod_l+0xa80>
 8009462:	4640      	mov	r0, r8
 8009464:	4649      	mov	r1, r9
 8009466:	4b6c      	ldr	r3, [pc, #432]	; (8009618 <_strtod_l+0xc00>)
 8009468:	2200      	movs	r2, #0
 800946a:	f7f7 f8cd 	bl	8000608 <__aeabi_dmul>
 800946e:	4680      	mov	r8, r0
 8009470:	4689      	mov	r9, r1
 8009472:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009476:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800947a:	9315      	str	r3, [sp, #84]	; 0x54
 800947c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009480:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009484:	e79d      	b.n	80093c2 <_strtod_l+0x9aa>
 8009486:	f1ba 0f01 	cmp.w	sl, #1
 800948a:	d102      	bne.n	8009492 <_strtod_l+0xa7a>
 800948c:	2f00      	cmp	r7, #0
 800948e:	f43f ad83 	beq.w	8008f98 <_strtod_l+0x580>
 8009492:	4b62      	ldr	r3, [pc, #392]	; (800961c <_strtod_l+0xc04>)
 8009494:	2200      	movs	r2, #0
 8009496:	e78e      	b.n	80093b6 <_strtod_l+0x99e>
 8009498:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009618 <_strtod_l+0xc00>
 800949c:	f04f 0800 	mov.w	r8, #0
 80094a0:	e7e7      	b.n	8009472 <_strtod_l+0xa5a>
 80094a2:	4b5d      	ldr	r3, [pc, #372]	; (8009618 <_strtod_l+0xc00>)
 80094a4:	4640      	mov	r0, r8
 80094a6:	4649      	mov	r1, r9
 80094a8:	2200      	movs	r2, #0
 80094aa:	f7f7 f8ad 	bl	8000608 <__aeabi_dmul>
 80094ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094b0:	4680      	mov	r8, r0
 80094b2:	4689      	mov	r9, r1
 80094b4:	b933      	cbnz	r3, 80094c4 <_strtod_l+0xaac>
 80094b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80094ba:	900e      	str	r0, [sp, #56]	; 0x38
 80094bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80094be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80094c2:	e7dd      	b.n	8009480 <_strtod_l+0xa68>
 80094c4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80094c8:	e7f9      	b.n	80094be <_strtod_l+0xaa6>
 80094ca:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80094ce:	9b04      	ldr	r3, [sp, #16]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d1a8      	bne.n	8009426 <_strtod_l+0xa0e>
 80094d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80094d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80094da:	0d1b      	lsrs	r3, r3, #20
 80094dc:	051b      	lsls	r3, r3, #20
 80094de:	429a      	cmp	r2, r3
 80094e0:	d1a1      	bne.n	8009426 <_strtod_l+0xa0e>
 80094e2:	4640      	mov	r0, r8
 80094e4:	4649      	mov	r1, r9
 80094e6:	f7f7 fbb1 	bl	8000c4c <__aeabi_d2lz>
 80094ea:	f7f7 f85f 	bl	80005ac <__aeabi_l2d>
 80094ee:	4602      	mov	r2, r0
 80094f0:	460b      	mov	r3, r1
 80094f2:	4640      	mov	r0, r8
 80094f4:	4649      	mov	r1, r9
 80094f6:	f7f6 fecf 	bl	8000298 <__aeabi_dsub>
 80094fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009500:	ea43 030a 	orr.w	r3, r3, sl
 8009504:	4313      	orrs	r3, r2
 8009506:	4680      	mov	r8, r0
 8009508:	4689      	mov	r9, r1
 800950a:	d055      	beq.n	80095b8 <_strtod_l+0xba0>
 800950c:	a336      	add	r3, pc, #216	; (adr r3, 80095e8 <_strtod_l+0xbd0>)
 800950e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009512:	f7f7 faeb 	bl	8000aec <__aeabi_dcmplt>
 8009516:	2800      	cmp	r0, #0
 8009518:	f47f acd0 	bne.w	8008ebc <_strtod_l+0x4a4>
 800951c:	a334      	add	r3, pc, #208	; (adr r3, 80095f0 <_strtod_l+0xbd8>)
 800951e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009522:	4640      	mov	r0, r8
 8009524:	4649      	mov	r1, r9
 8009526:	f7f7 faff 	bl	8000b28 <__aeabi_dcmpgt>
 800952a:	2800      	cmp	r0, #0
 800952c:	f43f af7b 	beq.w	8009426 <_strtod_l+0xa0e>
 8009530:	e4c4      	b.n	8008ebc <_strtod_l+0x4a4>
 8009532:	9b04      	ldr	r3, [sp, #16]
 8009534:	b333      	cbz	r3, 8009584 <_strtod_l+0xb6c>
 8009536:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009538:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800953c:	d822      	bhi.n	8009584 <_strtod_l+0xb6c>
 800953e:	a32e      	add	r3, pc, #184	; (adr r3, 80095f8 <_strtod_l+0xbe0>)
 8009540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009544:	4640      	mov	r0, r8
 8009546:	4649      	mov	r1, r9
 8009548:	f7f7 fada 	bl	8000b00 <__aeabi_dcmple>
 800954c:	b1a0      	cbz	r0, 8009578 <_strtod_l+0xb60>
 800954e:	4649      	mov	r1, r9
 8009550:	4640      	mov	r0, r8
 8009552:	f7f7 faf3 	bl	8000b3c <__aeabi_d2uiz>
 8009556:	2801      	cmp	r0, #1
 8009558:	bf38      	it	cc
 800955a:	2001      	movcc	r0, #1
 800955c:	f7f6 ffda 	bl	8000514 <__aeabi_ui2d>
 8009560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009562:	4680      	mov	r8, r0
 8009564:	4689      	mov	r9, r1
 8009566:	bb23      	cbnz	r3, 80095b2 <_strtod_l+0xb9a>
 8009568:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800956c:	9010      	str	r0, [sp, #64]	; 0x40
 800956e:	9311      	str	r3, [sp, #68]	; 0x44
 8009570:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009574:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800957a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800957c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009580:	1a9b      	subs	r3, r3, r2
 8009582:	9309      	str	r3, [sp, #36]	; 0x24
 8009584:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009588:	eeb0 0a48 	vmov.f32	s0, s16
 800958c:	eef0 0a68 	vmov.f32	s1, s17
 8009590:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009594:	f001 f96e 	bl	800a874 <__ulp>
 8009598:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800959c:	ec53 2b10 	vmov	r2, r3, d0
 80095a0:	f7f7 f832 	bl	8000608 <__aeabi_dmul>
 80095a4:	ec53 2b18 	vmov	r2, r3, d8
 80095a8:	f7f6 fe78 	bl	800029c <__adddf3>
 80095ac:	4682      	mov	sl, r0
 80095ae:	468b      	mov	fp, r1
 80095b0:	e78d      	b.n	80094ce <_strtod_l+0xab6>
 80095b2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80095b6:	e7db      	b.n	8009570 <_strtod_l+0xb58>
 80095b8:	a311      	add	r3, pc, #68	; (adr r3, 8009600 <_strtod_l+0xbe8>)
 80095ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095be:	f7f7 fa95 	bl	8000aec <__aeabi_dcmplt>
 80095c2:	e7b2      	b.n	800952a <_strtod_l+0xb12>
 80095c4:	2300      	movs	r3, #0
 80095c6:	930a      	str	r3, [sp, #40]	; 0x28
 80095c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80095ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095cc:	6013      	str	r3, [r2, #0]
 80095ce:	f7ff ba6b 	b.w	8008aa8 <_strtod_l+0x90>
 80095d2:	2a65      	cmp	r2, #101	; 0x65
 80095d4:	f43f ab5f 	beq.w	8008c96 <_strtod_l+0x27e>
 80095d8:	2a45      	cmp	r2, #69	; 0x45
 80095da:	f43f ab5c 	beq.w	8008c96 <_strtod_l+0x27e>
 80095de:	2301      	movs	r3, #1
 80095e0:	f7ff bb94 	b.w	8008d0c <_strtod_l+0x2f4>
 80095e4:	f3af 8000 	nop.w
 80095e8:	94a03595 	.word	0x94a03595
 80095ec:	3fdfffff 	.word	0x3fdfffff
 80095f0:	35afe535 	.word	0x35afe535
 80095f4:	3fe00000 	.word	0x3fe00000
 80095f8:	ffc00000 	.word	0xffc00000
 80095fc:	41dfffff 	.word	0x41dfffff
 8009600:	94a03595 	.word	0x94a03595
 8009604:	3fcfffff 	.word	0x3fcfffff
 8009608:	3ff00000 	.word	0x3ff00000
 800960c:	7ff00000 	.word	0x7ff00000
 8009610:	7fe00000 	.word	0x7fe00000
 8009614:	7c9fffff 	.word	0x7c9fffff
 8009618:	3fe00000 	.word	0x3fe00000
 800961c:	bff00000 	.word	0xbff00000
 8009620:	7fefffff 	.word	0x7fefffff

08009624 <strtod>:
 8009624:	460a      	mov	r2, r1
 8009626:	4601      	mov	r1, r0
 8009628:	4802      	ldr	r0, [pc, #8]	; (8009634 <strtod+0x10>)
 800962a:	4b03      	ldr	r3, [pc, #12]	; (8009638 <strtod+0x14>)
 800962c:	6800      	ldr	r0, [r0, #0]
 800962e:	f7ff b9f3 	b.w	8008a18 <_strtod_l>
 8009632:	bf00      	nop
 8009634:	20000010 	.word	0x20000010
 8009638:	20000078 	.word	0x20000078

0800963c <__swbuf_r>:
 800963c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800963e:	460e      	mov	r6, r1
 8009640:	4614      	mov	r4, r2
 8009642:	4605      	mov	r5, r0
 8009644:	b118      	cbz	r0, 800964e <__swbuf_r+0x12>
 8009646:	6983      	ldr	r3, [r0, #24]
 8009648:	b90b      	cbnz	r3, 800964e <__swbuf_r+0x12>
 800964a:	f7fe fef9 	bl	8008440 <__sinit>
 800964e:	4b21      	ldr	r3, [pc, #132]	; (80096d4 <__swbuf_r+0x98>)
 8009650:	429c      	cmp	r4, r3
 8009652:	d12b      	bne.n	80096ac <__swbuf_r+0x70>
 8009654:	686c      	ldr	r4, [r5, #4]
 8009656:	69a3      	ldr	r3, [r4, #24]
 8009658:	60a3      	str	r3, [r4, #8]
 800965a:	89a3      	ldrh	r3, [r4, #12]
 800965c:	071a      	lsls	r2, r3, #28
 800965e:	d52f      	bpl.n	80096c0 <__swbuf_r+0x84>
 8009660:	6923      	ldr	r3, [r4, #16]
 8009662:	b36b      	cbz	r3, 80096c0 <__swbuf_r+0x84>
 8009664:	6923      	ldr	r3, [r4, #16]
 8009666:	6820      	ldr	r0, [r4, #0]
 8009668:	1ac0      	subs	r0, r0, r3
 800966a:	6963      	ldr	r3, [r4, #20]
 800966c:	b2f6      	uxtb	r6, r6
 800966e:	4283      	cmp	r3, r0
 8009670:	4637      	mov	r7, r6
 8009672:	dc04      	bgt.n	800967e <__swbuf_r+0x42>
 8009674:	4621      	mov	r1, r4
 8009676:	4628      	mov	r0, r5
 8009678:	f000 f948 	bl	800990c <_fflush_r>
 800967c:	bb30      	cbnz	r0, 80096cc <__swbuf_r+0x90>
 800967e:	68a3      	ldr	r3, [r4, #8]
 8009680:	3b01      	subs	r3, #1
 8009682:	60a3      	str	r3, [r4, #8]
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	1c5a      	adds	r2, r3, #1
 8009688:	6022      	str	r2, [r4, #0]
 800968a:	701e      	strb	r6, [r3, #0]
 800968c:	6963      	ldr	r3, [r4, #20]
 800968e:	3001      	adds	r0, #1
 8009690:	4283      	cmp	r3, r0
 8009692:	d004      	beq.n	800969e <__swbuf_r+0x62>
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	07db      	lsls	r3, r3, #31
 8009698:	d506      	bpl.n	80096a8 <__swbuf_r+0x6c>
 800969a:	2e0a      	cmp	r6, #10
 800969c:	d104      	bne.n	80096a8 <__swbuf_r+0x6c>
 800969e:	4621      	mov	r1, r4
 80096a0:	4628      	mov	r0, r5
 80096a2:	f000 f933 	bl	800990c <_fflush_r>
 80096a6:	b988      	cbnz	r0, 80096cc <__swbuf_r+0x90>
 80096a8:	4638      	mov	r0, r7
 80096aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ac:	4b0a      	ldr	r3, [pc, #40]	; (80096d8 <__swbuf_r+0x9c>)
 80096ae:	429c      	cmp	r4, r3
 80096b0:	d101      	bne.n	80096b6 <__swbuf_r+0x7a>
 80096b2:	68ac      	ldr	r4, [r5, #8]
 80096b4:	e7cf      	b.n	8009656 <__swbuf_r+0x1a>
 80096b6:	4b09      	ldr	r3, [pc, #36]	; (80096dc <__swbuf_r+0xa0>)
 80096b8:	429c      	cmp	r4, r3
 80096ba:	bf08      	it	eq
 80096bc:	68ec      	ldreq	r4, [r5, #12]
 80096be:	e7ca      	b.n	8009656 <__swbuf_r+0x1a>
 80096c0:	4621      	mov	r1, r4
 80096c2:	4628      	mov	r0, r5
 80096c4:	f000 f81e 	bl	8009704 <__swsetup_r>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d0cb      	beq.n	8009664 <__swbuf_r+0x28>
 80096cc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80096d0:	e7ea      	b.n	80096a8 <__swbuf_r+0x6c>
 80096d2:	bf00      	nop
 80096d4:	0800b65c 	.word	0x0800b65c
 80096d8:	0800b67c 	.word	0x0800b67c
 80096dc:	0800b63c 	.word	0x0800b63c

080096e0 <_write_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4d07      	ldr	r5, [pc, #28]	; (8009700 <_write_r+0x20>)
 80096e4:	4604      	mov	r4, r0
 80096e6:	4608      	mov	r0, r1
 80096e8:	4611      	mov	r1, r2
 80096ea:	2200      	movs	r2, #0
 80096ec:	602a      	str	r2, [r5, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f7f8 fc67 	bl	8001fc2 <_write>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_write_r+0x1e>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_write_r+0x1e>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	200047f8 	.word	0x200047f8

08009704 <__swsetup_r>:
 8009704:	4b32      	ldr	r3, [pc, #200]	; (80097d0 <__swsetup_r+0xcc>)
 8009706:	b570      	push	{r4, r5, r6, lr}
 8009708:	681d      	ldr	r5, [r3, #0]
 800970a:	4606      	mov	r6, r0
 800970c:	460c      	mov	r4, r1
 800970e:	b125      	cbz	r5, 800971a <__swsetup_r+0x16>
 8009710:	69ab      	ldr	r3, [r5, #24]
 8009712:	b913      	cbnz	r3, 800971a <__swsetup_r+0x16>
 8009714:	4628      	mov	r0, r5
 8009716:	f7fe fe93 	bl	8008440 <__sinit>
 800971a:	4b2e      	ldr	r3, [pc, #184]	; (80097d4 <__swsetup_r+0xd0>)
 800971c:	429c      	cmp	r4, r3
 800971e:	d10f      	bne.n	8009740 <__swsetup_r+0x3c>
 8009720:	686c      	ldr	r4, [r5, #4]
 8009722:	89a3      	ldrh	r3, [r4, #12]
 8009724:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009728:	0719      	lsls	r1, r3, #28
 800972a:	d42c      	bmi.n	8009786 <__swsetup_r+0x82>
 800972c:	06dd      	lsls	r5, r3, #27
 800972e:	d411      	bmi.n	8009754 <__swsetup_r+0x50>
 8009730:	2309      	movs	r3, #9
 8009732:	6033      	str	r3, [r6, #0]
 8009734:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009738:	81a3      	strh	r3, [r4, #12]
 800973a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800973e:	e03e      	b.n	80097be <__swsetup_r+0xba>
 8009740:	4b25      	ldr	r3, [pc, #148]	; (80097d8 <__swsetup_r+0xd4>)
 8009742:	429c      	cmp	r4, r3
 8009744:	d101      	bne.n	800974a <__swsetup_r+0x46>
 8009746:	68ac      	ldr	r4, [r5, #8]
 8009748:	e7eb      	b.n	8009722 <__swsetup_r+0x1e>
 800974a:	4b24      	ldr	r3, [pc, #144]	; (80097dc <__swsetup_r+0xd8>)
 800974c:	429c      	cmp	r4, r3
 800974e:	bf08      	it	eq
 8009750:	68ec      	ldreq	r4, [r5, #12]
 8009752:	e7e6      	b.n	8009722 <__swsetup_r+0x1e>
 8009754:	0758      	lsls	r0, r3, #29
 8009756:	d512      	bpl.n	800977e <__swsetup_r+0x7a>
 8009758:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800975a:	b141      	cbz	r1, 800976e <__swsetup_r+0x6a>
 800975c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009760:	4299      	cmp	r1, r3
 8009762:	d002      	beq.n	800976a <__swsetup_r+0x66>
 8009764:	4630      	mov	r0, r6
 8009766:	f001 f9eb 	bl	800ab40 <_free_r>
 800976a:	2300      	movs	r3, #0
 800976c:	6363      	str	r3, [r4, #52]	; 0x34
 800976e:	89a3      	ldrh	r3, [r4, #12]
 8009770:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009774:	81a3      	strh	r3, [r4, #12]
 8009776:	2300      	movs	r3, #0
 8009778:	6063      	str	r3, [r4, #4]
 800977a:	6923      	ldr	r3, [r4, #16]
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	f043 0308 	orr.w	r3, r3, #8
 8009784:	81a3      	strh	r3, [r4, #12]
 8009786:	6923      	ldr	r3, [r4, #16]
 8009788:	b94b      	cbnz	r3, 800979e <__swsetup_r+0x9a>
 800978a:	89a3      	ldrh	r3, [r4, #12]
 800978c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009790:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009794:	d003      	beq.n	800979e <__swsetup_r+0x9a>
 8009796:	4621      	mov	r1, r4
 8009798:	4630      	mov	r0, r6
 800979a:	f000 fc9b 	bl	800a0d4 <__smakebuf_r>
 800979e:	89a0      	ldrh	r0, [r4, #12]
 80097a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80097a4:	f010 0301 	ands.w	r3, r0, #1
 80097a8:	d00a      	beq.n	80097c0 <__swsetup_r+0xbc>
 80097aa:	2300      	movs	r3, #0
 80097ac:	60a3      	str	r3, [r4, #8]
 80097ae:	6963      	ldr	r3, [r4, #20]
 80097b0:	425b      	negs	r3, r3
 80097b2:	61a3      	str	r3, [r4, #24]
 80097b4:	6923      	ldr	r3, [r4, #16]
 80097b6:	b943      	cbnz	r3, 80097ca <__swsetup_r+0xc6>
 80097b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80097bc:	d1ba      	bne.n	8009734 <__swsetup_r+0x30>
 80097be:	bd70      	pop	{r4, r5, r6, pc}
 80097c0:	0781      	lsls	r1, r0, #30
 80097c2:	bf58      	it	pl
 80097c4:	6963      	ldrpl	r3, [r4, #20]
 80097c6:	60a3      	str	r3, [r4, #8]
 80097c8:	e7f4      	b.n	80097b4 <__swsetup_r+0xb0>
 80097ca:	2000      	movs	r0, #0
 80097cc:	e7f7      	b.n	80097be <__swsetup_r+0xba>
 80097ce:	bf00      	nop
 80097d0:	20000010 	.word	0x20000010
 80097d4:	0800b65c 	.word	0x0800b65c
 80097d8:	0800b67c 	.word	0x0800b67c
 80097dc:	0800b63c 	.word	0x0800b63c

080097e0 <_close_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d06      	ldr	r5, [pc, #24]	; (80097fc <_close_r+0x1c>)
 80097e4:	2300      	movs	r3, #0
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f7f8 fc05 	bl	8001ffa <_close>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d102      	bne.n	80097fa <_close_r+0x1a>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	b103      	cbz	r3, 80097fa <_close_r+0x1a>
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	bd38      	pop	{r3, r4, r5, pc}
 80097fc:	200047f8 	.word	0x200047f8

08009800 <__sflush_r>:
 8009800:	898a      	ldrh	r2, [r1, #12]
 8009802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009806:	4605      	mov	r5, r0
 8009808:	0710      	lsls	r0, r2, #28
 800980a:	460c      	mov	r4, r1
 800980c:	d458      	bmi.n	80098c0 <__sflush_r+0xc0>
 800980e:	684b      	ldr	r3, [r1, #4]
 8009810:	2b00      	cmp	r3, #0
 8009812:	dc05      	bgt.n	8009820 <__sflush_r+0x20>
 8009814:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009816:	2b00      	cmp	r3, #0
 8009818:	dc02      	bgt.n	8009820 <__sflush_r+0x20>
 800981a:	2000      	movs	r0, #0
 800981c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009820:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009822:	2e00      	cmp	r6, #0
 8009824:	d0f9      	beq.n	800981a <__sflush_r+0x1a>
 8009826:	2300      	movs	r3, #0
 8009828:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800982c:	682f      	ldr	r7, [r5, #0]
 800982e:	602b      	str	r3, [r5, #0]
 8009830:	d032      	beq.n	8009898 <__sflush_r+0x98>
 8009832:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009834:	89a3      	ldrh	r3, [r4, #12]
 8009836:	075a      	lsls	r2, r3, #29
 8009838:	d505      	bpl.n	8009846 <__sflush_r+0x46>
 800983a:	6863      	ldr	r3, [r4, #4]
 800983c:	1ac0      	subs	r0, r0, r3
 800983e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009840:	b10b      	cbz	r3, 8009846 <__sflush_r+0x46>
 8009842:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009844:	1ac0      	subs	r0, r0, r3
 8009846:	2300      	movs	r3, #0
 8009848:	4602      	mov	r2, r0
 800984a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800984c:	6a21      	ldr	r1, [r4, #32]
 800984e:	4628      	mov	r0, r5
 8009850:	47b0      	blx	r6
 8009852:	1c43      	adds	r3, r0, #1
 8009854:	89a3      	ldrh	r3, [r4, #12]
 8009856:	d106      	bne.n	8009866 <__sflush_r+0x66>
 8009858:	6829      	ldr	r1, [r5, #0]
 800985a:	291d      	cmp	r1, #29
 800985c:	d82c      	bhi.n	80098b8 <__sflush_r+0xb8>
 800985e:	4a2a      	ldr	r2, [pc, #168]	; (8009908 <__sflush_r+0x108>)
 8009860:	40ca      	lsrs	r2, r1
 8009862:	07d6      	lsls	r6, r2, #31
 8009864:	d528      	bpl.n	80098b8 <__sflush_r+0xb8>
 8009866:	2200      	movs	r2, #0
 8009868:	6062      	str	r2, [r4, #4]
 800986a:	04d9      	lsls	r1, r3, #19
 800986c:	6922      	ldr	r2, [r4, #16]
 800986e:	6022      	str	r2, [r4, #0]
 8009870:	d504      	bpl.n	800987c <__sflush_r+0x7c>
 8009872:	1c42      	adds	r2, r0, #1
 8009874:	d101      	bne.n	800987a <__sflush_r+0x7a>
 8009876:	682b      	ldr	r3, [r5, #0]
 8009878:	b903      	cbnz	r3, 800987c <__sflush_r+0x7c>
 800987a:	6560      	str	r0, [r4, #84]	; 0x54
 800987c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800987e:	602f      	str	r7, [r5, #0]
 8009880:	2900      	cmp	r1, #0
 8009882:	d0ca      	beq.n	800981a <__sflush_r+0x1a>
 8009884:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009888:	4299      	cmp	r1, r3
 800988a:	d002      	beq.n	8009892 <__sflush_r+0x92>
 800988c:	4628      	mov	r0, r5
 800988e:	f001 f957 	bl	800ab40 <_free_r>
 8009892:	2000      	movs	r0, #0
 8009894:	6360      	str	r0, [r4, #52]	; 0x34
 8009896:	e7c1      	b.n	800981c <__sflush_r+0x1c>
 8009898:	6a21      	ldr	r1, [r4, #32]
 800989a:	2301      	movs	r3, #1
 800989c:	4628      	mov	r0, r5
 800989e:	47b0      	blx	r6
 80098a0:	1c41      	adds	r1, r0, #1
 80098a2:	d1c7      	bne.n	8009834 <__sflush_r+0x34>
 80098a4:	682b      	ldr	r3, [r5, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0c4      	beq.n	8009834 <__sflush_r+0x34>
 80098aa:	2b1d      	cmp	r3, #29
 80098ac:	d001      	beq.n	80098b2 <__sflush_r+0xb2>
 80098ae:	2b16      	cmp	r3, #22
 80098b0:	d101      	bne.n	80098b6 <__sflush_r+0xb6>
 80098b2:	602f      	str	r7, [r5, #0]
 80098b4:	e7b1      	b.n	800981a <__sflush_r+0x1a>
 80098b6:	89a3      	ldrh	r3, [r4, #12]
 80098b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098bc:	81a3      	strh	r3, [r4, #12]
 80098be:	e7ad      	b.n	800981c <__sflush_r+0x1c>
 80098c0:	690f      	ldr	r7, [r1, #16]
 80098c2:	2f00      	cmp	r7, #0
 80098c4:	d0a9      	beq.n	800981a <__sflush_r+0x1a>
 80098c6:	0793      	lsls	r3, r2, #30
 80098c8:	680e      	ldr	r6, [r1, #0]
 80098ca:	bf08      	it	eq
 80098cc:	694b      	ldreq	r3, [r1, #20]
 80098ce:	600f      	str	r7, [r1, #0]
 80098d0:	bf18      	it	ne
 80098d2:	2300      	movne	r3, #0
 80098d4:	eba6 0807 	sub.w	r8, r6, r7
 80098d8:	608b      	str	r3, [r1, #8]
 80098da:	f1b8 0f00 	cmp.w	r8, #0
 80098de:	dd9c      	ble.n	800981a <__sflush_r+0x1a>
 80098e0:	6a21      	ldr	r1, [r4, #32]
 80098e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098e4:	4643      	mov	r3, r8
 80098e6:	463a      	mov	r2, r7
 80098e8:	4628      	mov	r0, r5
 80098ea:	47b0      	blx	r6
 80098ec:	2800      	cmp	r0, #0
 80098ee:	dc06      	bgt.n	80098fe <__sflush_r+0xfe>
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098f6:	81a3      	strh	r3, [r4, #12]
 80098f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098fc:	e78e      	b.n	800981c <__sflush_r+0x1c>
 80098fe:	4407      	add	r7, r0
 8009900:	eba8 0800 	sub.w	r8, r8, r0
 8009904:	e7e9      	b.n	80098da <__sflush_r+0xda>
 8009906:	bf00      	nop
 8009908:	20400001 	.word	0x20400001

0800990c <_fflush_r>:
 800990c:	b538      	push	{r3, r4, r5, lr}
 800990e:	690b      	ldr	r3, [r1, #16]
 8009910:	4605      	mov	r5, r0
 8009912:	460c      	mov	r4, r1
 8009914:	b913      	cbnz	r3, 800991c <_fflush_r+0x10>
 8009916:	2500      	movs	r5, #0
 8009918:	4628      	mov	r0, r5
 800991a:	bd38      	pop	{r3, r4, r5, pc}
 800991c:	b118      	cbz	r0, 8009926 <_fflush_r+0x1a>
 800991e:	6983      	ldr	r3, [r0, #24]
 8009920:	b90b      	cbnz	r3, 8009926 <_fflush_r+0x1a>
 8009922:	f7fe fd8d 	bl	8008440 <__sinit>
 8009926:	4b14      	ldr	r3, [pc, #80]	; (8009978 <_fflush_r+0x6c>)
 8009928:	429c      	cmp	r4, r3
 800992a:	d11b      	bne.n	8009964 <_fflush_r+0x58>
 800992c:	686c      	ldr	r4, [r5, #4]
 800992e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d0ef      	beq.n	8009916 <_fflush_r+0xa>
 8009936:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009938:	07d0      	lsls	r0, r2, #31
 800993a:	d404      	bmi.n	8009946 <_fflush_r+0x3a>
 800993c:	0599      	lsls	r1, r3, #22
 800993e:	d402      	bmi.n	8009946 <_fflush_r+0x3a>
 8009940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009942:	f7fe fe40 	bl	80085c6 <__retarget_lock_acquire_recursive>
 8009946:	4628      	mov	r0, r5
 8009948:	4621      	mov	r1, r4
 800994a:	f7ff ff59 	bl	8009800 <__sflush_r>
 800994e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009950:	07da      	lsls	r2, r3, #31
 8009952:	4605      	mov	r5, r0
 8009954:	d4e0      	bmi.n	8009918 <_fflush_r+0xc>
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	059b      	lsls	r3, r3, #22
 800995a:	d4dd      	bmi.n	8009918 <_fflush_r+0xc>
 800995c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800995e:	f7fe fe33 	bl	80085c8 <__retarget_lock_release_recursive>
 8009962:	e7d9      	b.n	8009918 <_fflush_r+0xc>
 8009964:	4b05      	ldr	r3, [pc, #20]	; (800997c <_fflush_r+0x70>)
 8009966:	429c      	cmp	r4, r3
 8009968:	d101      	bne.n	800996e <_fflush_r+0x62>
 800996a:	68ac      	ldr	r4, [r5, #8]
 800996c:	e7df      	b.n	800992e <_fflush_r+0x22>
 800996e:	4b04      	ldr	r3, [pc, #16]	; (8009980 <_fflush_r+0x74>)
 8009970:	429c      	cmp	r4, r3
 8009972:	bf08      	it	eq
 8009974:	68ec      	ldreq	r4, [r5, #12]
 8009976:	e7da      	b.n	800992e <_fflush_r+0x22>
 8009978:	0800b65c 	.word	0x0800b65c
 800997c:	0800b67c 	.word	0x0800b67c
 8009980:	0800b63c 	.word	0x0800b63c

08009984 <rshift>:
 8009984:	6903      	ldr	r3, [r0, #16]
 8009986:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800998a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800998e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009992:	f100 0414 	add.w	r4, r0, #20
 8009996:	dd45      	ble.n	8009a24 <rshift+0xa0>
 8009998:	f011 011f 	ands.w	r1, r1, #31
 800999c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80099a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80099a4:	d10c      	bne.n	80099c0 <rshift+0x3c>
 80099a6:	f100 0710 	add.w	r7, r0, #16
 80099aa:	4629      	mov	r1, r5
 80099ac:	42b1      	cmp	r1, r6
 80099ae:	d334      	bcc.n	8009a1a <rshift+0x96>
 80099b0:	1a9b      	subs	r3, r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	1eea      	subs	r2, r5, #3
 80099b6:	4296      	cmp	r6, r2
 80099b8:	bf38      	it	cc
 80099ba:	2300      	movcc	r3, #0
 80099bc:	4423      	add	r3, r4
 80099be:	e015      	b.n	80099ec <rshift+0x68>
 80099c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80099c4:	f1c1 0820 	rsb	r8, r1, #32
 80099c8:	40cf      	lsrs	r7, r1
 80099ca:	f105 0e04 	add.w	lr, r5, #4
 80099ce:	46a1      	mov	r9, r4
 80099d0:	4576      	cmp	r6, lr
 80099d2:	46f4      	mov	ip, lr
 80099d4:	d815      	bhi.n	8009a02 <rshift+0x7e>
 80099d6:	1a9a      	subs	r2, r3, r2
 80099d8:	0092      	lsls	r2, r2, #2
 80099da:	3a04      	subs	r2, #4
 80099dc:	3501      	adds	r5, #1
 80099de:	42ae      	cmp	r6, r5
 80099e0:	bf38      	it	cc
 80099e2:	2200      	movcc	r2, #0
 80099e4:	18a3      	adds	r3, r4, r2
 80099e6:	50a7      	str	r7, [r4, r2]
 80099e8:	b107      	cbz	r7, 80099ec <rshift+0x68>
 80099ea:	3304      	adds	r3, #4
 80099ec:	1b1a      	subs	r2, r3, r4
 80099ee:	42a3      	cmp	r3, r4
 80099f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099f4:	bf08      	it	eq
 80099f6:	2300      	moveq	r3, #0
 80099f8:	6102      	str	r2, [r0, #16]
 80099fa:	bf08      	it	eq
 80099fc:	6143      	streq	r3, [r0, #20]
 80099fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a02:	f8dc c000 	ldr.w	ip, [ip]
 8009a06:	fa0c fc08 	lsl.w	ip, ip, r8
 8009a0a:	ea4c 0707 	orr.w	r7, ip, r7
 8009a0e:	f849 7b04 	str.w	r7, [r9], #4
 8009a12:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a16:	40cf      	lsrs	r7, r1
 8009a18:	e7da      	b.n	80099d0 <rshift+0x4c>
 8009a1a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a1e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a22:	e7c3      	b.n	80099ac <rshift+0x28>
 8009a24:	4623      	mov	r3, r4
 8009a26:	e7e1      	b.n	80099ec <rshift+0x68>

08009a28 <__hexdig_fun>:
 8009a28:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009a2c:	2b09      	cmp	r3, #9
 8009a2e:	d802      	bhi.n	8009a36 <__hexdig_fun+0xe>
 8009a30:	3820      	subs	r0, #32
 8009a32:	b2c0      	uxtb	r0, r0
 8009a34:	4770      	bx	lr
 8009a36:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009a3a:	2b05      	cmp	r3, #5
 8009a3c:	d801      	bhi.n	8009a42 <__hexdig_fun+0x1a>
 8009a3e:	3847      	subs	r0, #71	; 0x47
 8009a40:	e7f7      	b.n	8009a32 <__hexdig_fun+0xa>
 8009a42:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009a46:	2b05      	cmp	r3, #5
 8009a48:	d801      	bhi.n	8009a4e <__hexdig_fun+0x26>
 8009a4a:	3827      	subs	r0, #39	; 0x27
 8009a4c:	e7f1      	b.n	8009a32 <__hexdig_fun+0xa>
 8009a4e:	2000      	movs	r0, #0
 8009a50:	4770      	bx	lr
	...

08009a54 <__gethex>:
 8009a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a58:	ed2d 8b02 	vpush	{d8}
 8009a5c:	b089      	sub	sp, #36	; 0x24
 8009a5e:	ee08 0a10 	vmov	s16, r0
 8009a62:	9304      	str	r3, [sp, #16]
 8009a64:	4bb4      	ldr	r3, [pc, #720]	; (8009d38 <__gethex+0x2e4>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	9301      	str	r3, [sp, #4]
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	468b      	mov	fp, r1
 8009a6e:	4690      	mov	r8, r2
 8009a70:	f7f6 fbb6 	bl	80001e0 <strlen>
 8009a74:	9b01      	ldr	r3, [sp, #4]
 8009a76:	f8db 2000 	ldr.w	r2, [fp]
 8009a7a:	4403      	add	r3, r0
 8009a7c:	4682      	mov	sl, r0
 8009a7e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009a82:	9305      	str	r3, [sp, #20]
 8009a84:	1c93      	adds	r3, r2, #2
 8009a86:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009a8a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009a8e:	32fe      	adds	r2, #254	; 0xfe
 8009a90:	18d1      	adds	r1, r2, r3
 8009a92:	461f      	mov	r7, r3
 8009a94:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a98:	9100      	str	r1, [sp, #0]
 8009a9a:	2830      	cmp	r0, #48	; 0x30
 8009a9c:	d0f8      	beq.n	8009a90 <__gethex+0x3c>
 8009a9e:	f7ff ffc3 	bl	8009a28 <__hexdig_fun>
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	d13a      	bne.n	8009b1e <__gethex+0xca>
 8009aa8:	9901      	ldr	r1, [sp, #4]
 8009aaa:	4652      	mov	r2, sl
 8009aac:	4638      	mov	r0, r7
 8009aae:	f7fe ff82 	bl	80089b6 <strncmp>
 8009ab2:	4605      	mov	r5, r0
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	d168      	bne.n	8009b8a <__gethex+0x136>
 8009ab8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009abc:	eb07 060a 	add.w	r6, r7, sl
 8009ac0:	f7ff ffb2 	bl	8009a28 <__hexdig_fun>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	d062      	beq.n	8009b8e <__gethex+0x13a>
 8009ac8:	4633      	mov	r3, r6
 8009aca:	7818      	ldrb	r0, [r3, #0]
 8009acc:	2830      	cmp	r0, #48	; 0x30
 8009ace:	461f      	mov	r7, r3
 8009ad0:	f103 0301 	add.w	r3, r3, #1
 8009ad4:	d0f9      	beq.n	8009aca <__gethex+0x76>
 8009ad6:	f7ff ffa7 	bl	8009a28 <__hexdig_fun>
 8009ada:	2301      	movs	r3, #1
 8009adc:	fab0 f480 	clz	r4, r0
 8009ae0:	0964      	lsrs	r4, r4, #5
 8009ae2:	4635      	mov	r5, r6
 8009ae4:	9300      	str	r3, [sp, #0]
 8009ae6:	463a      	mov	r2, r7
 8009ae8:	4616      	mov	r6, r2
 8009aea:	3201      	adds	r2, #1
 8009aec:	7830      	ldrb	r0, [r6, #0]
 8009aee:	f7ff ff9b 	bl	8009a28 <__hexdig_fun>
 8009af2:	2800      	cmp	r0, #0
 8009af4:	d1f8      	bne.n	8009ae8 <__gethex+0x94>
 8009af6:	9901      	ldr	r1, [sp, #4]
 8009af8:	4652      	mov	r2, sl
 8009afa:	4630      	mov	r0, r6
 8009afc:	f7fe ff5b 	bl	80089b6 <strncmp>
 8009b00:	b980      	cbnz	r0, 8009b24 <__gethex+0xd0>
 8009b02:	b94d      	cbnz	r5, 8009b18 <__gethex+0xc4>
 8009b04:	eb06 050a 	add.w	r5, r6, sl
 8009b08:	462a      	mov	r2, r5
 8009b0a:	4616      	mov	r6, r2
 8009b0c:	3201      	adds	r2, #1
 8009b0e:	7830      	ldrb	r0, [r6, #0]
 8009b10:	f7ff ff8a 	bl	8009a28 <__hexdig_fun>
 8009b14:	2800      	cmp	r0, #0
 8009b16:	d1f8      	bne.n	8009b0a <__gethex+0xb6>
 8009b18:	1bad      	subs	r5, r5, r6
 8009b1a:	00ad      	lsls	r5, r5, #2
 8009b1c:	e004      	b.n	8009b28 <__gethex+0xd4>
 8009b1e:	2400      	movs	r4, #0
 8009b20:	4625      	mov	r5, r4
 8009b22:	e7e0      	b.n	8009ae6 <__gethex+0x92>
 8009b24:	2d00      	cmp	r5, #0
 8009b26:	d1f7      	bne.n	8009b18 <__gethex+0xc4>
 8009b28:	7833      	ldrb	r3, [r6, #0]
 8009b2a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009b2e:	2b50      	cmp	r3, #80	; 0x50
 8009b30:	d13b      	bne.n	8009baa <__gethex+0x156>
 8009b32:	7873      	ldrb	r3, [r6, #1]
 8009b34:	2b2b      	cmp	r3, #43	; 0x2b
 8009b36:	d02c      	beq.n	8009b92 <__gethex+0x13e>
 8009b38:	2b2d      	cmp	r3, #45	; 0x2d
 8009b3a:	d02e      	beq.n	8009b9a <__gethex+0x146>
 8009b3c:	1c71      	adds	r1, r6, #1
 8009b3e:	f04f 0900 	mov.w	r9, #0
 8009b42:	7808      	ldrb	r0, [r1, #0]
 8009b44:	f7ff ff70 	bl	8009a28 <__hexdig_fun>
 8009b48:	1e43      	subs	r3, r0, #1
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	2b18      	cmp	r3, #24
 8009b4e:	d82c      	bhi.n	8009baa <__gethex+0x156>
 8009b50:	f1a0 0210 	sub.w	r2, r0, #16
 8009b54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b58:	f7ff ff66 	bl	8009a28 <__hexdig_fun>
 8009b5c:	1e43      	subs	r3, r0, #1
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	2b18      	cmp	r3, #24
 8009b62:	d91d      	bls.n	8009ba0 <__gethex+0x14c>
 8009b64:	f1b9 0f00 	cmp.w	r9, #0
 8009b68:	d000      	beq.n	8009b6c <__gethex+0x118>
 8009b6a:	4252      	negs	r2, r2
 8009b6c:	4415      	add	r5, r2
 8009b6e:	f8cb 1000 	str.w	r1, [fp]
 8009b72:	b1e4      	cbz	r4, 8009bae <__gethex+0x15a>
 8009b74:	9b00      	ldr	r3, [sp, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	bf14      	ite	ne
 8009b7a:	2700      	movne	r7, #0
 8009b7c:	2706      	moveq	r7, #6
 8009b7e:	4638      	mov	r0, r7
 8009b80:	b009      	add	sp, #36	; 0x24
 8009b82:	ecbd 8b02 	vpop	{d8}
 8009b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8a:	463e      	mov	r6, r7
 8009b8c:	4625      	mov	r5, r4
 8009b8e:	2401      	movs	r4, #1
 8009b90:	e7ca      	b.n	8009b28 <__gethex+0xd4>
 8009b92:	f04f 0900 	mov.w	r9, #0
 8009b96:	1cb1      	adds	r1, r6, #2
 8009b98:	e7d3      	b.n	8009b42 <__gethex+0xee>
 8009b9a:	f04f 0901 	mov.w	r9, #1
 8009b9e:	e7fa      	b.n	8009b96 <__gethex+0x142>
 8009ba0:	230a      	movs	r3, #10
 8009ba2:	fb03 0202 	mla	r2, r3, r2, r0
 8009ba6:	3a10      	subs	r2, #16
 8009ba8:	e7d4      	b.n	8009b54 <__gethex+0x100>
 8009baa:	4631      	mov	r1, r6
 8009bac:	e7df      	b.n	8009b6e <__gethex+0x11a>
 8009bae:	1bf3      	subs	r3, r6, r7
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	4621      	mov	r1, r4
 8009bb4:	2b07      	cmp	r3, #7
 8009bb6:	dc0b      	bgt.n	8009bd0 <__gethex+0x17c>
 8009bb8:	ee18 0a10 	vmov	r0, s16
 8009bbc:	f000 fae8 	bl	800a190 <_Balloc>
 8009bc0:	4604      	mov	r4, r0
 8009bc2:	b940      	cbnz	r0, 8009bd6 <__gethex+0x182>
 8009bc4:	4b5d      	ldr	r3, [pc, #372]	; (8009d3c <__gethex+0x2e8>)
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	21de      	movs	r1, #222	; 0xde
 8009bca:	485d      	ldr	r0, [pc, #372]	; (8009d40 <__gethex+0x2ec>)
 8009bcc:	f001 fb1a 	bl	800b204 <__assert_func>
 8009bd0:	3101      	adds	r1, #1
 8009bd2:	105b      	asrs	r3, r3, #1
 8009bd4:	e7ee      	b.n	8009bb4 <__gethex+0x160>
 8009bd6:	f100 0914 	add.w	r9, r0, #20
 8009bda:	f04f 0b00 	mov.w	fp, #0
 8009bde:	f1ca 0301 	rsb	r3, sl, #1
 8009be2:	f8cd 9008 	str.w	r9, [sp, #8]
 8009be6:	f8cd b000 	str.w	fp, [sp]
 8009bea:	9306      	str	r3, [sp, #24]
 8009bec:	42b7      	cmp	r7, r6
 8009bee:	d340      	bcc.n	8009c72 <__gethex+0x21e>
 8009bf0:	9802      	ldr	r0, [sp, #8]
 8009bf2:	9b00      	ldr	r3, [sp, #0]
 8009bf4:	f840 3b04 	str.w	r3, [r0], #4
 8009bf8:	eba0 0009 	sub.w	r0, r0, r9
 8009bfc:	1080      	asrs	r0, r0, #2
 8009bfe:	0146      	lsls	r6, r0, #5
 8009c00:	6120      	str	r0, [r4, #16]
 8009c02:	4618      	mov	r0, r3
 8009c04:	f000 fbb6 	bl	800a374 <__hi0bits>
 8009c08:	1a30      	subs	r0, r6, r0
 8009c0a:	f8d8 6000 	ldr.w	r6, [r8]
 8009c0e:	42b0      	cmp	r0, r6
 8009c10:	dd63      	ble.n	8009cda <__gethex+0x286>
 8009c12:	1b87      	subs	r7, r0, r6
 8009c14:	4639      	mov	r1, r7
 8009c16:	4620      	mov	r0, r4
 8009c18:	f000 ff5a 	bl	800aad0 <__any_on>
 8009c1c:	4682      	mov	sl, r0
 8009c1e:	b1a8      	cbz	r0, 8009c4c <__gethex+0x1f8>
 8009c20:	1e7b      	subs	r3, r7, #1
 8009c22:	1159      	asrs	r1, r3, #5
 8009c24:	f003 021f 	and.w	r2, r3, #31
 8009c28:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009c2c:	f04f 0a01 	mov.w	sl, #1
 8009c30:	fa0a f202 	lsl.w	r2, sl, r2
 8009c34:	420a      	tst	r2, r1
 8009c36:	d009      	beq.n	8009c4c <__gethex+0x1f8>
 8009c38:	4553      	cmp	r3, sl
 8009c3a:	dd05      	ble.n	8009c48 <__gethex+0x1f4>
 8009c3c:	1eb9      	subs	r1, r7, #2
 8009c3e:	4620      	mov	r0, r4
 8009c40:	f000 ff46 	bl	800aad0 <__any_on>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d145      	bne.n	8009cd4 <__gethex+0x280>
 8009c48:	f04f 0a02 	mov.w	sl, #2
 8009c4c:	4639      	mov	r1, r7
 8009c4e:	4620      	mov	r0, r4
 8009c50:	f7ff fe98 	bl	8009984 <rshift>
 8009c54:	443d      	add	r5, r7
 8009c56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c5a:	42ab      	cmp	r3, r5
 8009c5c:	da4c      	bge.n	8009cf8 <__gethex+0x2a4>
 8009c5e:	ee18 0a10 	vmov	r0, s16
 8009c62:	4621      	mov	r1, r4
 8009c64:	f000 fad4 	bl	800a210 <_Bfree>
 8009c68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	6013      	str	r3, [r2, #0]
 8009c6e:	27a3      	movs	r7, #163	; 0xa3
 8009c70:	e785      	b.n	8009b7e <__gethex+0x12a>
 8009c72:	1e73      	subs	r3, r6, #1
 8009c74:	9a05      	ldr	r2, [sp, #20]
 8009c76:	9303      	str	r3, [sp, #12]
 8009c78:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d019      	beq.n	8009cb4 <__gethex+0x260>
 8009c80:	f1bb 0f20 	cmp.w	fp, #32
 8009c84:	d107      	bne.n	8009c96 <__gethex+0x242>
 8009c86:	9b02      	ldr	r3, [sp, #8]
 8009c88:	9a00      	ldr	r2, [sp, #0]
 8009c8a:	f843 2b04 	str.w	r2, [r3], #4
 8009c8e:	9302      	str	r3, [sp, #8]
 8009c90:	2300      	movs	r3, #0
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	469b      	mov	fp, r3
 8009c96:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c9a:	f7ff fec5 	bl	8009a28 <__hexdig_fun>
 8009c9e:	9b00      	ldr	r3, [sp, #0]
 8009ca0:	f000 000f 	and.w	r0, r0, #15
 8009ca4:	fa00 f00b 	lsl.w	r0, r0, fp
 8009ca8:	4303      	orrs	r3, r0
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	f10b 0b04 	add.w	fp, fp, #4
 8009cb0:	9b03      	ldr	r3, [sp, #12]
 8009cb2:	e00d      	b.n	8009cd0 <__gethex+0x27c>
 8009cb4:	9b03      	ldr	r3, [sp, #12]
 8009cb6:	9a06      	ldr	r2, [sp, #24]
 8009cb8:	4413      	add	r3, r2
 8009cba:	42bb      	cmp	r3, r7
 8009cbc:	d3e0      	bcc.n	8009c80 <__gethex+0x22c>
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	9901      	ldr	r1, [sp, #4]
 8009cc2:	9307      	str	r3, [sp, #28]
 8009cc4:	4652      	mov	r2, sl
 8009cc6:	f7fe fe76 	bl	80089b6 <strncmp>
 8009cca:	9b07      	ldr	r3, [sp, #28]
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d1d7      	bne.n	8009c80 <__gethex+0x22c>
 8009cd0:	461e      	mov	r6, r3
 8009cd2:	e78b      	b.n	8009bec <__gethex+0x198>
 8009cd4:	f04f 0a03 	mov.w	sl, #3
 8009cd8:	e7b8      	b.n	8009c4c <__gethex+0x1f8>
 8009cda:	da0a      	bge.n	8009cf2 <__gethex+0x29e>
 8009cdc:	1a37      	subs	r7, r6, r0
 8009cde:	4621      	mov	r1, r4
 8009ce0:	ee18 0a10 	vmov	r0, s16
 8009ce4:	463a      	mov	r2, r7
 8009ce6:	f000 fcaf 	bl	800a648 <__lshift>
 8009cea:	1bed      	subs	r5, r5, r7
 8009cec:	4604      	mov	r4, r0
 8009cee:	f100 0914 	add.w	r9, r0, #20
 8009cf2:	f04f 0a00 	mov.w	sl, #0
 8009cf6:	e7ae      	b.n	8009c56 <__gethex+0x202>
 8009cf8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009cfc:	42a8      	cmp	r0, r5
 8009cfe:	dd72      	ble.n	8009de6 <__gethex+0x392>
 8009d00:	1b45      	subs	r5, r0, r5
 8009d02:	42ae      	cmp	r6, r5
 8009d04:	dc36      	bgt.n	8009d74 <__gethex+0x320>
 8009d06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d02a      	beq.n	8009d64 <__gethex+0x310>
 8009d0e:	2b03      	cmp	r3, #3
 8009d10:	d02c      	beq.n	8009d6c <__gethex+0x318>
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	d11c      	bne.n	8009d50 <__gethex+0x2fc>
 8009d16:	42ae      	cmp	r6, r5
 8009d18:	d11a      	bne.n	8009d50 <__gethex+0x2fc>
 8009d1a:	2e01      	cmp	r6, #1
 8009d1c:	d112      	bne.n	8009d44 <__gethex+0x2f0>
 8009d1e:	9a04      	ldr	r2, [sp, #16]
 8009d20:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009d24:	6013      	str	r3, [r2, #0]
 8009d26:	2301      	movs	r3, #1
 8009d28:	6123      	str	r3, [r4, #16]
 8009d2a:	f8c9 3000 	str.w	r3, [r9]
 8009d2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d30:	2762      	movs	r7, #98	; 0x62
 8009d32:	601c      	str	r4, [r3, #0]
 8009d34:	e723      	b.n	8009b7e <__gethex+0x12a>
 8009d36:	bf00      	nop
 8009d38:	0800b778 	.word	0x0800b778
 8009d3c:	0800b700 	.word	0x0800b700
 8009d40:	0800b711 	.word	0x0800b711
 8009d44:	1e71      	subs	r1, r6, #1
 8009d46:	4620      	mov	r0, r4
 8009d48:	f000 fec2 	bl	800aad0 <__any_on>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d1e6      	bne.n	8009d1e <__gethex+0x2ca>
 8009d50:	ee18 0a10 	vmov	r0, s16
 8009d54:	4621      	mov	r1, r4
 8009d56:	f000 fa5b 	bl	800a210 <_Bfree>
 8009d5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	2750      	movs	r7, #80	; 0x50
 8009d62:	e70c      	b.n	8009b7e <__gethex+0x12a>
 8009d64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1f2      	bne.n	8009d50 <__gethex+0x2fc>
 8009d6a:	e7d8      	b.n	8009d1e <__gethex+0x2ca>
 8009d6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1d5      	bne.n	8009d1e <__gethex+0x2ca>
 8009d72:	e7ed      	b.n	8009d50 <__gethex+0x2fc>
 8009d74:	1e6f      	subs	r7, r5, #1
 8009d76:	f1ba 0f00 	cmp.w	sl, #0
 8009d7a:	d131      	bne.n	8009de0 <__gethex+0x38c>
 8009d7c:	b127      	cbz	r7, 8009d88 <__gethex+0x334>
 8009d7e:	4639      	mov	r1, r7
 8009d80:	4620      	mov	r0, r4
 8009d82:	f000 fea5 	bl	800aad0 <__any_on>
 8009d86:	4682      	mov	sl, r0
 8009d88:	117b      	asrs	r3, r7, #5
 8009d8a:	2101      	movs	r1, #1
 8009d8c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009d90:	f007 071f 	and.w	r7, r7, #31
 8009d94:	fa01 f707 	lsl.w	r7, r1, r7
 8009d98:	421f      	tst	r7, r3
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	bf18      	it	ne
 8009da0:	f04a 0a02 	orrne.w	sl, sl, #2
 8009da4:	1b76      	subs	r6, r6, r5
 8009da6:	f7ff fded 	bl	8009984 <rshift>
 8009daa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009dae:	2702      	movs	r7, #2
 8009db0:	f1ba 0f00 	cmp.w	sl, #0
 8009db4:	d048      	beq.n	8009e48 <__gethex+0x3f4>
 8009db6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009dba:	2b02      	cmp	r3, #2
 8009dbc:	d015      	beq.n	8009dea <__gethex+0x396>
 8009dbe:	2b03      	cmp	r3, #3
 8009dc0:	d017      	beq.n	8009df2 <__gethex+0x39e>
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	d109      	bne.n	8009dda <__gethex+0x386>
 8009dc6:	f01a 0f02 	tst.w	sl, #2
 8009dca:	d006      	beq.n	8009dda <__gethex+0x386>
 8009dcc:	f8d9 0000 	ldr.w	r0, [r9]
 8009dd0:	ea4a 0a00 	orr.w	sl, sl, r0
 8009dd4:	f01a 0f01 	tst.w	sl, #1
 8009dd8:	d10e      	bne.n	8009df8 <__gethex+0x3a4>
 8009dda:	f047 0710 	orr.w	r7, r7, #16
 8009dde:	e033      	b.n	8009e48 <__gethex+0x3f4>
 8009de0:	f04f 0a01 	mov.w	sl, #1
 8009de4:	e7d0      	b.n	8009d88 <__gethex+0x334>
 8009de6:	2701      	movs	r7, #1
 8009de8:	e7e2      	b.n	8009db0 <__gethex+0x35c>
 8009dea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009dec:	f1c3 0301 	rsb	r3, r3, #1
 8009df0:	9315      	str	r3, [sp, #84]	; 0x54
 8009df2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d0f0      	beq.n	8009dda <__gethex+0x386>
 8009df8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009dfc:	f104 0314 	add.w	r3, r4, #20
 8009e00:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009e04:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009e08:	f04f 0c00 	mov.w	ip, #0
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e12:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009e16:	d01c      	beq.n	8009e52 <__gethex+0x3fe>
 8009e18:	3201      	adds	r2, #1
 8009e1a:	6002      	str	r2, [r0, #0]
 8009e1c:	2f02      	cmp	r7, #2
 8009e1e:	f104 0314 	add.w	r3, r4, #20
 8009e22:	d13f      	bne.n	8009ea4 <__gethex+0x450>
 8009e24:	f8d8 2000 	ldr.w	r2, [r8]
 8009e28:	3a01      	subs	r2, #1
 8009e2a:	42b2      	cmp	r2, r6
 8009e2c:	d10a      	bne.n	8009e44 <__gethex+0x3f0>
 8009e2e:	1171      	asrs	r1, r6, #5
 8009e30:	2201      	movs	r2, #1
 8009e32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009e36:	f006 061f 	and.w	r6, r6, #31
 8009e3a:	fa02 f606 	lsl.w	r6, r2, r6
 8009e3e:	421e      	tst	r6, r3
 8009e40:	bf18      	it	ne
 8009e42:	4617      	movne	r7, r2
 8009e44:	f047 0720 	orr.w	r7, r7, #32
 8009e48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e4a:	601c      	str	r4, [r3, #0]
 8009e4c:	9b04      	ldr	r3, [sp, #16]
 8009e4e:	601d      	str	r5, [r3, #0]
 8009e50:	e695      	b.n	8009b7e <__gethex+0x12a>
 8009e52:	4299      	cmp	r1, r3
 8009e54:	f843 cc04 	str.w	ip, [r3, #-4]
 8009e58:	d8d8      	bhi.n	8009e0c <__gethex+0x3b8>
 8009e5a:	68a3      	ldr	r3, [r4, #8]
 8009e5c:	459b      	cmp	fp, r3
 8009e5e:	db19      	blt.n	8009e94 <__gethex+0x440>
 8009e60:	6861      	ldr	r1, [r4, #4]
 8009e62:	ee18 0a10 	vmov	r0, s16
 8009e66:	3101      	adds	r1, #1
 8009e68:	f000 f992 	bl	800a190 <_Balloc>
 8009e6c:	4681      	mov	r9, r0
 8009e6e:	b918      	cbnz	r0, 8009e78 <__gethex+0x424>
 8009e70:	4b1a      	ldr	r3, [pc, #104]	; (8009edc <__gethex+0x488>)
 8009e72:	4602      	mov	r2, r0
 8009e74:	2184      	movs	r1, #132	; 0x84
 8009e76:	e6a8      	b.n	8009bca <__gethex+0x176>
 8009e78:	6922      	ldr	r2, [r4, #16]
 8009e7a:	3202      	adds	r2, #2
 8009e7c:	f104 010c 	add.w	r1, r4, #12
 8009e80:	0092      	lsls	r2, r2, #2
 8009e82:	300c      	adds	r0, #12
 8009e84:	f7fe fba1 	bl	80085ca <memcpy>
 8009e88:	4621      	mov	r1, r4
 8009e8a:	ee18 0a10 	vmov	r0, s16
 8009e8e:	f000 f9bf 	bl	800a210 <_Bfree>
 8009e92:	464c      	mov	r4, r9
 8009e94:	6923      	ldr	r3, [r4, #16]
 8009e96:	1c5a      	adds	r2, r3, #1
 8009e98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e9c:	6122      	str	r2, [r4, #16]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	615a      	str	r2, [r3, #20]
 8009ea2:	e7bb      	b.n	8009e1c <__gethex+0x3c8>
 8009ea4:	6922      	ldr	r2, [r4, #16]
 8009ea6:	455a      	cmp	r2, fp
 8009ea8:	dd0b      	ble.n	8009ec2 <__gethex+0x46e>
 8009eaa:	2101      	movs	r1, #1
 8009eac:	4620      	mov	r0, r4
 8009eae:	f7ff fd69 	bl	8009984 <rshift>
 8009eb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009eb6:	3501      	adds	r5, #1
 8009eb8:	42ab      	cmp	r3, r5
 8009eba:	f6ff aed0 	blt.w	8009c5e <__gethex+0x20a>
 8009ebe:	2701      	movs	r7, #1
 8009ec0:	e7c0      	b.n	8009e44 <__gethex+0x3f0>
 8009ec2:	f016 061f 	ands.w	r6, r6, #31
 8009ec6:	d0fa      	beq.n	8009ebe <__gethex+0x46a>
 8009ec8:	4453      	add	r3, sl
 8009eca:	f1c6 0620 	rsb	r6, r6, #32
 8009ece:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009ed2:	f000 fa4f 	bl	800a374 <__hi0bits>
 8009ed6:	42b0      	cmp	r0, r6
 8009ed8:	dbe7      	blt.n	8009eaa <__gethex+0x456>
 8009eda:	e7f0      	b.n	8009ebe <__gethex+0x46a>
 8009edc:	0800b700 	.word	0x0800b700

08009ee0 <L_shift>:
 8009ee0:	f1c2 0208 	rsb	r2, r2, #8
 8009ee4:	0092      	lsls	r2, r2, #2
 8009ee6:	b570      	push	{r4, r5, r6, lr}
 8009ee8:	f1c2 0620 	rsb	r6, r2, #32
 8009eec:	6843      	ldr	r3, [r0, #4]
 8009eee:	6804      	ldr	r4, [r0, #0]
 8009ef0:	fa03 f506 	lsl.w	r5, r3, r6
 8009ef4:	432c      	orrs	r4, r5
 8009ef6:	40d3      	lsrs	r3, r2
 8009ef8:	6004      	str	r4, [r0, #0]
 8009efa:	f840 3f04 	str.w	r3, [r0, #4]!
 8009efe:	4288      	cmp	r0, r1
 8009f00:	d3f4      	bcc.n	8009eec <L_shift+0xc>
 8009f02:	bd70      	pop	{r4, r5, r6, pc}

08009f04 <__match>:
 8009f04:	b530      	push	{r4, r5, lr}
 8009f06:	6803      	ldr	r3, [r0, #0]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f0e:	b914      	cbnz	r4, 8009f16 <__match+0x12>
 8009f10:	6003      	str	r3, [r0, #0]
 8009f12:	2001      	movs	r0, #1
 8009f14:	bd30      	pop	{r4, r5, pc}
 8009f16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f1a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009f1e:	2d19      	cmp	r5, #25
 8009f20:	bf98      	it	ls
 8009f22:	3220      	addls	r2, #32
 8009f24:	42a2      	cmp	r2, r4
 8009f26:	d0f0      	beq.n	8009f0a <__match+0x6>
 8009f28:	2000      	movs	r0, #0
 8009f2a:	e7f3      	b.n	8009f14 <__match+0x10>

08009f2c <__hexnan>:
 8009f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f30:	680b      	ldr	r3, [r1, #0]
 8009f32:	115e      	asrs	r6, r3, #5
 8009f34:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009f38:	f013 031f 	ands.w	r3, r3, #31
 8009f3c:	b087      	sub	sp, #28
 8009f3e:	bf18      	it	ne
 8009f40:	3604      	addne	r6, #4
 8009f42:	2500      	movs	r5, #0
 8009f44:	1f37      	subs	r7, r6, #4
 8009f46:	4690      	mov	r8, r2
 8009f48:	6802      	ldr	r2, [r0, #0]
 8009f4a:	9301      	str	r3, [sp, #4]
 8009f4c:	4682      	mov	sl, r0
 8009f4e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009f52:	46b9      	mov	r9, r7
 8009f54:	463c      	mov	r4, r7
 8009f56:	9502      	str	r5, [sp, #8]
 8009f58:	46ab      	mov	fp, r5
 8009f5a:	7851      	ldrb	r1, [r2, #1]
 8009f5c:	1c53      	adds	r3, r2, #1
 8009f5e:	9303      	str	r3, [sp, #12]
 8009f60:	b341      	cbz	r1, 8009fb4 <__hexnan+0x88>
 8009f62:	4608      	mov	r0, r1
 8009f64:	9205      	str	r2, [sp, #20]
 8009f66:	9104      	str	r1, [sp, #16]
 8009f68:	f7ff fd5e 	bl	8009a28 <__hexdig_fun>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d14f      	bne.n	800a010 <__hexnan+0xe4>
 8009f70:	9904      	ldr	r1, [sp, #16]
 8009f72:	9a05      	ldr	r2, [sp, #20]
 8009f74:	2920      	cmp	r1, #32
 8009f76:	d818      	bhi.n	8009faa <__hexnan+0x7e>
 8009f78:	9b02      	ldr	r3, [sp, #8]
 8009f7a:	459b      	cmp	fp, r3
 8009f7c:	dd13      	ble.n	8009fa6 <__hexnan+0x7a>
 8009f7e:	454c      	cmp	r4, r9
 8009f80:	d206      	bcs.n	8009f90 <__hexnan+0x64>
 8009f82:	2d07      	cmp	r5, #7
 8009f84:	dc04      	bgt.n	8009f90 <__hexnan+0x64>
 8009f86:	462a      	mov	r2, r5
 8009f88:	4649      	mov	r1, r9
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	f7ff ffa8 	bl	8009ee0 <L_shift>
 8009f90:	4544      	cmp	r4, r8
 8009f92:	d950      	bls.n	800a036 <__hexnan+0x10a>
 8009f94:	2300      	movs	r3, #0
 8009f96:	f1a4 0904 	sub.w	r9, r4, #4
 8009f9a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f9e:	f8cd b008 	str.w	fp, [sp, #8]
 8009fa2:	464c      	mov	r4, r9
 8009fa4:	461d      	mov	r5, r3
 8009fa6:	9a03      	ldr	r2, [sp, #12]
 8009fa8:	e7d7      	b.n	8009f5a <__hexnan+0x2e>
 8009faa:	2929      	cmp	r1, #41	; 0x29
 8009fac:	d156      	bne.n	800a05c <__hexnan+0x130>
 8009fae:	3202      	adds	r2, #2
 8009fb0:	f8ca 2000 	str.w	r2, [sl]
 8009fb4:	f1bb 0f00 	cmp.w	fp, #0
 8009fb8:	d050      	beq.n	800a05c <__hexnan+0x130>
 8009fba:	454c      	cmp	r4, r9
 8009fbc:	d206      	bcs.n	8009fcc <__hexnan+0xa0>
 8009fbe:	2d07      	cmp	r5, #7
 8009fc0:	dc04      	bgt.n	8009fcc <__hexnan+0xa0>
 8009fc2:	462a      	mov	r2, r5
 8009fc4:	4649      	mov	r1, r9
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	f7ff ff8a 	bl	8009ee0 <L_shift>
 8009fcc:	4544      	cmp	r4, r8
 8009fce:	d934      	bls.n	800a03a <__hexnan+0x10e>
 8009fd0:	f1a8 0204 	sub.w	r2, r8, #4
 8009fd4:	4623      	mov	r3, r4
 8009fd6:	f853 1b04 	ldr.w	r1, [r3], #4
 8009fda:	f842 1f04 	str.w	r1, [r2, #4]!
 8009fde:	429f      	cmp	r7, r3
 8009fe0:	d2f9      	bcs.n	8009fd6 <__hexnan+0xaa>
 8009fe2:	1b3b      	subs	r3, r7, r4
 8009fe4:	f023 0303 	bic.w	r3, r3, #3
 8009fe8:	3304      	adds	r3, #4
 8009fea:	3401      	adds	r4, #1
 8009fec:	3e03      	subs	r6, #3
 8009fee:	42b4      	cmp	r4, r6
 8009ff0:	bf88      	it	hi
 8009ff2:	2304      	movhi	r3, #4
 8009ff4:	4443      	add	r3, r8
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	f843 2b04 	str.w	r2, [r3], #4
 8009ffc:	429f      	cmp	r7, r3
 8009ffe:	d2fb      	bcs.n	8009ff8 <__hexnan+0xcc>
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	b91b      	cbnz	r3, 800a00c <__hexnan+0xe0>
 800a004:	4547      	cmp	r7, r8
 800a006:	d127      	bne.n	800a058 <__hexnan+0x12c>
 800a008:	2301      	movs	r3, #1
 800a00a:	603b      	str	r3, [r7, #0]
 800a00c:	2005      	movs	r0, #5
 800a00e:	e026      	b.n	800a05e <__hexnan+0x132>
 800a010:	3501      	adds	r5, #1
 800a012:	2d08      	cmp	r5, #8
 800a014:	f10b 0b01 	add.w	fp, fp, #1
 800a018:	dd06      	ble.n	800a028 <__hexnan+0xfc>
 800a01a:	4544      	cmp	r4, r8
 800a01c:	d9c3      	bls.n	8009fa6 <__hexnan+0x7a>
 800a01e:	2300      	movs	r3, #0
 800a020:	f844 3c04 	str.w	r3, [r4, #-4]
 800a024:	2501      	movs	r5, #1
 800a026:	3c04      	subs	r4, #4
 800a028:	6822      	ldr	r2, [r4, #0]
 800a02a:	f000 000f 	and.w	r0, r0, #15
 800a02e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a032:	6022      	str	r2, [r4, #0]
 800a034:	e7b7      	b.n	8009fa6 <__hexnan+0x7a>
 800a036:	2508      	movs	r5, #8
 800a038:	e7b5      	b.n	8009fa6 <__hexnan+0x7a>
 800a03a:	9b01      	ldr	r3, [sp, #4]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d0df      	beq.n	800a000 <__hexnan+0xd4>
 800a040:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a044:	f1c3 0320 	rsb	r3, r3, #32
 800a048:	fa22 f303 	lsr.w	r3, r2, r3
 800a04c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a050:	401a      	ands	r2, r3
 800a052:	f846 2c04 	str.w	r2, [r6, #-4]
 800a056:	e7d3      	b.n	800a000 <__hexnan+0xd4>
 800a058:	3f04      	subs	r7, #4
 800a05a:	e7d1      	b.n	800a000 <__hexnan+0xd4>
 800a05c:	2004      	movs	r0, #4
 800a05e:	b007      	add	sp, #28
 800a060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a064 <_lseek_r>:
 800a064:	b538      	push	{r3, r4, r5, lr}
 800a066:	4d07      	ldr	r5, [pc, #28]	; (800a084 <_lseek_r+0x20>)
 800a068:	4604      	mov	r4, r0
 800a06a:	4608      	mov	r0, r1
 800a06c:	4611      	mov	r1, r2
 800a06e:	2200      	movs	r2, #0
 800a070:	602a      	str	r2, [r5, #0]
 800a072:	461a      	mov	r2, r3
 800a074:	f7f7 ffe8 	bl	8002048 <_lseek>
 800a078:	1c43      	adds	r3, r0, #1
 800a07a:	d102      	bne.n	800a082 <_lseek_r+0x1e>
 800a07c:	682b      	ldr	r3, [r5, #0]
 800a07e:	b103      	cbz	r3, 800a082 <_lseek_r+0x1e>
 800a080:	6023      	str	r3, [r4, #0]
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	200047f8 	.word	0x200047f8

0800a088 <__swhatbuf_r>:
 800a088:	b570      	push	{r4, r5, r6, lr}
 800a08a:	460e      	mov	r6, r1
 800a08c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a090:	2900      	cmp	r1, #0
 800a092:	b096      	sub	sp, #88	; 0x58
 800a094:	4614      	mov	r4, r2
 800a096:	461d      	mov	r5, r3
 800a098:	da08      	bge.n	800a0ac <__swhatbuf_r+0x24>
 800a09a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	602a      	str	r2, [r5, #0]
 800a0a2:	061a      	lsls	r2, r3, #24
 800a0a4:	d410      	bmi.n	800a0c8 <__swhatbuf_r+0x40>
 800a0a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0aa:	e00e      	b.n	800a0ca <__swhatbuf_r+0x42>
 800a0ac:	466a      	mov	r2, sp
 800a0ae:	f001 f8d9 	bl	800b264 <_fstat_r>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	dbf1      	blt.n	800a09a <__swhatbuf_r+0x12>
 800a0b6:	9a01      	ldr	r2, [sp, #4]
 800a0b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a0bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a0c0:	425a      	negs	r2, r3
 800a0c2:	415a      	adcs	r2, r3
 800a0c4:	602a      	str	r2, [r5, #0]
 800a0c6:	e7ee      	b.n	800a0a6 <__swhatbuf_r+0x1e>
 800a0c8:	2340      	movs	r3, #64	; 0x40
 800a0ca:	2000      	movs	r0, #0
 800a0cc:	6023      	str	r3, [r4, #0]
 800a0ce:	b016      	add	sp, #88	; 0x58
 800a0d0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0d4 <__smakebuf_r>:
 800a0d4:	898b      	ldrh	r3, [r1, #12]
 800a0d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0d8:	079d      	lsls	r5, r3, #30
 800a0da:	4606      	mov	r6, r0
 800a0dc:	460c      	mov	r4, r1
 800a0de:	d507      	bpl.n	800a0f0 <__smakebuf_r+0x1c>
 800a0e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0e4:	6023      	str	r3, [r4, #0]
 800a0e6:	6123      	str	r3, [r4, #16]
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	6163      	str	r3, [r4, #20]
 800a0ec:	b002      	add	sp, #8
 800a0ee:	bd70      	pop	{r4, r5, r6, pc}
 800a0f0:	ab01      	add	r3, sp, #4
 800a0f2:	466a      	mov	r2, sp
 800a0f4:	f7ff ffc8 	bl	800a088 <__swhatbuf_r>
 800a0f8:	9900      	ldr	r1, [sp, #0]
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	4630      	mov	r0, r6
 800a0fe:	f7fe fa9b 	bl	8008638 <_malloc_r>
 800a102:	b948      	cbnz	r0, 800a118 <__smakebuf_r+0x44>
 800a104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a108:	059a      	lsls	r2, r3, #22
 800a10a:	d4ef      	bmi.n	800a0ec <__smakebuf_r+0x18>
 800a10c:	f023 0303 	bic.w	r3, r3, #3
 800a110:	f043 0302 	orr.w	r3, r3, #2
 800a114:	81a3      	strh	r3, [r4, #12]
 800a116:	e7e3      	b.n	800a0e0 <__smakebuf_r+0xc>
 800a118:	4b0d      	ldr	r3, [pc, #52]	; (800a150 <__smakebuf_r+0x7c>)
 800a11a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	6020      	str	r0, [r4, #0]
 800a120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a124:	81a3      	strh	r3, [r4, #12]
 800a126:	9b00      	ldr	r3, [sp, #0]
 800a128:	6163      	str	r3, [r4, #20]
 800a12a:	9b01      	ldr	r3, [sp, #4]
 800a12c:	6120      	str	r0, [r4, #16]
 800a12e:	b15b      	cbz	r3, 800a148 <__smakebuf_r+0x74>
 800a130:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a134:	4630      	mov	r0, r6
 800a136:	f001 f8a7 	bl	800b288 <_isatty_r>
 800a13a:	b128      	cbz	r0, 800a148 <__smakebuf_r+0x74>
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	f023 0303 	bic.w	r3, r3, #3
 800a142:	f043 0301 	orr.w	r3, r3, #1
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	89a0      	ldrh	r0, [r4, #12]
 800a14a:	4305      	orrs	r5, r0
 800a14c:	81a5      	strh	r5, [r4, #12]
 800a14e:	e7cd      	b.n	800a0ec <__smakebuf_r+0x18>
 800a150:	080083d9 	.word	0x080083d9

0800a154 <__ascii_mbtowc>:
 800a154:	b082      	sub	sp, #8
 800a156:	b901      	cbnz	r1, 800a15a <__ascii_mbtowc+0x6>
 800a158:	a901      	add	r1, sp, #4
 800a15a:	b142      	cbz	r2, 800a16e <__ascii_mbtowc+0x1a>
 800a15c:	b14b      	cbz	r3, 800a172 <__ascii_mbtowc+0x1e>
 800a15e:	7813      	ldrb	r3, [r2, #0]
 800a160:	600b      	str	r3, [r1, #0]
 800a162:	7812      	ldrb	r2, [r2, #0]
 800a164:	1e10      	subs	r0, r2, #0
 800a166:	bf18      	it	ne
 800a168:	2001      	movne	r0, #1
 800a16a:	b002      	add	sp, #8
 800a16c:	4770      	bx	lr
 800a16e:	4610      	mov	r0, r2
 800a170:	e7fb      	b.n	800a16a <__ascii_mbtowc+0x16>
 800a172:	f06f 0001 	mvn.w	r0, #1
 800a176:	e7f8      	b.n	800a16a <__ascii_mbtowc+0x16>

0800a178 <__malloc_lock>:
 800a178:	4801      	ldr	r0, [pc, #4]	; (800a180 <__malloc_lock+0x8>)
 800a17a:	f7fe ba24 	b.w	80085c6 <__retarget_lock_acquire_recursive>
 800a17e:	bf00      	nop
 800a180:	200047ec 	.word	0x200047ec

0800a184 <__malloc_unlock>:
 800a184:	4801      	ldr	r0, [pc, #4]	; (800a18c <__malloc_unlock+0x8>)
 800a186:	f7fe ba1f 	b.w	80085c8 <__retarget_lock_release_recursive>
 800a18a:	bf00      	nop
 800a18c:	200047ec 	.word	0x200047ec

0800a190 <_Balloc>:
 800a190:	b570      	push	{r4, r5, r6, lr}
 800a192:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a194:	4604      	mov	r4, r0
 800a196:	460d      	mov	r5, r1
 800a198:	b976      	cbnz	r6, 800a1b8 <_Balloc+0x28>
 800a19a:	2010      	movs	r0, #16
 800a19c:	f001 f884 	bl	800b2a8 <malloc>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	6260      	str	r0, [r4, #36]	; 0x24
 800a1a4:	b920      	cbnz	r0, 800a1b0 <_Balloc+0x20>
 800a1a6:	4b18      	ldr	r3, [pc, #96]	; (800a208 <_Balloc+0x78>)
 800a1a8:	4818      	ldr	r0, [pc, #96]	; (800a20c <_Balloc+0x7c>)
 800a1aa:	2166      	movs	r1, #102	; 0x66
 800a1ac:	f001 f82a 	bl	800b204 <__assert_func>
 800a1b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1b4:	6006      	str	r6, [r0, #0]
 800a1b6:	60c6      	str	r6, [r0, #12]
 800a1b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a1ba:	68f3      	ldr	r3, [r6, #12]
 800a1bc:	b183      	cbz	r3, 800a1e0 <_Balloc+0x50>
 800a1be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1c6:	b9b8      	cbnz	r0, 800a1f8 <_Balloc+0x68>
 800a1c8:	2101      	movs	r1, #1
 800a1ca:	fa01 f605 	lsl.w	r6, r1, r5
 800a1ce:	1d72      	adds	r2, r6, #5
 800a1d0:	0092      	lsls	r2, r2, #2
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f000 fc9d 	bl	800ab12 <_calloc_r>
 800a1d8:	b160      	cbz	r0, 800a1f4 <_Balloc+0x64>
 800a1da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a1de:	e00e      	b.n	800a1fe <_Balloc+0x6e>
 800a1e0:	2221      	movs	r2, #33	; 0x21
 800a1e2:	2104      	movs	r1, #4
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f000 fc94 	bl	800ab12 <_calloc_r>
 800a1ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1ec:	60f0      	str	r0, [r6, #12]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1e4      	bne.n	800a1be <_Balloc+0x2e>
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	bd70      	pop	{r4, r5, r6, pc}
 800a1f8:	6802      	ldr	r2, [r0, #0]
 800a1fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a1fe:	2300      	movs	r3, #0
 800a200:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a204:	e7f7      	b.n	800a1f6 <_Balloc+0x66>
 800a206:	bf00      	nop
 800a208:	0800b78c 	.word	0x0800b78c
 800a20c:	0800b7a3 	.word	0x0800b7a3

0800a210 <_Bfree>:
 800a210:	b570      	push	{r4, r5, r6, lr}
 800a212:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a214:	4605      	mov	r5, r0
 800a216:	460c      	mov	r4, r1
 800a218:	b976      	cbnz	r6, 800a238 <_Bfree+0x28>
 800a21a:	2010      	movs	r0, #16
 800a21c:	f001 f844 	bl	800b2a8 <malloc>
 800a220:	4602      	mov	r2, r0
 800a222:	6268      	str	r0, [r5, #36]	; 0x24
 800a224:	b920      	cbnz	r0, 800a230 <_Bfree+0x20>
 800a226:	4b09      	ldr	r3, [pc, #36]	; (800a24c <_Bfree+0x3c>)
 800a228:	4809      	ldr	r0, [pc, #36]	; (800a250 <_Bfree+0x40>)
 800a22a:	218a      	movs	r1, #138	; 0x8a
 800a22c:	f000 ffea 	bl	800b204 <__assert_func>
 800a230:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a234:	6006      	str	r6, [r0, #0]
 800a236:	60c6      	str	r6, [r0, #12]
 800a238:	b13c      	cbz	r4, 800a24a <_Bfree+0x3a>
 800a23a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a23c:	6862      	ldr	r2, [r4, #4]
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a244:	6021      	str	r1, [r4, #0]
 800a246:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a24a:	bd70      	pop	{r4, r5, r6, pc}
 800a24c:	0800b78c 	.word	0x0800b78c
 800a250:	0800b7a3 	.word	0x0800b7a3

0800a254 <__multadd>:
 800a254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a258:	690d      	ldr	r5, [r1, #16]
 800a25a:	4607      	mov	r7, r0
 800a25c:	460c      	mov	r4, r1
 800a25e:	461e      	mov	r6, r3
 800a260:	f101 0c14 	add.w	ip, r1, #20
 800a264:	2000      	movs	r0, #0
 800a266:	f8dc 3000 	ldr.w	r3, [ip]
 800a26a:	b299      	uxth	r1, r3
 800a26c:	fb02 6101 	mla	r1, r2, r1, r6
 800a270:	0c1e      	lsrs	r6, r3, #16
 800a272:	0c0b      	lsrs	r3, r1, #16
 800a274:	fb02 3306 	mla	r3, r2, r6, r3
 800a278:	b289      	uxth	r1, r1
 800a27a:	3001      	adds	r0, #1
 800a27c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a280:	4285      	cmp	r5, r0
 800a282:	f84c 1b04 	str.w	r1, [ip], #4
 800a286:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a28a:	dcec      	bgt.n	800a266 <__multadd+0x12>
 800a28c:	b30e      	cbz	r6, 800a2d2 <__multadd+0x7e>
 800a28e:	68a3      	ldr	r3, [r4, #8]
 800a290:	42ab      	cmp	r3, r5
 800a292:	dc19      	bgt.n	800a2c8 <__multadd+0x74>
 800a294:	6861      	ldr	r1, [r4, #4]
 800a296:	4638      	mov	r0, r7
 800a298:	3101      	adds	r1, #1
 800a29a:	f7ff ff79 	bl	800a190 <_Balloc>
 800a29e:	4680      	mov	r8, r0
 800a2a0:	b928      	cbnz	r0, 800a2ae <__multadd+0x5a>
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	4b0c      	ldr	r3, [pc, #48]	; (800a2d8 <__multadd+0x84>)
 800a2a6:	480d      	ldr	r0, [pc, #52]	; (800a2dc <__multadd+0x88>)
 800a2a8:	21b5      	movs	r1, #181	; 0xb5
 800a2aa:	f000 ffab 	bl	800b204 <__assert_func>
 800a2ae:	6922      	ldr	r2, [r4, #16]
 800a2b0:	3202      	adds	r2, #2
 800a2b2:	f104 010c 	add.w	r1, r4, #12
 800a2b6:	0092      	lsls	r2, r2, #2
 800a2b8:	300c      	adds	r0, #12
 800a2ba:	f7fe f986 	bl	80085ca <memcpy>
 800a2be:	4621      	mov	r1, r4
 800a2c0:	4638      	mov	r0, r7
 800a2c2:	f7ff ffa5 	bl	800a210 <_Bfree>
 800a2c6:	4644      	mov	r4, r8
 800a2c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2cc:	3501      	adds	r5, #1
 800a2ce:	615e      	str	r6, [r3, #20]
 800a2d0:	6125      	str	r5, [r4, #16]
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2d8:	0800b700 	.word	0x0800b700
 800a2dc:	0800b7a3 	.word	0x0800b7a3

0800a2e0 <__s2b>:
 800a2e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2e4:	460c      	mov	r4, r1
 800a2e6:	4615      	mov	r5, r2
 800a2e8:	461f      	mov	r7, r3
 800a2ea:	2209      	movs	r2, #9
 800a2ec:	3308      	adds	r3, #8
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	db09      	blt.n	800a310 <__s2b+0x30>
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	f7ff ff47 	bl	800a190 <_Balloc>
 800a302:	b940      	cbnz	r0, 800a316 <__s2b+0x36>
 800a304:	4602      	mov	r2, r0
 800a306:	4b19      	ldr	r3, [pc, #100]	; (800a36c <__s2b+0x8c>)
 800a308:	4819      	ldr	r0, [pc, #100]	; (800a370 <__s2b+0x90>)
 800a30a:	21ce      	movs	r1, #206	; 0xce
 800a30c:	f000 ff7a 	bl	800b204 <__assert_func>
 800a310:	0052      	lsls	r2, r2, #1
 800a312:	3101      	adds	r1, #1
 800a314:	e7f0      	b.n	800a2f8 <__s2b+0x18>
 800a316:	9b08      	ldr	r3, [sp, #32]
 800a318:	6143      	str	r3, [r0, #20]
 800a31a:	2d09      	cmp	r5, #9
 800a31c:	f04f 0301 	mov.w	r3, #1
 800a320:	6103      	str	r3, [r0, #16]
 800a322:	dd16      	ble.n	800a352 <__s2b+0x72>
 800a324:	f104 0909 	add.w	r9, r4, #9
 800a328:	46c8      	mov	r8, r9
 800a32a:	442c      	add	r4, r5
 800a32c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a330:	4601      	mov	r1, r0
 800a332:	3b30      	subs	r3, #48	; 0x30
 800a334:	220a      	movs	r2, #10
 800a336:	4630      	mov	r0, r6
 800a338:	f7ff ff8c 	bl	800a254 <__multadd>
 800a33c:	45a0      	cmp	r8, r4
 800a33e:	d1f5      	bne.n	800a32c <__s2b+0x4c>
 800a340:	f1a5 0408 	sub.w	r4, r5, #8
 800a344:	444c      	add	r4, r9
 800a346:	1b2d      	subs	r5, r5, r4
 800a348:	1963      	adds	r3, r4, r5
 800a34a:	42bb      	cmp	r3, r7
 800a34c:	db04      	blt.n	800a358 <__s2b+0x78>
 800a34e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a352:	340a      	adds	r4, #10
 800a354:	2509      	movs	r5, #9
 800a356:	e7f6      	b.n	800a346 <__s2b+0x66>
 800a358:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a35c:	4601      	mov	r1, r0
 800a35e:	3b30      	subs	r3, #48	; 0x30
 800a360:	220a      	movs	r2, #10
 800a362:	4630      	mov	r0, r6
 800a364:	f7ff ff76 	bl	800a254 <__multadd>
 800a368:	e7ee      	b.n	800a348 <__s2b+0x68>
 800a36a:	bf00      	nop
 800a36c:	0800b700 	.word	0x0800b700
 800a370:	0800b7a3 	.word	0x0800b7a3

0800a374 <__hi0bits>:
 800a374:	0c03      	lsrs	r3, r0, #16
 800a376:	041b      	lsls	r3, r3, #16
 800a378:	b9d3      	cbnz	r3, 800a3b0 <__hi0bits+0x3c>
 800a37a:	0400      	lsls	r0, r0, #16
 800a37c:	2310      	movs	r3, #16
 800a37e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a382:	bf04      	itt	eq
 800a384:	0200      	lsleq	r0, r0, #8
 800a386:	3308      	addeq	r3, #8
 800a388:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a38c:	bf04      	itt	eq
 800a38e:	0100      	lsleq	r0, r0, #4
 800a390:	3304      	addeq	r3, #4
 800a392:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a396:	bf04      	itt	eq
 800a398:	0080      	lsleq	r0, r0, #2
 800a39a:	3302      	addeq	r3, #2
 800a39c:	2800      	cmp	r0, #0
 800a39e:	db05      	blt.n	800a3ac <__hi0bits+0x38>
 800a3a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a3a4:	f103 0301 	add.w	r3, r3, #1
 800a3a8:	bf08      	it	eq
 800a3aa:	2320      	moveq	r3, #32
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	4770      	bx	lr
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	e7e4      	b.n	800a37e <__hi0bits+0xa>

0800a3b4 <__lo0bits>:
 800a3b4:	6803      	ldr	r3, [r0, #0]
 800a3b6:	f013 0207 	ands.w	r2, r3, #7
 800a3ba:	4601      	mov	r1, r0
 800a3bc:	d00b      	beq.n	800a3d6 <__lo0bits+0x22>
 800a3be:	07da      	lsls	r2, r3, #31
 800a3c0:	d423      	bmi.n	800a40a <__lo0bits+0x56>
 800a3c2:	0798      	lsls	r0, r3, #30
 800a3c4:	bf49      	itett	mi
 800a3c6:	085b      	lsrmi	r3, r3, #1
 800a3c8:	089b      	lsrpl	r3, r3, #2
 800a3ca:	2001      	movmi	r0, #1
 800a3cc:	600b      	strmi	r3, [r1, #0]
 800a3ce:	bf5c      	itt	pl
 800a3d0:	600b      	strpl	r3, [r1, #0]
 800a3d2:	2002      	movpl	r0, #2
 800a3d4:	4770      	bx	lr
 800a3d6:	b298      	uxth	r0, r3
 800a3d8:	b9a8      	cbnz	r0, 800a406 <__lo0bits+0x52>
 800a3da:	0c1b      	lsrs	r3, r3, #16
 800a3dc:	2010      	movs	r0, #16
 800a3de:	b2da      	uxtb	r2, r3
 800a3e0:	b90a      	cbnz	r2, 800a3e6 <__lo0bits+0x32>
 800a3e2:	3008      	adds	r0, #8
 800a3e4:	0a1b      	lsrs	r3, r3, #8
 800a3e6:	071a      	lsls	r2, r3, #28
 800a3e8:	bf04      	itt	eq
 800a3ea:	091b      	lsreq	r3, r3, #4
 800a3ec:	3004      	addeq	r0, #4
 800a3ee:	079a      	lsls	r2, r3, #30
 800a3f0:	bf04      	itt	eq
 800a3f2:	089b      	lsreq	r3, r3, #2
 800a3f4:	3002      	addeq	r0, #2
 800a3f6:	07da      	lsls	r2, r3, #31
 800a3f8:	d403      	bmi.n	800a402 <__lo0bits+0x4e>
 800a3fa:	085b      	lsrs	r3, r3, #1
 800a3fc:	f100 0001 	add.w	r0, r0, #1
 800a400:	d005      	beq.n	800a40e <__lo0bits+0x5a>
 800a402:	600b      	str	r3, [r1, #0]
 800a404:	4770      	bx	lr
 800a406:	4610      	mov	r0, r2
 800a408:	e7e9      	b.n	800a3de <__lo0bits+0x2a>
 800a40a:	2000      	movs	r0, #0
 800a40c:	4770      	bx	lr
 800a40e:	2020      	movs	r0, #32
 800a410:	4770      	bx	lr
	...

0800a414 <__i2b>:
 800a414:	b510      	push	{r4, lr}
 800a416:	460c      	mov	r4, r1
 800a418:	2101      	movs	r1, #1
 800a41a:	f7ff feb9 	bl	800a190 <_Balloc>
 800a41e:	4602      	mov	r2, r0
 800a420:	b928      	cbnz	r0, 800a42e <__i2b+0x1a>
 800a422:	4b05      	ldr	r3, [pc, #20]	; (800a438 <__i2b+0x24>)
 800a424:	4805      	ldr	r0, [pc, #20]	; (800a43c <__i2b+0x28>)
 800a426:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a42a:	f000 feeb 	bl	800b204 <__assert_func>
 800a42e:	2301      	movs	r3, #1
 800a430:	6144      	str	r4, [r0, #20]
 800a432:	6103      	str	r3, [r0, #16]
 800a434:	bd10      	pop	{r4, pc}
 800a436:	bf00      	nop
 800a438:	0800b700 	.word	0x0800b700
 800a43c:	0800b7a3 	.word	0x0800b7a3

0800a440 <__multiply>:
 800a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a444:	4691      	mov	r9, r2
 800a446:	690a      	ldr	r2, [r1, #16]
 800a448:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	bfb8      	it	lt
 800a450:	460b      	movlt	r3, r1
 800a452:	460c      	mov	r4, r1
 800a454:	bfbc      	itt	lt
 800a456:	464c      	movlt	r4, r9
 800a458:	4699      	movlt	r9, r3
 800a45a:	6927      	ldr	r7, [r4, #16]
 800a45c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a460:	68a3      	ldr	r3, [r4, #8]
 800a462:	6861      	ldr	r1, [r4, #4]
 800a464:	eb07 060a 	add.w	r6, r7, sl
 800a468:	42b3      	cmp	r3, r6
 800a46a:	b085      	sub	sp, #20
 800a46c:	bfb8      	it	lt
 800a46e:	3101      	addlt	r1, #1
 800a470:	f7ff fe8e 	bl	800a190 <_Balloc>
 800a474:	b930      	cbnz	r0, 800a484 <__multiply+0x44>
 800a476:	4602      	mov	r2, r0
 800a478:	4b44      	ldr	r3, [pc, #272]	; (800a58c <__multiply+0x14c>)
 800a47a:	4845      	ldr	r0, [pc, #276]	; (800a590 <__multiply+0x150>)
 800a47c:	f240 115d 	movw	r1, #349	; 0x15d
 800a480:	f000 fec0 	bl	800b204 <__assert_func>
 800a484:	f100 0514 	add.w	r5, r0, #20
 800a488:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a48c:	462b      	mov	r3, r5
 800a48e:	2200      	movs	r2, #0
 800a490:	4543      	cmp	r3, r8
 800a492:	d321      	bcc.n	800a4d8 <__multiply+0x98>
 800a494:	f104 0314 	add.w	r3, r4, #20
 800a498:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a49c:	f109 0314 	add.w	r3, r9, #20
 800a4a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a4a4:	9202      	str	r2, [sp, #8]
 800a4a6:	1b3a      	subs	r2, r7, r4
 800a4a8:	3a15      	subs	r2, #21
 800a4aa:	f022 0203 	bic.w	r2, r2, #3
 800a4ae:	3204      	adds	r2, #4
 800a4b0:	f104 0115 	add.w	r1, r4, #21
 800a4b4:	428f      	cmp	r7, r1
 800a4b6:	bf38      	it	cc
 800a4b8:	2204      	movcc	r2, #4
 800a4ba:	9201      	str	r2, [sp, #4]
 800a4bc:	9a02      	ldr	r2, [sp, #8]
 800a4be:	9303      	str	r3, [sp, #12]
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d80c      	bhi.n	800a4de <__multiply+0x9e>
 800a4c4:	2e00      	cmp	r6, #0
 800a4c6:	dd03      	ble.n	800a4d0 <__multiply+0x90>
 800a4c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d05a      	beq.n	800a586 <__multiply+0x146>
 800a4d0:	6106      	str	r6, [r0, #16]
 800a4d2:	b005      	add	sp, #20
 800a4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d8:	f843 2b04 	str.w	r2, [r3], #4
 800a4dc:	e7d8      	b.n	800a490 <__multiply+0x50>
 800a4de:	f8b3 a000 	ldrh.w	sl, [r3]
 800a4e2:	f1ba 0f00 	cmp.w	sl, #0
 800a4e6:	d024      	beq.n	800a532 <__multiply+0xf2>
 800a4e8:	f104 0e14 	add.w	lr, r4, #20
 800a4ec:	46a9      	mov	r9, r5
 800a4ee:	f04f 0c00 	mov.w	ip, #0
 800a4f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a4f6:	f8d9 1000 	ldr.w	r1, [r9]
 800a4fa:	fa1f fb82 	uxth.w	fp, r2
 800a4fe:	b289      	uxth	r1, r1
 800a500:	fb0a 110b 	mla	r1, sl, fp, r1
 800a504:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a508:	f8d9 2000 	ldr.w	r2, [r9]
 800a50c:	4461      	add	r1, ip
 800a50e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a512:	fb0a c20b 	mla	r2, sl, fp, ip
 800a516:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a51a:	b289      	uxth	r1, r1
 800a51c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a520:	4577      	cmp	r7, lr
 800a522:	f849 1b04 	str.w	r1, [r9], #4
 800a526:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a52a:	d8e2      	bhi.n	800a4f2 <__multiply+0xb2>
 800a52c:	9a01      	ldr	r2, [sp, #4]
 800a52e:	f845 c002 	str.w	ip, [r5, r2]
 800a532:	9a03      	ldr	r2, [sp, #12]
 800a534:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a538:	3304      	adds	r3, #4
 800a53a:	f1b9 0f00 	cmp.w	r9, #0
 800a53e:	d020      	beq.n	800a582 <__multiply+0x142>
 800a540:	6829      	ldr	r1, [r5, #0]
 800a542:	f104 0c14 	add.w	ip, r4, #20
 800a546:	46ae      	mov	lr, r5
 800a548:	f04f 0a00 	mov.w	sl, #0
 800a54c:	f8bc b000 	ldrh.w	fp, [ip]
 800a550:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a554:	fb09 220b 	mla	r2, r9, fp, r2
 800a558:	4492      	add	sl, r2
 800a55a:	b289      	uxth	r1, r1
 800a55c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a560:	f84e 1b04 	str.w	r1, [lr], #4
 800a564:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a568:	f8be 1000 	ldrh.w	r1, [lr]
 800a56c:	0c12      	lsrs	r2, r2, #16
 800a56e:	fb09 1102 	mla	r1, r9, r2, r1
 800a572:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a576:	4567      	cmp	r7, ip
 800a578:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a57c:	d8e6      	bhi.n	800a54c <__multiply+0x10c>
 800a57e:	9a01      	ldr	r2, [sp, #4]
 800a580:	50a9      	str	r1, [r5, r2]
 800a582:	3504      	adds	r5, #4
 800a584:	e79a      	b.n	800a4bc <__multiply+0x7c>
 800a586:	3e01      	subs	r6, #1
 800a588:	e79c      	b.n	800a4c4 <__multiply+0x84>
 800a58a:	bf00      	nop
 800a58c:	0800b700 	.word	0x0800b700
 800a590:	0800b7a3 	.word	0x0800b7a3

0800a594 <__pow5mult>:
 800a594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a598:	4615      	mov	r5, r2
 800a59a:	f012 0203 	ands.w	r2, r2, #3
 800a59e:	4606      	mov	r6, r0
 800a5a0:	460f      	mov	r7, r1
 800a5a2:	d007      	beq.n	800a5b4 <__pow5mult+0x20>
 800a5a4:	4c25      	ldr	r4, [pc, #148]	; (800a63c <__pow5mult+0xa8>)
 800a5a6:	3a01      	subs	r2, #1
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5ae:	f7ff fe51 	bl	800a254 <__multadd>
 800a5b2:	4607      	mov	r7, r0
 800a5b4:	10ad      	asrs	r5, r5, #2
 800a5b6:	d03d      	beq.n	800a634 <__pow5mult+0xa0>
 800a5b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a5ba:	b97c      	cbnz	r4, 800a5dc <__pow5mult+0x48>
 800a5bc:	2010      	movs	r0, #16
 800a5be:	f000 fe73 	bl	800b2a8 <malloc>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	6270      	str	r0, [r6, #36]	; 0x24
 800a5c6:	b928      	cbnz	r0, 800a5d4 <__pow5mult+0x40>
 800a5c8:	4b1d      	ldr	r3, [pc, #116]	; (800a640 <__pow5mult+0xac>)
 800a5ca:	481e      	ldr	r0, [pc, #120]	; (800a644 <__pow5mult+0xb0>)
 800a5cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a5d0:	f000 fe18 	bl	800b204 <__assert_func>
 800a5d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5d8:	6004      	str	r4, [r0, #0]
 800a5da:	60c4      	str	r4, [r0, #12]
 800a5dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a5e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a5e4:	b94c      	cbnz	r4, 800a5fa <__pow5mult+0x66>
 800a5e6:	f240 2171 	movw	r1, #625	; 0x271
 800a5ea:	4630      	mov	r0, r6
 800a5ec:	f7ff ff12 	bl	800a414 <__i2b>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	6003      	str	r3, [r0, #0]
 800a5fa:	f04f 0900 	mov.w	r9, #0
 800a5fe:	07eb      	lsls	r3, r5, #31
 800a600:	d50a      	bpl.n	800a618 <__pow5mult+0x84>
 800a602:	4639      	mov	r1, r7
 800a604:	4622      	mov	r2, r4
 800a606:	4630      	mov	r0, r6
 800a608:	f7ff ff1a 	bl	800a440 <__multiply>
 800a60c:	4639      	mov	r1, r7
 800a60e:	4680      	mov	r8, r0
 800a610:	4630      	mov	r0, r6
 800a612:	f7ff fdfd 	bl	800a210 <_Bfree>
 800a616:	4647      	mov	r7, r8
 800a618:	106d      	asrs	r5, r5, #1
 800a61a:	d00b      	beq.n	800a634 <__pow5mult+0xa0>
 800a61c:	6820      	ldr	r0, [r4, #0]
 800a61e:	b938      	cbnz	r0, 800a630 <__pow5mult+0x9c>
 800a620:	4622      	mov	r2, r4
 800a622:	4621      	mov	r1, r4
 800a624:	4630      	mov	r0, r6
 800a626:	f7ff ff0b 	bl	800a440 <__multiply>
 800a62a:	6020      	str	r0, [r4, #0]
 800a62c:	f8c0 9000 	str.w	r9, [r0]
 800a630:	4604      	mov	r4, r0
 800a632:	e7e4      	b.n	800a5fe <__pow5mult+0x6a>
 800a634:	4638      	mov	r0, r7
 800a636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a63a:	bf00      	nop
 800a63c:	0800b8f0 	.word	0x0800b8f0
 800a640:	0800b78c 	.word	0x0800b78c
 800a644:	0800b7a3 	.word	0x0800b7a3

0800a648 <__lshift>:
 800a648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a64c:	460c      	mov	r4, r1
 800a64e:	6849      	ldr	r1, [r1, #4]
 800a650:	6923      	ldr	r3, [r4, #16]
 800a652:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a656:	68a3      	ldr	r3, [r4, #8]
 800a658:	4607      	mov	r7, r0
 800a65a:	4691      	mov	r9, r2
 800a65c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a660:	f108 0601 	add.w	r6, r8, #1
 800a664:	42b3      	cmp	r3, r6
 800a666:	db0b      	blt.n	800a680 <__lshift+0x38>
 800a668:	4638      	mov	r0, r7
 800a66a:	f7ff fd91 	bl	800a190 <_Balloc>
 800a66e:	4605      	mov	r5, r0
 800a670:	b948      	cbnz	r0, 800a686 <__lshift+0x3e>
 800a672:	4602      	mov	r2, r0
 800a674:	4b2a      	ldr	r3, [pc, #168]	; (800a720 <__lshift+0xd8>)
 800a676:	482b      	ldr	r0, [pc, #172]	; (800a724 <__lshift+0xdc>)
 800a678:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a67c:	f000 fdc2 	bl	800b204 <__assert_func>
 800a680:	3101      	adds	r1, #1
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	e7ee      	b.n	800a664 <__lshift+0x1c>
 800a686:	2300      	movs	r3, #0
 800a688:	f100 0114 	add.w	r1, r0, #20
 800a68c:	f100 0210 	add.w	r2, r0, #16
 800a690:	4618      	mov	r0, r3
 800a692:	4553      	cmp	r3, sl
 800a694:	db37      	blt.n	800a706 <__lshift+0xbe>
 800a696:	6920      	ldr	r0, [r4, #16]
 800a698:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a69c:	f104 0314 	add.w	r3, r4, #20
 800a6a0:	f019 091f 	ands.w	r9, r9, #31
 800a6a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a6ac:	d02f      	beq.n	800a70e <__lshift+0xc6>
 800a6ae:	f1c9 0e20 	rsb	lr, r9, #32
 800a6b2:	468a      	mov	sl, r1
 800a6b4:	f04f 0c00 	mov.w	ip, #0
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	fa02 f209 	lsl.w	r2, r2, r9
 800a6be:	ea42 020c 	orr.w	r2, r2, ip
 800a6c2:	f84a 2b04 	str.w	r2, [sl], #4
 800a6c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6ca:	4298      	cmp	r0, r3
 800a6cc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a6d0:	d8f2      	bhi.n	800a6b8 <__lshift+0x70>
 800a6d2:	1b03      	subs	r3, r0, r4
 800a6d4:	3b15      	subs	r3, #21
 800a6d6:	f023 0303 	bic.w	r3, r3, #3
 800a6da:	3304      	adds	r3, #4
 800a6dc:	f104 0215 	add.w	r2, r4, #21
 800a6e0:	4290      	cmp	r0, r2
 800a6e2:	bf38      	it	cc
 800a6e4:	2304      	movcc	r3, #4
 800a6e6:	f841 c003 	str.w	ip, [r1, r3]
 800a6ea:	f1bc 0f00 	cmp.w	ip, #0
 800a6ee:	d001      	beq.n	800a6f4 <__lshift+0xac>
 800a6f0:	f108 0602 	add.w	r6, r8, #2
 800a6f4:	3e01      	subs	r6, #1
 800a6f6:	4638      	mov	r0, r7
 800a6f8:	612e      	str	r6, [r5, #16]
 800a6fa:	4621      	mov	r1, r4
 800a6fc:	f7ff fd88 	bl	800a210 <_Bfree>
 800a700:	4628      	mov	r0, r5
 800a702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a706:	f842 0f04 	str.w	r0, [r2, #4]!
 800a70a:	3301      	adds	r3, #1
 800a70c:	e7c1      	b.n	800a692 <__lshift+0x4a>
 800a70e:	3904      	subs	r1, #4
 800a710:	f853 2b04 	ldr.w	r2, [r3], #4
 800a714:	f841 2f04 	str.w	r2, [r1, #4]!
 800a718:	4298      	cmp	r0, r3
 800a71a:	d8f9      	bhi.n	800a710 <__lshift+0xc8>
 800a71c:	e7ea      	b.n	800a6f4 <__lshift+0xac>
 800a71e:	bf00      	nop
 800a720:	0800b700 	.word	0x0800b700
 800a724:	0800b7a3 	.word	0x0800b7a3

0800a728 <__mcmp>:
 800a728:	b530      	push	{r4, r5, lr}
 800a72a:	6902      	ldr	r2, [r0, #16]
 800a72c:	690c      	ldr	r4, [r1, #16]
 800a72e:	1b12      	subs	r2, r2, r4
 800a730:	d10e      	bne.n	800a750 <__mcmp+0x28>
 800a732:	f100 0314 	add.w	r3, r0, #20
 800a736:	3114      	adds	r1, #20
 800a738:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a73c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a740:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a744:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a748:	42a5      	cmp	r5, r4
 800a74a:	d003      	beq.n	800a754 <__mcmp+0x2c>
 800a74c:	d305      	bcc.n	800a75a <__mcmp+0x32>
 800a74e:	2201      	movs	r2, #1
 800a750:	4610      	mov	r0, r2
 800a752:	bd30      	pop	{r4, r5, pc}
 800a754:	4283      	cmp	r3, r0
 800a756:	d3f3      	bcc.n	800a740 <__mcmp+0x18>
 800a758:	e7fa      	b.n	800a750 <__mcmp+0x28>
 800a75a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a75e:	e7f7      	b.n	800a750 <__mcmp+0x28>

0800a760 <__mdiff>:
 800a760:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	460c      	mov	r4, r1
 800a766:	4606      	mov	r6, r0
 800a768:	4611      	mov	r1, r2
 800a76a:	4620      	mov	r0, r4
 800a76c:	4690      	mov	r8, r2
 800a76e:	f7ff ffdb 	bl	800a728 <__mcmp>
 800a772:	1e05      	subs	r5, r0, #0
 800a774:	d110      	bne.n	800a798 <__mdiff+0x38>
 800a776:	4629      	mov	r1, r5
 800a778:	4630      	mov	r0, r6
 800a77a:	f7ff fd09 	bl	800a190 <_Balloc>
 800a77e:	b930      	cbnz	r0, 800a78e <__mdiff+0x2e>
 800a780:	4b3a      	ldr	r3, [pc, #232]	; (800a86c <__mdiff+0x10c>)
 800a782:	4602      	mov	r2, r0
 800a784:	f240 2132 	movw	r1, #562	; 0x232
 800a788:	4839      	ldr	r0, [pc, #228]	; (800a870 <__mdiff+0x110>)
 800a78a:	f000 fd3b 	bl	800b204 <__assert_func>
 800a78e:	2301      	movs	r3, #1
 800a790:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a794:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a798:	bfa4      	itt	ge
 800a79a:	4643      	movge	r3, r8
 800a79c:	46a0      	movge	r8, r4
 800a79e:	4630      	mov	r0, r6
 800a7a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a7a4:	bfa6      	itte	ge
 800a7a6:	461c      	movge	r4, r3
 800a7a8:	2500      	movge	r5, #0
 800a7aa:	2501      	movlt	r5, #1
 800a7ac:	f7ff fcf0 	bl	800a190 <_Balloc>
 800a7b0:	b920      	cbnz	r0, 800a7bc <__mdiff+0x5c>
 800a7b2:	4b2e      	ldr	r3, [pc, #184]	; (800a86c <__mdiff+0x10c>)
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a7ba:	e7e5      	b.n	800a788 <__mdiff+0x28>
 800a7bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a7c0:	6926      	ldr	r6, [r4, #16]
 800a7c2:	60c5      	str	r5, [r0, #12]
 800a7c4:	f104 0914 	add.w	r9, r4, #20
 800a7c8:	f108 0514 	add.w	r5, r8, #20
 800a7cc:	f100 0e14 	add.w	lr, r0, #20
 800a7d0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a7d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a7d8:	f108 0210 	add.w	r2, r8, #16
 800a7dc:	46f2      	mov	sl, lr
 800a7de:	2100      	movs	r1, #0
 800a7e0:	f859 3b04 	ldr.w	r3, [r9], #4
 800a7e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a7e8:	fa1f f883 	uxth.w	r8, r3
 800a7ec:	fa11 f18b 	uxtah	r1, r1, fp
 800a7f0:	0c1b      	lsrs	r3, r3, #16
 800a7f2:	eba1 0808 	sub.w	r8, r1, r8
 800a7f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a7fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a7fe:	fa1f f888 	uxth.w	r8, r8
 800a802:	1419      	asrs	r1, r3, #16
 800a804:	454e      	cmp	r6, r9
 800a806:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a80a:	f84a 3b04 	str.w	r3, [sl], #4
 800a80e:	d8e7      	bhi.n	800a7e0 <__mdiff+0x80>
 800a810:	1b33      	subs	r3, r6, r4
 800a812:	3b15      	subs	r3, #21
 800a814:	f023 0303 	bic.w	r3, r3, #3
 800a818:	3304      	adds	r3, #4
 800a81a:	3415      	adds	r4, #21
 800a81c:	42a6      	cmp	r6, r4
 800a81e:	bf38      	it	cc
 800a820:	2304      	movcc	r3, #4
 800a822:	441d      	add	r5, r3
 800a824:	4473      	add	r3, lr
 800a826:	469e      	mov	lr, r3
 800a828:	462e      	mov	r6, r5
 800a82a:	4566      	cmp	r6, ip
 800a82c:	d30e      	bcc.n	800a84c <__mdiff+0xec>
 800a82e:	f10c 0203 	add.w	r2, ip, #3
 800a832:	1b52      	subs	r2, r2, r5
 800a834:	f022 0203 	bic.w	r2, r2, #3
 800a838:	3d03      	subs	r5, #3
 800a83a:	45ac      	cmp	ip, r5
 800a83c:	bf38      	it	cc
 800a83e:	2200      	movcc	r2, #0
 800a840:	441a      	add	r2, r3
 800a842:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a846:	b17b      	cbz	r3, 800a868 <__mdiff+0x108>
 800a848:	6107      	str	r7, [r0, #16]
 800a84a:	e7a3      	b.n	800a794 <__mdiff+0x34>
 800a84c:	f856 8b04 	ldr.w	r8, [r6], #4
 800a850:	fa11 f288 	uxtah	r2, r1, r8
 800a854:	1414      	asrs	r4, r2, #16
 800a856:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a85a:	b292      	uxth	r2, r2
 800a85c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a860:	f84e 2b04 	str.w	r2, [lr], #4
 800a864:	1421      	asrs	r1, r4, #16
 800a866:	e7e0      	b.n	800a82a <__mdiff+0xca>
 800a868:	3f01      	subs	r7, #1
 800a86a:	e7ea      	b.n	800a842 <__mdiff+0xe2>
 800a86c:	0800b700 	.word	0x0800b700
 800a870:	0800b7a3 	.word	0x0800b7a3

0800a874 <__ulp>:
 800a874:	b082      	sub	sp, #8
 800a876:	ed8d 0b00 	vstr	d0, [sp]
 800a87a:	9b01      	ldr	r3, [sp, #4]
 800a87c:	4912      	ldr	r1, [pc, #72]	; (800a8c8 <__ulp+0x54>)
 800a87e:	4019      	ands	r1, r3
 800a880:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a884:	2900      	cmp	r1, #0
 800a886:	dd05      	ble.n	800a894 <__ulp+0x20>
 800a888:	2200      	movs	r2, #0
 800a88a:	460b      	mov	r3, r1
 800a88c:	ec43 2b10 	vmov	d0, r2, r3
 800a890:	b002      	add	sp, #8
 800a892:	4770      	bx	lr
 800a894:	4249      	negs	r1, r1
 800a896:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a89a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a89e:	f04f 0200 	mov.w	r2, #0
 800a8a2:	f04f 0300 	mov.w	r3, #0
 800a8a6:	da04      	bge.n	800a8b2 <__ulp+0x3e>
 800a8a8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a8ac:	fa41 f300 	asr.w	r3, r1, r0
 800a8b0:	e7ec      	b.n	800a88c <__ulp+0x18>
 800a8b2:	f1a0 0114 	sub.w	r1, r0, #20
 800a8b6:	291e      	cmp	r1, #30
 800a8b8:	bfda      	itte	le
 800a8ba:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a8be:	fa20 f101 	lsrle.w	r1, r0, r1
 800a8c2:	2101      	movgt	r1, #1
 800a8c4:	460a      	mov	r2, r1
 800a8c6:	e7e1      	b.n	800a88c <__ulp+0x18>
 800a8c8:	7ff00000 	.word	0x7ff00000

0800a8cc <__b2d>:
 800a8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ce:	6905      	ldr	r5, [r0, #16]
 800a8d0:	f100 0714 	add.w	r7, r0, #20
 800a8d4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a8d8:	1f2e      	subs	r6, r5, #4
 800a8da:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a8de:	4620      	mov	r0, r4
 800a8e0:	f7ff fd48 	bl	800a374 <__hi0bits>
 800a8e4:	f1c0 0320 	rsb	r3, r0, #32
 800a8e8:	280a      	cmp	r0, #10
 800a8ea:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a968 <__b2d+0x9c>
 800a8ee:	600b      	str	r3, [r1, #0]
 800a8f0:	dc14      	bgt.n	800a91c <__b2d+0x50>
 800a8f2:	f1c0 0e0b 	rsb	lr, r0, #11
 800a8f6:	fa24 f10e 	lsr.w	r1, r4, lr
 800a8fa:	42b7      	cmp	r7, r6
 800a8fc:	ea41 030c 	orr.w	r3, r1, ip
 800a900:	bf34      	ite	cc
 800a902:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a906:	2100      	movcs	r1, #0
 800a908:	3015      	adds	r0, #21
 800a90a:	fa04 f000 	lsl.w	r0, r4, r0
 800a90e:	fa21 f10e 	lsr.w	r1, r1, lr
 800a912:	ea40 0201 	orr.w	r2, r0, r1
 800a916:	ec43 2b10 	vmov	d0, r2, r3
 800a91a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a91c:	42b7      	cmp	r7, r6
 800a91e:	bf3a      	itte	cc
 800a920:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a924:	f1a5 0608 	subcc.w	r6, r5, #8
 800a928:	2100      	movcs	r1, #0
 800a92a:	380b      	subs	r0, #11
 800a92c:	d017      	beq.n	800a95e <__b2d+0x92>
 800a92e:	f1c0 0c20 	rsb	ip, r0, #32
 800a932:	fa04 f500 	lsl.w	r5, r4, r0
 800a936:	42be      	cmp	r6, r7
 800a938:	fa21 f40c 	lsr.w	r4, r1, ip
 800a93c:	ea45 0504 	orr.w	r5, r5, r4
 800a940:	bf8c      	ite	hi
 800a942:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a946:	2400      	movls	r4, #0
 800a948:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a94c:	fa01 f000 	lsl.w	r0, r1, r0
 800a950:	fa24 f40c 	lsr.w	r4, r4, ip
 800a954:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a958:	ea40 0204 	orr.w	r2, r0, r4
 800a95c:	e7db      	b.n	800a916 <__b2d+0x4a>
 800a95e:	ea44 030c 	orr.w	r3, r4, ip
 800a962:	460a      	mov	r2, r1
 800a964:	e7d7      	b.n	800a916 <__b2d+0x4a>
 800a966:	bf00      	nop
 800a968:	3ff00000 	.word	0x3ff00000

0800a96c <__d2b>:
 800a96c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a970:	4689      	mov	r9, r1
 800a972:	2101      	movs	r1, #1
 800a974:	ec57 6b10 	vmov	r6, r7, d0
 800a978:	4690      	mov	r8, r2
 800a97a:	f7ff fc09 	bl	800a190 <_Balloc>
 800a97e:	4604      	mov	r4, r0
 800a980:	b930      	cbnz	r0, 800a990 <__d2b+0x24>
 800a982:	4602      	mov	r2, r0
 800a984:	4b25      	ldr	r3, [pc, #148]	; (800aa1c <__d2b+0xb0>)
 800a986:	4826      	ldr	r0, [pc, #152]	; (800aa20 <__d2b+0xb4>)
 800a988:	f240 310a 	movw	r1, #778	; 0x30a
 800a98c:	f000 fc3a 	bl	800b204 <__assert_func>
 800a990:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a994:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a998:	bb35      	cbnz	r5, 800a9e8 <__d2b+0x7c>
 800a99a:	2e00      	cmp	r6, #0
 800a99c:	9301      	str	r3, [sp, #4]
 800a99e:	d028      	beq.n	800a9f2 <__d2b+0x86>
 800a9a0:	4668      	mov	r0, sp
 800a9a2:	9600      	str	r6, [sp, #0]
 800a9a4:	f7ff fd06 	bl	800a3b4 <__lo0bits>
 800a9a8:	9900      	ldr	r1, [sp, #0]
 800a9aa:	b300      	cbz	r0, 800a9ee <__d2b+0x82>
 800a9ac:	9a01      	ldr	r2, [sp, #4]
 800a9ae:	f1c0 0320 	rsb	r3, r0, #32
 800a9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b6:	430b      	orrs	r3, r1
 800a9b8:	40c2      	lsrs	r2, r0
 800a9ba:	6163      	str	r3, [r4, #20]
 800a9bc:	9201      	str	r2, [sp, #4]
 800a9be:	9b01      	ldr	r3, [sp, #4]
 800a9c0:	61a3      	str	r3, [r4, #24]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	bf14      	ite	ne
 800a9c6:	2202      	movne	r2, #2
 800a9c8:	2201      	moveq	r2, #1
 800a9ca:	6122      	str	r2, [r4, #16]
 800a9cc:	b1d5      	cbz	r5, 800aa04 <__d2b+0x98>
 800a9ce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9d2:	4405      	add	r5, r0
 800a9d4:	f8c9 5000 	str.w	r5, [r9]
 800a9d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9dc:	f8c8 0000 	str.w	r0, [r8]
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	b003      	add	sp, #12
 800a9e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9ec:	e7d5      	b.n	800a99a <__d2b+0x2e>
 800a9ee:	6161      	str	r1, [r4, #20]
 800a9f0:	e7e5      	b.n	800a9be <__d2b+0x52>
 800a9f2:	a801      	add	r0, sp, #4
 800a9f4:	f7ff fcde 	bl	800a3b4 <__lo0bits>
 800a9f8:	9b01      	ldr	r3, [sp, #4]
 800a9fa:	6163      	str	r3, [r4, #20]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	6122      	str	r2, [r4, #16]
 800aa00:	3020      	adds	r0, #32
 800aa02:	e7e3      	b.n	800a9cc <__d2b+0x60>
 800aa04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa0c:	f8c9 0000 	str.w	r0, [r9]
 800aa10:	6918      	ldr	r0, [r3, #16]
 800aa12:	f7ff fcaf 	bl	800a374 <__hi0bits>
 800aa16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa1a:	e7df      	b.n	800a9dc <__d2b+0x70>
 800aa1c:	0800b700 	.word	0x0800b700
 800aa20:	0800b7a3 	.word	0x0800b7a3

0800aa24 <__ratio>:
 800aa24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa28:	4688      	mov	r8, r1
 800aa2a:	4669      	mov	r1, sp
 800aa2c:	4681      	mov	r9, r0
 800aa2e:	f7ff ff4d 	bl	800a8cc <__b2d>
 800aa32:	a901      	add	r1, sp, #4
 800aa34:	4640      	mov	r0, r8
 800aa36:	ec55 4b10 	vmov	r4, r5, d0
 800aa3a:	f7ff ff47 	bl	800a8cc <__b2d>
 800aa3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa42:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800aa46:	eba3 0c02 	sub.w	ip, r3, r2
 800aa4a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aa4e:	1a9b      	subs	r3, r3, r2
 800aa50:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800aa54:	ec51 0b10 	vmov	r0, r1, d0
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	bfd6      	itet	le
 800aa5c:	460a      	movle	r2, r1
 800aa5e:	462a      	movgt	r2, r5
 800aa60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa64:	468b      	mov	fp, r1
 800aa66:	462f      	mov	r7, r5
 800aa68:	bfd4      	ite	le
 800aa6a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800aa6e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800aa72:	4620      	mov	r0, r4
 800aa74:	ee10 2a10 	vmov	r2, s0
 800aa78:	465b      	mov	r3, fp
 800aa7a:	4639      	mov	r1, r7
 800aa7c:	f7f5 feee 	bl	800085c <__aeabi_ddiv>
 800aa80:	ec41 0b10 	vmov	d0, r0, r1
 800aa84:	b003      	add	sp, #12
 800aa86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa8a <__copybits>:
 800aa8a:	3901      	subs	r1, #1
 800aa8c:	b570      	push	{r4, r5, r6, lr}
 800aa8e:	1149      	asrs	r1, r1, #5
 800aa90:	6914      	ldr	r4, [r2, #16]
 800aa92:	3101      	adds	r1, #1
 800aa94:	f102 0314 	add.w	r3, r2, #20
 800aa98:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aa9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aaa0:	1f05      	subs	r5, r0, #4
 800aaa2:	42a3      	cmp	r3, r4
 800aaa4:	d30c      	bcc.n	800aac0 <__copybits+0x36>
 800aaa6:	1aa3      	subs	r3, r4, r2
 800aaa8:	3b11      	subs	r3, #17
 800aaaa:	f023 0303 	bic.w	r3, r3, #3
 800aaae:	3211      	adds	r2, #17
 800aab0:	42a2      	cmp	r2, r4
 800aab2:	bf88      	it	hi
 800aab4:	2300      	movhi	r3, #0
 800aab6:	4418      	add	r0, r3
 800aab8:	2300      	movs	r3, #0
 800aaba:	4288      	cmp	r0, r1
 800aabc:	d305      	bcc.n	800aaca <__copybits+0x40>
 800aabe:	bd70      	pop	{r4, r5, r6, pc}
 800aac0:	f853 6b04 	ldr.w	r6, [r3], #4
 800aac4:	f845 6f04 	str.w	r6, [r5, #4]!
 800aac8:	e7eb      	b.n	800aaa2 <__copybits+0x18>
 800aaca:	f840 3b04 	str.w	r3, [r0], #4
 800aace:	e7f4      	b.n	800aaba <__copybits+0x30>

0800aad0 <__any_on>:
 800aad0:	f100 0214 	add.w	r2, r0, #20
 800aad4:	6900      	ldr	r0, [r0, #16]
 800aad6:	114b      	asrs	r3, r1, #5
 800aad8:	4298      	cmp	r0, r3
 800aada:	b510      	push	{r4, lr}
 800aadc:	db11      	blt.n	800ab02 <__any_on+0x32>
 800aade:	dd0a      	ble.n	800aaf6 <__any_on+0x26>
 800aae0:	f011 011f 	ands.w	r1, r1, #31
 800aae4:	d007      	beq.n	800aaf6 <__any_on+0x26>
 800aae6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aaea:	fa24 f001 	lsr.w	r0, r4, r1
 800aaee:	fa00 f101 	lsl.w	r1, r0, r1
 800aaf2:	428c      	cmp	r4, r1
 800aaf4:	d10b      	bne.n	800ab0e <__any_on+0x3e>
 800aaf6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d803      	bhi.n	800ab06 <__any_on+0x36>
 800aafe:	2000      	movs	r0, #0
 800ab00:	bd10      	pop	{r4, pc}
 800ab02:	4603      	mov	r3, r0
 800ab04:	e7f7      	b.n	800aaf6 <__any_on+0x26>
 800ab06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab0a:	2900      	cmp	r1, #0
 800ab0c:	d0f5      	beq.n	800aafa <__any_on+0x2a>
 800ab0e:	2001      	movs	r0, #1
 800ab10:	e7f6      	b.n	800ab00 <__any_on+0x30>

0800ab12 <_calloc_r>:
 800ab12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab14:	fba1 2402 	umull	r2, r4, r1, r2
 800ab18:	b94c      	cbnz	r4, 800ab2e <_calloc_r+0x1c>
 800ab1a:	4611      	mov	r1, r2
 800ab1c:	9201      	str	r2, [sp, #4]
 800ab1e:	f7fd fd8b 	bl	8008638 <_malloc_r>
 800ab22:	9a01      	ldr	r2, [sp, #4]
 800ab24:	4605      	mov	r5, r0
 800ab26:	b930      	cbnz	r0, 800ab36 <_calloc_r+0x24>
 800ab28:	4628      	mov	r0, r5
 800ab2a:	b003      	add	sp, #12
 800ab2c:	bd30      	pop	{r4, r5, pc}
 800ab2e:	220c      	movs	r2, #12
 800ab30:	6002      	str	r2, [r0, #0]
 800ab32:	2500      	movs	r5, #0
 800ab34:	e7f8      	b.n	800ab28 <_calloc_r+0x16>
 800ab36:	4621      	mov	r1, r4
 800ab38:	f7fd fd55 	bl	80085e6 <memset>
 800ab3c:	e7f4      	b.n	800ab28 <_calloc_r+0x16>
	...

0800ab40 <_free_r>:
 800ab40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab42:	2900      	cmp	r1, #0
 800ab44:	d044      	beq.n	800abd0 <_free_r+0x90>
 800ab46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab4a:	9001      	str	r0, [sp, #4]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	f1a1 0404 	sub.w	r4, r1, #4
 800ab52:	bfb8      	it	lt
 800ab54:	18e4      	addlt	r4, r4, r3
 800ab56:	f7ff fb0f 	bl	800a178 <__malloc_lock>
 800ab5a:	4a1e      	ldr	r2, [pc, #120]	; (800abd4 <_free_r+0x94>)
 800ab5c:	9801      	ldr	r0, [sp, #4]
 800ab5e:	6813      	ldr	r3, [r2, #0]
 800ab60:	b933      	cbnz	r3, 800ab70 <_free_r+0x30>
 800ab62:	6063      	str	r3, [r4, #4]
 800ab64:	6014      	str	r4, [r2, #0]
 800ab66:	b003      	add	sp, #12
 800ab68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab6c:	f7ff bb0a 	b.w	800a184 <__malloc_unlock>
 800ab70:	42a3      	cmp	r3, r4
 800ab72:	d908      	bls.n	800ab86 <_free_r+0x46>
 800ab74:	6825      	ldr	r5, [r4, #0]
 800ab76:	1961      	adds	r1, r4, r5
 800ab78:	428b      	cmp	r3, r1
 800ab7a:	bf01      	itttt	eq
 800ab7c:	6819      	ldreq	r1, [r3, #0]
 800ab7e:	685b      	ldreq	r3, [r3, #4]
 800ab80:	1949      	addeq	r1, r1, r5
 800ab82:	6021      	streq	r1, [r4, #0]
 800ab84:	e7ed      	b.n	800ab62 <_free_r+0x22>
 800ab86:	461a      	mov	r2, r3
 800ab88:	685b      	ldr	r3, [r3, #4]
 800ab8a:	b10b      	cbz	r3, 800ab90 <_free_r+0x50>
 800ab8c:	42a3      	cmp	r3, r4
 800ab8e:	d9fa      	bls.n	800ab86 <_free_r+0x46>
 800ab90:	6811      	ldr	r1, [r2, #0]
 800ab92:	1855      	adds	r5, r2, r1
 800ab94:	42a5      	cmp	r5, r4
 800ab96:	d10b      	bne.n	800abb0 <_free_r+0x70>
 800ab98:	6824      	ldr	r4, [r4, #0]
 800ab9a:	4421      	add	r1, r4
 800ab9c:	1854      	adds	r4, r2, r1
 800ab9e:	42a3      	cmp	r3, r4
 800aba0:	6011      	str	r1, [r2, #0]
 800aba2:	d1e0      	bne.n	800ab66 <_free_r+0x26>
 800aba4:	681c      	ldr	r4, [r3, #0]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	6053      	str	r3, [r2, #4]
 800abaa:	4421      	add	r1, r4
 800abac:	6011      	str	r1, [r2, #0]
 800abae:	e7da      	b.n	800ab66 <_free_r+0x26>
 800abb0:	d902      	bls.n	800abb8 <_free_r+0x78>
 800abb2:	230c      	movs	r3, #12
 800abb4:	6003      	str	r3, [r0, #0]
 800abb6:	e7d6      	b.n	800ab66 <_free_r+0x26>
 800abb8:	6825      	ldr	r5, [r4, #0]
 800abba:	1961      	adds	r1, r4, r5
 800abbc:	428b      	cmp	r3, r1
 800abbe:	bf04      	itt	eq
 800abc0:	6819      	ldreq	r1, [r3, #0]
 800abc2:	685b      	ldreq	r3, [r3, #4]
 800abc4:	6063      	str	r3, [r4, #4]
 800abc6:	bf04      	itt	eq
 800abc8:	1949      	addeq	r1, r1, r5
 800abca:	6021      	streq	r1, [r4, #0]
 800abcc:	6054      	str	r4, [r2, #4]
 800abce:	e7ca      	b.n	800ab66 <_free_r+0x26>
 800abd0:	b003      	add	sp, #12
 800abd2:	bd30      	pop	{r4, r5, pc}
 800abd4:	200047f0 	.word	0x200047f0

0800abd8 <__sfputc_r>:
 800abd8:	6893      	ldr	r3, [r2, #8]
 800abda:	3b01      	subs	r3, #1
 800abdc:	2b00      	cmp	r3, #0
 800abde:	b410      	push	{r4}
 800abe0:	6093      	str	r3, [r2, #8]
 800abe2:	da08      	bge.n	800abf6 <__sfputc_r+0x1e>
 800abe4:	6994      	ldr	r4, [r2, #24]
 800abe6:	42a3      	cmp	r3, r4
 800abe8:	db01      	blt.n	800abee <__sfputc_r+0x16>
 800abea:	290a      	cmp	r1, #10
 800abec:	d103      	bne.n	800abf6 <__sfputc_r+0x1e>
 800abee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abf2:	f7fe bd23 	b.w	800963c <__swbuf_r>
 800abf6:	6813      	ldr	r3, [r2, #0]
 800abf8:	1c58      	adds	r0, r3, #1
 800abfa:	6010      	str	r0, [r2, #0]
 800abfc:	7019      	strb	r1, [r3, #0]
 800abfe:	4608      	mov	r0, r1
 800ac00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac04:	4770      	bx	lr

0800ac06 <__sfputs_r>:
 800ac06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac08:	4606      	mov	r6, r0
 800ac0a:	460f      	mov	r7, r1
 800ac0c:	4614      	mov	r4, r2
 800ac0e:	18d5      	adds	r5, r2, r3
 800ac10:	42ac      	cmp	r4, r5
 800ac12:	d101      	bne.n	800ac18 <__sfputs_r+0x12>
 800ac14:	2000      	movs	r0, #0
 800ac16:	e007      	b.n	800ac28 <__sfputs_r+0x22>
 800ac18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac1c:	463a      	mov	r2, r7
 800ac1e:	4630      	mov	r0, r6
 800ac20:	f7ff ffda 	bl	800abd8 <__sfputc_r>
 800ac24:	1c43      	adds	r3, r0, #1
 800ac26:	d1f3      	bne.n	800ac10 <__sfputs_r+0xa>
 800ac28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac2c <_vfiprintf_r>:
 800ac2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac30:	460d      	mov	r5, r1
 800ac32:	b09d      	sub	sp, #116	; 0x74
 800ac34:	4614      	mov	r4, r2
 800ac36:	4698      	mov	r8, r3
 800ac38:	4606      	mov	r6, r0
 800ac3a:	b118      	cbz	r0, 800ac44 <_vfiprintf_r+0x18>
 800ac3c:	6983      	ldr	r3, [r0, #24]
 800ac3e:	b90b      	cbnz	r3, 800ac44 <_vfiprintf_r+0x18>
 800ac40:	f7fd fbfe 	bl	8008440 <__sinit>
 800ac44:	4b89      	ldr	r3, [pc, #548]	; (800ae6c <_vfiprintf_r+0x240>)
 800ac46:	429d      	cmp	r5, r3
 800ac48:	d11b      	bne.n	800ac82 <_vfiprintf_r+0x56>
 800ac4a:	6875      	ldr	r5, [r6, #4]
 800ac4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac4e:	07d9      	lsls	r1, r3, #31
 800ac50:	d405      	bmi.n	800ac5e <_vfiprintf_r+0x32>
 800ac52:	89ab      	ldrh	r3, [r5, #12]
 800ac54:	059a      	lsls	r2, r3, #22
 800ac56:	d402      	bmi.n	800ac5e <_vfiprintf_r+0x32>
 800ac58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac5a:	f7fd fcb4 	bl	80085c6 <__retarget_lock_acquire_recursive>
 800ac5e:	89ab      	ldrh	r3, [r5, #12]
 800ac60:	071b      	lsls	r3, r3, #28
 800ac62:	d501      	bpl.n	800ac68 <_vfiprintf_r+0x3c>
 800ac64:	692b      	ldr	r3, [r5, #16]
 800ac66:	b9eb      	cbnz	r3, 800aca4 <_vfiprintf_r+0x78>
 800ac68:	4629      	mov	r1, r5
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f7fe fd4a 	bl	8009704 <__swsetup_r>
 800ac70:	b1c0      	cbz	r0, 800aca4 <_vfiprintf_r+0x78>
 800ac72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac74:	07dc      	lsls	r4, r3, #31
 800ac76:	d50e      	bpl.n	800ac96 <_vfiprintf_r+0x6a>
 800ac78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac7c:	b01d      	add	sp, #116	; 0x74
 800ac7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac82:	4b7b      	ldr	r3, [pc, #492]	; (800ae70 <_vfiprintf_r+0x244>)
 800ac84:	429d      	cmp	r5, r3
 800ac86:	d101      	bne.n	800ac8c <_vfiprintf_r+0x60>
 800ac88:	68b5      	ldr	r5, [r6, #8]
 800ac8a:	e7df      	b.n	800ac4c <_vfiprintf_r+0x20>
 800ac8c:	4b79      	ldr	r3, [pc, #484]	; (800ae74 <_vfiprintf_r+0x248>)
 800ac8e:	429d      	cmp	r5, r3
 800ac90:	bf08      	it	eq
 800ac92:	68f5      	ldreq	r5, [r6, #12]
 800ac94:	e7da      	b.n	800ac4c <_vfiprintf_r+0x20>
 800ac96:	89ab      	ldrh	r3, [r5, #12]
 800ac98:	0598      	lsls	r0, r3, #22
 800ac9a:	d4ed      	bmi.n	800ac78 <_vfiprintf_r+0x4c>
 800ac9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac9e:	f7fd fc93 	bl	80085c8 <__retarget_lock_release_recursive>
 800aca2:	e7e9      	b.n	800ac78 <_vfiprintf_r+0x4c>
 800aca4:	2300      	movs	r3, #0
 800aca6:	9309      	str	r3, [sp, #36]	; 0x24
 800aca8:	2320      	movs	r3, #32
 800acaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acae:	f8cd 800c 	str.w	r8, [sp, #12]
 800acb2:	2330      	movs	r3, #48	; 0x30
 800acb4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ae78 <_vfiprintf_r+0x24c>
 800acb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800acbc:	f04f 0901 	mov.w	r9, #1
 800acc0:	4623      	mov	r3, r4
 800acc2:	469a      	mov	sl, r3
 800acc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acc8:	b10a      	cbz	r2, 800acce <_vfiprintf_r+0xa2>
 800acca:	2a25      	cmp	r2, #37	; 0x25
 800accc:	d1f9      	bne.n	800acc2 <_vfiprintf_r+0x96>
 800acce:	ebba 0b04 	subs.w	fp, sl, r4
 800acd2:	d00b      	beq.n	800acec <_vfiprintf_r+0xc0>
 800acd4:	465b      	mov	r3, fp
 800acd6:	4622      	mov	r2, r4
 800acd8:	4629      	mov	r1, r5
 800acda:	4630      	mov	r0, r6
 800acdc:	f7ff ff93 	bl	800ac06 <__sfputs_r>
 800ace0:	3001      	adds	r0, #1
 800ace2:	f000 80aa 	beq.w	800ae3a <_vfiprintf_r+0x20e>
 800ace6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ace8:	445a      	add	r2, fp
 800acea:	9209      	str	r2, [sp, #36]	; 0x24
 800acec:	f89a 3000 	ldrb.w	r3, [sl]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	f000 80a2 	beq.w	800ae3a <_vfiprintf_r+0x20e>
 800acf6:	2300      	movs	r3, #0
 800acf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800acfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad00:	f10a 0a01 	add.w	sl, sl, #1
 800ad04:	9304      	str	r3, [sp, #16]
 800ad06:	9307      	str	r3, [sp, #28]
 800ad08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad0c:	931a      	str	r3, [sp, #104]	; 0x68
 800ad0e:	4654      	mov	r4, sl
 800ad10:	2205      	movs	r2, #5
 800ad12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad16:	4858      	ldr	r0, [pc, #352]	; (800ae78 <_vfiprintf_r+0x24c>)
 800ad18:	f7f5 fa6a 	bl	80001f0 <memchr>
 800ad1c:	9a04      	ldr	r2, [sp, #16]
 800ad1e:	b9d8      	cbnz	r0, 800ad58 <_vfiprintf_r+0x12c>
 800ad20:	06d1      	lsls	r1, r2, #27
 800ad22:	bf44      	itt	mi
 800ad24:	2320      	movmi	r3, #32
 800ad26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad2a:	0713      	lsls	r3, r2, #28
 800ad2c:	bf44      	itt	mi
 800ad2e:	232b      	movmi	r3, #43	; 0x2b
 800ad30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad34:	f89a 3000 	ldrb.w	r3, [sl]
 800ad38:	2b2a      	cmp	r3, #42	; 0x2a
 800ad3a:	d015      	beq.n	800ad68 <_vfiprintf_r+0x13c>
 800ad3c:	9a07      	ldr	r2, [sp, #28]
 800ad3e:	4654      	mov	r4, sl
 800ad40:	2000      	movs	r0, #0
 800ad42:	f04f 0c0a 	mov.w	ip, #10
 800ad46:	4621      	mov	r1, r4
 800ad48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad4c:	3b30      	subs	r3, #48	; 0x30
 800ad4e:	2b09      	cmp	r3, #9
 800ad50:	d94e      	bls.n	800adf0 <_vfiprintf_r+0x1c4>
 800ad52:	b1b0      	cbz	r0, 800ad82 <_vfiprintf_r+0x156>
 800ad54:	9207      	str	r2, [sp, #28]
 800ad56:	e014      	b.n	800ad82 <_vfiprintf_r+0x156>
 800ad58:	eba0 0308 	sub.w	r3, r0, r8
 800ad5c:	fa09 f303 	lsl.w	r3, r9, r3
 800ad60:	4313      	orrs	r3, r2
 800ad62:	9304      	str	r3, [sp, #16]
 800ad64:	46a2      	mov	sl, r4
 800ad66:	e7d2      	b.n	800ad0e <_vfiprintf_r+0xe2>
 800ad68:	9b03      	ldr	r3, [sp, #12]
 800ad6a:	1d19      	adds	r1, r3, #4
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	9103      	str	r1, [sp, #12]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	bfbb      	ittet	lt
 800ad74:	425b      	neglt	r3, r3
 800ad76:	f042 0202 	orrlt.w	r2, r2, #2
 800ad7a:	9307      	strge	r3, [sp, #28]
 800ad7c:	9307      	strlt	r3, [sp, #28]
 800ad7e:	bfb8      	it	lt
 800ad80:	9204      	strlt	r2, [sp, #16]
 800ad82:	7823      	ldrb	r3, [r4, #0]
 800ad84:	2b2e      	cmp	r3, #46	; 0x2e
 800ad86:	d10c      	bne.n	800ada2 <_vfiprintf_r+0x176>
 800ad88:	7863      	ldrb	r3, [r4, #1]
 800ad8a:	2b2a      	cmp	r3, #42	; 0x2a
 800ad8c:	d135      	bne.n	800adfa <_vfiprintf_r+0x1ce>
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	1d1a      	adds	r2, r3, #4
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	9203      	str	r2, [sp, #12]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	bfb8      	it	lt
 800ad9a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ad9e:	3402      	adds	r4, #2
 800ada0:	9305      	str	r3, [sp, #20]
 800ada2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae88 <_vfiprintf_r+0x25c>
 800ada6:	7821      	ldrb	r1, [r4, #0]
 800ada8:	2203      	movs	r2, #3
 800adaa:	4650      	mov	r0, sl
 800adac:	f7f5 fa20 	bl	80001f0 <memchr>
 800adb0:	b140      	cbz	r0, 800adc4 <_vfiprintf_r+0x198>
 800adb2:	2340      	movs	r3, #64	; 0x40
 800adb4:	eba0 000a 	sub.w	r0, r0, sl
 800adb8:	fa03 f000 	lsl.w	r0, r3, r0
 800adbc:	9b04      	ldr	r3, [sp, #16]
 800adbe:	4303      	orrs	r3, r0
 800adc0:	3401      	adds	r4, #1
 800adc2:	9304      	str	r3, [sp, #16]
 800adc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adc8:	482c      	ldr	r0, [pc, #176]	; (800ae7c <_vfiprintf_r+0x250>)
 800adca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adce:	2206      	movs	r2, #6
 800add0:	f7f5 fa0e 	bl	80001f0 <memchr>
 800add4:	2800      	cmp	r0, #0
 800add6:	d03f      	beq.n	800ae58 <_vfiprintf_r+0x22c>
 800add8:	4b29      	ldr	r3, [pc, #164]	; (800ae80 <_vfiprintf_r+0x254>)
 800adda:	bb1b      	cbnz	r3, 800ae24 <_vfiprintf_r+0x1f8>
 800addc:	9b03      	ldr	r3, [sp, #12]
 800adde:	3307      	adds	r3, #7
 800ade0:	f023 0307 	bic.w	r3, r3, #7
 800ade4:	3308      	adds	r3, #8
 800ade6:	9303      	str	r3, [sp, #12]
 800ade8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adea:	443b      	add	r3, r7
 800adec:	9309      	str	r3, [sp, #36]	; 0x24
 800adee:	e767      	b.n	800acc0 <_vfiprintf_r+0x94>
 800adf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800adf4:	460c      	mov	r4, r1
 800adf6:	2001      	movs	r0, #1
 800adf8:	e7a5      	b.n	800ad46 <_vfiprintf_r+0x11a>
 800adfa:	2300      	movs	r3, #0
 800adfc:	3401      	adds	r4, #1
 800adfe:	9305      	str	r3, [sp, #20]
 800ae00:	4619      	mov	r1, r3
 800ae02:	f04f 0c0a 	mov.w	ip, #10
 800ae06:	4620      	mov	r0, r4
 800ae08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae0c:	3a30      	subs	r2, #48	; 0x30
 800ae0e:	2a09      	cmp	r2, #9
 800ae10:	d903      	bls.n	800ae1a <_vfiprintf_r+0x1ee>
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d0c5      	beq.n	800ada2 <_vfiprintf_r+0x176>
 800ae16:	9105      	str	r1, [sp, #20]
 800ae18:	e7c3      	b.n	800ada2 <_vfiprintf_r+0x176>
 800ae1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae1e:	4604      	mov	r4, r0
 800ae20:	2301      	movs	r3, #1
 800ae22:	e7f0      	b.n	800ae06 <_vfiprintf_r+0x1da>
 800ae24:	ab03      	add	r3, sp, #12
 800ae26:	9300      	str	r3, [sp, #0]
 800ae28:	462a      	mov	r2, r5
 800ae2a:	4b16      	ldr	r3, [pc, #88]	; (800ae84 <_vfiprintf_r+0x258>)
 800ae2c:	a904      	add	r1, sp, #16
 800ae2e:	4630      	mov	r0, r6
 800ae30:	f3af 8000 	nop.w
 800ae34:	4607      	mov	r7, r0
 800ae36:	1c78      	adds	r0, r7, #1
 800ae38:	d1d6      	bne.n	800ade8 <_vfiprintf_r+0x1bc>
 800ae3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae3c:	07d9      	lsls	r1, r3, #31
 800ae3e:	d405      	bmi.n	800ae4c <_vfiprintf_r+0x220>
 800ae40:	89ab      	ldrh	r3, [r5, #12]
 800ae42:	059a      	lsls	r2, r3, #22
 800ae44:	d402      	bmi.n	800ae4c <_vfiprintf_r+0x220>
 800ae46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae48:	f7fd fbbe 	bl	80085c8 <__retarget_lock_release_recursive>
 800ae4c:	89ab      	ldrh	r3, [r5, #12]
 800ae4e:	065b      	lsls	r3, r3, #25
 800ae50:	f53f af12 	bmi.w	800ac78 <_vfiprintf_r+0x4c>
 800ae54:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae56:	e711      	b.n	800ac7c <_vfiprintf_r+0x50>
 800ae58:	ab03      	add	r3, sp, #12
 800ae5a:	9300      	str	r3, [sp, #0]
 800ae5c:	462a      	mov	r2, r5
 800ae5e:	4b09      	ldr	r3, [pc, #36]	; (800ae84 <_vfiprintf_r+0x258>)
 800ae60:	a904      	add	r1, sp, #16
 800ae62:	4630      	mov	r0, r6
 800ae64:	f000 f880 	bl	800af68 <_printf_i>
 800ae68:	e7e4      	b.n	800ae34 <_vfiprintf_r+0x208>
 800ae6a:	bf00      	nop
 800ae6c:	0800b65c 	.word	0x0800b65c
 800ae70:	0800b67c 	.word	0x0800b67c
 800ae74:	0800b63c 	.word	0x0800b63c
 800ae78:	0800b8fc 	.word	0x0800b8fc
 800ae7c:	0800b906 	.word	0x0800b906
 800ae80:	00000000 	.word	0x00000000
 800ae84:	0800ac07 	.word	0x0800ac07
 800ae88:	0800b902 	.word	0x0800b902

0800ae8c <_printf_common>:
 800ae8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae90:	4616      	mov	r6, r2
 800ae92:	4699      	mov	r9, r3
 800ae94:	688a      	ldr	r2, [r1, #8]
 800ae96:	690b      	ldr	r3, [r1, #16]
 800ae98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	bfb8      	it	lt
 800aea0:	4613      	movlt	r3, r2
 800aea2:	6033      	str	r3, [r6, #0]
 800aea4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aea8:	4607      	mov	r7, r0
 800aeaa:	460c      	mov	r4, r1
 800aeac:	b10a      	cbz	r2, 800aeb2 <_printf_common+0x26>
 800aeae:	3301      	adds	r3, #1
 800aeb0:	6033      	str	r3, [r6, #0]
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	0699      	lsls	r1, r3, #26
 800aeb6:	bf42      	ittt	mi
 800aeb8:	6833      	ldrmi	r3, [r6, #0]
 800aeba:	3302      	addmi	r3, #2
 800aebc:	6033      	strmi	r3, [r6, #0]
 800aebe:	6825      	ldr	r5, [r4, #0]
 800aec0:	f015 0506 	ands.w	r5, r5, #6
 800aec4:	d106      	bne.n	800aed4 <_printf_common+0x48>
 800aec6:	f104 0a19 	add.w	sl, r4, #25
 800aeca:	68e3      	ldr	r3, [r4, #12]
 800aecc:	6832      	ldr	r2, [r6, #0]
 800aece:	1a9b      	subs	r3, r3, r2
 800aed0:	42ab      	cmp	r3, r5
 800aed2:	dc26      	bgt.n	800af22 <_printf_common+0x96>
 800aed4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aed8:	1e13      	subs	r3, r2, #0
 800aeda:	6822      	ldr	r2, [r4, #0]
 800aedc:	bf18      	it	ne
 800aede:	2301      	movne	r3, #1
 800aee0:	0692      	lsls	r2, r2, #26
 800aee2:	d42b      	bmi.n	800af3c <_printf_common+0xb0>
 800aee4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aee8:	4649      	mov	r1, r9
 800aeea:	4638      	mov	r0, r7
 800aeec:	47c0      	blx	r8
 800aeee:	3001      	adds	r0, #1
 800aef0:	d01e      	beq.n	800af30 <_printf_common+0xa4>
 800aef2:	6823      	ldr	r3, [r4, #0]
 800aef4:	68e5      	ldr	r5, [r4, #12]
 800aef6:	6832      	ldr	r2, [r6, #0]
 800aef8:	f003 0306 	and.w	r3, r3, #6
 800aefc:	2b04      	cmp	r3, #4
 800aefe:	bf08      	it	eq
 800af00:	1aad      	subeq	r5, r5, r2
 800af02:	68a3      	ldr	r3, [r4, #8]
 800af04:	6922      	ldr	r2, [r4, #16]
 800af06:	bf0c      	ite	eq
 800af08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af0c:	2500      	movne	r5, #0
 800af0e:	4293      	cmp	r3, r2
 800af10:	bfc4      	itt	gt
 800af12:	1a9b      	subgt	r3, r3, r2
 800af14:	18ed      	addgt	r5, r5, r3
 800af16:	2600      	movs	r6, #0
 800af18:	341a      	adds	r4, #26
 800af1a:	42b5      	cmp	r5, r6
 800af1c:	d11a      	bne.n	800af54 <_printf_common+0xc8>
 800af1e:	2000      	movs	r0, #0
 800af20:	e008      	b.n	800af34 <_printf_common+0xa8>
 800af22:	2301      	movs	r3, #1
 800af24:	4652      	mov	r2, sl
 800af26:	4649      	mov	r1, r9
 800af28:	4638      	mov	r0, r7
 800af2a:	47c0      	blx	r8
 800af2c:	3001      	adds	r0, #1
 800af2e:	d103      	bne.n	800af38 <_printf_common+0xac>
 800af30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af38:	3501      	adds	r5, #1
 800af3a:	e7c6      	b.n	800aeca <_printf_common+0x3e>
 800af3c:	18e1      	adds	r1, r4, r3
 800af3e:	1c5a      	adds	r2, r3, #1
 800af40:	2030      	movs	r0, #48	; 0x30
 800af42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800af46:	4422      	add	r2, r4
 800af48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800af4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800af50:	3302      	adds	r3, #2
 800af52:	e7c7      	b.n	800aee4 <_printf_common+0x58>
 800af54:	2301      	movs	r3, #1
 800af56:	4622      	mov	r2, r4
 800af58:	4649      	mov	r1, r9
 800af5a:	4638      	mov	r0, r7
 800af5c:	47c0      	blx	r8
 800af5e:	3001      	adds	r0, #1
 800af60:	d0e6      	beq.n	800af30 <_printf_common+0xa4>
 800af62:	3601      	adds	r6, #1
 800af64:	e7d9      	b.n	800af1a <_printf_common+0x8e>
	...

0800af68 <_printf_i>:
 800af68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af6c:	7e0f      	ldrb	r7, [r1, #24]
 800af6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800af70:	2f78      	cmp	r7, #120	; 0x78
 800af72:	4691      	mov	r9, r2
 800af74:	4680      	mov	r8, r0
 800af76:	460c      	mov	r4, r1
 800af78:	469a      	mov	sl, r3
 800af7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800af7e:	d807      	bhi.n	800af90 <_printf_i+0x28>
 800af80:	2f62      	cmp	r7, #98	; 0x62
 800af82:	d80a      	bhi.n	800af9a <_printf_i+0x32>
 800af84:	2f00      	cmp	r7, #0
 800af86:	f000 80d8 	beq.w	800b13a <_printf_i+0x1d2>
 800af8a:	2f58      	cmp	r7, #88	; 0x58
 800af8c:	f000 80a3 	beq.w	800b0d6 <_printf_i+0x16e>
 800af90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800af98:	e03a      	b.n	800b010 <_printf_i+0xa8>
 800af9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800af9e:	2b15      	cmp	r3, #21
 800afa0:	d8f6      	bhi.n	800af90 <_printf_i+0x28>
 800afa2:	a101      	add	r1, pc, #4	; (adr r1, 800afa8 <_printf_i+0x40>)
 800afa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800afa8:	0800b001 	.word	0x0800b001
 800afac:	0800b015 	.word	0x0800b015
 800afb0:	0800af91 	.word	0x0800af91
 800afb4:	0800af91 	.word	0x0800af91
 800afb8:	0800af91 	.word	0x0800af91
 800afbc:	0800af91 	.word	0x0800af91
 800afc0:	0800b015 	.word	0x0800b015
 800afc4:	0800af91 	.word	0x0800af91
 800afc8:	0800af91 	.word	0x0800af91
 800afcc:	0800af91 	.word	0x0800af91
 800afd0:	0800af91 	.word	0x0800af91
 800afd4:	0800b121 	.word	0x0800b121
 800afd8:	0800b045 	.word	0x0800b045
 800afdc:	0800b103 	.word	0x0800b103
 800afe0:	0800af91 	.word	0x0800af91
 800afe4:	0800af91 	.word	0x0800af91
 800afe8:	0800b143 	.word	0x0800b143
 800afec:	0800af91 	.word	0x0800af91
 800aff0:	0800b045 	.word	0x0800b045
 800aff4:	0800af91 	.word	0x0800af91
 800aff8:	0800af91 	.word	0x0800af91
 800affc:	0800b10b 	.word	0x0800b10b
 800b000:	682b      	ldr	r3, [r5, #0]
 800b002:	1d1a      	adds	r2, r3, #4
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	602a      	str	r2, [r5, #0]
 800b008:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b00c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b010:	2301      	movs	r3, #1
 800b012:	e0a3      	b.n	800b15c <_printf_i+0x1f4>
 800b014:	6820      	ldr	r0, [r4, #0]
 800b016:	6829      	ldr	r1, [r5, #0]
 800b018:	0606      	lsls	r6, r0, #24
 800b01a:	f101 0304 	add.w	r3, r1, #4
 800b01e:	d50a      	bpl.n	800b036 <_printf_i+0xce>
 800b020:	680e      	ldr	r6, [r1, #0]
 800b022:	602b      	str	r3, [r5, #0]
 800b024:	2e00      	cmp	r6, #0
 800b026:	da03      	bge.n	800b030 <_printf_i+0xc8>
 800b028:	232d      	movs	r3, #45	; 0x2d
 800b02a:	4276      	negs	r6, r6
 800b02c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b030:	485e      	ldr	r0, [pc, #376]	; (800b1ac <_printf_i+0x244>)
 800b032:	230a      	movs	r3, #10
 800b034:	e019      	b.n	800b06a <_printf_i+0x102>
 800b036:	680e      	ldr	r6, [r1, #0]
 800b038:	602b      	str	r3, [r5, #0]
 800b03a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b03e:	bf18      	it	ne
 800b040:	b236      	sxthne	r6, r6
 800b042:	e7ef      	b.n	800b024 <_printf_i+0xbc>
 800b044:	682b      	ldr	r3, [r5, #0]
 800b046:	6820      	ldr	r0, [r4, #0]
 800b048:	1d19      	adds	r1, r3, #4
 800b04a:	6029      	str	r1, [r5, #0]
 800b04c:	0601      	lsls	r1, r0, #24
 800b04e:	d501      	bpl.n	800b054 <_printf_i+0xec>
 800b050:	681e      	ldr	r6, [r3, #0]
 800b052:	e002      	b.n	800b05a <_printf_i+0xf2>
 800b054:	0646      	lsls	r6, r0, #25
 800b056:	d5fb      	bpl.n	800b050 <_printf_i+0xe8>
 800b058:	881e      	ldrh	r6, [r3, #0]
 800b05a:	4854      	ldr	r0, [pc, #336]	; (800b1ac <_printf_i+0x244>)
 800b05c:	2f6f      	cmp	r7, #111	; 0x6f
 800b05e:	bf0c      	ite	eq
 800b060:	2308      	moveq	r3, #8
 800b062:	230a      	movne	r3, #10
 800b064:	2100      	movs	r1, #0
 800b066:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b06a:	6865      	ldr	r5, [r4, #4]
 800b06c:	60a5      	str	r5, [r4, #8]
 800b06e:	2d00      	cmp	r5, #0
 800b070:	bfa2      	ittt	ge
 800b072:	6821      	ldrge	r1, [r4, #0]
 800b074:	f021 0104 	bicge.w	r1, r1, #4
 800b078:	6021      	strge	r1, [r4, #0]
 800b07a:	b90e      	cbnz	r6, 800b080 <_printf_i+0x118>
 800b07c:	2d00      	cmp	r5, #0
 800b07e:	d04d      	beq.n	800b11c <_printf_i+0x1b4>
 800b080:	4615      	mov	r5, r2
 800b082:	fbb6 f1f3 	udiv	r1, r6, r3
 800b086:	fb03 6711 	mls	r7, r3, r1, r6
 800b08a:	5dc7      	ldrb	r7, [r0, r7]
 800b08c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b090:	4637      	mov	r7, r6
 800b092:	42bb      	cmp	r3, r7
 800b094:	460e      	mov	r6, r1
 800b096:	d9f4      	bls.n	800b082 <_printf_i+0x11a>
 800b098:	2b08      	cmp	r3, #8
 800b09a:	d10b      	bne.n	800b0b4 <_printf_i+0x14c>
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	07de      	lsls	r6, r3, #31
 800b0a0:	d508      	bpl.n	800b0b4 <_printf_i+0x14c>
 800b0a2:	6923      	ldr	r3, [r4, #16]
 800b0a4:	6861      	ldr	r1, [r4, #4]
 800b0a6:	4299      	cmp	r1, r3
 800b0a8:	bfde      	ittt	le
 800b0aa:	2330      	movle	r3, #48	; 0x30
 800b0ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b0b0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b0b4:	1b52      	subs	r2, r2, r5
 800b0b6:	6122      	str	r2, [r4, #16]
 800b0b8:	f8cd a000 	str.w	sl, [sp]
 800b0bc:	464b      	mov	r3, r9
 800b0be:	aa03      	add	r2, sp, #12
 800b0c0:	4621      	mov	r1, r4
 800b0c2:	4640      	mov	r0, r8
 800b0c4:	f7ff fee2 	bl	800ae8c <_printf_common>
 800b0c8:	3001      	adds	r0, #1
 800b0ca:	d14c      	bne.n	800b166 <_printf_i+0x1fe>
 800b0cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0d0:	b004      	add	sp, #16
 800b0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d6:	4835      	ldr	r0, [pc, #212]	; (800b1ac <_printf_i+0x244>)
 800b0d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b0dc:	6829      	ldr	r1, [r5, #0]
 800b0de:	6823      	ldr	r3, [r4, #0]
 800b0e0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b0e4:	6029      	str	r1, [r5, #0]
 800b0e6:	061d      	lsls	r5, r3, #24
 800b0e8:	d514      	bpl.n	800b114 <_printf_i+0x1ac>
 800b0ea:	07df      	lsls	r7, r3, #31
 800b0ec:	bf44      	itt	mi
 800b0ee:	f043 0320 	orrmi.w	r3, r3, #32
 800b0f2:	6023      	strmi	r3, [r4, #0]
 800b0f4:	b91e      	cbnz	r6, 800b0fe <_printf_i+0x196>
 800b0f6:	6823      	ldr	r3, [r4, #0]
 800b0f8:	f023 0320 	bic.w	r3, r3, #32
 800b0fc:	6023      	str	r3, [r4, #0]
 800b0fe:	2310      	movs	r3, #16
 800b100:	e7b0      	b.n	800b064 <_printf_i+0xfc>
 800b102:	6823      	ldr	r3, [r4, #0]
 800b104:	f043 0320 	orr.w	r3, r3, #32
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	2378      	movs	r3, #120	; 0x78
 800b10c:	4828      	ldr	r0, [pc, #160]	; (800b1b0 <_printf_i+0x248>)
 800b10e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b112:	e7e3      	b.n	800b0dc <_printf_i+0x174>
 800b114:	0659      	lsls	r1, r3, #25
 800b116:	bf48      	it	mi
 800b118:	b2b6      	uxthmi	r6, r6
 800b11a:	e7e6      	b.n	800b0ea <_printf_i+0x182>
 800b11c:	4615      	mov	r5, r2
 800b11e:	e7bb      	b.n	800b098 <_printf_i+0x130>
 800b120:	682b      	ldr	r3, [r5, #0]
 800b122:	6826      	ldr	r6, [r4, #0]
 800b124:	6961      	ldr	r1, [r4, #20]
 800b126:	1d18      	adds	r0, r3, #4
 800b128:	6028      	str	r0, [r5, #0]
 800b12a:	0635      	lsls	r5, r6, #24
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	d501      	bpl.n	800b134 <_printf_i+0x1cc>
 800b130:	6019      	str	r1, [r3, #0]
 800b132:	e002      	b.n	800b13a <_printf_i+0x1d2>
 800b134:	0670      	lsls	r0, r6, #25
 800b136:	d5fb      	bpl.n	800b130 <_printf_i+0x1c8>
 800b138:	8019      	strh	r1, [r3, #0]
 800b13a:	2300      	movs	r3, #0
 800b13c:	6123      	str	r3, [r4, #16]
 800b13e:	4615      	mov	r5, r2
 800b140:	e7ba      	b.n	800b0b8 <_printf_i+0x150>
 800b142:	682b      	ldr	r3, [r5, #0]
 800b144:	1d1a      	adds	r2, r3, #4
 800b146:	602a      	str	r2, [r5, #0]
 800b148:	681d      	ldr	r5, [r3, #0]
 800b14a:	6862      	ldr	r2, [r4, #4]
 800b14c:	2100      	movs	r1, #0
 800b14e:	4628      	mov	r0, r5
 800b150:	f7f5 f84e 	bl	80001f0 <memchr>
 800b154:	b108      	cbz	r0, 800b15a <_printf_i+0x1f2>
 800b156:	1b40      	subs	r0, r0, r5
 800b158:	6060      	str	r0, [r4, #4]
 800b15a:	6863      	ldr	r3, [r4, #4]
 800b15c:	6123      	str	r3, [r4, #16]
 800b15e:	2300      	movs	r3, #0
 800b160:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b164:	e7a8      	b.n	800b0b8 <_printf_i+0x150>
 800b166:	6923      	ldr	r3, [r4, #16]
 800b168:	462a      	mov	r2, r5
 800b16a:	4649      	mov	r1, r9
 800b16c:	4640      	mov	r0, r8
 800b16e:	47d0      	blx	sl
 800b170:	3001      	adds	r0, #1
 800b172:	d0ab      	beq.n	800b0cc <_printf_i+0x164>
 800b174:	6823      	ldr	r3, [r4, #0]
 800b176:	079b      	lsls	r3, r3, #30
 800b178:	d413      	bmi.n	800b1a2 <_printf_i+0x23a>
 800b17a:	68e0      	ldr	r0, [r4, #12]
 800b17c:	9b03      	ldr	r3, [sp, #12]
 800b17e:	4298      	cmp	r0, r3
 800b180:	bfb8      	it	lt
 800b182:	4618      	movlt	r0, r3
 800b184:	e7a4      	b.n	800b0d0 <_printf_i+0x168>
 800b186:	2301      	movs	r3, #1
 800b188:	4632      	mov	r2, r6
 800b18a:	4649      	mov	r1, r9
 800b18c:	4640      	mov	r0, r8
 800b18e:	47d0      	blx	sl
 800b190:	3001      	adds	r0, #1
 800b192:	d09b      	beq.n	800b0cc <_printf_i+0x164>
 800b194:	3501      	adds	r5, #1
 800b196:	68e3      	ldr	r3, [r4, #12]
 800b198:	9903      	ldr	r1, [sp, #12]
 800b19a:	1a5b      	subs	r3, r3, r1
 800b19c:	42ab      	cmp	r3, r5
 800b19e:	dcf2      	bgt.n	800b186 <_printf_i+0x21e>
 800b1a0:	e7eb      	b.n	800b17a <_printf_i+0x212>
 800b1a2:	2500      	movs	r5, #0
 800b1a4:	f104 0619 	add.w	r6, r4, #25
 800b1a8:	e7f5      	b.n	800b196 <_printf_i+0x22e>
 800b1aa:	bf00      	nop
 800b1ac:	0800b90d 	.word	0x0800b90d
 800b1b0:	0800b91e 	.word	0x0800b91e

0800b1b4 <_read_r>:
 800b1b4:	b538      	push	{r3, r4, r5, lr}
 800b1b6:	4d07      	ldr	r5, [pc, #28]	; (800b1d4 <_read_r+0x20>)
 800b1b8:	4604      	mov	r4, r0
 800b1ba:	4608      	mov	r0, r1
 800b1bc:	4611      	mov	r1, r2
 800b1be:	2200      	movs	r2, #0
 800b1c0:	602a      	str	r2, [r5, #0]
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	f7f6 fee0 	bl	8001f88 <_read>
 800b1c8:	1c43      	adds	r3, r0, #1
 800b1ca:	d102      	bne.n	800b1d2 <_read_r+0x1e>
 800b1cc:	682b      	ldr	r3, [r5, #0]
 800b1ce:	b103      	cbz	r3, 800b1d2 <_read_r+0x1e>
 800b1d0:	6023      	str	r3, [r4, #0]
 800b1d2:	bd38      	pop	{r3, r4, r5, pc}
 800b1d4:	200047f8 	.word	0x200047f8

0800b1d8 <nan>:
 800b1d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b1e0 <nan+0x8>
 800b1dc:	4770      	bx	lr
 800b1de:	bf00      	nop
 800b1e0:	00000000 	.word	0x00000000
 800b1e4:	7ff80000 	.word	0x7ff80000

0800b1e8 <__ascii_wctomb>:
 800b1e8:	b149      	cbz	r1, 800b1fe <__ascii_wctomb+0x16>
 800b1ea:	2aff      	cmp	r2, #255	; 0xff
 800b1ec:	bf85      	ittet	hi
 800b1ee:	238a      	movhi	r3, #138	; 0x8a
 800b1f0:	6003      	strhi	r3, [r0, #0]
 800b1f2:	700a      	strbls	r2, [r1, #0]
 800b1f4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b1f8:	bf98      	it	ls
 800b1fa:	2001      	movls	r0, #1
 800b1fc:	4770      	bx	lr
 800b1fe:	4608      	mov	r0, r1
 800b200:	4770      	bx	lr
	...

0800b204 <__assert_func>:
 800b204:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b206:	4614      	mov	r4, r2
 800b208:	461a      	mov	r2, r3
 800b20a:	4b09      	ldr	r3, [pc, #36]	; (800b230 <__assert_func+0x2c>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	4605      	mov	r5, r0
 800b210:	68d8      	ldr	r0, [r3, #12]
 800b212:	b14c      	cbz	r4, 800b228 <__assert_func+0x24>
 800b214:	4b07      	ldr	r3, [pc, #28]	; (800b234 <__assert_func+0x30>)
 800b216:	9100      	str	r1, [sp, #0]
 800b218:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b21c:	4906      	ldr	r1, [pc, #24]	; (800b238 <__assert_func+0x34>)
 800b21e:	462b      	mov	r3, r5
 800b220:	f000 f80e 	bl	800b240 <fiprintf>
 800b224:	f000 f848 	bl	800b2b8 <abort>
 800b228:	4b04      	ldr	r3, [pc, #16]	; (800b23c <__assert_func+0x38>)
 800b22a:	461c      	mov	r4, r3
 800b22c:	e7f3      	b.n	800b216 <__assert_func+0x12>
 800b22e:	bf00      	nop
 800b230:	20000010 	.word	0x20000010
 800b234:	0800b92f 	.word	0x0800b92f
 800b238:	0800b93c 	.word	0x0800b93c
 800b23c:	0800b96a 	.word	0x0800b96a

0800b240 <fiprintf>:
 800b240:	b40e      	push	{r1, r2, r3}
 800b242:	b503      	push	{r0, r1, lr}
 800b244:	4601      	mov	r1, r0
 800b246:	ab03      	add	r3, sp, #12
 800b248:	4805      	ldr	r0, [pc, #20]	; (800b260 <fiprintf+0x20>)
 800b24a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b24e:	6800      	ldr	r0, [r0, #0]
 800b250:	9301      	str	r3, [sp, #4]
 800b252:	f7ff fceb 	bl	800ac2c <_vfiprintf_r>
 800b256:	b002      	add	sp, #8
 800b258:	f85d eb04 	ldr.w	lr, [sp], #4
 800b25c:	b003      	add	sp, #12
 800b25e:	4770      	bx	lr
 800b260:	20000010 	.word	0x20000010

0800b264 <_fstat_r>:
 800b264:	b538      	push	{r3, r4, r5, lr}
 800b266:	4d07      	ldr	r5, [pc, #28]	; (800b284 <_fstat_r+0x20>)
 800b268:	2300      	movs	r3, #0
 800b26a:	4604      	mov	r4, r0
 800b26c:	4608      	mov	r0, r1
 800b26e:	4611      	mov	r1, r2
 800b270:	602b      	str	r3, [r5, #0]
 800b272:	f7f6 fece 	bl	8002012 <_fstat>
 800b276:	1c43      	adds	r3, r0, #1
 800b278:	d102      	bne.n	800b280 <_fstat_r+0x1c>
 800b27a:	682b      	ldr	r3, [r5, #0]
 800b27c:	b103      	cbz	r3, 800b280 <_fstat_r+0x1c>
 800b27e:	6023      	str	r3, [r4, #0]
 800b280:	bd38      	pop	{r3, r4, r5, pc}
 800b282:	bf00      	nop
 800b284:	200047f8 	.word	0x200047f8

0800b288 <_isatty_r>:
 800b288:	b538      	push	{r3, r4, r5, lr}
 800b28a:	4d06      	ldr	r5, [pc, #24]	; (800b2a4 <_isatty_r+0x1c>)
 800b28c:	2300      	movs	r3, #0
 800b28e:	4604      	mov	r4, r0
 800b290:	4608      	mov	r0, r1
 800b292:	602b      	str	r3, [r5, #0]
 800b294:	f7f6 fecd 	bl	8002032 <_isatty>
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	d102      	bne.n	800b2a2 <_isatty_r+0x1a>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	b103      	cbz	r3, 800b2a2 <_isatty_r+0x1a>
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	bd38      	pop	{r3, r4, r5, pc}
 800b2a4:	200047f8 	.word	0x200047f8

0800b2a8 <malloc>:
 800b2a8:	4b02      	ldr	r3, [pc, #8]	; (800b2b4 <malloc+0xc>)
 800b2aa:	4601      	mov	r1, r0
 800b2ac:	6818      	ldr	r0, [r3, #0]
 800b2ae:	f7fd b9c3 	b.w	8008638 <_malloc_r>
 800b2b2:	bf00      	nop
 800b2b4:	20000010 	.word	0x20000010

0800b2b8 <abort>:
 800b2b8:	b508      	push	{r3, lr}
 800b2ba:	2006      	movs	r0, #6
 800b2bc:	f000 f82c 	bl	800b318 <raise>
 800b2c0:	2001      	movs	r0, #1
 800b2c2:	f7f6 fe57 	bl	8001f74 <_exit>

0800b2c6 <_raise_r>:
 800b2c6:	291f      	cmp	r1, #31
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	460d      	mov	r5, r1
 800b2ce:	d904      	bls.n	800b2da <_raise_r+0x14>
 800b2d0:	2316      	movs	r3, #22
 800b2d2:	6003      	str	r3, [r0, #0]
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2d8:	bd38      	pop	{r3, r4, r5, pc}
 800b2da:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b2dc:	b112      	cbz	r2, 800b2e4 <_raise_r+0x1e>
 800b2de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2e2:	b94b      	cbnz	r3, 800b2f8 <_raise_r+0x32>
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	f000 f831 	bl	800b34c <_getpid_r>
 800b2ea:	462a      	mov	r2, r5
 800b2ec:	4601      	mov	r1, r0
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2f4:	f000 b818 	b.w	800b328 <_kill_r>
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d00a      	beq.n	800b312 <_raise_r+0x4c>
 800b2fc:	1c59      	adds	r1, r3, #1
 800b2fe:	d103      	bne.n	800b308 <_raise_r+0x42>
 800b300:	2316      	movs	r3, #22
 800b302:	6003      	str	r3, [r0, #0]
 800b304:	2001      	movs	r0, #1
 800b306:	e7e7      	b.n	800b2d8 <_raise_r+0x12>
 800b308:	2400      	movs	r4, #0
 800b30a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b30e:	4628      	mov	r0, r5
 800b310:	4798      	blx	r3
 800b312:	2000      	movs	r0, #0
 800b314:	e7e0      	b.n	800b2d8 <_raise_r+0x12>
	...

0800b318 <raise>:
 800b318:	4b02      	ldr	r3, [pc, #8]	; (800b324 <raise+0xc>)
 800b31a:	4601      	mov	r1, r0
 800b31c:	6818      	ldr	r0, [r3, #0]
 800b31e:	f7ff bfd2 	b.w	800b2c6 <_raise_r>
 800b322:	bf00      	nop
 800b324:	20000010 	.word	0x20000010

0800b328 <_kill_r>:
 800b328:	b538      	push	{r3, r4, r5, lr}
 800b32a:	4d07      	ldr	r5, [pc, #28]	; (800b348 <_kill_r+0x20>)
 800b32c:	2300      	movs	r3, #0
 800b32e:	4604      	mov	r4, r0
 800b330:	4608      	mov	r0, r1
 800b332:	4611      	mov	r1, r2
 800b334:	602b      	str	r3, [r5, #0]
 800b336:	f7f6 fe0d 	bl	8001f54 <_kill>
 800b33a:	1c43      	adds	r3, r0, #1
 800b33c:	d102      	bne.n	800b344 <_kill_r+0x1c>
 800b33e:	682b      	ldr	r3, [r5, #0]
 800b340:	b103      	cbz	r3, 800b344 <_kill_r+0x1c>
 800b342:	6023      	str	r3, [r4, #0]
 800b344:	bd38      	pop	{r3, r4, r5, pc}
 800b346:	bf00      	nop
 800b348:	200047f8 	.word	0x200047f8

0800b34c <_getpid_r>:
 800b34c:	f7f6 bdfa 	b.w	8001f44 <_getpid>

0800b350 <_init>:
 800b350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b352:	bf00      	nop
 800b354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b356:	bc08      	pop	{r3}
 800b358:	469e      	mov	lr, r3
 800b35a:	4770      	bx	lr

0800b35c <_fini>:
 800b35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b35e:	bf00      	nop
 800b360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b362:	bc08      	pop	{r3}
 800b364:	469e      	mov	lr, r3
 800b366:	4770      	bx	lr
