$date
	Sun Oct 23 02:58:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#318776
b10000 !
1"
#318778
b10000 &
b10000 %
1$
#318779
0"
#318782
b1000 &
b1000 %
#318786
b100 &
b100 %
#318790
b10 &
b10 %
#318794
b1 &
b1 %
1#
#318798
b0 &
0#
b0 %
0$
#1303963
b1101 !
1"
#1303966
b1101 &
b1101 %
1$
#1303967
0"
#1303970
b101000 &
b101000 %
#1303974
b10100 &
b10100 %
#1303978
b1010 &
b1010 %
#1303982
b101 &
b101 %
#1303986
b10000 &
b10000 %
#1303990
b1000 &
b1000 %
#1303994
b100 &
b100 %
#1303998
b10 &
b10 %
#1304002
b1 &
b1 %
1#
#1304006
b0 &
0#
b0 %
0$
#2314554
b1101 &
b1101 %
1$
1"
#2314555
0"
#2314558
b101000 &
b101000 %
#2314562
b10100 &
b10100 %
#2314566
b1010 &
b1010 %
#2314570
b101 &
b101 %
#2314574
b10000 &
b10000 %
#2314578
b1000 &
b1000 %
#2314582
b100 &
b100 %
#2314586
b10 &
b10 %
#2314590
b1 &
1#
b1 %
#2314594
b0 &
b0 %
0#
0$
#4500012
