<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p303" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_303{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_303{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_303{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_303{left:147px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_303{left:147px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_303{left:70px;bottom:1046px;letter-spacing:-0.12px;}
#t7_303{left:96px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t8_303{left:96px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_303{left:70px;bottom:1005px;letter-spacing:-0.14px;}
#ta_303{left:96px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-1px;}
#tb_303{left:96px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_303{left:96px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_303{left:70px;bottom:947px;letter-spacing:-0.13px;}
#te_303{left:96px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_303{left:96px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_303{left:96px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_303{left:96px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1px;}
#ti_303{left:96px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_303{left:70px;bottom:855px;letter-spacing:-0.14px;}
#tk_303{left:96px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_303{left:96px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tm_303{left:96px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_303{left:70px;bottom:797px;letter-spacing:-0.15px;}
#to_303{left:96px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tp_303{left:96px;bottom:781px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tq_303{left:96px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_303{left:70px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#ts_303{left:70px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_303{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_303{left:465px;bottom:705px;}
#tv_303{left:480px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_303{left:70px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_303{left:70px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_303{left:70px;bottom:606px;letter-spacing:0.12px;}
#tz_303{left:152px;bottom:606px;letter-spacing:0.14px;word-spacing:0.01px;}
#t10_303{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_303{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_303{left:70px;bottom:548px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t13_303{left:70px;bottom:532px;letter-spacing:-0.14px;}
#t14_303{left:70px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_303{left:70px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_303{left:118px;bottom:460px;letter-spacing:-0.13px;}
#t17_303{left:228px;bottom:460px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_303{left:118px;bottom:441px;letter-spacing:-0.17px;}
#t19_303{left:228px;bottom:441px;letter-spacing:-0.15px;}
#t1a_303{left:118px;bottom:423px;letter-spacing:-0.12px;}
#t1b_303{left:228px;bottom:423px;letter-spacing:-0.15px;}
#t1c_303{left:118px;bottom:405px;letter-spacing:-0.14px;}
#t1d_303{left:228px;bottom:405px;letter-spacing:-0.14px;}
#t1e_303{left:118px;bottom:386px;letter-spacing:-0.14px;}
#t1f_303{left:228px;bottom:386px;letter-spacing:-0.15px;}
#t1g_303{left:118px;bottom:368px;letter-spacing:-0.14px;}
#t1h_303{left:228px;bottom:368px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1i_303{left:118px;bottom:350px;letter-spacing:-0.15px;}
#t1j_303{left:228px;bottom:350px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1k_303{left:118px;bottom:331px;letter-spacing:-0.14px;}
#t1l_303{left:228px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1m_303{left:70px;bottom:281px;letter-spacing:-0.08px;}
#t1n_303{left:156px;bottom:281px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1o_303{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_303{left:70px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1q_303{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1r_303{left:70px;bottom:199px;letter-spacing:-0.15px;}
#t1s_303{left:96px;bottom:199px;letter-spacing:-0.23px;word-spacing:-0.33px;}
#t1t_303{left:70px;bottom:175px;letter-spacing:-0.13px;}
#t1u_303{left:96px;bottom:175px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1v_303{left:70px;bottom:150px;letter-spacing:-0.15px;}
#t1w_303{left:96px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1x_303{left:70px;bottom:126px;letter-spacing:-0.14px;}
#t1y_303{left:96px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_303{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_303{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_303{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_303{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_303{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_303{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_303{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts303" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg303Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg303" style="-webkit-user-select: none;"><object width="935" height="1210" data="303/303.svg" type="image/svg+xml" id="pdf303" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_303" class="t s1_303">Vol. 3A </span><span id="t2_303" class="t s1_303">9-21 </span>
<span id="t3_303" class="t s2_303">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_303" class="t s3_303">message. It responds by fetching and executing the BIOS boot-strap code, beginning at the reset </span>
<span id="t5_303" class="t s3_303">vector (physical address FFFF FFF0H). </span>
<span id="t6_303" class="t s3_303">5. </span><span id="t7_303" class="t s3_303">As part of the boot-strap code, the BSP creates an ACPI table and/or an MP table and adds its initial APIC ID to </span>
<span id="t8_303" class="t s3_303">these tables as appropriate. </span>
<span id="t9_303" class="t s3_303">6. </span><span id="ta_303" class="t s3_303">At the end of the boot-strap procedure, the BSP sets a processor counter to 1, then broadcasts a SIPI message </span>
<span id="tb_303" class="t s3_303">to all the APs in the system. Here, the SIPI message contains a vector to the BIOS AP initialization code (at </span>
<span id="tc_303" class="t s3_303">000VV000H, where VV is the vector contained in the SIPI message). </span>
<span id="td_303" class="t s3_303">7. </span><span id="te_303" class="t s3_303">The first action of the AP initialization code is to set up a race (among the APs) to a BIOS initialization </span>
<span id="tf_303" class="t s3_303">semaphore. The first AP to the semaphore begins executing the initialization code. (See Section 9.4.4, “MP </span>
<span id="tg_303" class="t s3_303">Initialization Example,” for semaphore implementation details.) As part of the AP initialization procedure, the </span>
<span id="th_303" class="t s3_303">AP adds its APIC ID number to the ACPI and/or MP tables as appropriate and increments the processor counter </span>
<span id="ti_303" class="t s3_303">by 1. At the completion of the initialization procedure, the AP executes a CLI instruction and halts itself. </span>
<span id="tj_303" class="t s3_303">8. </span><span id="tk_303" class="t s3_303">When each of the APs has gained access to the semaphore and executed the AP initialization code, the BSP </span>
<span id="tl_303" class="t s3_303">establishes a count for the number of processors connected to the system bus, completes executing the BIOS </span>
<span id="tm_303" class="t s3_303">boot-strap code, and then begins executing operating-system boot-strap and start-up code. </span>
<span id="tn_303" class="t s3_303">9. </span><span id="to_303" class="t s3_303">While the BSP is executing operating-system boot-strap and start-up code, the APs remain in the halted state. </span>
<span id="tp_303" class="t s3_303">In this state they will respond only to INITs, NMIs, and SMIs. They will also respond to snoops and to assertions </span>
<span id="tq_303" class="t s3_303">of the STPCLK# pin. </span>
<span id="tr_303" class="t s3_303">The following section gives an example (with code) of the MP initialization protocol for of multiple processors oper- </span>
<span id="ts_303" class="t s3_303">ating in an MP configuration. </span>
<span id="tt_303" class="t s3_303">Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tu_303" class="t s4_303">® </span>
<span id="tv_303" class="t s3_303">64 and IA-32 Architectures Software Developer’s </span>
<span id="tw_303" class="t s3_303">Manual, Volume 4, describes how to program the LINT[0:1] pins of the processor’s local APICs after an MP config- </span>
<span id="tx_303" class="t s3_303">uration has been completed. </span>
<span id="ty_303" class="t s5_303">9.4.4 </span><span id="tz_303" class="t s5_303">MP Initialization Example </span>
<span id="t10_303" class="t s3_303">The following example illustrates the use of the MP initialization protocol used to initialize processors in an MP </span>
<span id="t11_303" class="t s3_303">system after the BSP and APs have been established. The code runs on Intel 64 or IA-32 processors that use a </span>
<span id="t12_303" class="t s3_303">protocol. This includes P6 Family processors, Pentium 4 processors, Intel Core Duo, Intel Core 2 Duo and Intel Xeon </span>
<span id="t13_303" class="t s3_303">processors. </span>
<span id="t14_303" class="t s3_303">The following constants and data definitions are used in the accompanying </span>
<span id="t15_303" class="t s3_303">code examples. They are based on the addresses of the APIC registers defined in Table 11-1. </span>
<span id="t16_303" class="t s6_303">ICR_LOW </span><span id="t17_303" class="t s6_303">EQU 0FEE00300H </span>
<span id="t18_303" class="t s6_303">SVR </span><span id="t19_303" class="t s6_303">EQU 0FEE000F0H </span>
<span id="t1a_303" class="t s6_303">APIC_ID </span><span id="t1b_303" class="t s6_303">EQU 0FEE00020H </span>
<span id="t1c_303" class="t s6_303">LVT3 </span><span id="t1d_303" class="t s6_303">EQU 0FEE00370H </span>
<span id="t1e_303" class="t s6_303">APIC_ENABLED </span><span id="t1f_303" class="t s6_303">EQU 0100H </span>
<span id="t1g_303" class="t s6_303">BOOT_ID </span><span id="t1h_303" class="t s6_303">DD ? </span>
<span id="t1i_303" class="t s6_303">COUNT </span><span id="t1j_303" class="t s6_303">EQU 00H </span>
<span id="t1k_303" class="t s6_303">VACANT </span><span id="t1l_303" class="t s6_303">EQU 00H </span>
<span id="t1m_303" class="t s7_303">9.4.4.1 </span><span id="t1n_303" class="t s7_303">Typical BSP Initialization Sequence </span>
<span id="t1o_303" class="t s3_303">After the BSP and APs have been selected (by means of a hardware protocol, see Section 9.4.3, “MP Initialization </span>
<span id="t1p_303" class="t s3_303">Protocol Algorithm for MP Systems”), the BSP begins executing BIOS boot-strap code (POST) at the normal IA-32 </span>
<span id="t1q_303" class="t s3_303">architecture starting address (FFFF FFF0H). The boot-strap code typically performs the following operations: </span>
<span id="t1r_303" class="t s3_303">1. </span><span id="t1s_303" class="t s3_303">Initializes memory. </span>
<span id="t1t_303" class="t s3_303">2. </span><span id="t1u_303" class="t s3_303">Loads the microcode update into the processor. </span>
<span id="t1v_303" class="t s3_303">3. </span><span id="t1w_303" class="t s3_303">Initializes the MTRRs. </span>
<span id="t1x_303" class="t s3_303">4. </span><span id="t1y_303" class="t s3_303">Enables the caches. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
