\doxysubsubsubsection{Power Voltage Detector Level selection}
\hypertarget{group__PWR__PVD__detection__level}{}\label{group__PWR__PVD__detection__level}\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}{PWR\+\_\+\+PVDLEVEL\+\_\+0}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}{PWR\+\_\+\+PVDLEVEL\+\_\+1}}~(                                \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}{PWR\+\_\+\+PVDLEVEL\+\_\+2}}~(                \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}}                )
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}{PWR\+\_\+\+PVDLEVEL\+\_\+3}}~(                \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_ga03c0d3ae547deb1a51b8acafac101698}{PWR\+\_\+\+PVDLEVEL\+\_\+4}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}}                                )
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_ga46a1476440945c2b6426b4973172f24b}{PWR\+\_\+\+PVDLEVEL\+\_\+5}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}}                 \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}{PWR\+\_\+\+PVDLEVEL\+\_\+6}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}}                )
\item 
\#define \mbox{\hyperlink{group__PWR__PVD__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}{PWR\+\_\+\+PVDLEVEL\+\_\+7}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
\begin{DoxyNote}{Note}
Refer datasheet for selection voltage value 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWR__PVD__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}\label{group__PWR__PVD__detection__level_gaddf4616a143ac3481f3043f2a4c21c18} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}}
\index{PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_0}{PWR\_PVDLEVEL\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+0~(0x00000000\+UL)}

PVD threshold around 2.\+0 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}\label{group__PWR__PVD__detection__level_ga06e55b20a8777594f1a91ee71fac1f79} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}}
\index{PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_1}{PWR\_PVDLEVEL\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+1~(                                \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})}

PVD threshold around 2.\+2 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00073}{73}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}\label{group__PWR__PVD__detection__level_gab26bb78650bbaef26ac9f9123c791cc7} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}}
\index{PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_2}{PWR\_PVDLEVEL\_2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+2~(                \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}}                )}

PVD threshold around 2.\+4 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}\label{group__PWR__PVD__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}}
\index{PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_3}{PWR\_PVDLEVEL\_3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+3~(                \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})}

PVD threshold around 2.\+5 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_ga03c0d3ae547deb1a51b8acafac101698}\label{group__PWR__PVD__detection__level_ga03c0d3ae547deb1a51b8acafac101698} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}}
\index{PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_4}{PWR\_PVDLEVEL\_4}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+4~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}}                                )}

PVD threshold around 2.\+6 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00076}{76}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_ga46a1476440945c2b6426b4973172f24b}\label{group__PWR__PVD__detection__level_ga46a1476440945c2b6426b4973172f24b} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}}
\index{PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_5}{PWR\_PVDLEVEL\_5}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+5~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}}                 \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})}

PVD threshold around 2.\+8 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00077}{77}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}\label{group__PWR__PVD__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}}
\index{PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_6}{PWR\_PVDLEVEL\_6}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+6~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}}                )}

PVD threshold around 2.\+9 V 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00078}{78}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__PVD__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}\label{group__PWR__PVD__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd} 
\index{Power Voltage Detector Level selection@{Power Voltage Detector Level selection}!PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}}
\index{PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}!Power Voltage Detector Level selection@{Power Voltage Detector Level selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_7}{PWR\_PVDLEVEL\_7}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+7~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad76bf9b1919a25147bdd816372e4b941}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dba11231fdbecc30b96fb870e3d9eab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabb5eb8b44b74d4df38c982be6f104e2d}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+0}})}

External input analog voltage (compared internally to VREFINT) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00079}{79}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

