Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 06d00344affc40638e74db54f94a4b93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_REGISTER_FILE_behav xil_defaultlib.TEST_REGISTER_FILE -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral_arch of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture my_test of entity xil_defaultlib.test_register_file
Built simulation snapshot TEST_REGISTER_FILE_behav
