INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/Pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArmProcessor
WARNING: [VRFC 10-3380] identifier 'immediate_out' is used before its declaration [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v:59]
WARNING: [VRFC 10-3380] identifier 'branch' is used before its declaration [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'SW' is redefined [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/alu.v:30]
WARNING: [VRFC 10-9157] macro 'LW' is redefined [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/alu.v:31]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'DATA_SIZE' is redefined [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/data_memory.v:22]
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'LW' is redefined [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sim_1/new/testbench.v:40]
WARNING: [VRFC 10-9157] macro 'SW' is redefined [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sim_1/new/testbench.v:41]
INFO: [VRFC 10-311] analyzing module testbench
