
SysTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006350  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000350  08006490  08006490  00016490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080067e0  080067e0  000167e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080067e4  080067e4  000167e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001d4  20000000  080067e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000324  200001d8  080069bc  000201d8  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  200004fc  080069bc  000204fc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
  9 .debug_info   000177b8  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002df9  00000000  00000000  000379b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000603e  00000000  00000000  0003a7ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000858  00000000  00000000  000407f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000da8  00000000  00000000  00041048  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005b47  00000000  00000000  00041df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003214  00000000  00000000  00047937  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004ab4b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000257c  00000000  00000000  0004abc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d8 	.word	0x200001d8
 800015c:	00000000 	.word	0x00000000
 8000160:	08006478 	.word	0x08006478

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001dc 	.word	0x200001dc
 800017c:	08006478 	.word	0x08006478

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f092 0f00 	teq	r2, #0
 800047a:	bf14      	ite	ne
 800047c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e720      	b.n	80002d4 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aedc 	beq.w	8000282 <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6c1      	b.n	8000282 <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__aeabi_dmul>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000506:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800050a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050e:	bf1d      	ittte	ne
 8000510:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000514:	ea94 0f0c 	teqne	r4, ip
 8000518:	ea95 0f0c 	teqne	r5, ip
 800051c:	f000 f8de 	bleq	80006dc <__aeabi_dmul+0x1dc>
 8000520:	442c      	add	r4, r5
 8000522:	ea81 0603 	eor.w	r6, r1, r3
 8000526:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800052a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000532:	bf18      	it	ne
 8000534:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000538:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800053c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000540:	d038      	beq.n	80005b4 <__aeabi_dmul+0xb4>
 8000542:	fba0 ce02 	umull	ip, lr, r0, r2
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000552:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000556:	f04f 0600 	mov.w	r6, #0
 800055a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055e:	f09c 0f00 	teq	ip, #0
 8000562:	bf18      	it	ne
 8000564:	f04e 0e01 	orrne.w	lr, lr, #1
 8000568:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800056c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000570:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000574:	d204      	bcs.n	8000580 <__aeabi_dmul+0x80>
 8000576:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800057a:	416d      	adcs	r5, r5
 800057c:	eb46 0606 	adc.w	r6, r6, r6
 8000580:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000584:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000588:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800058c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000590:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000594:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000598:	bf88      	it	hi
 800059a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800059e:	d81e      	bhi.n	80005de <__aeabi_dmul+0xde>
 80005a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a4:	bf08      	it	eq
 80005a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005aa:	f150 0000 	adcs.w	r0, r0, #0
 80005ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b8:	ea46 0101 	orr.w	r1, r6, r1
 80005bc:	ea40 0002 	orr.w	r0, r0, r2
 80005c0:	ea81 0103 	eor.w	r1, r1, r3
 80005c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c8:	bfc2      	ittt	gt
 80005ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005d2:	bd70      	popgt	{r4, r5, r6, pc}
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f04f 0e00 	mov.w	lr, #0
 80005dc:	3c01      	subs	r4, #1
 80005de:	f300 80ab 	bgt.w	8000738 <__aeabi_dmul+0x238>
 80005e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005e6:	bfde      	ittt	le
 80005e8:	2000      	movle	r0, #0
 80005ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd70      	pople	{r4, r5, r6, pc}
 80005f0:	f1c4 0400 	rsb	r4, r4, #0
 80005f4:	3c20      	subs	r4, #32
 80005f6:	da35      	bge.n	8000664 <__aeabi_dmul+0x164>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc1b      	bgt.n	8000634 <__aeabi_dmul+0x134>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f305 	lsl.w	r3, r0, r5
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f205 	lsl.w	r2, r1, r5
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800061c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000620:	fa21 f604 	lsr.w	r6, r1, r4
 8000624:	eb42 0106 	adc.w	r1, r2, r6
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 040c 	rsb	r4, r4, #12
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f304 	lsl.w	r3, r0, r4
 8000640:	fa20 f005 	lsr.w	r0, r0, r5
 8000644:	fa01 f204 	lsl.w	r2, r1, r4
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000654:	f141 0100 	adc.w	r1, r1, #0
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f205 	lsl.w	r2, r0, r5
 800066c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000670:	fa20 f304 	lsr.w	r3, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea43 0302 	orr.w	r3, r3, r2
 800067c:	fa21 f004 	lsr.w	r0, r1, r4
 8000680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000684:	fa21 f204 	lsr.w	r2, r1, r4
 8000688:	ea20 0002 	bic.w	r0, r0, r2
 800068c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f094 0f00 	teq	r4, #0
 80006a0:	d10f      	bne.n	80006c2 <__aeabi_dmul+0x1c2>
 80006a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006a6:	0040      	lsls	r0, r0, #1
 80006a8:	eb41 0101 	adc.w	r1, r1, r1
 80006ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b0:	bf08      	it	eq
 80006b2:	3c01      	subeq	r4, #1
 80006b4:	d0f7      	beq.n	80006a6 <__aeabi_dmul+0x1a6>
 80006b6:	ea41 0106 	orr.w	r1, r1, r6
 80006ba:	f095 0f00 	teq	r5, #0
 80006be:	bf18      	it	ne
 80006c0:	4770      	bxne	lr
 80006c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	eb43 0303 	adc.w	r3, r3, r3
 80006cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d0:	bf08      	it	eq
 80006d2:	3d01      	subeq	r5, #1
 80006d4:	d0f7      	beq.n	80006c6 <__aeabi_dmul+0x1c6>
 80006d6:	ea43 0306 	orr.w	r3, r3, r6
 80006da:	4770      	bx	lr
 80006dc:	ea94 0f0c 	teq	r4, ip
 80006e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e4:	bf18      	it	ne
 80006e6:	ea95 0f0c 	teqne	r5, ip
 80006ea:	d00c      	beq.n	8000706 <__aeabi_dmul+0x206>
 80006ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f0:	bf18      	it	ne
 80006f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f6:	d1d1      	bne.n	800069c <__aeabi_dmul+0x19c>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070a:	bf06      	itte	eq
 800070c:	4610      	moveq	r0, r2
 800070e:	4619      	moveq	r1, r3
 8000710:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000714:	d019      	beq.n	800074a <__aeabi_dmul+0x24a>
 8000716:	ea94 0f0c 	teq	r4, ip
 800071a:	d102      	bne.n	8000722 <__aeabi_dmul+0x222>
 800071c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000720:	d113      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000722:	ea95 0f0c 	teq	r5, ip
 8000726:	d105      	bne.n	8000734 <__aeabi_dmul+0x234>
 8000728:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800072c:	bf1c      	itt	ne
 800072e:	4610      	movne	r0, r2
 8000730:	4619      	movne	r1, r3
 8000732:	d10a      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	bd70      	pop	{r4, r5, r6, pc}
 800074a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000752:	bd70      	pop	{r4, r5, r6, pc}

08000754 <__aeabi_ddiv>:
 8000754:	b570      	push	{r4, r5, r6, lr}
 8000756:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800075e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000762:	bf1d      	ittte	ne
 8000764:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000768:	ea94 0f0c 	teqne	r4, ip
 800076c:	ea95 0f0c 	teqne	r5, ip
 8000770:	f000 f8a7 	bleq	80008c2 <__aeabi_ddiv+0x16e>
 8000774:	eba4 0405 	sub.w	r4, r4, r5
 8000778:	ea81 0e03 	eor.w	lr, r1, r3
 800077c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000780:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000784:	f000 8088 	beq.w	8000898 <__aeabi_ddiv+0x144>
 8000788:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800078c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000790:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000794:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000798:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800079c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ac:	429d      	cmp	r5, r3
 80007ae:	bf08      	it	eq
 80007b0:	4296      	cmpeq	r6, r2
 80007b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007ba:	d202      	bcs.n	80007c2 <__aeabi_ddiv+0x6e>
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	1ab6      	subs	r6, r6, r2
 80007c4:	eb65 0503 	sbc.w	r5, r5, r3
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000830:	ea55 0e06 	orrs.w	lr, r5, r6
 8000834:	d018      	beq.n	8000868 <__aeabi_ddiv+0x114>
 8000836:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800083a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000842:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000846:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800084a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000852:	d1c0      	bne.n	80007d6 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	d10b      	bne.n	8000872 <__aeabi_ddiv+0x11e>
 800085a:	ea41 0100 	orr.w	r1, r1, r0
 800085e:	f04f 0000 	mov.w	r0, #0
 8000862:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000866:	e7b6      	b.n	80007d6 <__aeabi_ddiv+0x82>
 8000868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800086c:	bf04      	itt	eq
 800086e:	4301      	orreq	r1, r0
 8000870:	2000      	moveq	r0, #0
 8000872:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000876:	bf88      	it	hi
 8000878:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800087c:	f63f aeaf 	bhi.w	80005de <__aeabi_dmul+0xde>
 8000880:	ebb5 0c03 	subs.w	ip, r5, r3
 8000884:	bf04      	itt	eq
 8000886:	ebb6 0c02 	subseq.w	ip, r6, r2
 800088a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088e:	f150 0000 	adcs.w	r0, r0, #0
 8000892:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800089c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a4:	bfc2      	ittt	gt
 80008a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ae:	bd70      	popgt	{r4, r5, r6, pc}
 80008b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b4:	f04f 0e00 	mov.w	lr, #0
 80008b8:	3c01      	subs	r4, #1
 80008ba:	e690      	b.n	80005de <__aeabi_dmul+0xde>
 80008bc:	ea45 0e06 	orr.w	lr, r5, r6
 80008c0:	e68d      	b.n	80005de <__aeabi_dmul+0xde>
 80008c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	bf08      	it	eq
 80008cc:	ea95 0f0c 	teqeq	r5, ip
 80008d0:	f43f af3b 	beq.w	800074a <__aeabi_dmul+0x24a>
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	d10a      	bne.n	80008f0 <__aeabi_ddiv+0x19c>
 80008da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008de:	f47f af34 	bne.w	800074a <__aeabi_dmul+0x24a>
 80008e2:	ea95 0f0c 	teq	r5, ip
 80008e6:	f47f af25 	bne.w	8000734 <__aeabi_dmul+0x234>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e72c      	b.n	800074a <__aeabi_dmul+0x24a>
 80008f0:	ea95 0f0c 	teq	r5, ip
 80008f4:	d106      	bne.n	8000904 <__aeabi_ddiv+0x1b0>
 80008f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fa:	f43f aefd 	beq.w	80006f8 <__aeabi_dmul+0x1f8>
 80008fe:	4610      	mov	r0, r2
 8000900:	4619      	mov	r1, r3
 8000902:	e722      	b.n	800074a <__aeabi_dmul+0x24a>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	f47f aec5 	bne.w	800069c <__aeabi_dmul+0x19c>
 8000912:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000916:	f47f af0d 	bne.w	8000734 <__aeabi_dmul+0x234>
 800091a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091e:	f47f aeeb 	bne.w	80006f8 <__aeabi_dmul+0x1f8>
 8000922:	e712      	b.n	800074a <__aeabi_dmul+0x24a>

08000924 <__gedf2>:
 8000924:	f04f 3cff 	mov.w	ip, #4294967295
 8000928:	e006      	b.n	8000938 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__ledf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	e002      	b.n	8000938 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__cmpdf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	f84d cd04 	str.w	ip, [sp, #-4]!
 800093c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094e:	d01b      	beq.n	8000988 <__cmpdf2+0x54>
 8000950:	b001      	add	sp, #4
 8000952:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000956:	bf0c      	ite	eq
 8000958:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800095c:	ea91 0f03 	teqne	r1, r3
 8000960:	bf02      	ittt	eq
 8000962:	ea90 0f02 	teqeq	r0, r2
 8000966:	2000      	moveq	r0, #0
 8000968:	4770      	bxeq	lr
 800096a:	f110 0f00 	cmn.w	r0, #0
 800096e:	ea91 0f03 	teq	r1, r3
 8000972:	bf58      	it	pl
 8000974:	4299      	cmppl	r1, r3
 8000976:	bf08      	it	eq
 8000978:	4290      	cmpeq	r0, r2
 800097a:	bf2c      	ite	cs
 800097c:	17d8      	asrcs	r0, r3, #31
 800097e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000982:	f040 0001 	orr.w	r0, r0, #1
 8000986:	4770      	bx	lr
 8000988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d102      	bne.n	8000998 <__cmpdf2+0x64>
 8000992:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000996:	d107      	bne.n	80009a8 <__cmpdf2+0x74>
 8000998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	d1d6      	bne.n	8000950 <__cmpdf2+0x1c>
 80009a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a6:	d0d3      	beq.n	8000950 <__cmpdf2+0x1c>
 80009a8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdrcmple>:
 80009b0:	4684      	mov	ip, r0
 80009b2:	4610      	mov	r0, r2
 80009b4:	4662      	mov	r2, ip
 80009b6:	468c      	mov	ip, r1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4663      	mov	r3, ip
 80009bc:	e000      	b.n	80009c0 <__aeabi_cdcmpeq>
 80009be:	bf00      	nop

080009c0 <__aeabi_cdcmpeq>:
 80009c0:	b501      	push	{r0, lr}
 80009c2:	f7ff ffb7 	bl	8000934 <__cmpdf2>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	bf48      	it	mi
 80009ca:	f110 0f00 	cmnmi.w	r0, #0
 80009ce:	bd01      	pop	{r0, pc}

080009d0 <__aeabi_dcmpeq>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff fff4 	bl	80009c0 <__aeabi_cdcmpeq>
 80009d8:	bf0c      	ite	eq
 80009da:	2001      	moveq	r0, #1
 80009dc:	2000      	movne	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmplt>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffea 	bl	80009c0 <__aeabi_cdcmpeq>
 80009ec:	bf34      	ite	cc
 80009ee:	2001      	movcc	r0, #1
 80009f0:	2000      	movcs	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmple>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffe0 	bl	80009c0 <__aeabi_cdcmpeq>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpge>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffce 	bl	80009b0 <__aeabi_cdrcmple>
 8000a14:	bf94      	ite	ls
 8000a16:	2001      	movls	r0, #1
 8000a18:	2000      	movhi	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpgt>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff ffc4 	bl	80009b0 <__aeabi_cdrcmple>
 8000a28:	bf34      	ite	cc
 8000a2a:	2001      	movcc	r0, #1
 8000a2c:	2000      	movcs	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_d2iz>:
 8000a34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a3c:	d215      	bcs.n	8000a6a <__aeabi_d2iz+0x36>
 8000a3e:	d511      	bpl.n	8000a64 <__aeabi_d2iz+0x30>
 8000a40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a48:	d912      	bls.n	8000a70 <__aeabi_d2iz+0x3c>
 8000a4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	bf18      	it	ne
 8000a60:	4240      	negne	r0, r0
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d105      	bne.n	8000a7c <__aeabi_d2iz+0x48>
 8000a70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a74:	bf08      	it	eq
 8000a76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_frsub>:
 8000b64:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b68:	e002      	b.n	8000b70 <__addsf3>
 8000b6a:	bf00      	nop

08000b6c <__aeabi_fsub>:
 8000b6c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b70 <__addsf3>:
 8000b70:	0042      	lsls	r2, r0, #1
 8000b72:	bf1f      	itttt	ne
 8000b74:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b78:	ea92 0f03 	teqne	r2, r3
 8000b7c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b80:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b84:	d06a      	beq.n	8000c5c <__addsf3+0xec>
 8000b86:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8e:	bfc1      	itttt	gt
 8000b90:	18d2      	addgt	r2, r2, r3
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	4048      	eorgt	r0, r1
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	bfb8      	it	lt
 8000b9a:	425b      	neglt	r3, r3
 8000b9c:	2b19      	cmp	r3, #25
 8000b9e:	bf88      	it	hi
 8000ba0:	4770      	bxhi	lr
 8000ba2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000baa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bae:	bf18      	it	ne
 8000bb0:	4240      	negne	r0, r0
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4249      	negne	r1, r1
 8000bc2:	ea92 0f03 	teq	r2, r3
 8000bc6:	d03f      	beq.n	8000c48 <__addsf3+0xd8>
 8000bc8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bcc:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd0:	eb10 000c 	adds.w	r0, r0, ip
 8000bd4:	f1c3 0320 	rsb	r3, r3, #32
 8000bd8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bdc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be0:	d502      	bpl.n	8000be8 <__addsf3+0x78>
 8000be2:	4249      	negs	r1, r1
 8000be4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bec:	d313      	bcc.n	8000c16 <__addsf3+0xa6>
 8000bee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf2:	d306      	bcc.n	8000c02 <__addsf3+0x92>
 8000bf4:	0840      	lsrs	r0, r0, #1
 8000bf6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfa:	f102 0201 	add.w	r2, r2, #1
 8000bfe:	2afe      	cmp	r2, #254	; 0xfe
 8000c00:	d251      	bcs.n	8000ca6 <__addsf3+0x136>
 8000c02:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0a:	bf08      	it	eq
 8000c0c:	f020 0001 	biceq.w	r0, r0, #1
 8000c10:	ea40 0003 	orr.w	r0, r0, r3
 8000c14:	4770      	bx	lr
 8000c16:	0049      	lsls	r1, r1, #1
 8000c18:	eb40 0000 	adc.w	r0, r0, r0
 8000c1c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c20:	f1a2 0201 	sub.w	r2, r2, #1
 8000c24:	d1ed      	bne.n	8000c02 <__addsf3+0x92>
 8000c26:	fab0 fc80 	clz	ip, r0
 8000c2a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c32:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c36:	bfaa      	itet	ge
 8000c38:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c3c:	4252      	neglt	r2, r2
 8000c3e:	4318      	orrge	r0, r3
 8000c40:	bfbc      	itt	lt
 8000c42:	40d0      	lsrlt	r0, r2
 8000c44:	4318      	orrlt	r0, r3
 8000c46:	4770      	bx	lr
 8000c48:	f092 0f00 	teq	r2, #0
 8000c4c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c50:	bf06      	itte	eq
 8000c52:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c56:	3201      	addeq	r2, #1
 8000c58:	3b01      	subne	r3, #1
 8000c5a:	e7b5      	b.n	8000bc8 <__addsf3+0x58>
 8000c5c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c60:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c64:	bf18      	it	ne
 8000c66:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6a:	d021      	beq.n	8000cb0 <__addsf3+0x140>
 8000c6c:	ea92 0f03 	teq	r2, r3
 8000c70:	d004      	beq.n	8000c7c <__addsf3+0x10c>
 8000c72:	f092 0f00 	teq	r2, #0
 8000c76:	bf08      	it	eq
 8000c78:	4608      	moveq	r0, r1
 8000c7a:	4770      	bx	lr
 8000c7c:	ea90 0f01 	teq	r0, r1
 8000c80:	bf1c      	itt	ne
 8000c82:	2000      	movne	r0, #0
 8000c84:	4770      	bxne	lr
 8000c86:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8a:	d104      	bne.n	8000c96 <__addsf3+0x126>
 8000c8c:	0040      	lsls	r0, r0, #1
 8000c8e:	bf28      	it	cs
 8000c90:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c94:	4770      	bx	lr
 8000c96:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9a:	bf3c      	itt	cc
 8000c9c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca0:	4770      	bxcc	lr
 8000ca2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000caa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cae:	4770      	bx	lr
 8000cb0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb4:	bf16      	itet	ne
 8000cb6:	4608      	movne	r0, r1
 8000cb8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cbc:	4601      	movne	r1, r0
 8000cbe:	0242      	lsls	r2, r0, #9
 8000cc0:	bf06      	itte	eq
 8000cc2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc6:	ea90 0f01 	teqeq	r0, r1
 8000cca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_ui2f>:
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	e004      	b.n	8000ce0 <__aeabi_i2f+0x8>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_i2f>:
 8000cd8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cdc:	bf48      	it	mi
 8000cde:	4240      	negmi	r0, r0
 8000ce0:	ea5f 0c00 	movs.w	ip, r0
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cec:	4601      	mov	r1, r0
 8000cee:	f04f 0000 	mov.w	r0, #0
 8000cf2:	e01c      	b.n	8000d2e <__aeabi_l2f+0x2a>

08000cf4 <__aeabi_ul2f>:
 8000cf4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf8:	bf08      	it	eq
 8000cfa:	4770      	bxeq	lr
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e00a      	b.n	8000d18 <__aeabi_l2f+0x14>
 8000d02:	bf00      	nop

08000d04 <__aeabi_l2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d10:	d502      	bpl.n	8000d18 <__aeabi_l2f+0x14>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	ea5f 0c01 	movs.w	ip, r1
 8000d1c:	bf02      	ittt	eq
 8000d1e:	4684      	moveq	ip, r0
 8000d20:	4601      	moveq	r1, r0
 8000d22:	2000      	moveq	r0, #0
 8000d24:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d28:	bf08      	it	eq
 8000d2a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d32:	fabc f28c 	clz	r2, ip
 8000d36:	3a08      	subs	r2, #8
 8000d38:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d3c:	db10      	blt.n	8000d60 <__aeabi_l2f+0x5c>
 8000d3e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d42:	4463      	add	r3, ip
 8000d44:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d48:	f1c2 0220 	rsb	r2, r2, #32
 8000d4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d50:	fa20 f202 	lsr.w	r2, r0, r2
 8000d54:	eb43 0002 	adc.w	r0, r3, r2
 8000d58:	bf08      	it	eq
 8000d5a:	f020 0001 	biceq.w	r0, r0, #1
 8000d5e:	4770      	bx	lr
 8000d60:	f102 0220 	add.w	r2, r2, #32
 8000d64:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d68:	f1c2 0220 	rsb	r2, r2, #32
 8000d6c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d70:	fa21 f202 	lsr.w	r2, r1, r2
 8000d74:	eb43 0002 	adc.w	r0, r3, r2
 8000d78:	bf08      	it	eq
 8000d7a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7e:	4770      	bx	lr

08000d80 <__aeabi_fmul>:
 8000d80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d88:	bf1e      	ittt	ne
 8000d8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8e:	ea92 0f0c 	teqne	r2, ip
 8000d92:	ea93 0f0c 	teqne	r3, ip
 8000d96:	d06f      	beq.n	8000e78 <__aeabi_fmul+0xf8>
 8000d98:	441a      	add	r2, r3
 8000d9a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9e:	0240      	lsls	r0, r0, #9
 8000da0:	bf18      	it	ne
 8000da2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da6:	d01e      	beq.n	8000de6 <__aeabi_fmul+0x66>
 8000da8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db4:	fba0 3101 	umull	r3, r1, r0, r1
 8000db8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dbc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc0:	bf3e      	ittt	cc
 8000dc2:	0049      	lslcc	r1, r1, #1
 8000dc4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc8:	005b      	lslcc	r3, r3, #1
 8000dca:	ea40 0001 	orr.w	r0, r0, r1
 8000dce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd2:	2afd      	cmp	r2, #253	; 0xfd
 8000dd4:	d81d      	bhi.n	8000e12 <__aeabi_fmul+0x92>
 8000dd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dde:	bf08      	it	eq
 8000de0:	f020 0001 	biceq.w	r0, r0, #1
 8000de4:	4770      	bx	lr
 8000de6:	f090 0f00 	teq	r0, #0
 8000dea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dee:	bf08      	it	eq
 8000df0:	0249      	lsleq	r1, r1, #9
 8000df2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfa:	3a7f      	subs	r2, #127	; 0x7f
 8000dfc:	bfc2      	ittt	gt
 8000dfe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e02:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e06:	4770      	bxgt	lr
 8000e08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	3a01      	subs	r2, #1
 8000e12:	dc5d      	bgt.n	8000ed0 <__aeabi_fmul+0x150>
 8000e14:	f112 0f19 	cmn.w	r2, #25
 8000e18:	bfdc      	itt	le
 8000e1a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e1e:	4770      	bxle	lr
 8000e20:	f1c2 0200 	rsb	r2, r2, #0
 8000e24:	0041      	lsls	r1, r0, #1
 8000e26:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2a:	f1c2 0220 	rsb	r2, r2, #32
 8000e2e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e32:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e36:	f140 0000 	adc.w	r0, r0, #0
 8000e3a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3e:	bf08      	it	eq
 8000e40:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e44:	4770      	bx	lr
 8000e46:	f092 0f00 	teq	r2, #0
 8000e4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e4e:	bf02      	ittt	eq
 8000e50:	0040      	lsleq	r0, r0, #1
 8000e52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e56:	3a01      	subeq	r2, #1
 8000e58:	d0f9      	beq.n	8000e4e <__aeabi_fmul+0xce>
 8000e5a:	ea40 000c 	orr.w	r0, r0, ip
 8000e5e:	f093 0f00 	teq	r3, #0
 8000e62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0049      	lsleq	r1, r1, #1
 8000e6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e6e:	3b01      	subeq	r3, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xe6>
 8000e72:	ea41 010c 	orr.w	r1, r1, ip
 8000e76:	e78f      	b.n	8000d98 <__aeabi_fmul+0x18>
 8000e78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e7c:	ea92 0f0c 	teq	r2, ip
 8000e80:	bf18      	it	ne
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d00a      	beq.n	8000e9e <__aeabi_fmul+0x11e>
 8000e88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e8c:	bf18      	it	ne
 8000e8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e92:	d1d8      	bne.n	8000e46 <__aeabi_fmul+0xc6>
 8000e94:	ea80 0001 	eor.w	r0, r0, r1
 8000e98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e9c:	4770      	bx	lr
 8000e9e:	f090 0f00 	teq	r0, #0
 8000ea2:	bf17      	itett	ne
 8000ea4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ea8:	4608      	moveq	r0, r1
 8000eaa:	f091 0f00 	teqne	r1, #0
 8000eae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb2:	d014      	beq.n	8000ede <__aeabi_fmul+0x15e>
 8000eb4:	ea92 0f0c 	teq	r2, ip
 8000eb8:	d101      	bne.n	8000ebe <__aeabi_fmul+0x13e>
 8000eba:	0242      	lsls	r2, r0, #9
 8000ebc:	d10f      	bne.n	8000ede <__aeabi_fmul+0x15e>
 8000ebe:	ea93 0f0c 	teq	r3, ip
 8000ec2:	d103      	bne.n	8000ecc <__aeabi_fmul+0x14c>
 8000ec4:	024b      	lsls	r3, r1, #9
 8000ec6:	bf18      	it	ne
 8000ec8:	4608      	movne	r0, r1
 8000eca:	d108      	bne.n	8000ede <__aeabi_fmul+0x15e>
 8000ecc:	ea80 0001 	eor.w	r0, r0, r1
 8000ed0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000edc:	4770      	bx	lr
 8000ede:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ee6:	4770      	bx	lr

08000ee8 <__aeabi_fdiv>:
 8000ee8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef0:	bf1e      	ittt	ne
 8000ef2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef6:	ea92 0f0c 	teqne	r2, ip
 8000efa:	ea93 0f0c 	teqne	r3, ip
 8000efe:	d069      	beq.n	8000fd4 <__aeabi_fdiv+0xec>
 8000f00:	eba2 0203 	sub.w	r2, r2, r3
 8000f04:	ea80 0c01 	eor.w	ip, r0, r1
 8000f08:	0249      	lsls	r1, r1, #9
 8000f0a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0e:	d037      	beq.n	8000f80 <__aeabi_fdiv+0x98>
 8000f10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f14:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f18:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f20:	428b      	cmp	r3, r1
 8000f22:	bf38      	it	cc
 8000f24:	005b      	lslcc	r3, r3, #1
 8000f26:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	bf24      	itt	cs
 8000f32:	1a5b      	subcs	r3, r3, r1
 8000f34:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f38:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f3c:	bf24      	itt	cs
 8000f3e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f42:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f46:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4a:	bf24      	itt	cs
 8000f4c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f54:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f58:	bf24      	itt	cs
 8000f5a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f62:	011b      	lsls	r3, r3, #4
 8000f64:	bf18      	it	ne
 8000f66:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6a:	d1e0      	bne.n	8000f2e <__aeabi_fdiv+0x46>
 8000f6c:	2afd      	cmp	r2, #253	; 0xfd
 8000f6e:	f63f af50 	bhi.w	8000e12 <__aeabi_fmul+0x92>
 8000f72:	428b      	cmp	r3, r1
 8000f74:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f78:	bf08      	it	eq
 8000f7a:	f020 0001 	biceq.w	r0, r0, #1
 8000f7e:	4770      	bx	lr
 8000f80:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f84:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f88:	327f      	adds	r2, #127	; 0x7f
 8000f8a:	bfc2      	ittt	gt
 8000f8c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f90:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f94:	4770      	bxgt	lr
 8000f96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	3a01      	subs	r2, #1
 8000fa0:	e737      	b.n	8000e12 <__aeabi_fmul+0x92>
 8000fa2:	f092 0f00 	teq	r2, #0
 8000fa6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000faa:	bf02      	ittt	eq
 8000fac:	0040      	lsleq	r0, r0, #1
 8000fae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb2:	3a01      	subeq	r2, #1
 8000fb4:	d0f9      	beq.n	8000faa <__aeabi_fdiv+0xc2>
 8000fb6:	ea40 000c 	orr.w	r0, r0, ip
 8000fba:	f093 0f00 	teq	r3, #0
 8000fbe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0049      	lsleq	r1, r1, #1
 8000fc6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fca:	3b01      	subeq	r3, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xda>
 8000fce:	ea41 010c 	orr.w	r1, r1, ip
 8000fd2:	e795      	b.n	8000f00 <__aeabi_fdiv+0x18>
 8000fd4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd8:	ea92 0f0c 	teq	r2, ip
 8000fdc:	d108      	bne.n	8000ff0 <__aeabi_fdiv+0x108>
 8000fde:	0242      	lsls	r2, r0, #9
 8000fe0:	f47f af7d 	bne.w	8000ede <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	f47f af70 	bne.w	8000ecc <__aeabi_fmul+0x14c>
 8000fec:	4608      	mov	r0, r1
 8000fee:	e776      	b.n	8000ede <__aeabi_fmul+0x15e>
 8000ff0:	ea93 0f0c 	teq	r3, ip
 8000ff4:	d104      	bne.n	8001000 <__aeabi_fdiv+0x118>
 8000ff6:	024b      	lsls	r3, r1, #9
 8000ff8:	f43f af4c 	beq.w	8000e94 <__aeabi_fmul+0x114>
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	e76e      	b.n	8000ede <__aeabi_fmul+0x15e>
 8001000:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001004:	bf18      	it	ne
 8001006:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100a:	d1ca      	bne.n	8000fa2 <__aeabi_fdiv+0xba>
 800100c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001010:	f47f af5c 	bne.w	8000ecc <__aeabi_fmul+0x14c>
 8001014:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001018:	f47f af3c 	bne.w	8000e94 <__aeabi_fmul+0x114>
 800101c:	e75f      	b.n	8000ede <__aeabi_fmul+0x15e>
 800101e:	bf00      	nop

08001020 <__gesf2>:
 8001020:	f04f 3cff 	mov.w	ip, #4294967295
 8001024:	e006      	b.n	8001034 <__cmpsf2+0x4>
 8001026:	bf00      	nop

08001028 <__lesf2>:
 8001028:	f04f 0c01 	mov.w	ip, #1
 800102c:	e002      	b.n	8001034 <__cmpsf2+0x4>
 800102e:	bf00      	nop

08001030 <__cmpsf2>:
 8001030:	f04f 0c01 	mov.w	ip, #1
 8001034:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001038:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800103c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001040:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001044:	bf18      	it	ne
 8001046:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104a:	d011      	beq.n	8001070 <__cmpsf2+0x40>
 800104c:	b001      	add	sp, #4
 800104e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001052:	bf18      	it	ne
 8001054:	ea90 0f01 	teqne	r0, r1
 8001058:	bf58      	it	pl
 800105a:	ebb2 0003 	subspl.w	r0, r2, r3
 800105e:	bf88      	it	hi
 8001060:	17c8      	asrhi	r0, r1, #31
 8001062:	bf38      	it	cc
 8001064:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001068:	bf18      	it	ne
 800106a:	f040 0001 	orrne.w	r0, r0, #1
 800106e:	4770      	bx	lr
 8001070:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001074:	d102      	bne.n	800107c <__cmpsf2+0x4c>
 8001076:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107a:	d105      	bne.n	8001088 <__cmpsf2+0x58>
 800107c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001080:	d1e4      	bne.n	800104c <__cmpsf2+0x1c>
 8001082:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001086:	d0e1      	beq.n	800104c <__cmpsf2+0x1c>
 8001088:	f85d 0b04 	ldr.w	r0, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <__aeabi_cfrcmple>:
 8001090:	4684      	mov	ip, r0
 8001092:	4608      	mov	r0, r1
 8001094:	4661      	mov	r1, ip
 8001096:	e7ff      	b.n	8001098 <__aeabi_cfcmpeq>

08001098 <__aeabi_cfcmpeq>:
 8001098:	b50f      	push	{r0, r1, r2, r3, lr}
 800109a:	f7ff ffc9 	bl	8001030 <__cmpsf2>
 800109e:	2800      	cmp	r0, #0
 80010a0:	bf48      	it	mi
 80010a2:	f110 0f00 	cmnmi.w	r0, #0
 80010a6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a8 <__aeabi_fcmpeq>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff fff4 	bl	8001098 <__aeabi_cfcmpeq>
 80010b0:	bf0c      	ite	eq
 80010b2:	2001      	moveq	r0, #1
 80010b4:	2000      	movne	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmplt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffea 	bl	8001098 <__aeabi_cfcmpeq>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmple>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffe0 	bl	8001098 <__aeabi_cfcmpeq>
 80010d8:	bf94      	ite	ls
 80010da:	2001      	movls	r0, #1
 80010dc:	2000      	movhi	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_fcmpge>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff ffd2 	bl	8001090 <__aeabi_cfrcmple>
 80010ec:	bf94      	ite	ls
 80010ee:	2001      	movls	r0, #1
 80010f0:	2000      	movhi	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmpgt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffc8 	bl	8001090 <__aeabi_cfrcmple>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_f2iz>:
 800110c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001110:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001114:	d30f      	bcc.n	8001136 <__aeabi_f2iz+0x2a>
 8001116:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111e:	d90d      	bls.n	800113c <__aeabi_f2iz+0x30>
 8001120:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001124:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001128:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	bf18      	it	ne
 8001132:	4240      	negne	r0, r0
 8001134:	4770      	bx	lr
 8001136:	f04f 0000 	mov.w	r0, #0
 800113a:	4770      	bx	lr
 800113c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001140:	d101      	bne.n	8001146 <__aeabi_f2iz+0x3a>
 8001142:	0242      	lsls	r2, r0, #9
 8001144:	d105      	bne.n	8001152 <__aeabi_f2iz+0x46>
 8001146:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114a:	bf08      	it	eq
 800114c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001150:	4770      	bx	lr
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4770      	bx	lr

08001158 <__aeabi_f2uiz>:
 8001158:	0042      	lsls	r2, r0, #1
 800115a:	d20e      	bcs.n	800117a <__aeabi_f2uiz+0x22>
 800115c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001160:	d30b      	bcc.n	800117a <__aeabi_f2uiz+0x22>
 8001162:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001166:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116a:	d409      	bmi.n	8001180 <__aeabi_f2uiz+0x28>
 800116c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001170:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001174:	fa23 f002 	lsr.w	r0, r3, r2
 8001178:	4770      	bx	lr
 800117a:	f04f 0000 	mov.w	r0, #0
 800117e:	4770      	bx	lr
 8001180:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001184:	d101      	bne.n	800118a <__aeabi_f2uiz+0x32>
 8001186:	0242      	lsls	r2, r0, #9
 8001188:	d102      	bne.n	8001190 <__aeabi_f2uiz+0x38>
 800118a:	f04f 30ff 	mov.w	r0, #4294967295
 800118e:	4770      	bx	lr
 8001190:	f04f 0000 	mov.w	r0, #0
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop

08001198 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <HAL_InitTick+0x24>)
{
 800119a:	b510      	push	{r4, lr}
 800119c:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80011a8:	f000 f876 	bl	8001298 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80011ac:	2200      	movs	r2, #0
 80011ae:	4621      	mov	r1, r4
 80011b0:	f04f 30ff 	mov.w	r0, #4294967295
 80011b4:	f000 f830 	bl	8001218 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80011b8:	2000      	movs	r0, #0
 80011ba:	bd10      	pop	{r4, pc}
 80011bc:	20000000 	.word	0x20000000

080011c0 <HAL_Init>:
{
 80011c0:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c2:	2003      	movs	r0, #3
 80011c4:	f000 f816 	bl	80011f4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff ffe5 	bl	8001198 <HAL_InitTick>
  HAL_MspInit();
 80011ce:	f002 fadf 	bl	8003790 <HAL_MspInit>
}
 80011d2:	2000      	movs	r0, #0
 80011d4:	bd08      	pop	{r3, pc}
	...

080011d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80011d8:	4a02      	ldr	r2, [pc, #8]	; (80011e4 <HAL_IncTick+0xc>)
 80011da:	6813      	ldr	r3, [r2, #0]
 80011dc:	3301      	adds	r3, #1
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	20000214 	.word	0x20000214

080011e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011e8:	4b01      	ldr	r3, [pc, #4]	; (80011f0 <HAL_GetTick+0x8>)
 80011ea:	6818      	ldr	r0, [r3, #0]
}
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20000214 	.word	0x20000214

080011f4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f4:	4a07      	ldr	r2, [pc, #28]	; (8001214 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011f6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011fa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001202:	041b      	lsls	r3, r3, #16
 8001204:	0c1b      	lsrs	r3, r3, #16
 8001206:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800120a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800120e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001210:	60d3      	str	r3, [r2, #12]
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001218:	4b17      	ldr	r3, [pc, #92]	; (8001278 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121a:	b530      	push	{r4, r5, lr}
 800121c:	68dc      	ldr	r4, [r3, #12]
 800121e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001222:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001226:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001228:	2b04      	cmp	r3, #4
 800122a:	bf28      	it	cs
 800122c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800122e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001234:	bf98      	it	ls
 8001236:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	fa05 f303 	lsl.w	r3, r5, r3
 800123c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001240:	bf88      	it	hi
 8001242:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001244:	4019      	ands	r1, r3
 8001246:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001248:	fa05 f404 	lsl.w	r4, r5, r4
 800124c:	3c01      	subs	r4, #1
 800124e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001250:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001252:	ea42 0201 	orr.w	r2, r2, r1
 8001256:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	bfaf      	iteee	ge
 800125c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001260:	4b06      	ldrlt	r3, [pc, #24]	; (800127c <HAL_NVIC_SetPriority+0x64>)
 8001262:	f000 000f 	andlt.w	r0, r0, #15
 8001266:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	bfa5      	ittet	ge
 800126a:	b2d2      	uxtbge	r2, r2
 800126c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001270:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001276:	bd30      	pop	{r4, r5, pc}
 8001278:	e000ed00 	.word	0xe000ed00
 800127c:	e000ed14 	.word	0xe000ed14

08001280 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001280:	2301      	movs	r3, #1
 8001282:	0942      	lsrs	r2, r0, #5
 8001284:	f000 001f 	and.w	r0, r0, #31
 8001288:	fa03 f000 	lsl.w	r0, r3, r0
 800128c:	4b01      	ldr	r3, [pc, #4]	; (8001294 <HAL_NVIC_EnableIRQ+0x14>)
 800128e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001292:	4770      	bx	lr
 8001294:	e000e100 	.word	0xe000e100

08001298 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001298:	3801      	subs	r0, #1
 800129a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800129e:	d20a      	bcs.n	80012b6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a4:	4a06      	ldr	r2, [pc, #24]	; (80012c0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012a6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ac:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ae:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012b0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80012b6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	e000e010 	.word	0xe000e010
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012c4:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012c6:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	bf0c      	ite	eq
 80012cc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012d0:	f022 0204 	bicne.w	r2, r2, #4
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	4770      	bx	lr
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012dc:	4770      	bx	lr

080012de <HAL_SYSTICK_IRQHandler>:
{
 80012de:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80012e0:	f7ff fffc 	bl	80012dc <HAL_SYSTICK_Callback>
 80012e4:	bd08      	pop	{r3, pc}
	...

080012e8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00;
 80012e8:	2300      	movs	r3, #0
{ 
 80012ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012ee:	4a62      	ldr	r2, [pc, #392]	; (8001478 <HAL_GPIO_Init+0x190>)
  while (((GPIO_Init->Pin) >> position) != 0)
 80012f0:	f8d1 8000 	ldr.w	r8, [r1]
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f4:	f8df 9188 	ldr.w	r9, [pc, #392]	; 8001480 <HAL_GPIO_Init+0x198>
{ 
 80012f8:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 80012fa:	fa38 f403 	lsrs.w	r4, r8, r3
 80012fe:	d102      	bne.n	8001306 <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  } 
}
 8001300:	b005      	add	sp, #20
 8001302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001306:	2401      	movs	r4, #1
 8001308:	409c      	lsls	r4, r3
    if(iocurrent)
 800130a:	ea18 0604 	ands.w	r6, r8, r4
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800130e:	9401      	str	r4, [sp, #4]
    if(iocurrent)
 8001310:	f000 80a7 	beq.w	8001462 <HAL_GPIO_Init+0x17a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001314:	684c      	ldr	r4, [r1, #4]
 8001316:	f024 0a10 	bic.w	sl, r4, #16
 800131a:	f1ba 0f02 	cmp.w	sl, #2
 800131e:	d116      	bne.n	800134e <HAL_GPIO_Init+0x66>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001320:	f04f 0e0f 	mov.w	lr, #15
        temp = GPIOx->AFR[position >> 3];
 8001324:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8001328:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 800132c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001330:	f8dc 5020 	ldr.w	r5, [ip, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001334:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001338:	fa0e fe0b 	lsl.w	lr, lr, fp
 800133c:	ea25 0e0e 	bic.w	lr, r5, lr
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8001340:	690d      	ldr	r5, [r1, #16]
 8001342:	fa05 f50b 	lsl.w	r5, r5, fp
 8001346:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3] = temp;
 800134a:	f8cc 5020 	str.w	r5, [ip, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 800134e:	2503      	movs	r5, #3
 8001350:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001354:	fa05 f50c 	lsl.w	r5, r5, ip
 8001358:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 800135a:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800135e:	f004 0e03 	and.w	lr, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8001362:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001366:	fa0e fe0c 	lsl.w	lr, lr, ip
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800136a:	f10a 3aff 	add.w	sl, sl, #4294967295
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800136e:	ea4e 0e0b 	orr.w	lr, lr, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001372:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001376:	f8c0 e000 	str.w	lr, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800137a:	d816      	bhi.n	80013aa <HAL_GPIO_Init+0xc2>
        temp = GPIOx->OSPEEDR; 
 800137c:	f8d0 e008 	ldr.w	lr, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001380:	68cf      	ldr	r7, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001382:	ea05 0e0e 	and.w	lr, r5, lr
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001386:	fa07 fa0c 	lsl.w	sl, r7, ip
 800138a:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 800138e:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8001392:	f8d0 e004 	ldr.w	lr, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001396:	9f01      	ldr	r7, [sp, #4]
 8001398:	ea2e 0707 	bic.w	r7, lr, r7
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800139c:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80013a0:	fa0e fe03 	lsl.w	lr, lr, r3
 80013a4:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80013a8:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80013aa:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80013ac:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80013ae:	688f      	ldr	r7, [r1, #8]
 80013b0:	fa07 f70c 	lsl.w	r7, r7, ip
 80013b4:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80013b6:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80013b8:	00e5      	lsls	r5, r4, #3
 80013ba:	d552      	bpl.n	8001462 <HAL_GPIO_Init+0x17a>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80013bc:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c0:	f8d9 5020 	ldr.w	r5, [r9, #32]
 80013c4:	f023 0703 	bic.w	r7, r3, #3
 80013c8:	f045 0501 	orr.w	r5, r5, #1
 80013cc:	f8c9 5020 	str.w	r5, [r9, #32]
 80013d0:	f8d9 5020 	ldr.w	r5, [r9, #32]
 80013d4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80013d8:	f005 0501 	and.w	r5, r5, #1
 80013dc:	9503      	str	r5, [sp, #12]
 80013de:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80013e2:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e6:	9d03      	ldr	r5, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80013e8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 80013ec:	68bd      	ldr	r5, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80013ee:	fa0e fe0c 	lsl.w	lr, lr, ip
 80013f2:	ea25 0e0e 	bic.w	lr, r5, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013f6:	4d21      	ldr	r5, [pc, #132]	; (800147c <HAL_GPIO_Init+0x194>)
 80013f8:	42a8      	cmp	r0, r5
 80013fa:	d034      	beq.n	8001466 <HAL_GPIO_Init+0x17e>
 80013fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001400:	42a8      	cmp	r0, r5
 8001402:	d032      	beq.n	800146a <HAL_GPIO_Init+0x182>
 8001404:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001408:	42a8      	cmp	r0, r5
 800140a:	d030      	beq.n	800146e <HAL_GPIO_Init+0x186>
 800140c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001410:	42a8      	cmp	r0, r5
 8001412:	d02e      	beq.n	8001472 <HAL_GPIO_Init+0x18a>
 8001414:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001418:	42a8      	cmp	r0, r5
 800141a:	bf14      	ite	ne
 800141c:	2505      	movne	r5, #5
 800141e:	2504      	moveq	r5, #4
 8001420:	fa05 f50c 	lsl.w	r5, r5, ip
 8001424:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001428:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800142a:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 800142c:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800142e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001432:	bf0c      	ite	eq
 8001434:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8001436:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8001438:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 800143a:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800143c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8001440:	bf0c      	ite	eq
 8001442:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8001444:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8001446:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001448:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800144a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800144e:	bf0c      	ite	eq
 8001450:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8001452:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8001454:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001456:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001458:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800145a:	bf54      	ite	pl
 800145c:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 800145e:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8001460:	60d5      	str	r5, [r2, #12]
    position++;
 8001462:	3301      	adds	r3, #1
 8001464:	e749      	b.n	80012fa <HAL_GPIO_Init+0x12>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001466:	2500      	movs	r5, #0
 8001468:	e7da      	b.n	8001420 <HAL_GPIO_Init+0x138>
 800146a:	2501      	movs	r5, #1
 800146c:	e7d8      	b.n	8001420 <HAL_GPIO_Init+0x138>
 800146e:	2502      	movs	r5, #2
 8001470:	e7d6      	b.n	8001420 <HAL_GPIO_Init+0x138>
 8001472:	2503      	movs	r5, #3
 8001474:	e7d4      	b.n	8001420 <HAL_GPIO_Init+0x138>
 8001476:	bf00      	nop
 8001478:	40010400 	.word	0x40010400
 800147c:	40020000 	.word	0x40020000
 8001480:	40023800 	.word	0x40023800

08001484 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001484:	b10a      	cbz	r2, 800148a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001486:	6181      	str	r1, [r0, #24]
 8001488:	4770      	bx	lr
 800148a:	0409      	lsls	r1, r1, #16
 800148c:	e7fb      	b.n	8001486 <HAL_GPIO_WritePin+0x2>
	...

08001490 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001490:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 8001492:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 800149a:	d00c      	beq.n	80014b6 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 800149c:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 800149e:	491a      	ldr	r1, [pc, #104]	; (8001508 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 80014a0:	680b      	ldr	r3, [r1, #0]
 80014a2:	f023 0301 	bic.w	r3, r3, #1
 80014a6:	4313      	orrs	r3, r2
 80014a8:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80014aa:	6808      	ldr	r0, [r1, #0]
 80014ac:	f000 0001 	and.w	r0, r0, #1
 80014b0:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 80014b2:	b002      	add	sp, #8
 80014b4:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80014b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014b8:	4914      	ldr	r1, [pc, #80]	; (800150c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80014ba:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80014be:	d00f      	beq.n	80014e0 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80014c0:	680a      	ldr	r2, [r1, #0]
 80014c2:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80014c6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 80014ca:	d1e7      	bne.n	800149c <RCC_SetFlashLatencyFromMSIRange+0xc>
 80014cc:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 80014d0:	d1e4      	bne.n	800149c <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 80014d2:	4a0d      	ldr	r2, [pc, #52]	; (8001508 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 80014d4:	6813      	ldr	r3, [r2, #0]
 80014d6:	f043 0304 	orr.w	r3, r3, #4
 80014da:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 80014dc:	2201      	movs	r2, #1
 80014de:	e7de      	b.n	800149e <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 80014e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014e6:	625a      	str	r2, [r3, #36]	; 0x24
 80014e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014ea:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80014ee:	9201      	str	r2, [sp, #4]
 80014f0:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80014f2:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 80014f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80014f6:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 80014fa:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 80014fe:	6259      	str	r1, [r3, #36]	; 0x24
 8001500:	e7e1      	b.n	80014c6 <RCC_SetFlashLatencyFromMSIRange+0x36>
 8001502:	bf00      	nop
 8001504:	40023800 	.word	0x40023800
 8001508:	40023c00 	.word	0x40023c00
 800150c:	40007000 	.word	0x40007000

08001510 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001510:	6803      	ldr	r3, [r0, #0]
{
 8001512:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001516:	07d9      	lsls	r1, r3, #31
{
 8001518:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800151a:	d46a      	bmi.n	80015f2 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	079a      	lsls	r2, r3, #30
 8001520:	f100 80e6 	bmi.w	80016f0 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001524:	6823      	ldr	r3, [r4, #0]
 8001526:	06de      	lsls	r6, r3, #27
 8001528:	d555      	bpl.n	80015d6 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 800152a:	4dc1      	ldr	r5, [pc, #772]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 800152c:	68ab      	ldr	r3, [r5, #8]
 800152e:	f013 0f0c 	tst.w	r3, #12
 8001532:	f040 8183 	bne.w	800183c <HAL_RCC_OscConfig+0x32c>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001536:	f44f 7300 	mov.w	r3, #512	; 0x200
 800153a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800153e:	6829      	ldr	r1, [r5, #0]
 8001540:	fa93 f3a3 	rbit	r3, r3
 8001544:	fab3 f383 	clz	r3, r3
 8001548:	2201      	movs	r2, #1
 800154a:	f003 031f 	and.w	r3, r3, #31
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	420b      	tst	r3, r1
 8001554:	d002      	beq.n	800155c <HAL_RCC_OscConfig+0x4c>
 8001556:	69a3      	ldr	r3, [r4, #24]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d06e      	beq.n	800163a <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800155c:	4db4      	ldr	r5, [pc, #720]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 800155e:	6a20      	ldr	r0, [r4, #32]
 8001560:	686b      	ldr	r3, [r5, #4]
 8001562:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001566:	4298      	cmp	r0, r3
 8001568:	f240 814a 	bls.w	8001800 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800156c:	f7ff ff90 	bl	8001490 <RCC_SetFlashLatencyFromMSIRange>
 8001570:	2800      	cmp	r0, #0
 8001572:	d162      	bne.n	800163a <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001574:	686b      	ldr	r3, [r5, #4]
 8001576:	6a22      	ldr	r2, [r4, #32]
 8001578:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800157c:	4313      	orrs	r3, r2
 800157e:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001580:	6869      	ldr	r1, [r5, #4]
 8001582:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001586:	fa93 f3a3 	rbit	r3, r3
 800158a:	fab3 f283 	clz	r2, r3
 800158e:	69e3      	ldr	r3, [r4, #28]
 8001590:	4093      	lsls	r3, r2
 8001592:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8001596:	4313      	orrs	r3, r2
 8001598:	606b      	str	r3, [r5, #4]
 800159a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800159e:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80015a2:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80015a6:	4ba2      	ldr	r3, [pc, #648]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 80015a8:	21f0      	movs	r1, #240	; 0xf0
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	fa91 f1a1 	rbit	r1, r1
 80015b0:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80015b4:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80015b6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80015ba:	40c3      	lsrs	r3, r0
 80015bc:	1c58      	adds	r0, r3, #1
 80015be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80015c2:	40ca      	lsrs	r2, r1
 80015c4:	499b      	ldr	r1, [pc, #620]	; (8001834 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80015c6:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80015c8:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 80015ca:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 80015cc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80015ce:	4a9a      	ldr	r2, [pc, #616]	; (8001838 <HAL_RCC_OscConfig+0x328>)
 80015d0:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 80015d2:	f7ff fde1 	bl	8001198 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	071d      	lsls	r5, r3, #28
 80015da:	f100 8191 	bmi.w	8001900 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015de:	6823      	ldr	r3, [r4, #0]
 80015e0:	0758      	lsls	r0, r3, #29
 80015e2:	f100 81d3 	bmi.w	800198c <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80015e8:	2a00      	cmp	r2, #0
 80015ea:	f040 8257 	bne.w	8001a9c <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 80015ee:	2000      	movs	r0, #0
 80015f0:	e024      	b.n	800163c <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80015f2:	4b8f      	ldr	r3, [pc, #572]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	f002 020c 	and.w	r2, r2, #12
 80015fa:	2a08      	cmp	r2, #8
 80015fc:	d007      	beq.n	800160e <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015fe:	689a      	ldr	r2, [r3, #8]
 8001600:	f002 020c 	and.w	r2, r2, #12
 8001604:	2a0c      	cmp	r2, #12
 8001606:	d11c      	bne.n	8001642 <HAL_RCC_OscConfig+0x132>
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	03db      	lsls	r3, r3, #15
 800160c:	d519      	bpl.n	8001642 <HAL_RCC_OscConfig+0x132>
 800160e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001612:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001616:	4a86      	ldr	r2, [pc, #536]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 8001618:	6811      	ldr	r1, [r2, #0]
 800161a:	fa93 f3a3 	rbit	r3, r3
 800161e:	fab3 f383 	clz	r3, r3
 8001622:	2201      	movs	r2, #1
 8001624:	f003 031f 	and.w	r3, r3, #31
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	420b      	tst	r3, r1
 800162e:	f43f af75 	beq.w	800151c <HAL_RCC_OscConfig+0xc>
 8001632:	6863      	ldr	r3, [r4, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	f47f af71 	bne.w	800151c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800163a:	2001      	movs	r0, #1
}
 800163c:	b003      	add	sp, #12
 800163e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001642:	6863      	ldr	r3, [r4, #4]
 8001644:	4d7a      	ldr	r5, [pc, #488]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 8001646:	2b01      	cmp	r3, #1
 8001648:	d120      	bne.n	800168c <HAL_RCC_OscConfig+0x17c>
 800164a:	682b      	ldr	r3, [r5, #0]
 800164c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001650:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001652:	f7ff fdc9 	bl	80011e8 <HAL_GetTick>
 8001656:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 800165a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165c:	2601      	movs	r6, #1
 800165e:	4f74      	ldr	r7, [pc, #464]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 8001660:	fa95 f3a5 	rbit	r3, r5
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	fa95 f3a5 	rbit	r3, r5
 800166a:	fab3 f383 	clz	r3, r3
 800166e:	f003 031f 	and.w	r3, r3, #31
 8001672:	fa06 f303 	lsl.w	r3, r6, r3
 8001676:	4213      	tst	r3, r2
 8001678:	f47f af50 	bne.w	800151c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800167c:	f7ff fdb4 	bl	80011e8 <HAL_GetTick>
 8001680:	eba0 0008 	sub.w	r0, r0, r8
 8001684:	2864      	cmp	r0, #100	; 0x64
 8001686:	d9eb      	bls.n	8001660 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8001688:	2003      	movs	r0, #3
 800168a:	e7d7      	b.n	800163c <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800168c:	bb13      	cbnz	r3, 80016d4 <HAL_RCC_OscConfig+0x1c4>
 800168e:	682b      	ldr	r3, [r5, #0]
 8001690:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001694:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001698:	602b      	str	r3, [r5, #0]
 800169a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800169c:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800169e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80016a4:	f7ff fda0 	bl	80011e8 <HAL_GetTick>
 80016a8:	4680      	mov	r8, r0
 80016aa:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ae:	682a      	ldr	r2, [r5, #0]
 80016b0:	fa96 f3a6 	rbit	r3, r6
 80016b4:	fab3 f383 	clz	r3, r3
 80016b8:	f003 031f 	and.w	r3, r3, #31
 80016bc:	fa07 f303 	lsl.w	r3, r7, r3
 80016c0:	4213      	tst	r3, r2
 80016c2:	f43f af2b 	beq.w	800151c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016c6:	f7ff fd8f 	bl	80011e8 <HAL_GetTick>
 80016ca:	eba0 0008 	sub.w	r0, r0, r8
 80016ce:	2864      	cmp	r0, #100	; 0x64
 80016d0:	d9eb      	bls.n	80016aa <HAL_RCC_OscConfig+0x19a>
 80016d2:	e7d9      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d4:	2b05      	cmp	r3, #5
 80016d6:	682b      	ldr	r3, [r5, #0]
 80016d8:	d103      	bne.n	80016e2 <HAL_RCC_OscConfig+0x1d2>
 80016da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016de:	602b      	str	r3, [r5, #0]
 80016e0:	e7b3      	b.n	800164a <HAL_RCC_OscConfig+0x13a>
 80016e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016e6:	602b      	str	r3, [r5, #0]
 80016e8:	682b      	ldr	r3, [r5, #0]
 80016ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016ee:	e7af      	b.n	8001650 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80016f0:	4b4f      	ldr	r3, [pc, #316]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	f002 020c 	and.w	r2, r2, #12
 80016f8:	2a04      	cmp	r2, #4
 80016fa:	d007      	beq.n	800170c <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	f002 020c 	and.w	r2, r2, #12
 8001702:	2a0c      	cmp	r2, #12
 8001704:	d124      	bne.n	8001750 <HAL_RCC_OscConfig+0x240>
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	03df      	lsls	r7, r3, #15
 800170a:	d421      	bmi.n	8001750 <HAL_RCC_OscConfig+0x240>
 800170c:	2302      	movs	r3, #2
 800170e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001712:	4a47      	ldr	r2, [pc, #284]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 8001714:	6810      	ldr	r0, [r2, #0]
 8001716:	fa93 f3a3 	rbit	r3, r3
 800171a:	fab3 f383 	clz	r3, r3
 800171e:	2101      	movs	r1, #1
 8001720:	f003 031f 	and.w	r3, r3, #31
 8001724:	fa01 f303 	lsl.w	r3, r1, r3
 8001728:	4203      	tst	r3, r0
 800172a:	4613      	mov	r3, r2
 800172c:	d002      	beq.n	8001734 <HAL_RCC_OscConfig+0x224>
 800172e:	68e2      	ldr	r2, [r4, #12]
 8001730:	428a      	cmp	r2, r1
 8001732:	d182      	bne.n	800163a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001734:	6858      	ldr	r0, [r3, #4]
 8001736:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 800173a:	fa92 f2a2 	rbit	r2, r2
 800173e:	fab2 f182 	clz	r1, r2
 8001742:	6922      	ldr	r2, [r4, #16]
 8001744:	408a      	lsls	r2, r1
 8001746:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 800174a:	430a      	orrs	r2, r1
 800174c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174e:	e6e9      	b.n	8001524 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001750:	68e2      	ldr	r2, [r4, #12]
 8001752:	2501      	movs	r5, #1
 8001754:	b382      	cbz	r2, 80017b8 <HAL_RCC_OscConfig+0x2a8>
 8001756:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 800175a:	fab3 f383 	clz	r3, r3
 800175e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001762:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800176a:	f7ff fd3d 	bl	80011e8 <HAL_GetTick>
 800176e:	2702      	movs	r7, #2
 8001770:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001772:	4e2f      	ldr	r6, [pc, #188]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 8001774:	fa97 f3a7 	rbit	r3, r7
 8001778:	6832      	ldr	r2, [r6, #0]
 800177a:	fa97 f3a7 	rbit	r3, r7
 800177e:	fab3 f383 	clz	r3, r3
 8001782:	f003 031f 	and.w	r3, r3, #31
 8001786:	fa05 f303 	lsl.w	r3, r5, r3
 800178a:	4213      	tst	r3, r2
 800178c:	d00d      	beq.n	80017aa <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800178e:	6871      	ldr	r1, [r6, #4]
 8001790:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001794:	fa93 f3a3 	rbit	r3, r3
 8001798:	fab3 f283 	clz	r2, r3
 800179c:	6923      	ldr	r3, [r4, #16]
 800179e:	4093      	lsls	r3, r2
 80017a0:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 80017a4:	4313      	orrs	r3, r2
 80017a6:	6073      	str	r3, [r6, #4]
 80017a8:	e6bc      	b.n	8001524 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017aa:	f7ff fd1d 	bl	80011e8 <HAL_GetTick>
 80017ae:	eba0 0008 	sub.w	r0, r0, r8
 80017b2:	2802      	cmp	r0, #2
 80017b4:	d9de      	bls.n	8001774 <HAL_RCC_OscConfig+0x264>
 80017b6:	e767      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
 80017b8:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80017bc:	fab3 f383 	clz	r3, r3
 80017c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017c4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017cc:	f7ff fd0c 	bl	80011e8 <HAL_GetTick>
 80017d0:	2602      	movs	r6, #2
 80017d2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017d4:	4f16      	ldr	r7, [pc, #88]	; (8001830 <HAL_RCC_OscConfig+0x320>)
 80017d6:	fa96 f3a6 	rbit	r3, r6
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	fa96 f3a6 	rbit	r3, r6
 80017e0:	fab3 f383 	clz	r3, r3
 80017e4:	f003 031f 	and.w	r3, r3, #31
 80017e8:	fa05 f303 	lsl.w	r3, r5, r3
 80017ec:	4213      	tst	r3, r2
 80017ee:	f43f ae99 	beq.w	8001524 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017f2:	f7ff fcf9 	bl	80011e8 <HAL_GetTick>
 80017f6:	eba0 0008 	sub.w	r0, r0, r8
 80017fa:	2802      	cmp	r0, #2
 80017fc:	d9eb      	bls.n	80017d6 <HAL_RCC_OscConfig+0x2c6>
 80017fe:	e743      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001800:	686b      	ldr	r3, [r5, #4]
 8001802:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001806:	4303      	orrs	r3, r0
 8001808:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800180a:	6869      	ldr	r1, [r5, #4]
 800180c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001810:	fa93 f3a3 	rbit	r3, r3
 8001814:	fab3 f283 	clz	r2, r3
 8001818:	69e3      	ldr	r3, [r4, #28]
 800181a:	4093      	lsls	r3, r2
 800181c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8001820:	4313      	orrs	r3, r2
 8001822:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001824:	f7ff fe34 	bl	8001490 <RCC_SetFlashLatencyFromMSIRange>
 8001828:	2800      	cmp	r0, #0
 800182a:	f43f aeb6 	beq.w	800159a <HAL_RCC_OscConfig+0x8a>
 800182e:	e704      	b.n	800163a <HAL_RCC_OscConfig+0x12a>
 8001830:	40023800 	.word	0x40023800
 8001834:	08006506 	.word	0x08006506
 8001838:	20000000 	.word	0x20000000
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800183c:	69a2      	ldr	r2, [r4, #24]
 800183e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001842:	2a00      	cmp	r2, #0
 8001844:	d037      	beq.n	80018b6 <HAL_RCC_OscConfig+0x3a6>
 8001846:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 800184a:	fab3 f383 	clz	r3, r3
 800184e:	2601      	movs	r6, #1
 8001850:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001854:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800185c:	f7ff fcc4 	bl	80011e8 <HAL_GetTick>
 8001860:	f44f 7700 	mov.w	r7, #512	; 0x200
 8001864:	4680      	mov	r8, r0
 8001866:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800186a:	682a      	ldr	r2, [r5, #0]
 800186c:	fa97 f3a7 	rbit	r3, r7
 8001870:	fab3 f383 	clz	r3, r3
 8001874:	f003 031f 	and.w	r3, r3, #31
 8001878:	fa06 f303 	lsl.w	r3, r6, r3
 800187c:	4213      	tst	r3, r2
 800187e:	d013      	beq.n	80018a8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001880:	686b      	ldr	r3, [r5, #4]
 8001882:	6a22      	ldr	r2, [r4, #32]
 8001884:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001888:	4313      	orrs	r3, r2
 800188a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800188c:	6869      	ldr	r1, [r5, #4]
 800188e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001892:	fa93 f3a3 	rbit	r3, r3
 8001896:	fab3 f283 	clz	r2, r3
 800189a:	69e3      	ldr	r3, [r4, #28]
 800189c:	4093      	lsls	r3, r2
 800189e:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80018a2:	4313      	orrs	r3, r2
 80018a4:	606b      	str	r3, [r5, #4]
 80018a6:	e696      	b.n	80015d6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018a8:	f7ff fc9e 	bl	80011e8 <HAL_GetTick>
 80018ac:	eba0 0008 	sub.w	r0, r0, r8
 80018b0:	2802      	cmp	r0, #2
 80018b2:	d9d8      	bls.n	8001866 <HAL_RCC_OscConfig+0x356>
 80018b4:	e6e8      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
 80018b6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 80018ba:	fab3 f383 	clz	r3, r3
 80018be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018c2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018ca:	f7ff fc8d 	bl	80011e8 <HAL_GetTick>
 80018ce:	f44f 7600 	mov.w	r6, #512	; 0x200
 80018d2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80018d4:	2701      	movs	r7, #1
 80018d6:	fa96 f3a6 	rbit	r3, r6
 80018da:	682a      	ldr	r2, [r5, #0]
 80018dc:	fa96 f3a6 	rbit	r3, r6
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	f003 031f 	and.w	r3, r3, #31
 80018e8:	fa07 f303 	lsl.w	r3, r7, r3
 80018ec:	4213      	tst	r3, r2
 80018ee:	f43f ae72 	beq.w	80015d6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018f2:	f7ff fc79 	bl	80011e8 <HAL_GetTick>
 80018f6:	eba0 0008 	sub.w	r0, r0, r8
 80018fa:	2802      	cmp	r0, #2
 80018fc:	d9eb      	bls.n	80018d6 <HAL_RCC_OscConfig+0x3c6>
 80018fe:	e6c3      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001900:	6962      	ldr	r2, [r4, #20]
 8001902:	2501      	movs	r5, #1
 8001904:	49a9      	ldr	r1, [pc, #676]	; (8001bac <HAL_RCC_OscConfig+0x69c>)
 8001906:	b302      	cbz	r2, 800194a <HAL_RCC_OscConfig+0x43a>
 8001908:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 800190c:	fab3 f383 	clz	r3, r3
 8001910:	440b      	add	r3, r1
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8001916:	f7ff fc67 	bl	80011e8 <HAL_GetTick>
 800191a:	2602      	movs	r6, #2
 800191c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800191e:	4fa4      	ldr	r7, [pc, #656]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 8001920:	fa96 f3a6 	rbit	r3, r6
 8001924:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001926:	fa96 f3a6 	rbit	r3, r6
 800192a:	fab3 f383 	clz	r3, r3
 800192e:	f003 031f 	and.w	r3, r3, #31
 8001932:	fa05 f303 	lsl.w	r3, r5, r3
 8001936:	4213      	tst	r3, r2
 8001938:	f47f ae51 	bne.w	80015de <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800193c:	f7ff fc54 	bl	80011e8 <HAL_GetTick>
 8001940:	eba0 0008 	sub.w	r0, r0, r8
 8001944:	2802      	cmp	r0, #2
 8001946:	d9eb      	bls.n	8001920 <HAL_RCC_OscConfig+0x410>
 8001948:	e69e      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
 800194a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 800194e:	fab3 f383 	clz	r3, r3
 8001952:	440b      	add	r3, r1
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001958:	f7ff fc46 	bl	80011e8 <HAL_GetTick>
 800195c:	2602      	movs	r6, #2
 800195e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001960:	4f93      	ldr	r7, [pc, #588]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 8001962:	fa96 f3a6 	rbit	r3, r6
 8001966:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001968:	fa96 f3a6 	rbit	r3, r6
 800196c:	fab3 f383 	clz	r3, r3
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	fa05 f303 	lsl.w	r3, r5, r3
 8001978:	4213      	tst	r3, r2
 800197a:	f43f ae30 	beq.w	80015de <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800197e:	f7ff fc33 	bl	80011e8 <HAL_GetTick>
 8001982:	eba0 0008 	sub.w	r0, r0, r8
 8001986:	2802      	cmp	r0, #2
 8001988:	d9eb      	bls.n	8001962 <HAL_RCC_OscConfig+0x452>
 800198a:	e67d      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800198c:	4b88      	ldr	r3, [pc, #544]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 800198e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001990:	00d1      	lsls	r1, r2, #3
 8001992:	d434      	bmi.n	80019fe <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 8001994:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001996:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001998:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800199c:	625a      	str	r2, [r3, #36]	; 0x24
 800199e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a8:	4d82      	ldr	r5, [pc, #520]	; (8001bb4 <HAL_RCC_OscConfig+0x6a4>)
 80019aa:	682b      	ldr	r3, [r5, #0]
 80019ac:	05da      	lsls	r2, r3, #23
 80019ae:	d528      	bpl.n	8001a02 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019b0:	68a3      	ldr	r3, [r4, #8]
 80019b2:	4d7f      	ldr	r5, [pc, #508]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d134      	bne.n	8001a22 <HAL_RCC_OscConfig+0x512>
 80019b8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80019ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019be:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80019c0:	f7ff fc12 	bl	80011e8 <HAL_GetTick>
 80019c4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80019c8:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ca:	2701      	movs	r7, #1
 80019cc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 8001bb0 <HAL_RCC_OscConfig+0x6a0>
 80019d0:	fa95 f3a5 	rbit	r3, r5
 80019d4:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 80019d8:	fa95 f3a5 	rbit	r3, r5
 80019dc:	fab3 f383 	clz	r3, r3
 80019e0:	f003 031f 	and.w	r3, r3, #31
 80019e4:	fa07 f303 	lsl.w	r3, r7, r3
 80019e8:	4213      	tst	r3, r2
 80019ea:	d04e      	beq.n	8001a8a <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 80019ec:	2e00      	cmp	r6, #0
 80019ee:	f43f adfa 	beq.w	80015e6 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019f2:	4a6f      	ldr	r2, [pc, #444]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 80019f4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80019f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019fa:	6253      	str	r3, [r2, #36]	; 0x24
 80019fc:	e5f3      	b.n	80015e6 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 80019fe:	2600      	movs	r6, #0
 8001a00:	e7d2      	b.n	80019a8 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a02:	682b      	ldr	r3, [r5, #0]
 8001a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a08:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001a0a:	f7ff fbed 	bl	80011e8 <HAL_GetTick>
 8001a0e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a10:	682b      	ldr	r3, [r5, #0]
 8001a12:	05db      	lsls	r3, r3, #23
 8001a14:	d4cc      	bmi.n	80019b0 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a16:	f7ff fbe7 	bl	80011e8 <HAL_GetTick>
 8001a1a:	1bc0      	subs	r0, r0, r7
 8001a1c:	2864      	cmp	r0, #100	; 0x64
 8001a1e:	d9f7      	bls.n	8001a10 <HAL_RCC_OscConfig+0x500>
 8001a20:	e632      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a22:	bb23      	cbnz	r3, 8001a6e <HAL_RCC_OscConfig+0x55e>
 8001a24:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001a26:	f44f 7700 	mov.w	r7, #512	; 0x200
 8001a2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a2e:	636b      	str	r3, [r5, #52]	; 0x34
 8001a30:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a32:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a3a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001a3c:	f7ff fbd4 	bl	80011e8 <HAL_GetTick>
 8001a40:	4681      	mov	r9, r0
 8001a42:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a46:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001a48:	fa97 f3a7 	rbit	r3, r7
 8001a4c:	fab3 f383 	clz	r3, r3
 8001a50:	f003 031f 	and.w	r3, r3, #31
 8001a54:	fa08 f303 	lsl.w	r3, r8, r3
 8001a58:	4213      	tst	r3, r2
 8001a5a:	d0c7      	beq.n	80019ec <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a5c:	f7ff fbc4 	bl	80011e8 <HAL_GetTick>
 8001a60:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a64:	eba0 0009 	sub.w	r0, r0, r9
 8001a68:	4298      	cmp	r0, r3
 8001a6a:	d9ea      	bls.n	8001a42 <HAL_RCC_OscConfig+0x532>
 8001a6c:	e60c      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a6e:	2b05      	cmp	r3, #5
 8001a70:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001a72:	d103      	bne.n	8001a7c <HAL_RCC_OscConfig+0x56c>
 8001a74:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a78:	636b      	str	r3, [r5, #52]	; 0x34
 8001a7a:	e79d      	b.n	80019b8 <HAL_RCC_OscConfig+0x4a8>
 8001a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a80:	636b      	str	r3, [r5, #52]	; 0x34
 8001a82:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001a84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a88:	e799      	b.n	80019be <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a8a:	f7ff fbad 	bl	80011e8 <HAL_GetTick>
 8001a8e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a92:	eba0 0009 	sub.w	r0, r0, r9
 8001a96:	4298      	cmp	r0, r3
 8001a98:	d99a      	bls.n	80019d0 <HAL_RCC_OscConfig+0x4c0>
 8001a9a:	e5f5      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a9c:	4d44      	ldr	r5, [pc, #272]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 8001a9e:	68ab      	ldr	r3, [r5, #8]
 8001aa0:	f003 030c 	and.w	r3, r3, #12
 8001aa4:	2b0c      	cmp	r3, #12
 8001aa6:	f43f adc8 	beq.w	800163a <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aaa:	2a02      	cmp	r2, #2
 8001aac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ab0:	d156      	bne.n	8001b60 <HAL_RCC_OscConfig+0x650>
 8001ab2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001ab6:	fab3 f383 	clz	r3, r3
 8001aba:	2200      	movs	r2, #0
 8001abc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ac0:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fb8e 	bl	80011e8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001acc:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 8001ace:	4680      	mov	r8, r0
 8001ad0:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad4:	2501      	movs	r5, #1
 8001ad6:	fa97 f3a7 	rbit	r3, r7
 8001ada:	6832      	ldr	r2, [r6, #0]
 8001adc:	fa97 f3a7 	rbit	r3, r7
 8001ae0:	fab3 f383 	clz	r3, r3
 8001ae4:	f003 031f 	and.w	r3, r3, #31
 8001ae8:	fa05 f303 	lsl.w	r3, r5, r3
 8001aec:	4213      	tst	r3, r2
 8001aee:	d130      	bne.n	8001b52 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001af0:	68b2      	ldr	r2, [r6, #8]
 8001af2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001af4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001af6:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8001afa:	430b      	orrs	r3, r1
 8001afc:	4313      	orrs	r3, r2
 8001afe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60b3      	str	r3, [r6, #8]
 8001b04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b08:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001b0c:	fab3 f383 	clz	r3, r3
 8001b10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b14:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8001b1c:	f7ff fb64 	bl	80011e8 <HAL_GetTick>
 8001b20:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001b24:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b26:	2501      	movs	r5, #1
 8001b28:	4e21      	ldr	r6, [pc, #132]	; (8001bb0 <HAL_RCC_OscConfig+0x6a0>)
 8001b2a:	fa94 f3a4 	rbit	r3, r4
 8001b2e:	6832      	ldr	r2, [r6, #0]
 8001b30:	fa94 f3a4 	rbit	r3, r4
 8001b34:	fab3 f383 	clz	r3, r3
 8001b38:	f003 031f 	and.w	r3, r3, #31
 8001b3c:	fa05 f303 	lsl.w	r3, r5, r3
 8001b40:	4213      	tst	r3, r2
 8001b42:	f47f ad54 	bne.w	80015ee <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b46:	f7ff fb4f 	bl	80011e8 <HAL_GetTick>
 8001b4a:	1bc0      	subs	r0, r0, r7
 8001b4c:	2802      	cmp	r0, #2
 8001b4e:	d9ec      	bls.n	8001b2a <HAL_RCC_OscConfig+0x61a>
 8001b50:	e59a      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b52:	f7ff fb49 	bl	80011e8 <HAL_GetTick>
 8001b56:	eba0 0008 	sub.w	r0, r0, r8
 8001b5a:	2802      	cmp	r0, #2
 8001b5c:	d9bb      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x5c6>
 8001b5e:	e593      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
 8001b60:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001b64:	fab3 f383 	clz	r3, r3
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b6e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b76:	f7ff fb37 	bl	80011e8 <HAL_GetTick>
 8001b7a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001b7e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b80:	2601      	movs	r6, #1
 8001b82:	fa94 f3a4 	rbit	r3, r4
 8001b86:	682a      	ldr	r2, [r5, #0]
 8001b88:	fa94 f3a4 	rbit	r3, r4
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	f003 031f 	and.w	r3, r3, #31
 8001b94:	fa06 f303 	lsl.w	r3, r6, r3
 8001b98:	4213      	tst	r3, r2
 8001b9a:	f43f ad28 	beq.w	80015ee <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b9e:	f7ff fb23 	bl	80011e8 <HAL_GetTick>
 8001ba2:	1bc0      	subs	r0, r0, r7
 8001ba4:	2802      	cmp	r0, #2
 8001ba6:	d9ec      	bls.n	8001b82 <HAL_RCC_OscConfig+0x672>
 8001ba8:	e56e      	b.n	8001688 <HAL_RCC_OscConfig+0x178>
 8001baa:	bf00      	nop
 8001bac:	1091c1a0 	.word	0x1091c1a0
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40007000 	.word	0x40007000

08001bb8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8001bb8:	491e      	ldr	r1, [pc, #120]	; (8001c34 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8001bba:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8001bbc:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 8001bbe:	f003 020c 	and.w	r2, r3, #12
 8001bc2:	2a08      	cmp	r2, #8
 8001bc4:	d005      	beq.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x1a>
 8001bc6:	2a0c      	cmp	r2, #12
 8001bc8:	d005      	beq.n	8001bd6 <HAL_RCC_GetSysClockFreq+0x1e>
 8001bca:	2a04      	cmp	r2, #4
 8001bcc:	d122      	bne.n	8001c14 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 8001bce:	481a      	ldr	r0, [pc, #104]	; (8001c38 <HAL_RCC_GetSysClockFreq+0x80>)
}
 8001bd0:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001bd2:	481a      	ldr	r0, [pc, #104]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x84>)
 8001bd4:	bd10      	pop	{r4, pc}
 8001bd6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001bda:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001bde:	fab2 f282 	clz	r2, r2
 8001be2:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8001be6:	fa20 f202 	lsr.w	r2, r0, r2
 8001bea:	4815      	ldr	r0, [pc, #84]	; (8001c40 <HAL_RCC_GetSysClockFreq+0x88>)
 8001bec:	5c84      	ldrb	r4, [r0, r2]
 8001bee:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8001bf2:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001bf6:	fab0 f280 	clz	r2, r0
 8001bfa:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bfe:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001c00:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c02:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 8001c04:	bf4c      	ite	mi
 8001c06:	4b0d      	ldrmi	r3, [pc, #52]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 8001c08:	4b0b      	ldrpl	r3, [pc, #44]	; (8001c38 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001c0a:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 8001c0c:	4363      	muls	r3, r4
 8001c0e:	fbb3 f0f0 	udiv	r0, r3, r0
 8001c12:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8001c14:	6848      	ldr	r0, [r1, #4]
 8001c16:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001c1a:	fa93 f3a3 	rbit	r3, r3
 8001c1e:	fab3 f383 	clz	r3, r3
 8001c22:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8001c26:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8001c28:	1c43      	adds	r3, r0, #1
 8001c2a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c2e:	4098      	lsls	r0, r3
 8001c30:	bd10      	pop	{r4, pc}
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800
 8001c38:	00f42400 	.word	0x00f42400
 8001c3c:	007a1200 	.word	0x007a1200
 8001c40:	0800651e 	.word	0x0800651e

08001c44 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c44:	4b6a      	ldr	r3, [pc, #424]	; (8001df0 <HAL_RCC_ClockConfig+0x1ac>)
{
 8001c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c4a:	681a      	ldr	r2, [r3, #0]
{
 8001c4c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c4e:	f002 0201 	and.w	r2, r2, #1
 8001c52:	428a      	cmp	r2, r1
{
 8001c54:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c56:	d330      	bcc.n	8001cba <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c58:	6832      	ldr	r2, [r6, #0]
 8001c5a:	0794      	lsls	r4, r2, #30
 8001c5c:	d440      	bmi.n	8001ce0 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c5e:	07d0      	lsls	r0, r2, #31
 8001c60:	d446      	bmi.n	8001cf0 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001c62:	4b63      	ldr	r3, [pc, #396]	; (8001df0 <HAL_RCC_ClockConfig+0x1ac>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	f002 0201 	and.w	r2, r2, #1
 8001c6a:	4295      	cmp	r5, r2
 8001c6c:	f0c0 80ae 	bcc.w	8001dcc <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c70:	6832      	ldr	r2, [r6, #0]
 8001c72:	0751      	lsls	r1, r2, #29
 8001c74:	f100 80b3 	bmi.w	8001dde <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c78:	0713      	lsls	r3, r2, #28
 8001c7a:	d507      	bpl.n	8001c8c <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c7c:	4a5d      	ldr	r2, [pc, #372]	; (8001df4 <HAL_RCC_ClockConfig+0x1b0>)
 8001c7e:	6931      	ldr	r1, [r6, #16]
 8001c80:	6893      	ldr	r3, [r2, #8]
 8001c82:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001c86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c8a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c8c:	f7ff ff94 	bl	8001bb8 <HAL_RCC_GetSysClockFreq>
 8001c90:	4b58      	ldr	r3, [pc, #352]	; (8001df4 <HAL_RCC_ClockConfig+0x1b0>)
 8001c92:	22f0      	movs	r2, #240	; 0xf0
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	fa92 f2a2 	rbit	r2, r2
 8001c9a:	fab2 f282 	clz	r2, r2
 8001c9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ca2:	40d3      	lsrs	r3, r2
 8001ca4:	4a54      	ldr	r2, [pc, #336]	; (8001df8 <HAL_RCC_ClockConfig+0x1b4>)
 8001ca6:	5cd3      	ldrb	r3, [r2, r3]
 8001ca8:	40d8      	lsrs	r0, r3
 8001caa:	4b54      	ldr	r3, [pc, #336]	; (8001dfc <HAL_RCC_ClockConfig+0x1b8>)
 8001cac:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff fa72 	bl	8001198 <HAL_InitTick>
  return HAL_OK;
 8001cb4:	2000      	movs	r0, #0
}
 8001cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cba:	2901      	cmp	r1, #1
 8001cbc:	bf02      	ittt	eq
 8001cbe:	681a      	ldreq	r2, [r3, #0]
 8001cc0:	f042 0204 	orreq.w	r2, r2, #4
 8001cc4:	601a      	streq	r2, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	f022 0201 	bic.w	r2, r2, #1
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	4299      	cmp	r1, r3
 8001cd8:	d0be      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001cda:	2001      	movs	r0, #1
 8001cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ce0:	4944      	ldr	r1, [pc, #272]	; (8001df4 <HAL_RCC_ClockConfig+0x1b0>)
 8001ce2:	68b0      	ldr	r0, [r6, #8]
 8001ce4:	688b      	ldr	r3, [r1, #8]
 8001ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cea:	4303      	orrs	r3, r0
 8001cec:	608b      	str	r3, [r1, #8]
 8001cee:	e7b6      	b.n	8001c5e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cf0:	6872      	ldr	r2, [r6, #4]
 8001cf2:	4940      	ldr	r1, [pc, #256]	; (8001df4 <HAL_RCC_ClockConfig+0x1b0>)
 8001cf4:	2a02      	cmp	r2, #2
 8001cf6:	d10f      	bne.n	8001d18 <HAL_RCC_ClockConfig+0xd4>
 8001cf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cfc:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001d00:	6808      	ldr	r0, [r1, #0]
 8001d02:	fa93 f3a3 	rbit	r3, r3
 8001d06:	fab3 f383 	clz	r3, r3
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	f003 031f 	and.w	r3, r3, #31
 8001d10:	fa01 f303 	lsl.w	r3, r1, r3
 8001d14:	4203      	tst	r3, r0
 8001d16:	e013      	b.n	8001d40 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d18:	2a03      	cmp	r2, #3
 8001d1a:	d102      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xde>
 8001d1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d20:	e7ec      	b.n	8001cfc <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d22:	2a01      	cmp	r2, #1
 8001d24:	d129      	bne.n	8001d7a <HAL_RCC_ClockConfig+0x136>
 8001d26:	2302      	movs	r3, #2
 8001d28:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d2c:	6809      	ldr	r1, [r1, #0]
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	fab3 f383 	clz	r3, r3
 8001d36:	f003 031f 	and.w	r3, r3, #31
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001d40:	d0cb      	beq.n	8001cda <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d42:	4c2c      	ldr	r4, [pc, #176]	; (8001df4 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d44:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d48:	68a3      	ldr	r3, [r4, #8]
 8001d4a:	f023 0303 	bic.w	r3, r3, #3
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8001d52:	f7ff fa49 	bl	80011e8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d56:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001d58:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d110      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d5e:	68a3      	ldr	r3, [r4, #8]
 8001d60:	f003 030c 	and.w	r3, r3, #12
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	f43f af7c 	beq.w	8001c62 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6a:	f7ff fa3d 	bl	80011e8 <HAL_GetTick>
 8001d6e:	1bc0      	subs	r0, r0, r7
 8001d70:	4540      	cmp	r0, r8
 8001d72:	d9f4      	bls.n	8001d5e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 8001d74:	2003      	movs	r0, #3
 8001d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d7e:	e7bd      	b.n	8001cfc <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	d10b      	bne.n	8001d9c <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d84:	68a3      	ldr	r3, [r4, #8]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b0c      	cmp	r3, #12
 8001d8c:	f43f af69 	beq.w	8001c62 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d90:	f7ff fa2a 	bl	80011e8 <HAL_GetTick>
 8001d94:	1bc0      	subs	r0, r0, r7
 8001d96:	4540      	cmp	r0, r8
 8001d98:	d9f4      	bls.n	8001d84 <HAL_RCC_ClockConfig+0x140>
 8001d9a:	e7eb      	b.n	8001d74 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d110      	bne.n	8001dc2 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001da0:	68a3      	ldr	r3, [r4, #8]
 8001da2:	f003 030c 	and.w	r3, r3, #12
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	f43f af5b 	beq.w	8001c62 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dac:	f7ff fa1c 	bl	80011e8 <HAL_GetTick>
 8001db0:	1bc0      	subs	r0, r0, r7
 8001db2:	4540      	cmp	r0, r8
 8001db4:	d9f4      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x15c>
 8001db6:	e7dd      	b.n	8001d74 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db8:	f7ff fa16 	bl	80011e8 <HAL_GetTick>
 8001dbc:	1bc0      	subs	r0, r0, r7
 8001dbe:	4540      	cmp	r0, r8
 8001dc0:	d8d8      	bhi.n	8001d74 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001dc2:	68a3      	ldr	r3, [r4, #8]
 8001dc4:	f013 0f0c 	tst.w	r3, #12
 8001dc8:	d1f6      	bne.n	8001db8 <HAL_RCC_ClockConfig+0x174>
 8001dca:	e74a      	b.n	8001c62 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	f022 0201 	bic.w	r2, r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	07da      	lsls	r2, r3, #31
 8001dd8:	f53f af7f 	bmi.w	8001cda <HAL_RCC_ClockConfig+0x96>
 8001ddc:	e748      	b.n	8001c70 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dde:	4905      	ldr	r1, [pc, #20]	; (8001df4 <HAL_RCC_ClockConfig+0x1b0>)
 8001de0:	68f0      	ldr	r0, [r6, #12]
 8001de2:	688b      	ldr	r3, [r1, #8]
 8001de4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001de8:	4303      	orrs	r3, r0
 8001dea:	608b      	str	r3, [r1, #8]
 8001dec:	e744      	b.n	8001c78 <HAL_RCC_ClockConfig+0x34>
 8001dee:	bf00      	nop
 8001df0:	40023c00 	.word	0x40023c00
 8001df4:	40023800 	.word	0x40023800
 8001df8:	08006506 	.word	0x08006506
 8001dfc:	20000000 	.word	0x20000000

08001e00 <HAL_RCC_GetHCLKFreq>:
}
 8001e00:	4b01      	ldr	r3, [pc, #4]	; (8001e08 <HAL_RCC_GetHCLKFreq+0x8>)
 8001e02:	6818      	ldr	r0, [r3, #0]
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	20000000 	.word	0x20000000

08001e0c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e0e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	fa92 f2a2 	rbit	r2, r2
 8001e18:	fab2 f282 	clz	r2, r2
 8001e1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001e20:	40d3      	lsrs	r3, r2
 8001e22:	4a04      	ldr	r2, [pc, #16]	; (8001e34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e24:	5cd3      	ldrb	r3, [r2, r3]
 8001e26:	4a04      	ldr	r2, [pc, #16]	; (8001e38 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001e28:	6810      	ldr	r0, [r2, #0]
}    
 8001e2a:	40d8      	lsrs	r0, r3
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	08006516 	.word	0x08006516
 8001e38:	20000000 	.word	0x20000000

08001e3c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001e3c:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e3e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	fa92 f2a2 	rbit	r2, r2
 8001e48:	fab2 f282 	clz	r2, r2
 8001e4c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001e50:	40d3      	lsrs	r3, r2
 8001e52:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e54:	5cd3      	ldrb	r3, [r2, r3]
 8001e56:	4a04      	ldr	r2, [pc, #16]	; (8001e68 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001e58:	6810      	ldr	r0, [r2, #0]
} 
 8001e5a:	40d8      	lsrs	r0, r3
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40023800 	.word	0x40023800
 8001e64:	08006516 	.word	0x08006516
 8001e68:	20000000 	.word	0x20000000

08001e6c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e6c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 8001e70:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e72:	d00e      	beq.n	8001e92 <TIM_Base_SetConfig+0x26>
 8001e74:	4a1c      	ldr	r2, [pc, #112]	; (8001ee8 <TIM_Base_SetConfig+0x7c>)
 8001e76:	4290      	cmp	r0, r2
 8001e78:	d00b      	beq.n	8001e92 <TIM_Base_SetConfig+0x26>
 8001e7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e7e:	4290      	cmp	r0, r2
 8001e80:	d007      	beq.n	8001e92 <TIM_Base_SetConfig+0x26>
 8001e82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e86:	4290      	cmp	r0, r2
 8001e88:	d003      	beq.n	8001e92 <TIM_Base_SetConfig+0x26>
 8001e8a:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 8001e8e:	4290      	cmp	r0, r2
 8001e90:	d116      	bne.n	8001ec0 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001e92:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e98:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
    tmpcr1 |= Structure->CounterMode;
 8001e9c:	ea43 0302 	orr.w	r3, r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ea0:	d015      	beq.n	8001ece <TIM_Base_SetConfig+0x62>
 8001ea2:	4a11      	ldr	r2, [pc, #68]	; (8001ee8 <TIM_Base_SetConfig+0x7c>)
 8001ea4:	4290      	cmp	r0, r2
 8001ea6:	d012      	beq.n	8001ece <TIM_Base_SetConfig+0x62>
 8001ea8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eac:	4290      	cmp	r0, r2
 8001eae:	d00e      	beq.n	8001ece <TIM_Base_SetConfig+0x62>
 8001eb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eb4:	4290      	cmp	r0, r2
 8001eb6:	d00a      	beq.n	8001ece <TIM_Base_SetConfig+0x62>
 8001eb8:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 8001ebc:	4290      	cmp	r0, r2
 8001ebe:	d006      	beq.n	8001ece <TIM_Base_SetConfig+0x62>
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <TIM_Base_SetConfig+0x80>)
 8001ec2:	4290      	cmp	r0, r2
 8001ec4:	d003      	beq.n	8001ece <TIM_Base_SetConfig+0x62>
 8001ec6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eca:	4290      	cmp	r0, r2
 8001ecc:	d103      	bne.n	8001ed6 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ece:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ed4:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8001ed6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ed8:	688b      	ldr	r3, [r1, #8]
 8001eda:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001edc:	680b      	ldr	r3, [r1, #0]
 8001ede:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler */
  TIMx->EGR = TIM_EGR_UG;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	6143      	str	r3, [r0, #20]
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40000400 	.word	0x40000400
 8001eec:	40010c00 	.word	0x40010c00

08001ef0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ef0:	6a03      	ldr	r3, [r0, #32]
{
 8001ef2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ef4:	f023 0301 	bic.w	r3, r3, #1
 8001ef8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001efa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001efc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001efe:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f00:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f02:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001f06:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f08:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001f0a:	f023 0302 	bic.w	r3, r3, #2

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f0e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f10:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001f12:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8001f14:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 8001f16:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f18:	6203      	str	r3, [r0, #32]
 8001f1a:	bd30      	pop	{r4, r5, pc}

08001f1c <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f1c:	6a03      	ldr	r3, [r0, #32]
{
 8001f1e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f20:	f023 0310 	bic.w	r3, r3, #16
 8001f24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f26:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f2a:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001f2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f2e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001f32:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8001f36:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001f38:	f023 0320 	bic.w	r3, r3, #32

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f3c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f3e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001f40:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4);
 8001f42:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCR2 = OC_Config->Pulse;
 8001f46:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f48:	6203      	str	r3, [r0, #32]
 8001f4a:	bd30      	pop	{r4, r5, pc}

08001f4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001f4c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f4e:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001f50:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f54:	f024 0401 	bic.w	r4, r4, #1
 8001f58:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f5a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001f5c:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001f5e:	d00e      	beq.n	8001f7e <TIM_TI1_SetConfig+0x32>
 8001f60:	4e10      	ldr	r6, [pc, #64]	; (8001fa4 <TIM_TI1_SetConfig+0x58>)
 8001f62:	42b0      	cmp	r0, r6
 8001f64:	d00b      	beq.n	8001f7e <TIM_TI1_SetConfig+0x32>
 8001f66:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f6a:	42b0      	cmp	r0, r6
 8001f6c:	d007      	beq.n	8001f7e <TIM_TI1_SetConfig+0x32>
 8001f6e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f72:	42b0      	cmp	r0, r6
 8001f74:	d003      	beq.n	8001f7e <TIM_TI1_SetConfig+0x32>
 8001f76:	f506 467c 	add.w	r6, r6, #64512	; 0xfc00
 8001f7a:	42b0      	cmp	r0, r6
 8001f7c:	d10f      	bne.n	8001f9e <TIM_TI1_SetConfig+0x52>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001f7e:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8001f82:	4322      	orrs	r2, r4
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= ((TIM_ICFilter << 4) & TIM_CCMR1_IC1F);
 8001f84:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f86:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4) & TIM_CCMR1_IC1F);
 8001f8a:	b2db      	uxtb	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f8c:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001f90:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4) & TIM_CCMR1_IC1F);
 8001f94:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001f96:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001f98:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001f9a:	6201      	str	r1, [r0, #32]
}
 8001f9c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001f9e:	f044 0201 	orr.w	r2, r4, #1
 8001fa2:	e7ef      	b.n	8001f84 <TIM_TI1_SetConfig+0x38>
 8001fa4:	40000400 	.word	0x40000400

08001fa8 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001fa8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001faa:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001fac:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001fae:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001fb0:	ea23 0304 	bic.w	r3, r3, r4
 8001fb4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001fb6:	6a03      	ldr	r3, [r0, #32]
 8001fb8:	408a      	lsls	r2, r1
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	6202      	str	r2, [r0, #32]
 8001fbe:	bd10      	pop	{r4, pc}

08001fc0 <HAL_TIM_Base_Init>:
{
 8001fc0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	b1a0      	cbz	r0, 8001ff0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001fc6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001fca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fce:	b91b      	cbnz	r3, 8001fd8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001fd0:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_Base_MspInit(htim);
 8001fd4:	f001 fd8a 	bl	8003aec <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001fd8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fda:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001fdc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fe0:	1d21      	adds	r1, r4, #4
 8001fe2:	f7ff ff43 	bl	8001e6c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001fe6:	2301      	movs	r3, #1
  return HAL_OK;
 8001fe8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001fea:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001fee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ff0:	2001      	movs	r0, #1
}
 8001ff2:	bd10      	pop	{r4, pc}

08001ff4 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ff4:	6803      	ldr	r3, [r0, #0]
}
 8001ff6:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ff8:	68da      	ldr	r2, [r3, #12]
 8001ffa:	f042 0201 	orr.w	r2, r2, #1
 8001ffe:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	f042 0201 	orr.w	r2, r2, #1
 8002006:	601a      	str	r2, [r3, #0]
}
 8002008:	4770      	bx	lr

0800200a <HAL_TIM_PWM_MspInit>:
 800200a:	4770      	bx	lr

0800200c <HAL_TIM_PWM_Init>:
{
 800200c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800200e:	4604      	mov	r4, r0
 8002010:	b1a0      	cbz	r0, 800203c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002012:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002016:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800201a:	b91b      	cbnz	r3, 8002024 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800201c:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_PWM_MspInit(htim);
 8002020:	f7ff fff3 	bl	800200a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002024:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002026:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002028:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800202c:	1d21      	adds	r1, r4, #4
 800202e:	f7ff ff1d 	bl	8001e6c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002032:	2301      	movs	r3, #1
  return HAL_OK;
 8002034:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002036:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800203a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800203c:	2001      	movs	r0, #1
}
 800203e:	bd10      	pop	{r4, pc}

08002040 <HAL_TIM_IC_MspInit>:
 8002040:	4770      	bx	lr

08002042 <HAL_TIM_IC_Init>:
{
 8002042:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002044:	4604      	mov	r4, r0
 8002046:	b1a0      	cbz	r0, 8002072 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002048:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800204c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002050:	b91b      	cbnz	r3, 800205a <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002052:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_IC_MspInit(htim);
 8002056:	f7ff fff3 	bl	8002040 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800205a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800205c:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800205e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002062:	1d21      	adds	r1, r4, #4
 8002064:	f7ff ff02 	bl	8001e6c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002068:	2301      	movs	r3, #1
  return HAL_OK;
 800206a:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800206c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002070:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002072:	2001      	movs	r0, #1
}
 8002074:	bd10      	pop	{r4, pc}

08002076 <HAL_TIM_IC_Start>:
{
 8002076:	b510      	push	{r4, lr}
 8002078:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800207a:	2201      	movs	r2, #1
 800207c:	6800      	ldr	r0, [r0, #0]
 800207e:	f7ff ff93 	bl	8001fa8 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8002082:	6822      	ldr	r2, [r4, #0]
}
 8002084:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002086:	6813      	ldr	r3, [r2, #0]
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6013      	str	r3, [r2, #0]
}
 800208e:	bd10      	pop	{r4, pc}

08002090 <HAL_TIM_PWM_Start>:
 8002090:	f7ff bff1 	b.w	8002076 <HAL_TIM_IC_Start>

08002094 <HAL_TIM_Encoder_Init>:
{
 8002094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002096:	460c      	mov	r4, r1
  if(htim == NULL)
 8002098:	4605      	mov	r5, r0
 800209a:	2800      	cmp	r0, #0
 800209c:	d041      	beq.n	8002122 <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 800209e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80020a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020a6:	b91b      	cbnz	r3, 80020b0 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 80020a8:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_TIM_Encoder_MspInit(htim);
 80020ac:	f001 fcdc 	bl	8003a68 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80020b0:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 80020b2:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80020b4:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 80020b8:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80020bc:	6883      	ldr	r3, [r0, #8]
 80020be:	f023 0307 	bic.w	r3, r3, #7
 80020c2:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020c4:	f7ff fed2 	bl	8001e6c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80020c8:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 80020ca:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 80020cc:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80020ce:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80020d0:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 80020d2:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80020d4:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80020d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80020da:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80020de:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 80020e2:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80020e4:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80020e8:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
 80020ea:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80020ec:	011b      	lsls	r3, r3, #4
 80020ee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80020f2:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 80020f4:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80020f6:	430b      	orrs	r3, r1
 80020f8:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80020fa:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80020fe:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8002102:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8002104:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002106:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 800210a:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 800210c:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 800210e:	6183      	str	r3, [r0, #24]
  htim->State= HAL_TIM_STATE_READY;
 8002110:	2301      	movs	r3, #1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8002112:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
 8002116:	4317      	orrs	r7, r2
  htim->Instance->CCER = tmpccer;
 8002118:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 800211a:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
  return HAL_OK;
 800211e:	2000      	movs	r0, #0
 8002120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002122:	2001      	movs	r0, #1
}
 8002124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002126 <HAL_TIM_Encoder_Start>:
{
 8002126:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8002128:	b189      	cbz	r1, 800214e <HAL_TIM_Encoder_Start+0x28>
 800212a:	2904      	cmp	r1, #4
 800212c:	d007      	beq.n	800213e <HAL_TIM_Encoder_Start+0x18>
  TIMx->CCER &= ~tmp;
 800212e:	6a1a      	ldr	r2, [r3, #32]
 8002130:	f022 0201 	bic.w	r2, r2, #1
 8002134:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002136:	6a1a      	ldr	r2, [r3, #32]
 8002138:	f042 0201 	orr.w	r2, r2, #1
 800213c:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 800213e:	6a1a      	ldr	r2, [r3, #32]
 8002140:	f022 0210 	bic.w	r2, r2, #16
 8002144:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002146:	6a1a      	ldr	r2, [r3, #32]
 8002148:	f042 0210 	orr.w	r2, r2, #16
 800214c:	e006      	b.n	800215c <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 800214e:	6a1a      	ldr	r2, [r3, #32]
 8002150:	f022 0201 	bic.w	r2, r2, #1
 8002154:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002156:	6a1a      	ldr	r2, [r3, #32]
 8002158:	f042 0201 	orr.w	r2, r2, #1
 800215c:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 800215e:	681a      	ldr	r2, [r3, #0]
}
 8002160:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002162:	f042 0201 	orr.w	r2, r2, #1
 8002166:	601a      	str	r2, [r3, #0]
}
 8002168:	4770      	bx	lr

0800216a <HAL_TIM_IC_ConfigChannel>:
{
 800216a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800216c:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 8002170:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002172:	2b01      	cmp	r3, #1
{
 8002174:	460d      	mov	r5, r1
 8002176:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800217a:	d019      	beq.n	80021b0 <HAL_TIM_IC_ConfigChannel+0x46>
 800217c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800217e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  __HAL_LOCK(htim);
 8002182:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (Channel == TIM_CHANNEL_1)
 8002186:	b9a2      	cbnz	r2, 80021b2 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8002188:	68cb      	ldr	r3, [r1, #12]
 800218a:	6820      	ldr	r0, [r4, #0]
 800218c:	c906      	ldmia	r1, {r1, r2}
 800218e:	f7ff fedd 	bl	8001f4c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002192:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002194:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002196:	699a      	ldr	r2, [r3, #24]
 8002198:	f022 020c 	bic.w	r2, r2, #12
 800219c:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800219e:	699a      	ldr	r2, [r3, #24]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80021a4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80021a6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80021a8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(htim);
 80021ac:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 80021b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 80021b2:	2a04      	cmp	r2, #4
 80021b4:	688e      	ldr	r6, [r1, #8]
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	c982      	ldmia	r1, {r1, r7}
 80021ba:	68e8      	ldr	r0, [r5, #12]
 80021bc:	d11f      	bne.n	80021fe <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021be:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12) & TIM_CCMR1_IC2F);
 80021c0:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021c2:	f022 0210 	bic.w	r2, r2, #16
 80021c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021c8:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80021ca:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80021cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8);
 80021d0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12) & TIM_CCMR1_IC2F);
 80021d4:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021d6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80021da:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12) & TIM_CCMR1_IC2F);
 80021dc:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80021de:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021e2:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80021e6:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80021e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021ea:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80021ec:	699a      	ldr	r2, [r3, #24]
 80021ee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80021f2:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8);
 80021f4:	699a      	ldr	r2, [r3, #24]
 80021f6:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80021fa:	619e      	str	r6, [r3, #24]
 80021fc:	e7d2      	b.n	80021a4 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 80021fe:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002200:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8002202:	d11c      	bne.n	800223e <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002204:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002208:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800220a:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4) & TIM_CCMR2_IC3F);
 800220c:	0100      	lsls	r0, r0, #4
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800220e:	f022 0203 	bic.w	r2, r2, #3
  tmpccer = TIMx->CCER;
 8002212:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= TIM_ICSelection;
 8002214:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4) & TIM_CCMR2_IC3F);
 8002216:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002218:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800221c:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4) & TIM_CCMR2_IC3F);
 800221e:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002220:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002224:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002228:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800222a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800222c:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800222e:	69da      	ldr	r2, [r3, #28]
 8002230:	f022 020c 	bic.w	r2, r2, #12
 8002234:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002236:	69da      	ldr	r2, [r3, #28]
 8002238:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8);
 800223a:	61de      	str	r6, [r3, #28]
 800223c:	e7b2      	b.n	80021a4 <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800223e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002242:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002244:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12) & TIM_CCMR2_IC4F);
 8002246:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002248:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccer = TIMx->CCER;
 800224c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= (TIM_ICSelection << 8);
 800224e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002252:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12) & TIM_CCMR2_IC4F);
 8002256:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002258:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12) & TIM_CCMR2_IC4F);
 800225a:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800225c:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002260:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002264:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8002266:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002268:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800226a:	69da      	ldr	r2, [r3, #28]
 800226c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002270:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8);
 8002272:	69da      	ldr	r2, [r3, #28]
 8002274:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8002278:	e7df      	b.n	800223a <HAL_TIM_IC_ConfigChannel+0xd0>

0800227a <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800227a:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 800227e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002280:	2b01      	cmp	r3, #1
{
 8002282:	4605      	mov	r5, r0
 8002284:	460c      	mov	r4, r1
 8002286:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800228a:	d025      	beq.n	80022d8 <HAL_TIM_PWM_ConfigChannel+0x5e>
 800228c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800228e:	f885 0035 	strb.w	r0, [r5, #53]	; 0x35
  __HAL_LOCK(htim);
 8002292:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
  switch (Channel)
 8002296:	2a0c      	cmp	r2, #12
 8002298:	d818      	bhi.n	80022cc <HAL_TIM_PWM_ConfigChannel+0x52>
 800229a:	e8df f002 	tbb	[pc, r2]
 800229e:	1707      	.short	0x1707
 80022a0:	171e1717 	.word	0x171e1717
 80022a4:	172f1717 	.word	0x172f1717
 80022a8:	1717      	.short	0x1717
 80022aa:	52          	.byte	0x52
 80022ab:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022ac:	6828      	ldr	r0, [r5, #0]
 80022ae:	f7ff fe1f 	bl	8001ef0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022b2:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022b4:	68c9      	ldr	r1, [r1, #12]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022b6:	699a      	ldr	r2, [r3, #24]
 80022b8:	f042 0208 	orr.w	r2, r2, #8
 80022bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022be:	699a      	ldr	r2, [r3, #24]
 80022c0:	f022 0204 	bic.w	r2, r2, #4
 80022c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022c6:	699a      	ldr	r2, [r3, #24]
 80022c8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80022ca:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80022cc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80022ce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80022d0:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
  __HAL_UNLOCK(htim);
 80022d4:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
}
 80022d8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80022da:	6828      	ldr	r0, [r5, #0]
 80022dc:	f7ff fe1e 	bl	8001f1c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022e0:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80022e2:	68c9      	ldr	r1, [r1, #12]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022e4:	699a      	ldr	r2, [r3, #24]
 80022e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80022ec:	699a      	ldr	r2, [r3, #24]
 80022ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80022f4:	699a      	ldr	r2, [r3, #24]
 80022f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022fa:	e7e6      	b.n	80022ca <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022fc:	682b      	ldr	r3, [r5, #0]
  tmpccmrx |= OC_Config->OCMode;
 80022fe:	6826      	ldr	r6, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002300:	6a1a      	ldr	r2, [r3, #32]
 8002302:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002306:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8002308:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800230a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800230c:	69d9      	ldr	r1, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800230e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002312:	f021 0173 	bic.w	r1, r1, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002316:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002318:	68a6      	ldr	r6, [r4, #8]
  TIMx->CR2 = tmpcr2;
 800231a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800231c:	61d9      	str	r1, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800231e:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002320:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  TIMx->CCR3 = OC_Config->Pulse;
 8002324:	63d9      	str	r1, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8002326:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002328:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800232a:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800232c:	f042 0208 	orr.w	r2, r2, #8
 8002330:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002332:	69da      	ldr	r2, [r3, #28]
 8002334:	f022 0204 	bic.w	r2, r2, #4
 8002338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800233a:	69da      	ldr	r2, [r3, #28]
 800233c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800233e:	61da      	str	r2, [r3, #28]
    break;
 8002340:	e7c4      	b.n	80022cc <HAL_TIM_PWM_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002342:	682b      	ldr	r3, [r5, #0]
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002344:	6826      	ldr	r6, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002346:	6a1a      	ldr	r2, [r3, #32]
 8002348:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800234c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800234e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002350:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002352:	69d9      	ldr	r1, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8002354:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002358:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 800235c:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002360:	68a6      	ldr	r6, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8002362:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002364:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002366:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002368:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCR4 = OC_Config->Pulse;
 800236c:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800236e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002370:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002372:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002374:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800237a:	69da      	ldr	r2, [r3, #28]
 800237c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002380:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002382:	69da      	ldr	r2, [r3, #28]
 8002384:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002388:	e7d9      	b.n	800233e <HAL_TIM_PWM_ConfigChannel+0xc4>

0800238a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800238a:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 800238e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002390:	2b01      	cmp	r3, #1
 8002392:	f04f 0302 	mov.w	r3, #2
 8002396:	d01c      	beq.n	80023d2 <HAL_TIM_ConfigClockSource+0x48>
 8002398:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800239a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  tmpsmcr = htim->Instance->SMCR;
 800239e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80023a0:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  tmpsmcr = htim->Instance->SMCR;
 80023a4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023a6:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80023aa:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80023ae:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80023b0:	680a      	ldr	r2, [r1, #0]
 80023b2:	2a40      	cmp	r2, #64	; 0x40
 80023b4:	d079      	beq.n	80024aa <HAL_TIM_ConfigClockSource+0x120>
 80023b6:	d819      	bhi.n	80023ec <HAL_TIM_ConfigClockSource+0x62>
 80023b8:	2a10      	cmp	r2, #16
 80023ba:	f000 8093 	beq.w	80024e4 <HAL_TIM_ConfigClockSource+0x15a>
 80023be:	d80a      	bhi.n	80023d6 <HAL_TIM_ConfigClockSource+0x4c>
 80023c0:	2a00      	cmp	r2, #0
 80023c2:	f000 8089 	beq.w	80024d8 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80023c6:	2301      	movs	r3, #1
 80023c8:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  __HAL_UNLOCK(htim);
 80023cc:	2300      	movs	r3, #0
 80023ce:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  __HAL_LOCK(htim);
 80023d2:	4618      	mov	r0, r3
}
 80023d4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80023d6:	2a20      	cmp	r2, #32
 80023d8:	f000 808a 	beq.w	80024f0 <HAL_TIM_ConfigClockSource+0x166>
 80023dc:	2a30      	cmp	r2, #48	; 0x30
 80023de:	d1f2      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 80023e0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80023e6:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80023ea:	e036      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80023ec:	2a70      	cmp	r2, #112	; 0x70
 80023ee:	d036      	beq.n	800245e <HAL_TIM_ConfigClockSource+0xd4>
 80023f0:	d81b      	bhi.n	800242a <HAL_TIM_ConfigClockSource+0xa0>
 80023f2:	2a50      	cmp	r2, #80	; 0x50
 80023f4:	d042      	beq.n	800247c <HAL_TIM_ConfigClockSource+0xf2>
 80023f6:	2a60      	cmp	r2, #96	; 0x60
 80023f8:	d1e5      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023fa:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023fc:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023fe:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002402:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002404:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002406:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002408:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800240a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800240e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8002412:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 8002416:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800241a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800241c:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800241e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002420:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002424:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002428:	e017      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800242a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800242e:	d011      	beq.n	8002454 <HAL_TIM_ConfigClockSource+0xca>
 8002430:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002434:	d1c7      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002436:	688a      	ldr	r2, [r1, #8]
 8002438:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800243a:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800243c:	68c9      	ldr	r1, [r1, #12]
 800243e:	432a      	orrs	r2, r5
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 8002440:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002444:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002448:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 800244a:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002452:	e002      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	e7b3      	b.n	80023c6 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800245e:	688a      	ldr	r2, [r1, #8]
 8002460:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002462:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002464:	68c9      	ldr	r1, [r1, #12]
 8002466:	432a      	orrs	r2, r5
  tmpsmcr &= (uint32_t)(~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 8002468:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800246c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002470:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002472:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002474:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002476:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800247a:	e7ee      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800247c:	684c      	ldr	r4, [r1, #4]
 800247e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002480:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002482:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002484:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002488:	f025 0501 	bic.w	r5, r5, #1
 800248c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800248e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002490:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002492:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002496:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800249a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800249c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800249e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024a4:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80024a8:	e7d7      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024aa:	684c      	ldr	r4, [r1, #4]
 80024ac:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80024ae:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024b0:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024b2:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024b6:	f025 0501 	bic.w	r5, r5, #1
 80024ba:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024bc:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 80024be:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 80024c4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80024c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024ca:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80024cc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024d2:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80024d6:	e7c0      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024d8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024de:	f042 0207 	orr.w	r2, r2, #7
 80024e2:	e7ba      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024e4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024ea:	f042 0217 	orr.w	r2, r2, #23
 80024ee:	e7b4      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024f0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024f2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024f6:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80024fa:	e7ae      	b.n	800245a <HAL_TIM_ConfigClockSource+0xd0>

080024fc <HAL_TIM_OC_DelayElapsedCallback>:
 80024fc:	4770      	bx	lr

080024fe <HAL_TIM_IC_CaptureCallback>:
 80024fe:	4770      	bx	lr

08002500 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002500:	4770      	bx	lr

08002502 <HAL_TIM_TriggerCallback>:
 8002502:	4770      	bx	lr

08002504 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002504:	6803      	ldr	r3, [r0, #0]
{
 8002506:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002508:	691a      	ldr	r2, [r3, #16]
{
 800250a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800250c:	0791      	lsls	r1, r2, #30
 800250e:	d50e      	bpl.n	800252e <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	0792      	lsls	r2, r2, #30
 8002514:	d50b      	bpl.n	800252e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002516:	f06f 0202 	mvn.w	r2, #2
 800251a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800251c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800251e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002520:	7502      	strb	r2, [r0, #20]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002522:	0799      	lsls	r1, r3, #30
 8002524:	d05c      	beq.n	80025e0 <HAL_TIM_IRQHandler+0xdc>
          HAL_TIM_IC_CaptureCallback(htim);
 8002526:	f7ff ffea 	bl	80024fe <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252a:	2300      	movs	r3, #0
 800252c:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	0752      	lsls	r2, r2, #29
 8002534:	d510      	bpl.n	8002558 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002536:	68da      	ldr	r2, [r3, #12]
 8002538:	0750      	lsls	r0, r2, #29
 800253a:	d50d      	bpl.n	8002558 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800253c:	f06f 0204 	mvn.w	r2, #4
 8002540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002542:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002544:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002546:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002548:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800254c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800254e:	d04d      	beq.n	80025ec <HAL_TIM_IRQHandler+0xe8>
        HAL_TIM_IC_CaptureCallback(htim);
 8002550:	f7ff ffd5 	bl	80024fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002554:	2300      	movs	r3, #0
 8002556:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002558:	6823      	ldr	r3, [r4, #0]
 800255a:	691a      	ldr	r2, [r3, #16]
 800255c:	0711      	lsls	r1, r2, #28
 800255e:	d50f      	bpl.n	8002580 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	0712      	lsls	r2, r2, #28
 8002564:	d50c      	bpl.n	8002580 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002566:	f06f 0208 	mvn.w	r2, #8
 800256a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800256c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800256e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002570:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002572:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002574:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002576:	d03f      	beq.n	80025f8 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002578:	f7ff ffc1 	bl	80024fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800257c:	2300      	movs	r3, #0
 800257e:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002580:	6823      	ldr	r3, [r4, #0]
 8002582:	691a      	ldr	r2, [r3, #16]
 8002584:	06d0      	lsls	r0, r2, #27
 8002586:	d510      	bpl.n	80025aa <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	06d1      	lsls	r1, r2, #27
 800258c:	d50d      	bpl.n	80025aa <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800258e:	f06f 0210 	mvn.w	r2, #16
 8002592:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002594:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002596:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002598:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800259a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800259e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80025a0:	d030      	beq.n	8002604 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 80025a2:	f7ff ffac 	bl	80024fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a6:	2300      	movs	r3, #0
 80025a8:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025aa:	6823      	ldr	r3, [r4, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	07d2      	lsls	r2, r2, #31
 80025b0:	d508      	bpl.n	80025c4 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80025b2:	68da      	ldr	r2, [r3, #12]
 80025b4:	07d0      	lsls	r0, r2, #31
 80025b6:	d505      	bpl.n	80025c4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025b8:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80025bc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025be:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025c0:	f000 fc22 	bl	8002e08 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	691a      	ldr	r2, [r3, #16]
 80025c8:	0651      	lsls	r1, r2, #25
 80025ca:	d508      	bpl.n	80025de <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80025cc:	68da      	ldr	r2, [r3, #12]
 80025ce:	0652      	lsls	r2, r2, #25
 80025d0:	d505      	bpl.n	80025de <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80025d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80025da:	f7ff ff92 	bl	8002502 <HAL_TIM_TriggerCallback>
 80025de:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e0:	f7ff ff8c 	bl	80024fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025e4:	4620      	mov	r0, r4
 80025e6:	f7ff ff8b 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
 80025ea:	e79e      	b.n	800252a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ec:	f7ff ff86 	bl	80024fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f0:	4620      	mov	r0, r4
 80025f2:	f7ff ff85 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
 80025f6:	e7ad      	b.n	8002554 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025f8:	f7ff ff80 	bl	80024fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7ff ff7f 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
 8002602:	e7bb      	b.n	800257c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002604:	f7ff ff7a 	bl	80024fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002608:	4620      	mov	r0, r4
 800260a:	f7ff ff79 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
 800260e:	e7ca      	b.n	80025a6 <HAL_TIM_IRQHandler+0xa2>

08002610 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002610:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
{
 8002614:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002616:	2b01      	cmp	r3, #1
 8002618:	f04f 0302 	mov.w	r3, #2
 800261c:	d018      	beq.n	8002650 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 800261e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002622:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002624:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002626:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002628:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800262a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800262e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	4322      	orrs	r2, r4
 8002634:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800263c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	430a      	orrs	r2, r1
 8002642:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002644:	2301      	movs	r3, #1
 8002646:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

  __HAL_UNLOCK(htim);
 800264a:	2300      	movs	r3, #0
 800264c:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  __HAL_LOCK(htim);
 8002650:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002652:	bd10      	pop	{r4, pc}

08002654 <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002658:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800265a:	6805      	ldr	r5, [r0, #0]
 800265c:	68c2      	ldr	r2, [r0, #12]
 800265e:	692b      	ldr	r3, [r5, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002660:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002662:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002666:	4313      	orrs	r3, r2
 8002668:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800266a:	6883      	ldr	r3, [r0, #8]
 800266c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 800266e:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002670:	4303      	orrs	r3, r0
 8002672:	f8d9 0014 	ldr.w	r0, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002676:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800267a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 800267c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002680:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002682:	4313      	orrs	r3, r2
 8002684:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002686:	696b      	ldr	r3, [r5, #20]
 8002688:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800268c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002690:	4313      	orrs	r3, r2
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002692:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002696:	616b      	str	r3, [r5, #20]
 8002698:	4b7e      	ldr	r3, [pc, #504]	; (8002894 <UART_SetConfig+0x240>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800269a:	d17f      	bne.n	800279c <UART_SetConfig+0x148>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 800269c:	429d      	cmp	r5, r3
 800269e:	f04f 0419 	mov.w	r4, #25
 80026a2:	d147      	bne.n	8002734 <UART_SetConfig+0xe0>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80026a4:	f7ff fbca 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80026a8:	fb04 f300 	mul.w	r3, r4, r0
 80026ac:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80026b0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80026b4:	007f      	lsls	r7, r7, #1
 80026b6:	fbb3 f3f7 	udiv	r3, r3, r7
 80026ba:	fbb3 f3f8 	udiv	r3, r3, r8
 80026be:	011f      	lsls	r7, r3, #4
 80026c0:	f7ff fbbc 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80026c4:	4360      	muls	r0, r4
 80026c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	fbb0 f6f3 	udiv	r6, r0, r3
 80026d0:	f7ff fbb4 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80026d4:	4360      	muls	r0, r4
 80026d6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e0:	fbb3 f3f8 	udiv	r3, r3, r8
 80026e4:	fb08 6313 	mls	r3, r8, r3, r6
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	3332      	adds	r3, #50	; 0x32
 80026ec:	fbb3 f3f8 	udiv	r3, r3, r8
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 80026f6:	f7ff fba1 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80026fa:	4360      	muls	r0, r4
 80026fc:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002700:	0052      	lsls	r2, r2, #1
 8002702:	fbb0 faf2 	udiv	sl, r0, r2
 8002706:	f7ff fb99 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800270a:	4360      	muls	r0, r4
 800270c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	fbb0 f3f3 	udiv	r3, r0, r3
 8002716:	fbb3 f3f8 	udiv	r3, r3, r8
 800271a:	fb08 a313 	mls	r3, r8, r3, sl
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	3332      	adds	r3, #50	; 0x32
 8002722:	fbb3 f3f8 	udiv	r3, r3, r8
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	443b      	add	r3, r7
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800272c:	4433      	add	r3, r6
 800272e:	60ab      	str	r3, [r5, #8]
 8002730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002734:	f7ff fb6a 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 8002738:	fb04 f300 	mul.w	r3, r4, r0
 800273c:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8002740:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002744:	007f      	lsls	r7, r7, #1
 8002746:	fbb3 f3f7 	udiv	r3, r3, r7
 800274a:	fbb3 f3f8 	udiv	r3, r3, r8
 800274e:	011f      	lsls	r7, r3, #4
 8002750:	f7ff fb5c 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 8002754:	4360      	muls	r0, r4
 8002756:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	fbb0 f6f3 	udiv	r6, r0, r3
 8002760:	f7ff fb54 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 8002764:	4360      	muls	r0, r4
 8002766:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002770:	fbb3 f3f8 	udiv	r3, r3, r8
 8002774:	fb08 6313 	mls	r3, r8, r3, r6
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	3332      	adds	r3, #50	; 0x32
 800277c:	fbb3 f3f8 	udiv	r3, r3, r8
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8002786:	f7ff fb41 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 800278a:	4360      	muls	r0, r4
 800278c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002790:	0052      	lsls	r2, r2, #1
 8002792:	fbb0 faf2 	udiv	sl, r0, r2
 8002796:	f7ff fb39 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 800279a:	e7b6      	b.n	800270a <UART_SetConfig+0xb6>
    if((huart->Instance == USART1))
 800279c:	429d      	cmp	r5, r3
 800279e:	f04f 0419 	mov.w	r4, #25
 80027a2:	d143      	bne.n	800282c <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80027a4:	f7ff fb4a 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80027a8:	fb04 f300 	mul.w	r3, r4, r0
 80027ac:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80027b0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80027b4:	00b6      	lsls	r6, r6, #2
 80027b6:	fbb3 f3f6 	udiv	r3, r3, r6
 80027ba:	fbb3 f3f8 	udiv	r3, r3, r8
 80027be:	011e      	lsls	r6, r3, #4
 80027c0:	f7ff fb3c 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80027c4:	4360      	muls	r0, r4
 80027c6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	fbb0 f7f3 	udiv	r7, r0, r3
 80027d0:	f7ff fb34 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80027d4:	4360      	muls	r0, r4
 80027d6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e0:	fbb3 f3f8 	udiv	r3, r3, r8
 80027e4:	fb08 7313 	mls	r3, r8, r3, r7
 80027e8:	011b      	lsls	r3, r3, #4
 80027ea:	3332      	adds	r3, #50	; 0x32
 80027ec:	fbb3 f3f8 	udiv	r3, r3, r8
 80027f0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80027f4:	f7ff fb22 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
 80027f8:	4360      	muls	r0, r4
 80027fa:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80027fe:	0092      	lsls	r2, r2, #2
 8002800:	fbb0 faf2 	udiv	sl, r0, r2
 8002804:	f7ff fb1a 	bl	8001e3c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002808:	4360      	muls	r0, r4
 800280a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	fbb0 f3f3 	udiv	r3, r0, r3
 8002814:	fbb3 f3f8 	udiv	r3, r3, r8
 8002818:	fb08 a313 	mls	r3, r8, r3, sl
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	3332      	adds	r3, #50	; 0x32
 8002820:	fbb3 f3f8 	udiv	r3, r3, r8
 8002824:	f003 030f 	and.w	r3, r3, #15
 8002828:	433b      	orrs	r3, r7
 800282a:	e77f      	b.n	800272c <UART_SetConfig+0xd8>
 800282c:	f7ff faee 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 8002830:	fb04 f300 	mul.w	r3, r4, r0
 8002834:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002838:	f04f 0864 	mov.w	r8, #100	; 0x64
 800283c:	00b6      	lsls	r6, r6, #2
 800283e:	fbb3 f3f6 	udiv	r3, r3, r6
 8002842:	fbb3 f3f8 	udiv	r3, r3, r8
 8002846:	011e      	lsls	r6, r3, #4
 8002848:	f7ff fae0 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 800284c:	4360      	muls	r0, r4
 800284e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	fbb0 f7f3 	udiv	r7, r0, r3
 8002858:	f7ff fad8 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 800285c:	4360      	muls	r0, r4
 800285e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	fbb0 f3f3 	udiv	r3, r0, r3
 8002868:	fbb3 f3f8 	udiv	r3, r3, r8
 800286c:	fb08 7313 	mls	r3, r8, r3, r7
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	3332      	adds	r3, #50	; 0x32
 8002874:	fbb3 f3f8 	udiv	r3, r3, r8
 8002878:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800287c:	f7ff fac6 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 8002880:	4360      	muls	r0, r4
 8002882:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002886:	0092      	lsls	r2, r2, #2
 8002888:	fbb0 faf2 	udiv	sl, r0, r2
 800288c:	f7ff fabe 	bl	8001e0c <HAL_RCC_GetPCLK1Freq>
 8002890:	e7ba      	b.n	8002808 <UART_SetConfig+0x1b4>
 8002892:	bf00      	nop
 8002894:	40013800 	.word	0x40013800

08002898 <UART_WaitOnFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 8002898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800289a:	4604      	mov	r4, r0
 800289c:	460e      	mov	r6, r1
 800289e:	4615      	mov	r5, r2
  tickstart = HAL_GetTick();
 80028a0:	f7fe fca2 	bl	80011e8 <HAL_GetTick>
 80028a4:	4607      	mov	r7, r0
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 80028a6:	6822      	ldr	r2, [r4, #0]
 80028a8:	6813      	ldr	r3, [r2, #0]
 80028aa:	ea36 0303 	bics.w	r3, r6, r3
 80028ae:	d101      	bne.n	80028b4 <UART_WaitOnFlagUntilTimeout.constprop.1+0x1c>
  return HAL_OK;
 80028b0:	2000      	movs	r0, #0
}
 80028b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(Timeout != HAL_MAX_DELAY)
 80028b4:	1c6b      	adds	r3, r5, #1
 80028b6:	d0f7      	beq.n	80028a8 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80028b8:	b9c5      	cbnz	r5, 80028ec <UART_WaitOnFlagUntilTimeout.constprop.1+0x54>
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80028ba:	6823      	ldr	r3, [r4, #0]
          return HAL_TIMEOUT;
 80028bc:	2003      	movs	r0, #3
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80028be:	68da      	ldr	r2, [r3, #12]
 80028c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028c4:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	f022 0220 	bic.w	r2, r2, #32
 80028cc:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80028ce:	68da      	ldr	r2, [r3, #12]
 80028d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028d4:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80028d6:	695a      	ldr	r2, [r3, #20]
 80028d8:	f022 0201 	bic.w	r2, r2, #1
 80028dc:	615a      	str	r2, [r3, #20]
          huart->State= HAL_UART_STATE_READY;
 80028de:	2301      	movs	r3, #1
 80028e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
          __HAL_UNLOCK(huart);
 80028e4:	2300      	movs	r3, #0
 80028e6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80028ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80028ec:	f7fe fc7c 	bl	80011e8 <HAL_GetTick>
 80028f0:	1bc0      	subs	r0, r0, r7
 80028f2:	4285      	cmp	r5, r0
 80028f4:	d2d7      	bcs.n	80028a6 <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 80028f6:	e7e0      	b.n	80028ba <UART_WaitOnFlagUntilTimeout.constprop.1+0x22>

080028f8 <HAL_UART_Init>:
{
 80028f8:	b510      	push	{r4, lr}
  if(huart == NULL)
 80028fa:	4604      	mov	r4, r0
 80028fc:	b330      	cbz	r0, 800294c <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 80028fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002902:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002906:	b91b      	cbnz	r3, 8002910 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002908:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800290c:	f001 fa86 	bl	8003e1c <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8002910:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 8002912:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8002914:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002918:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800291a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800291c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002920:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002922:	f7ff fe97 	bl	8002654 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002926:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002928:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002930:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002938:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002940:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 8002942:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002944:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 8002946:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800294a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800294c:	2001      	movs	r0, #1
}
 800294e:	bd10      	pop	{r4, pc}

08002950 <HAL_UART_Transmit>:
{
 8002950:	b570      	push	{r4, r5, r6, lr}
 8002952:	460d      	mov	r5, r1
  tmp_state = huart->State;
 8002954:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
{
 8002958:	4604      	mov	r4, r0
  tmp_state = huart->State;
 800295a:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 800295c:	2901      	cmp	r1, #1
{
 800295e:	461e      	mov	r6, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8002960:	d001      	beq.n	8002966 <HAL_UART_Transmit+0x16>
 8002962:	2922      	cmp	r1, #34	; 0x22
 8002964:	d14d      	bne.n	8002a02 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0))
 8002966:	2d00      	cmp	r5, #0
 8002968:	d049      	beq.n	80029fe <HAL_UART_Transmit+0xae>
 800296a:	2a00      	cmp	r2, #0
 800296c:	d047      	beq.n	80029fe <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 800296e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002972:	2b01      	cmp	r3, #1
 8002974:	d045      	beq.n	8002a02 <HAL_UART_Transmit+0xb2>
 8002976:	2301      	movs	r3, #1
 8002978:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800297c:	2300      	movs	r3, #0
 800297e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8002980:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    huart->TxXferSize = Size;
 8002984:	84a2      	strh	r2, [r4, #36]	; 0x24
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8002986:	2b22      	cmp	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8002988:	bf0c      	ite	eq
 800298a:	2332      	moveq	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 800298c:	2312      	movne	r3, #18
    huart->TxXferCount = Size;
 800298e:	84e2      	strh	r2, [r4, #38]	; 0x26
      huart->State = HAL_UART_STATE_BUSY_TX;
 8002990:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    while(huart->TxXferCount > 0)
 8002994:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002996:	b98a      	cbnz	r2, 80029bc <HAL_UART_Transmit+0x6c>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 8002998:	4632      	mov	r2, r6
 800299a:	2140      	movs	r1, #64	; 0x40
 800299c:	4620      	mov	r0, r4
 800299e:	f7ff ff7b 	bl	8002898 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80029a2:	b9c0      	cbnz	r0, 80029d6 <HAL_UART_Transmit+0x86>
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 80029a4:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80029a8:	2b32      	cmp	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 80029aa:	bf0c      	ite	eq
 80029ac:	2322      	moveq	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_READY;
 80029ae:	2301      	movne	r3, #1
 80029b0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80029b4:	2300      	movs	r3, #0
 80029b6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    return HAL_OK;
 80029ba:	bd70      	pop	{r4, r5, r6, pc}
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029bc:	68a3      	ldr	r3, [r4, #8]
      huart->TxXferCount--;
 80029be:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      huart->TxXferCount--;
 80029c4:	84e2      	strh	r2, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80029c6:	f04f 0180 	mov.w	r1, #128	; 0x80
 80029ca:	4632      	mov	r2, r6
 80029cc:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029ce:	d10d      	bne.n	80029ec <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80029d0:	f7ff ff62 	bl	8002898 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80029d4:	b108      	cbz	r0, 80029da <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80029d6:	2003      	movs	r0, #3
 80029d8:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80029da:	882b      	ldrh	r3, [r5, #0]
 80029dc:	6822      	ldr	r2, [r4, #0]
 80029de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029e2:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80029e4:	6923      	ldr	r3, [r4, #16]
 80029e6:	b943      	cbnz	r3, 80029fa <HAL_UART_Transmit+0xaa>
          pData +=2;
 80029e8:	3502      	adds	r5, #2
 80029ea:	e7d3      	b.n	8002994 <HAL_UART_Transmit+0x44>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80029ec:	f7ff ff54 	bl	8002898 <UART_WaitOnFlagUntilTimeout.constprop.1>
 80029f0:	2800      	cmp	r0, #0
 80029f2:	d1f0      	bne.n	80029d6 <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	782a      	ldrb	r2, [r5, #0]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	3501      	adds	r5, #1
 80029fc:	e7ca      	b.n	8002994 <HAL_UART_Transmit+0x44>
      return  HAL_ERROR;
 80029fe:	2001      	movs	r0, #1
 8002a00:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8002a02:	2002      	movs	r0, #2
}
 8002a04:	bd70      	pop	{r4, r5, r6, pc}

08002a06 <HAL_UART_Receive_IT>:
  tmp_state = huart->State;
 8002a06:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a0a:	b2db      	uxtb	r3, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d001      	beq.n	8002a14 <HAL_UART_Receive_IT+0xe>
 8002a10:	2b12      	cmp	r3, #18
 8002a12:	d128      	bne.n	8002a66 <HAL_UART_Receive_IT+0x60>
    if((pData == NULL ) || (Size == 0))
 8002a14:	b329      	cbz	r1, 8002a62 <HAL_UART_Receive_IT+0x5c>
 8002a16:	b322      	cbz	r2, 8002a62 <HAL_UART_Receive_IT+0x5c>
    __HAL_LOCK(huart);
 8002a18:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d022      	beq.n	8002a66 <HAL_UART_Receive_IT+0x60>
 8002a20:	2301      	movs	r3, #1
 8002a22:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a26:	2300      	movs	r3, #0
 8002a28:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxXferSize = Size;
 8002a2a:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a2c:	85c2      	strh	r2, [r0, #46]	; 0x2e
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 8002a2e:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002a32:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 8002a36:	2a12      	cmp	r2, #18
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8002a38:	bf0c      	ite	eq
 8002a3a:	2232      	moveq	r2, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 8002a3c:	2222      	movne	r2, #34	; 0x22
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a3e:	6803      	ldr	r3, [r0, #0]
      huart->State = HAL_UART_STATE_BUSY_RX;
 8002a40:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a44:	68da      	ldr	r2, [r3, #12]
    huart->pRxBuffPtr = pData;
 8002a46:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a4c:	60da      	str	r2, [r3, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a4e:	695a      	ldr	r2, [r3, #20]
    return HAL_OK;
 8002a50:	2000      	movs	r0, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002a52:	f042 0201 	orr.w	r2, r2, #1
 8002a56:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	f042 0220 	orr.w	r2, r2, #32
 8002a5e:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8002a60:	4770      	bx	lr
      return HAL_ERROR;
 8002a62:	2001      	movs	r0, #1
 8002a64:	4770      	bx	lr
    return HAL_BUSY;
 8002a66:	2002      	movs	r0, #2
}
 8002a68:	4770      	bx	lr

08002a6a <HAL_UART_TxCpltCallback>:
 8002a6a:	4770      	bx	lr

08002a6c <HAL_UART_ErrorCallback>:
{
 8002a6c:	4770      	bx	lr

08002a6e <HAL_UART_IRQHandler>:
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8002a6e:	6802      	ldr	r2, [r0, #0]
{
 8002a70:	b513      	push	{r0, r1, r4, lr}
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8002a72:	6811      	ldr	r1, [r2, #0]
{
 8002a74:	4604      	mov	r4, r0
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002a76:	07c9      	lsls	r1, r1, #31
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 8002a78:	68d3      	ldr	r3, [r2, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002a7a:	d505      	bpl.n	8002a88 <HAL_UART_IRQHandler+0x1a>
 8002a7c:	05db      	lsls	r3, r3, #23
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a7e:	bf42      	ittt	mi
 8002a80:	6bc3      	ldrmi	r3, [r0, #60]	; 0x3c
 8002a82:	f043 0301 	orrmi.w	r3, r3, #1
 8002a86:	63c3      	strmi	r3, [r0, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 8002a88:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8002a8a:	6953      	ldr	r3, [r2, #20]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002a8c:	0788      	lsls	r0, r1, #30
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8002a8e:	f003 0301 	and.w	r3, r3, #1
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002a92:	d504      	bpl.n	8002a9e <HAL_UART_IRQHandler+0x30>
 8002a94:	b11b      	cbz	r3, 8002a9e <HAL_UART_IRQHandler+0x30>
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a96:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002a98:	f041 0104 	orr.w	r1, r1, #4
 8002a9c:	63e1      	str	r1, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8002a9e:	6811      	ldr	r1, [r2, #0]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002aa0:	0749      	lsls	r1, r1, #29
 8002aa2:	d504      	bpl.n	8002aae <HAL_UART_IRQHandler+0x40>
 8002aa4:	b11b      	cbz	r3, 8002aae <HAL_UART_IRQHandler+0x40>
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002aa6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002aa8:	f041 0102 	orr.w	r1, r1, #2
 8002aac:	63e1      	str	r1, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 8002aae:	6811      	ldr	r1, [r2, #0]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002ab0:	0708      	lsls	r0, r1, #28
 8002ab2:	d504      	bpl.n	8002abe <HAL_UART_IRQHandler+0x50>
 8002ab4:	b11b      	cbz	r3, 8002abe <HAL_UART_IRQHandler+0x50>
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ab6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ab8:	f043 0308 	orr.w	r3, r3, #8
 8002abc:	63e3      	str	r3, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 8002abe:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 8002ac0:	68d3      	ldr	r3, [r2, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002ac2:	0689      	lsls	r1, r1, #26
 8002ac4:	d533      	bpl.n	8002b2e <HAL_UART_IRQHandler+0xc0>
 8002ac6:	0698      	lsls	r0, r3, #26
 8002ac8:	d531      	bpl.n	8002b2e <HAL_UART_IRQHandler+0xc0>
  tmp_state = huart->State; 
 8002aca:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8002ace:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8002ad2:	2b22      	cmp	r3, #34	; 0x22
 8002ad4:	d12b      	bne.n	8002b2e <HAL_UART_IRQHandler+0xc0>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ad6:	68a3      	ldr	r3, [r4, #8]
 8002ad8:	6921      	ldr	r1, [r4, #16]
 8002ada:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ade:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002ae0:	d176      	bne.n	8002bd0 <HAL_UART_IRQHandler+0x162>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ae2:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002ae4:	2900      	cmp	r1, #0
 8002ae6:	d16f      	bne.n	8002bc8 <HAL_UART_IRQHandler+0x15a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ae8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002aec:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1;
 8002af0:	62a3      	str	r3, [r4, #40]	; 0x28
    if(--huart->RxXferCount == 0)
 8002af2:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	85e3      	strh	r3, [r4, #46]	; 0x2e
 8002afa:	b9c3      	cbnz	r3, 8002b2e <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002afc:	6823      	ldr	r3, [r4, #0]
      HAL_UART_RxCpltCallback(huart);
 8002afe:	4620      	mov	r0, r4
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	f022 0220 	bic.w	r2, r2, #32
 8002b06:	60da      	str	r2, [r3, #12]
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002b08:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002b0c:	2a32      	cmp	r2, #50	; 0x32
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b0e:	bf17      	itett	ne
 8002b10:	68da      	ldrne	r2, [r3, #12]
        huart->State = HAL_UART_STATE_BUSY_TX;
 8002b12:	2312      	moveq	r3, #18
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b14:	f422 7280 	bicne.w	r2, r2, #256	; 0x100
 8002b18:	60da      	strne	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b1a:	bf1f      	itttt	ne
 8002b1c:	695a      	ldrne	r2, [r3, #20]
 8002b1e:	f022 0201 	bicne.w	r2, r2, #1
 8002b22:	615a      	strne	r2, [r3, #20]
        huart->State = HAL_UART_STATE_READY;
 8002b24:	2301      	movne	r3, #1
 8002b26:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_UART_RxCpltCallback(huart);
 8002b2a:	f000 f865 	bl	8002bf8 <HAL_UART_RxCpltCallback>
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 8002b2e:	6823      	ldr	r3, [r4, #0]
 8002b30:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 8002b32:	68da      	ldr	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b34:	0609      	lsls	r1, r1, #24
 8002b36:	d522      	bpl.n	8002b7e <HAL_UART_IRQHandler+0x110>
 8002b38:	0610      	lsls	r0, r2, #24
 8002b3a:	d520      	bpl.n	8002b7e <HAL_UART_IRQHandler+0x110>
  tmp_state = huart->State;
 8002b3c:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8002b40:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8002b44:	2a12      	cmp	r2, #18
 8002b46:	d11a      	bne.n	8002b7e <HAL_UART_IRQHandler+0x110>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b48:	68a2      	ldr	r2, [r4, #8]
 8002b4a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002b4e:	6a22      	ldr	r2, [r4, #32]
 8002b50:	d14c      	bne.n	8002bec <HAL_UART_IRQHandler+0x17e>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b52:	8811      	ldrh	r1, [r2, #0]
 8002b54:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002b58:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b5a:	6921      	ldr	r1, [r4, #16]
 8002b5c:	2900      	cmp	r1, #0
 8002b5e:	d143      	bne.n	8002be8 <HAL_UART_IRQHandler+0x17a>
        huart->pTxBuffPtr += 2;
 8002b60:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1;
 8002b62:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0)
 8002b64:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002b66:	3a01      	subs	r2, #1
 8002b68:	b292      	uxth	r2, r2
 8002b6a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002b6c:	b93a      	cbnz	r2, 8002b7e <HAL_UART_IRQHandler+0x110>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b74:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b7c:	60da      	str	r2, [r3, #12]
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8002b7e:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 8002b80:	68da      	ldr	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8002b82:	0649      	lsls	r1, r1, #25
 8002b84:	d510      	bpl.n	8002ba8 <HAL_UART_IRQHandler+0x13a>
 8002b86:	0652      	lsls	r2, r2, #25
 8002b88:	d50e      	bpl.n	8002ba8 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b8a:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002b8c:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b92:	60da      	str	r2, [r3, #12]
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8002b94:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8002b98:	2b32      	cmp	r3, #50	; 0x32
    huart->State = HAL_UART_STATE_BUSY_RX;
 8002b9a:	bf0c      	ite	eq
 8002b9c:	2322      	moveq	r3, #34	; 0x22
    huart->State = HAL_UART_STATE_READY;
 8002b9e:	2301      	movne	r3, #1
 8002ba0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002ba4:	f7ff ff61 	bl	8002a6a <HAL_UART_TxCpltCallback>
  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ba8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002baa:	b15b      	cbz	r3, 8002bc4 <HAL_UART_IRQHandler+0x156>
    __HAL_UART_CLEAR_PEFLAG(huart);
 8002bac:	6823      	ldr	r3, [r4, #0]
    HAL_UART_ErrorCallback(huart);
 8002bae:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_PEFLAG(huart);
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	9201      	str	r2, [sp, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	9301      	str	r3, [sp, #4]
 8002bb8:	9b01      	ldr	r3, [sp, #4]
    huart->State = HAL_UART_STATE_READY;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_ErrorCallback(huart);
 8002bc0:	f7ff ff54 	bl	8002a6c <HAL_UART_ErrorCallback>
}
 8002bc4:	b002      	add	sp, #8
 8002bc6:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	f823 2b01 	strh.w	r2, [r3], #1
 8002bce:	e78f      	b.n	8002af0 <HAL_UART_IRQHandler+0x82>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002bd0:	b921      	cbnz	r1, 8002bdc <HAL_UART_IRQHandler+0x16e>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bd2:	1c59      	adds	r1, r3, #1
 8002bd4:	6852      	ldr	r2, [r2, #4]
 8002bd6:	62a1      	str	r1, [r4, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002bd8:	701a      	strb	r2, [r3, #0]
 8002bda:	e78a      	b.n	8002af2 <HAL_UART_IRQHandler+0x84>
 8002bdc:	6852      	ldr	r2, [r2, #4]
 8002bde:	1c59      	adds	r1, r3, #1
 8002be0:	62a1      	str	r1, [r4, #40]	; 0x28
 8002be2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002be6:	e7f7      	b.n	8002bd8 <HAL_UART_IRQHandler+0x16a>
        huart->pTxBuffPtr += 1;
 8002be8:	3201      	adds	r2, #1
 8002bea:	e7ba      	b.n	8002b62 <HAL_UART_IRQHandler+0xf4>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002bec:	1c51      	adds	r1, r2, #1
 8002bee:	6221      	str	r1, [r4, #32]
 8002bf0:	7812      	ldrb	r2, [r2, #0]
 8002bf2:	605a      	str	r2, [r3, #4]
 8002bf4:	e7b6      	b.n	8002b64 <HAL_UART_IRQHandler+0xf6>
	...

08002bf8 <HAL_UART_RxCpltCallback>:
//Interrupt callback routine
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	//when character received
    uint8_t i;
    if (huart->Instance == USART1)  //current UART
 8002bf8:	6802      	ldr	r2, [r0, #0]
 8002bfa:	4b11      	ldr	r3, [pc, #68]	; (8002c40 <HAL_UART_RxCpltCallback+0x48>)
{
 8002bfc:	b430      	push	{r4, r5}
    if (huart->Instance == USART1)  //current UART
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d11c      	bne.n	8002c3c <HAL_UART_RxCpltCallback+0x44>
	{
		if (Rx_indx == 0) {
 8002c02:	4a10      	ldr	r2, [pc, #64]	; (8002c44 <HAL_UART_RxCpltCallback+0x4c>)
 8002c04:	7813      	ldrb	r3, [r2, #0]
 8002c06:	b143      	cbz	r3, 8002c1a <HAL_UART_RxCpltCallback+0x22>
			//clear Rx_Buffer before receiving new data
			for (i=0;i<100;i++) Rx_Buffer[i]=0;
		}

		if (Rx_data[0] != 13) //if received data different from ASCII 13 (carriage return \r)
 8002c08:	490f      	ldr	r1, [pc, #60]	; (8002c48 <HAL_UART_RxCpltCallback+0x50>)
 8002c0a:	7809      	ldrb	r1, [r1, #0]
 8002c0c:	290d      	cmp	r1, #13
 8002c0e:	d10c      	bne.n	8002c2a <HAL_UART_RxCpltCallback+0x32>
		{
			Rx_Buffer[Rx_indx++] = Rx_data[0];    //add data to Rx_Buffer
		}
		else            //if received data = 13
		{
			Transfer_cplt = Rx_indx;//transfer complete, data is ready to read
 8002c10:	490e      	ldr	r1, [pc, #56]	; (8002c4c <HAL_UART_RxCpltCallback+0x54>)
 8002c12:	700b      	strb	r3, [r1, #0]
			Rx_indx=0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	7013      	strb	r3, [r2, #0]
 8002c18:	e00b      	b.n	8002c32 <HAL_UART_RxCpltCallback+0x3a>
 8002c1a:	4619      	mov	r1, r3
			for (i=0;i<100;i++) Rx_Buffer[i]=0;
 8002c1c:	461d      	mov	r5, r3
 8002c1e:	4c0c      	ldr	r4, [pc, #48]	; (8002c50 <HAL_UART_RxCpltCallback+0x58>)
 8002c20:	550d      	strb	r5, [r1, r4]
 8002c22:	3101      	adds	r1, #1
 8002c24:	2964      	cmp	r1, #100	; 0x64
 8002c26:	d1fb      	bne.n	8002c20 <HAL_UART_RxCpltCallback+0x28>
 8002c28:	e7ee      	b.n	8002c08 <HAL_UART_RxCpltCallback+0x10>
			Rx_Buffer[Rx_indx++] = Rx_data[0];    //add data to Rx_Buffer
 8002c2a:	1c5c      	adds	r4, r3, #1
 8002c2c:	7014      	strb	r4, [r2, #0]
 8002c2e:	4a08      	ldr	r2, [pc, #32]	; (8002c50 <HAL_UART_RxCpltCallback+0x58>)
 8002c30:	54d1      	strb	r1, [r2, r3]
		}

		HAL_UART_Receive_IT(huart, Rx_data, 1);   //activate UART receive interrupt every time
 8002c32:	2201      	movs	r2, #1
	}

}
 8002c34:	bc30      	pop	{r4, r5}
		HAL_UART_Receive_IT(huart, Rx_data, 1);   //activate UART receive interrupt every time
 8002c36:	4904      	ldr	r1, [pc, #16]	; (8002c48 <HAL_UART_RxCpltCallback+0x50>)
 8002c38:	f7ff bee5 	b.w	8002a06 <HAL_UART_Receive_IT>
}
 8002c3c:	bc30      	pop	{r4, r5}
 8002c3e:	4770      	bx	lr
 8002c40:	40013800 	.word	0x40013800
 8002c44:	20000219 	.word	0x20000219
 8002c48:	2000021a 	.word	0x2000021a
 8002c4c:	20000218 	.word	0x20000218
 8002c50:	2000021c 	.word	0x2000021c

08002c54 <UART_ReadStart>:
//Wrapper function to force recieve interrupt start
void UART_ReadStart(UART_HandleTypeDef *huart){
	HAL_UART_Receive_IT(huart, Rx_data, 1);
 8002c54:	2201      	movs	r2, #1
 8002c56:	4901      	ldr	r1, [pc, #4]	; (8002c5c <UART_ReadStart+0x8>)
 8002c58:	f7ff bed5 	b.w	8002a06 <HAL_UART_Receive_IT>
 8002c5c:	2000021a 	.word	0x2000021a

08002c60 <Parse_CMD>:
void Parse_CMD(TIM_HandleTypeDef* Fan_TIM, UART_HandleTypeDef* huart){
 8002c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if(Transfer_cplt >= 1){
 8002c64:	4f5c      	ldr	r7, [pc, #368]	; (8002dd8 <Parse_CMD+0x178>)
void Parse_CMD(TIM_HandleTypeDef* Fan_TIM, UART_HandleTypeDef* huart){
 8002c66:	b0b3      	sub	sp, #204	; 0xcc
 8002c68:	4680      	mov	r8, r0
	UART_ReadStart(huart);
 8002c6a:	4608      	mov	r0, r1
void Parse_CMD(TIM_HandleTypeDef* Fan_TIM, UART_HandleTypeDef* huart){
 8002c6c:	460c      	mov	r4, r1
	UART_ReadStart(huart);
 8002c6e:	f7ff fff1 	bl	8002c54 <UART_ReadStart>
	if(Transfer_cplt >= 1){
 8002c72:	783d      	ldrb	r5, [r7, #0]
 8002c74:	b1e5      	cbz	r5, 8002cb0 <Parse_CMD+0x50>
		cmd[Transfer_cplt]='\0';
 8002c76:	2600      	movs	r6, #0
		memset(cmd,0,sizeof cmd);
 8002c78:	2264      	movs	r2, #100	; 0x64
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4668      	mov	r0, sp
 8002c7e:	f001 f94b 	bl	8003f18 <memset>
		strcpy(cmd, Rx_Buffer);
 8002c82:	4956      	ldr	r1, [pc, #344]	; (8002ddc <Parse_CMD+0x17c>)
 8002c84:	4668      	mov	r0, sp
 8002c86:	f001 f973 	bl	8003f70 <strcpy>
		cmd[Transfer_cplt]='\0';
 8002c8a:	ab32      	add	r3, sp, #200	; 0xc8
 8002c8c:	441d      	add	r5, r3
		tkpnt = strtok(cmd, " ");
 8002c8e:	4954      	ldr	r1, [pc, #336]	; (8002de0 <Parse_CMD+0x180>)
 8002c90:	4668      	mov	r0, sp
		cmd[Transfer_cplt]='\0';
 8002c92:	f805 6cc8 	strb.w	r6, [r5, #-200]
		tkpnt = strtok(cmd, " ");
 8002c96:	f001 ffb1 	bl	8004bfc <strtok>
		if(strncmp(tkpnt, "s",1)==0){
 8002c9a:	7805      	ldrb	r5, [r0, #0]
		tkpnt = strtok(cmd, " ");
 8002c9c:	4681      	mov	r9, r0
		if(strncmp(tkpnt, "s",1)==0){
 8002c9e:	2d73      	cmp	r5, #115	; 0x73
 8002ca0:	d109      	bne.n	8002cb6 <Parse_CMD+0x56>
			__HAL_TIM_SetCompare(Fan_TIM, TIM_CHANNEL_1, 0);
 8002ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ca6:	635e      	str	r6, [r3, #52]	; 0x34
			Stop_Motors();
 8002ca8:	f000 fb2a 	bl	8003300 <Stop_Motors>
		Transfer_cplt = 0;
 8002cac:	2300      	movs	r3, #0
 8002cae:	703b      	strb	r3, [r7, #0]
}
 8002cb0:	b033      	add	sp, #204	; 0xcc
 8002cb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		}else if(strncmp(tkpnt, "sm",2)==0){
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	494a      	ldr	r1, [pc, #296]	; (8002de4 <Parse_CMD+0x184>)
 8002cba:	f001 f961 	bl	8003f80 <strncmp>
 8002cbe:	2800      	cmp	r0, #0
 8002cc0:	d0f2      	beq.n	8002ca8 <Parse_CMD+0x48>
		}else if(strncmp(tkpnt, "sf",2)==0){
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	4948      	ldr	r1, [pc, #288]	; (8002de8 <Parse_CMD+0x188>)
 8002cc6:	4648      	mov	r0, r9
 8002cc8:	f001 f95a 	bl	8003f80 <strncmp>
 8002ccc:	b918      	cbnz	r0, 8002cd6 <Parse_CMD+0x76>
			__HAL_TIM_SetCompare(Fan_TIM, TIM_CHANNEL_1, 0);
 8002cce:	f8d8 3000 	ldr.w	r3, [r8]
			__HAL_TIM_SetCompare(Fan_TIM, TIM_CHANNEL_1, pwm);
 8002cd2:	6358      	str	r0, [r3, #52]	; 0x34
 8002cd4:	e7ea      	b.n	8002cac <Parse_CMD+0x4c>
		}else if(strncmp(tkpnt, "f",1)==0){
 8002cd6:	2d66      	cmp	r5, #102	; 0x66
 8002cd8:	d109      	bne.n	8002cee <Parse_CMD+0x8e>
			tkpnt = strtok(NULL, " ");
 8002cda:	4941      	ldr	r1, [pc, #260]	; (8002de0 <Parse_CMD+0x180>)
 8002cdc:	4630      	mov	r0, r6
 8002cde:	f001 ff8d 	bl	8004bfc <strtok>
			int pwm = atoi(tkpnt);
 8002ce2:	f001 f8f1 	bl	8003ec8 <atoi>
			__HAL_TIM_SetCompare(Fan_TIM, TIM_CHANNEL_1, pwm);
 8002ce6:	f8d8 3000 	ldr.w	r3, [r8]
			pwm = pwm + 255;
 8002cea:	30ff      	adds	r0, #255	; 0xff
 8002cec:	e7f1      	b.n	8002cd2 <Parse_CMD+0x72>
		}else if(strncmp(tkpnt, "l",1)==0){
 8002cee:	2d6c      	cmp	r5, #108	; 0x6c
 8002cf0:	d118      	bne.n	8002d24 <Parse_CMD+0xc4>
			tkpnt = strtok(NULL, " ");
 8002cf2:	493b      	ldr	r1, [pc, #236]	; (8002de0 <Parse_CMD+0x180>)
 8002cf4:	4630      	mov	r0, r6
 8002cf6:	f001 ff81 	bl	8004bfc <strtok>
			float lindis = atof(tkpnt);
 8002cfa:	f001 f8e2 	bl	8003ec2 <atof>
 8002cfe:	4680      	mov	r8, r0
 8002d00:	4689      	mov	r9, r1
			tkpnt = strtok(NULL, " ");
 8002d02:	4630      	mov	r0, r6
 8002d04:	4936      	ldr	r1, [pc, #216]	; (8002de0 <Parse_CMD+0x180>)
 8002d06:	f001 ff79 	bl	8004bfc <strtok>
			float linspd = atof(tkpnt);
 8002d0a:	f001 f8da 	bl	8003ec2 <atof>
 8002d0e:	f7fd fed9 	bl	8000ac4 <__aeabi_d2f>
 8002d12:	4604      	mov	r4, r0
			float lindis = atof(tkpnt);
 8002d14:	4649      	mov	r1, r9
 8002d16:	4640      	mov	r0, r8
 8002d18:	f7fd fed4 	bl	8000ac4 <__aeabi_d2f>
			setLin(lindis, linspd);
 8002d1c:	4621      	mov	r1, r4
 8002d1e:	f000 f8eb 	bl	8002ef8 <setLin>
 8002d22:	e7c3      	b.n	8002cac <Parse_CMD+0x4c>
		}else if(strncmp(tkpnt, "t",1)==0){
 8002d24:	2d74      	cmp	r5, #116	; 0x74
 8002d26:	d10f      	bne.n	8002d48 <Parse_CMD+0xe8>
			uint8_t len=sprintf(buffer,"%i\r\n", millis()); //sprintf will return the length of 'buffer'
 8002d28:	f000 f880 	bl	8002e2c <millis>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	460b      	mov	r3, r1
 8002d30:	a819      	add	r0, sp, #100	; 0x64
 8002d32:	492e      	ldr	r1, [pc, #184]	; (8002dec <Parse_CMD+0x18c>)
 8002d34:	f001 f8f8 	bl	8003f28 <siprintf>
			HAL_UART_Transmit(huart, buffer, len, 1000);
 8002d38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d3c:	b2c2      	uxtb	r2, r0
			HAL_UART_Transmit(huart, buffer, len, 1000);
 8002d3e:	a919      	add	r1, sp, #100	; 0x64
 8002d40:	4620      	mov	r0, r4
 8002d42:	f7ff fe05 	bl	8002950 <HAL_UART_Transmit>
 8002d46:	e7b1      	b.n	8002cac <Parse_CMD+0x4c>
		}else if(strncmp(tkpnt, "d",1)==0){
 8002d48:	2d64      	cmp	r5, #100	; 0x64
 8002d4a:	d109      	bne.n	8002d60 <Parse_CMD+0x100>
			tkpnt = strtok(NULL, " ");
 8002d4c:	4924      	ldr	r1, [pc, #144]	; (8002de0 <Parse_CMD+0x180>)
 8002d4e:	4630      	mov	r0, r6
 8002d50:	f001 ff54 	bl	8004bfc <strtok>
			int16_t pwm = atoi(tkpnt);
 8002d54:	f001 f8b8 	bl	8003ec8 <atoi>
			Run_MotorPWM(pwm);
 8002d58:	b200      	sxth	r0, r0
 8002d5a:	f000 fa95 	bl	8003288 <Run_MotorPWM>
 8002d5e:	e7a5      	b.n	8002cac <Parse_CMD+0x4c>
		}else if(strncmp(tkpnt, "e",1)==0){
 8002d60:	2d65      	cmp	r5, #101	; 0x65
 8002d62:	d130      	bne.n	8002dc6 <Parse_CMD+0x166>
			uint8_t len = sprintf(buffer,"Right Encoder Delta :%i\r\n", Get_RightEncoderPos()); //sprintf will return the length of 'buffer'
 8002d64:	f000 f924 	bl	8002fb0 <Get_RightEncoderPos>
 8002d68:	4921      	ldr	r1, [pc, #132]	; (8002df0 <Parse_CMD+0x190>)
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	a819      	add	r0, sp, #100	; 0x64
 8002d6e:	f001 f8db 	bl	8003f28 <siprintf>
			HAL_UART_Transmit(huart, buffer, len, 1000);
 8002d72:	a919      	add	r1, sp, #100	; 0x64
 8002d74:	b2c2      	uxtb	r2, r0
 8002d76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	f7ff fde8 	bl	8002950 <HAL_UART_Transmit>
			len = sprintf(buffer,"Right Encoder:%i\r\n", TIM3->CNT); //sprintf will return the length of 'buffer'
 8002d80:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <Parse_CMD+0x194>)
 8002d82:	491d      	ldr	r1, [pc, #116]	; (8002df8 <Parse_CMD+0x198>)
 8002d84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d86:	a819      	add	r0, sp, #100	; 0x64
 8002d88:	f001 f8ce 	bl	8003f28 <siprintf>
			HAL_UART_Transmit(huart, buffer, len, 1000);
 8002d8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d90:	b2c2      	uxtb	r2, r0
 8002d92:	a919      	add	r1, sp, #100	; 0x64
 8002d94:	4620      	mov	r0, r4
 8002d96:	f7ff fddb 	bl	8002950 <HAL_UART_Transmit>
			len = sprintf(buffer,"Left Encoder Delta:%i\r\n", Get_LeftEncoderPos());
 8002d9a:	f000 f903 	bl	8002fa4 <Get_LeftEncoderPos>
 8002d9e:	4917      	ldr	r1, [pc, #92]	; (8002dfc <Parse_CMD+0x19c>)
 8002da0:	4602      	mov	r2, r0
 8002da2:	a819      	add	r0, sp, #100	; 0x64
 8002da4:	f001 f8c0 	bl	8003f28 <siprintf>
			HAL_UART_Transmit(huart, buffer, len, 1000);
 8002da8:	a919      	add	r1, sp, #100	; 0x64
 8002daa:	b2c2      	uxtb	r2, r0
 8002dac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002db0:	4620      	mov	r0, r4
 8002db2:	f7ff fdcd 	bl	8002950 <HAL_UART_Transmit>
			len = sprintf(buffer,"Left Encoder:%i\r\n", TIM2->CNT); //sprintf will return the length of 'buffer'
 8002db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dba:	4911      	ldr	r1, [pc, #68]	; (8002e00 <Parse_CMD+0x1a0>)
 8002dbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dbe:	a819      	add	r0, sp, #100	; 0x64
 8002dc0:	f001 f8b2 	bl	8003f28 <siprintf>
 8002dc4:	e7b8      	b.n	8002d38 <Parse_CMD+0xd8>
			uint8_t len = sprintf(buffer,"Invalid Command\r\n"); //sprintf will return the length of 'buffer'
 8002dc6:	490f      	ldr	r1, [pc, #60]	; (8002e04 <Parse_CMD+0x1a4>)
 8002dc8:	a819      	add	r0, sp, #100	; 0x64
 8002dca:	f001 f8d1 	bl	8003f70 <strcpy>
			HAL_UART_Transmit(huart, buffer, len, 1000);
 8002dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dd2:	2211      	movs	r2, #17
 8002dd4:	e7b3      	b.n	8002d3e <Parse_CMD+0xde>
 8002dd6:	bf00      	nop
 8002dd8:	20000218 	.word	0x20000218
 8002ddc:	2000021c 	.word	0x2000021c
 8002de0:	080066b0 	.word	0x080066b0
 8002de4:	08006490 	.word	0x08006490
 8002de8:	08006493 	.word	0x08006493
 8002dec:	080064ab 	.word	0x080064ab
 8002df0:	08006496 	.word	0x08006496
 8002df4:	40000400 	.word	0x40000400
 8002df8:	080064b0 	.word	0x080064b0
 8002dfc:	080064c3 	.word	0x080064c3
 8002e00:	080064db 	.word	0x080064db
 8002e04:	080064ed 	.word	0x080064ed

08002e08 <HAL_TIM_PeriodElapsedCallback>:
//internal clock counter
uint64_t timeElapsed = 0;
//general timer callback, maybe not a great idea if we need to have other period elapsed callbacks
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
    if (htim->Instance==TIM6) //check if the interrupt comes from TIM3
 8002e08:	6802      	ldr	r2, [r0, #0]
 8002e0a:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d107      	bne.n	8002e20 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		timeElapsed++;
 8002e10:	4905      	ldr	r1, [pc, #20]	; (8002e28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e12:	e9d1 2300 	ldrd	r2, r3, [r1]
 8002e16:	3201      	adds	r2, #1
 8002e18:	f143 0300 	adc.w	r3, r3, #0
 8002e1c:	e9c1 2300 	strd	r2, r3, [r1]
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	40001000 	.word	0x40001000
 8002e28:	200001f8 	.word	0x200001f8

08002e2c <millis>:
	}
}
//returns time in milliseconds since beginning of timer interrupt
uint64_t millis(){
	return timeElapsed;
}
 8002e2c:	4b01      	ldr	r3, [pc, #4]	; (8002e34 <millis+0x8>)
 8002e2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e32:	4770      	bx	lr
 8002e34:	200001f8 	.word	0x200001f8

08002e38 <initMot>:
#include "WW_Loc.h"
struct motor left;
struct motor right;
//initiate right and left motor data structures. Also initializes PID controllers.
void initMot(TIM_HandleTypeDef* TIM_RightEnc, TIM_HandleTypeDef* TIM_LeftEnc,
		TIM_HandleTypeDef* TIM_RightMot, TIM_HandleTypeDef* TIM_LeftMot){
 8002e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	right.prevcount = __HAL_TIM_GET_COUNTER(TIM_RightEnc);
 8002e3c:	6804      	ldr	r4, [r0, #0]
 8002e3e:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 8002ee0 <initMot+0xa8>
 8002e42:	6a64      	ldr	r4, [r4, #36]	; 0x24
	right.setDis = 0.0;
	right.distance_traveled = 0.0f;
	left.setRPM = 0.0;
	left.setDis = 0.0;
	left.distance_traveled = 0.0f;
	PIDInit(&right.PID, KP, KI, KD, .1, ((float)PID_PERIOD)/1000.0, 255, AUTOMATIC, DIRECT);
 8002e44:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8002ee4 <initMot+0xac>
	right.prevcount = __HAL_TIM_GET_COUNTER(TIM_RightEnc);
 8002e48:	f8ae 4010 	strh.w	r4, [lr, #16]
	left.prevcount = __HAL_TIM_GET_COUNTER(TIM_LeftEnc);
 8002e4c:	680c      	ldr	r4, [r1, #0]
	PIDInit(&right.PID, KP, KI, KD, .1, ((float)PID_PERIOD)/1000.0, 255, AUTOMATIC, DIRECT);
 8002e4e:	4f21      	ldr	r7, [pc, #132]	; (8002ed4 <initMot+0x9c>)
	left.prevcount = __HAL_TIM_GET_COUNTER(TIM_LeftEnc);
 8002e50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002e52:	4c21      	ldr	r4, [pc, #132]	; (8002ed8 <initMot+0xa0>)
	PIDInit(&right.PID, KP, KI, KD, .1, ((float)PID_PERIOD)/1000.0, 255, AUTOMATIC, DIRECT);
 8002e54:	4e21      	ldr	r6, [pc, #132]	; (8002edc <initMot+0xa4>)
	left.pwm = TIM_LeftMot;
 8002e56:	61a3      	str	r3, [r4, #24]
	right.setRPM = 0.0;
 8002e58:	2300      	movs	r3, #0
	left.prevcount = __HAL_TIM_GET_COUNTER(TIM_LeftEnc);
 8002e5a:	8225      	strh	r5, [r4, #16]
	right.setRPM = 0.0;
 8002e5c:	f8ce 3000 	str.w	r3, [lr]
	right.setDis = 0.0;
 8002e60:	f8ce 300c 	str.w	r3, [lr, #12]
	right.distance_traveled = 0.0f;
 8002e64:	f8ce 3008 	str.w	r3, [lr, #8]
	left.setRPM = 0.0;
 8002e68:	6023      	str	r3, [r4, #0]
	left.setDis = 0.0;
 8002e6a:	60e3      	str	r3, [r4, #12]
	left.distance_traveled = 0.0f;
 8002e6c:	60a3      	str	r3, [r4, #8]
	right.dir = false;
 8002e6e:	2500      	movs	r5, #0
	PIDInit(&right.PID, KP, KI, KD, .1, ((float)PID_PERIOD)/1000.0, 255, AUTOMATIC, DIRECT);
 8002e70:	2301      	movs	r3, #1
 8002e72:	f8df a074 	ldr.w	sl, [pc, #116]	; 8002ee8 <initMot+0xb0>
 8002e76:	f8df 9074 	ldr.w	r9, [pc, #116]	; 8002eec <initMot+0xb4>
 8002e7a:	f8df b074 	ldr.w	fp, [pc, #116]	; 8002ef0 <initMot+0xb8>
		TIM_HandleTypeDef* TIM_RightMot, TIM_HandleTypeDef* TIM_LeftMot){
 8002e7e:	b087      	sub	sp, #28
	right.encoder = TIM_RightEnc;
 8002e80:	f8ce 0014 	str.w	r0, [lr, #20]
	right.pwm = TIM_RightMot;
 8002e84:	f8ce 2018 	str.w	r2, [lr, #24]
	left.encoder = TIM_LeftEnc;
 8002e88:	6161      	str	r1, [r4, #20]
	right.dir = false;
 8002e8a:	f88e 5004 	strb.w	r5, [lr, #4]
	left.dir = false;
 8002e8e:	7125      	strb	r5, [r4, #4]
	PIDInit(&right.PID, KP, KI, KD, .1, ((float)PID_PERIOD)/1000.0, 255, AUTOMATIC, DIRECT);
 8002e90:	f10e 001c 	add.w	r0, lr, #28
 8002e94:	9303      	str	r3, [sp, #12]
 8002e96:	463a      	mov	r2, r7
 8002e98:	4643      	mov	r3, r8
 8002e9a:	4631      	mov	r1, r6
 8002e9c:	9504      	str	r5, [sp, #16]
 8002e9e:	f8cd a008 	str.w	sl, [sp, #8]
 8002ea2:	f8cd 9004 	str.w	r9, [sp, #4]
 8002ea6:	f8cd b000 	str.w	fp, [sp]
 8002eaa:	f000 fc41 	bl	8003730 <PIDInit>
	PIDInit(&left.PID, KP, KI, KD, .1, ((float)PID_PERIOD)/1000.0, 255, AUTOMATIC, DIRECT);
 8002eae:	2301      	movs	r3, #1
 8002eb0:	9504      	str	r5, [sp, #16]
 8002eb2:	9303      	str	r3, [sp, #12]
 8002eb4:	f8cd a008 	str.w	sl, [sp, #8]
 8002eb8:	f8cd 9004 	str.w	r9, [sp, #4]
 8002ebc:	f8cd b000 	str.w	fp, [sp]
 8002ec0:	4643      	mov	r3, r8
 8002ec2:	463a      	mov	r2, r7
 8002ec4:	4631      	mov	r1, r6
 8002ec6:	f104 001c 	add.w	r0, r4, #28
 8002eca:	f000 fc31 	bl	8003730 <PIDInit>

}
 8002ece:	b007      	add	sp, #28
 8002ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ed4:	40533333 	.word	0x40533333
 8002ed8:	200002d8 	.word	0x200002d8
 8002edc:	3f666666 	.word	0x3f666666
 8002ee0:	20000280 	.word	0x20000280
 8002ee4:	3d8f5c29 	.word	0x3d8f5c29
 8002ee8:	437f0000 	.word	0x437f0000
 8002eec:	3ccccccd 	.word	0x3ccccccd
 8002ef0:	3dcccccd 	.word	0x3dcccccd
 8002ef4:	00000000 	.word	0x00000000

08002ef8 <setLin>:
	//Re-initialize targeting to a rotation/distance
	right.distance_traveled = 0.0;
	left.distance_traveled = 0.0;
}
//sets targets for linear move
void setLin(float dis/*mm*/, float spd/*mm/s*/){
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	4607      	mov	r7, r0
	//calculate rpm
	right.setRPM = (spd/(2.0*M_PI*WHEELRAD))*60.0;
 8002efc:	4608      	mov	r0, r1
 8002efe:	f7fd faab 	bl	8000458 <__aeabi_f2d>
 8002f02:	a313      	add	r3, pc, #76	; (adr r3, 8002f50 <setLin+0x58>)
 8002f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f08:	f7fd fc24 	bl	8000754 <__aeabi_ddiv>
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	4b12      	ldr	r3, [pc, #72]	; (8002f58 <setLin+0x60>)
 8002f10:	f7fd faf6 	bl	8000500 <__aeabi_dmul>
 8002f14:	f7fd fdd6 	bl	8000ac4 <__aeabi_d2f>
 8002f18:	4d10      	ldr	r5, [pc, #64]	; (8002f5c <setLin+0x64>)
	left.setRPM = right.setRPM;
 8002f1a:	4c11      	ldr	r4, [pc, #68]	; (8002f60 <setLin+0x68>)
	right.setRPM = (spd/(2.0*M_PI*WHEELRAD))*60.0;
 8002f1c:	6028      	str	r0, [r5, #0]
	left.setRPM = right.setRPM;
 8002f1e:	6020      	str	r0, [r4, #0]
	//reverse if rpm negative
	if (right.setRPM < 0){
 8002f20:	2100      	movs	r1, #0
	right.setRPM = (spd/(2.0*M_PI*WHEELRAD))*60.0;
 8002f22:	4606      	mov	r6, r0
	if (right.setRPM < 0){
 8002f24:	f7fe f8ca 	bl	80010bc <__aeabi_fcmplt>
 8002f28:	462a      	mov	r2, r5
 8002f2a:	4623      	mov	r3, r4
 8002f2c:	b160      	cbz	r0, 8002f48 <setLin+0x50>
	right.setRPM = -1.0*right.setRPM;
	left.setRPM = -1.0*left.setRPM;
	right.dir = true;
 8002f2e:	2101      	movs	r1, #1
	right.setRPM = -1.0*right.setRPM;
 8002f30:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8002f34:	602e      	str	r6, [r5, #0]
	left.setRPM = -1.0*left.setRPM;
 8002f36:	6026      	str	r6, [r4, #0]
	right.dir = true;
 8002f38:	7129      	strb	r1, [r5, #4]
	left.dir = true;
 8002f3a:	7121      	strb	r1, [r4, #4]
	}
	//set distance
	right.setDis = dis;
	left.setDis = dis;
	//Re-initialize targeting to a rotation/distance
	right.distance_traveled = 0.0;
 8002f3c:	2100      	movs	r1, #0
	right.setDis = dis;
 8002f3e:	60d7      	str	r7, [r2, #12]
	left.setDis = dis;
 8002f40:	60df      	str	r7, [r3, #12]
	right.distance_traveled = 0.0;
 8002f42:	6091      	str	r1, [r2, #8]
	left.distance_traveled = 0.0;
 8002f44:	6099      	str	r1, [r3, #8]
 8002f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	right.dir = false;
 8002f48:	7128      	strb	r0, [r5, #4]
	left.dir = false;
 8002f4a:	7120      	strb	r0, [r4, #4]
 8002f4c:	e7f6      	b.n	8002f3c <setLin+0x44>
 8002f4e:	bf00      	nop
 8002f50:	b73fefb5 	.word	0xb73fefb5
 8002f54:	4081abe4 	.word	0x4081abe4
 8002f58:	404e0000 	.word	0x404e0000
 8002f5c:	20000280 	.word	0x20000280
 8002f60:	200002d8 	.word	0x200002d8

08002f64 <Get_EncoderPos>:
}
//get Absolute difference in count of requested encoder since last call of Get_EncoderPos(), accounting for over/underflow
uint16_t Get_EncoderPos(struct motor* Mot){
	uint16_t newposition;
	//establish one master value of count
	uint16_t currentcount = __HAL_TIM_GET_COUNTER(Mot->encoder);
 8002f64:	6943      	ldr	r3, [r0, #20]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(Mot->encoder)){
 8002f6a:	681b      	ldr	r3, [r3, #0]
	uint16_t currentcount = __HAL_TIM_GET_COUNTER(Mot->encoder);
 8002f6c:	b291      	uxth	r1, r2
	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(Mot->encoder)){
 8002f6e:	f013 0f10 	tst.w	r3, #16
 8002f72:	8a03      	ldrh	r3, [r0, #16]
 8002f74:	d00d      	beq.n	8002f92 <Get_EncoderPos+0x2e>
		if(Mot->prevcount < currentcount){
 8002f76:	4299      	cmp	r1, r3
 8002f78:	d905      	bls.n	8002f86 <Get_EncoderPos+0x22>
			//underflow condition
			newposition = 65535 - currentcount + Mot->prevcount;
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	1a5b      	subs	r3, r3, r1
	}else{
		if(Mot->prevcount > currentcount){
			//overflow condition
			newposition = currentcount + 65535 - Mot->prevcount;
		}else{
			newposition = abs(currentcount - Mot->prevcount);
 8002f7e:	b29b      	uxth	r3, r3
		}
	}
	Mot->prevcount = currentcount;
 8002f80:	8201      	strh	r1, [r0, #16]
	return newposition;
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	4770      	bx	lr
			newposition = abs(Mot->prevcount-currentcount);
 8002f86:	b292      	uxth	r2, r2
 8002f88:	1a9b      	subs	r3, r3, r2
			newposition = abs(currentcount - Mot->prevcount);
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	bfb8      	it	lt
 8002f8e:	425b      	neglt	r3, r3
 8002f90:	e7f5      	b.n	8002f7e <Get_EncoderPos+0x1a>
		if(Mot->prevcount > currentcount){
 8002f92:	4299      	cmp	r1, r3
 8002f94:	d202      	bcs.n	8002f9c <Get_EncoderPos+0x38>
			newposition = currentcount + 65535 - Mot->prevcount;
 8002f96:	43db      	mvns	r3, r3
 8002f98:	440b      	add	r3, r1
 8002f9a:	e7f0      	b.n	8002f7e <Get_EncoderPos+0x1a>
			newposition = abs(currentcount - Mot->prevcount);
 8002f9c:	b292      	uxth	r2, r2
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	e7f3      	b.n	8002f8a <Get_EncoderPos+0x26>
	...

08002fa4 <Get_LeftEncoderPos>:
//wrapper
uint16_t Get_LeftEncoderPos(){
	return Get_EncoderPos(&left);
 8002fa4:	4801      	ldr	r0, [pc, #4]	; (8002fac <Get_LeftEncoderPos+0x8>)
 8002fa6:	f7ff bfdd 	b.w	8002f64 <Get_EncoderPos>
 8002faa:	bf00      	nop
 8002fac:	200002d8 	.word	0x200002d8

08002fb0 <Get_RightEncoderPos>:
}
//wrapper
uint16_t Get_RightEncoderPos(){
	return Get_EncoderPos(&right);
 8002fb0:	4801      	ldr	r0, [pc, #4]	; (8002fb8 <Get_RightEncoderPos+0x8>)
 8002fb2:	f7ff bfd7 	b.w	8002f64 <Get_EncoderPos>
 8002fb6:	bf00      	nop
 8002fb8:	20000280 	.word	0x20000280

08002fbc <Set_MotorDir>:
}
//sets GPIOS for requested motor direction/break for L298 driver based on motor's data structure values
void Set_MotorDir(){
 8002fbc:	b538      	push	{r3, r4, r5, lr}
	if (right.setRPM == 0.0) {
 8002fbe:	4d1b      	ldr	r5, [pc, #108]	; (800302c <Set_MotorDir+0x70>)
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	6828      	ldr	r0, [r5, #0]
 8002fc4:	f7fe f870 	bl	80010a8 <__aeabi_fcmpeq>
 8002fc8:	b1d8      	cbz	r0, 8003002 <Set_MotorDir+0x46>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2101      	movs	r1, #1
 8002fce:	4818      	ldr	r0, [pc, #96]	; (8003030 <Set_MotorDir+0x74>)
 8002fd0:	f7fe fa58 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8002fd4:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
	}
	if (left.setRPM == 0.0) {
 8002fd6:	4d17      	ldr	r5, [pc, #92]	; (8003034 <Set_MotorDir+0x78>)
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8002fd8:	2102      	movs	r1, #2
 8002fda:	4815      	ldr	r0, [pc, #84]	; (8003030 <Set_MotorDir+0x74>)
 8002fdc:	f7fe fa52 	bl	8001484 <HAL_GPIO_WritePin>
	if (left.setRPM == 0.0) {
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	6828      	ldr	r0, [r5, #0]
 8002fe4:	f7fe f860 	bl	80010a8 <__aeabi_fcmpeq>
 8002fe8:	b1a8      	cbz	r0, 8003016 <Set_MotorDir+0x5a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2104      	movs	r1, #4
 8002fee:	4810      	ldr	r0, [pc, #64]	; (8003030 <Set_MotorDir+0x74>)
 8002ff0:	f7fe fa48 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8002ff4:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
	}
}
 8002ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8002ffa:	2108      	movs	r1, #8
 8002ffc:	480c      	ldr	r0, [pc, #48]	; (8003030 <Set_MotorDir+0x74>)
 8002ffe:	f7fe ba41 	b.w	8001484 <HAL_GPIO_WritePin>
	} else if(right.dir == true) {
 8003002:	792a      	ldrb	r2, [r5, #4]
 8003004:	b10a      	cbz	r2, 800300a <Set_MotorDir+0x4e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003006:	2201      	movs	r2, #1
 8003008:	e7e0      	b.n	8002fcc <Set_MotorDir+0x10>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800300a:	2101      	movs	r1, #1
 800300c:	4808      	ldr	r0, [pc, #32]	; (8003030 <Set_MotorDir+0x74>)
 800300e:	f7fe fa39 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8003012:	2201      	movs	r2, #1
 8003014:	e7df      	b.n	8002fd6 <Set_MotorDir+0x1a>
	}else if(left.dir == true) {
 8003016:	792a      	ldrb	r2, [r5, #4]
 8003018:	b10a      	cbz	r2, 800301e <Set_MotorDir+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800301a:	2201      	movs	r2, #1
 800301c:	e7e6      	b.n	8002fec <Set_MotorDir+0x30>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800301e:	2104      	movs	r1, #4
 8003020:	4803      	ldr	r0, [pc, #12]	; (8003030 <Set_MotorDir+0x74>)
 8003022:	f7fe fa2f 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003026:	2201      	movs	r2, #1
 8003028:	e7e5      	b.n	8002ff6 <Set_MotorDir+0x3a>
 800302a:	bf00      	nop
 800302c:	20000280 	.word	0x20000280
 8003030:	40020800 	.word	0x40020800
 8003034:	200002d8 	.word	0x200002d8

08003038 <Set_PIDOut>:
//updates left and right PID setpoints and Inputs, computes new output and updates PWM
void Set_PIDOut(float rpm1, float rpm2, UART_HandleTypeDef* huart){
 8003038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
//      setpoint - The desired setpoint the PID controller will try to obtain.
// Returns:
//      Nothing.
// 
inline void 
PIDSetpointSet(PIDControl *pid, float setpoint) { pid->setpoint = setpoint; }
 800303c:	4e17      	ldr	r6, [pc, #92]	; (800309c <Set_PIDOut+0x64>)
 800303e:	4f18      	ldr	r7, [pc, #96]	; (80030a0 <Set_PIDOut+0x68>)
 8003040:	6833      	ldr	r3, [r6, #0]
 8003042:	460c      	mov	r4, r1
 8003044:	6533      	str	r3, [r6, #80]	; 0x50
//      input - The value the controller will work with.
// Returns:
//      Nothing.
// 
inline void 
PIDInputSet(PIDControl *pid, float input) { pid->input = input; }
 8003046:	4633      	mov	r3, r6
 8003048:	f843 0f1c 	str.w	r0, [r3, #28]!
	PIDSetpointSet(&right.PID,right.setRPM);
	PIDInputSet(&right.PID,rpm1);
	PIDCompute(&right.PID);
 800304c:	4618      	mov	r0, r3
 800304e:	f000 fac2 	bl	80035d6 <PIDCompute>
 8003052:	4638      	mov	r0, r7
PIDSetpointSet(PIDControl *pid, float setpoint) { pid->setpoint = setpoint; }
 8003054:	683b      	ldr	r3, [r7, #0]
PIDInputSet(PIDControl *pid, float input) { pid->input = input; }
 8003056:	f840 4f1c 	str.w	r4, [r0, #28]!
PIDSetpointSet(PIDControl *pid, float setpoint) { pid->setpoint = setpoint; }
 800305a:	653b      	str	r3, [r7, #80]	; 0x50
	PIDSetpointSet(&left.PID,left.setRPM);
	PIDInputSet(&left.PID,rpm2);
	PIDCompute(&left.PID);
 800305c:	f000 fabb 	bl	80035d6 <PIDCompute>
	uint16_t speed1 = (uint16_t)PIDOutputGet(&right.PID);
	uint16_t speed2 = (uint16_t)PIDOutputGet(&left.PID);
 8003060:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003062:	f7fe f879 	bl	8001158 <__aeabi_f2uiz>
	speed1 = map(speed1, 0, 255, 0, 2000);
	speed2 = map(speed2, 0, 255, 0, 2000);
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, speed1);
 8003066:	69b3      	ldr	r3, [r6, #24]
	return;
}
//Arduino map function
uint16_t map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max)
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003068:	b285      	uxth	r5, r0
	uint16_t speed1 = (uint16_t)PIDOutputGet(&right.PID);
 800306a:	6a70      	ldr	r0, [r6, #36]	; 0x24
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, speed1);
 800306c:	f8d3 9000 	ldr.w	r9, [r3]
	uint16_t speed1 = (uint16_t)PIDOutputGet(&right.PID);
 8003070:	f7fe f872 	bl	8001158 <__aeabi_f2uiz>
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003074:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
 8003078:	f04f 08ff 	mov.w	r8, #255	; 0xff
 800307c:	b280      	uxth	r0, r0
 800307e:	4365      	muls	r5, r4
 8003080:	4344      	muls	r4, r0
 8003082:	fb95 f5f8 	sdiv	r5, r5, r8
 8003086:	fb94 f4f8 	sdiv	r4, r4, r8
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, speed2);
 800308a:	69bb      	ldr	r3, [r7, #24]
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, speed1);
 800308c:	b2a4      	uxth	r4, r4
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, speed2);
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	b2ad      	uxth	r5, r5
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, speed1);
 8003092:	f8c9 4034 	str.w	r4, [r9, #52]	; 0x34
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, speed2);
 8003096:	635d      	str	r5, [r3, #52]	; 0x34
 8003098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800309c:	20000280 	.word	0x20000280
 80030a0:	200002d8 	.word	0x200002d8
 80030a4:	00000000 	.word	0x00000000

080030a8 <Run_PID>:
void Run_PID(UART_HandleTypeDef* huart){
 80030a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030ac:	4680      	mov	r8, r0
	volatile uint64_t tim = millis();
 80030ae:	f7ff febd 	bl	8002e2c <millis>
	volatile uint32_t deltat = (uint32_t)(tim - prevtim);
 80030b2:	4c6d      	ldr	r4, [pc, #436]	; (8003268 <Run_PID+0x1c0>)
	volatile uint64_t tim = millis();
 80030b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
	volatile uint32_t deltat = (uint32_t)(tim - prevtim);
 80030b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	1ad2      	subs	r2, r2, r3
 80030c0:	9201      	str	r2, [sp, #4]
	if(deltat < PID_PERIOD){
 80030c2:	9b01      	ldr	r3, [sp, #4]
 80030c4:	2b18      	cmp	r3, #24
 80030c6:	f240 80c3 	bls.w	8003250 <Run_PID+0x1a8>
	Set_MotorDir();
 80030ca:	f7ff ff77 	bl	8002fbc <Set_MotorDir>
	uint16_t newposition1 = Get_RightEncoderPos();
 80030ce:	f7ff ff6f 	bl	8002fb0 <Get_RightEncoderPos>
 80030d2:	4606      	mov	r6, r0
	uint16_t newposition2 = Get_LeftEncoderPos();
 80030d4:	f7ff ff66 	bl	8002fa4 <Get_LeftEncoderPos>
	prevtim = tim;
 80030d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
	uint16_t newposition2 = Get_LeftEncoderPos();
 80030dc:	4605      	mov	r5, r0
	prevtim = tim;
 80030de:	e9c4 2300 	strd	r2, r3, [r4]
	float vel1 = ((float)newposition1) * 10; //encoder pulses per second
 80030e2:	4630      	mov	r0, r6
 80030e4:	f7fd fdf4 	bl	8000cd0 <__aeabi_ui2f>
 80030e8:	4960      	ldr	r1, [pc, #384]	; (800326c <Run_PID+0x1c4>)
 80030ea:	f7fd fe49 	bl	8000d80 <__aeabi_fmul>
	float rpm1 = ((vel1 * 60)/3000); //Measured motor RPM
 80030ee:	4960      	ldr	r1, [pc, #384]	; (8003270 <Run_PID+0x1c8>)
 80030f0:	f7fd fe46 	bl	8000d80 <__aeabi_fmul>
 80030f4:	495f      	ldr	r1, [pc, #380]	; (8003274 <Run_PID+0x1cc>)
 80030f6:	f7fd fef7 	bl	8000ee8 <__aeabi_fdiv>
 80030fa:	4606      	mov	r6, r0
	float vel2 = ((float)newposition2) * 10; //encoder pulses per second
 80030fc:	4628      	mov	r0, r5
 80030fe:	f7fd fde7 	bl	8000cd0 <__aeabi_ui2f>
 8003102:	495a      	ldr	r1, [pc, #360]	; (800326c <Run_PID+0x1c4>)
 8003104:	f7fd fe3c 	bl	8000d80 <__aeabi_fmul>
	float rpm2 = ((vel2 * 60)/3000);
 8003108:	4959      	ldr	r1, [pc, #356]	; (8003270 <Run_PID+0x1c8>)
 800310a:	f7fd fe39 	bl	8000d80 <__aeabi_fmul>
 800310e:	4959      	ldr	r1, [pc, #356]	; (8003274 <Run_PID+0x1cc>)
 8003110:	f7fd feea 	bl	8000ee8 <__aeabi_fdiv>
 8003114:	4607      	mov	r7, r0
	float realspeed1 = (rpm1 * 2.0 * M_PI * WHEELRAD)/60; //Linear speed in mm/s
 8003116:	4630      	mov	r0, r6
 8003118:	f7fd f99e 	bl	8000458 <__aeabi_f2d>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	f7fd f83c 	bl	800019c <__adddf3>
 8003124:	a34c      	add	r3, pc, #304	; (adr r3, 8003258 <Run_PID+0x1b0>)
 8003126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312a:	f7fd f9e9 	bl	8000500 <__aeabi_dmul>
 800312e:	2200      	movs	r2, #0
 8003130:	4b51      	ldr	r3, [pc, #324]	; (8003278 <Run_PID+0x1d0>)
 8003132:	f7fd f9e5 	bl	8000500 <__aeabi_dmul>
 8003136:	2200      	movs	r2, #0
 8003138:	4b50      	ldr	r3, [pc, #320]	; (800327c <Run_PID+0x1d4>)
 800313a:	f7fd fb0b 	bl	8000754 <__aeabi_ddiv>
 800313e:	f7fd fcc1 	bl	8000ac4 <__aeabi_d2f>
 8003142:	4682      	mov	sl, r0
	float realspeed2 = (rpm2 * 2.0 * M_PI * WHEELRAD)/60; //Linear speed in mm/s
 8003144:	4638      	mov	r0, r7
 8003146:	f7fd f987 	bl	8000458 <__aeabi_f2d>
 800314a:	4602      	mov	r2, r0
 800314c:	460b      	mov	r3, r1
 800314e:	f7fd f825 	bl	800019c <__adddf3>
 8003152:	a341      	add	r3, pc, #260	; (adr r3, 8003258 <Run_PID+0x1b0>)
 8003154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003158:	f7fd f9d2 	bl	8000500 <__aeabi_dmul>
 800315c:	2200      	movs	r2, #0
 800315e:	4b46      	ldr	r3, [pc, #280]	; (8003278 <Run_PID+0x1d0>)
 8003160:	f7fd f9ce 	bl	8000500 <__aeabi_dmul>
 8003164:	4b45      	ldr	r3, [pc, #276]	; (800327c <Run_PID+0x1d4>)
 8003166:	2200      	movs	r2, #0
 8003168:	f7fd faf4 	bl	8000754 <__aeabi_ddiv>
 800316c:	f7fd fcaa 	bl	8000ac4 <__aeabi_d2f>
	if (right.dir)
 8003170:	4d43      	ldr	r5, [pc, #268]	; (8003280 <Run_PID+0x1d8>)
	float realspeed2 = (rpm2 * 2.0 * M_PI * WHEELRAD)/60; //Linear speed in mm/s
 8003172:	4681      	mov	r9, r0
	if (right.dir)
 8003174:	792b      	ldrb	r3, [r5, #4]
 8003176:	b10b      	cbz	r3, 800317c <Run_PID+0xd4>
		rpm1 = -1*rpm1;
 8003178:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
	if (left.dir)
 800317c:	4c41      	ldr	r4, [pc, #260]	; (8003284 <Run_PID+0x1dc>)
 800317e:	7923      	ldrb	r3, [r4, #4]
 8003180:	b10b      	cbz	r3, 8003186 <Run_PID+0xde>
		rpm2 = -1*rpm2;
 8003182:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
	Set_PIDOut(rpm1, rpm2, huart);
 8003186:	4642      	mov	r2, r8
 8003188:	4639      	mov	r1, r7
 800318a:	4630      	mov	r0, r6
 800318c:	f7ff ff54 	bl	8003038 <Set_PIDOut>
	right.distance_traveled = right.distance_traveled + (realspeed1*deltat*1e-3); //integrate linear velocity to obtain distance
 8003190:	9801      	ldr	r0, [sp, #4]
 8003192:	f7fd fd9d 	bl	8000cd0 <__aeabi_ui2f>
 8003196:	4651      	mov	r1, sl
 8003198:	f7fd fdf2 	bl	8000d80 <__aeabi_fmul>
 800319c:	f7fd f95c 	bl	8000458 <__aeabi_f2d>
 80031a0:	a32f      	add	r3, pc, #188	; (adr r3, 8003260 <Run_PID+0x1b8>)
 80031a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a6:	f7fd f9ab 	bl	8000500 <__aeabi_dmul>
 80031aa:	4606      	mov	r6, r0
 80031ac:	68a8      	ldr	r0, [r5, #8]
 80031ae:	460f      	mov	r7, r1
 80031b0:	f7fd f952 	bl	8000458 <__aeabi_f2d>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4630      	mov	r0, r6
 80031ba:	4639      	mov	r1, r7
 80031bc:	f7fc ffee 	bl	800019c <__adddf3>
 80031c0:	f7fd fc80 	bl	8000ac4 <__aeabi_d2f>
 80031c4:	4607      	mov	r7, r0
 80031c6:	60a8      	str	r0, [r5, #8]
	left.distance_traveled = left.distance_traveled + (realspeed2*deltat*1e-3); //integrate linear velocity to obtain distance
 80031c8:	9801      	ldr	r0, [sp, #4]
 80031ca:	f7fd fd81 	bl	8000cd0 <__aeabi_ui2f>
 80031ce:	4649      	mov	r1, r9
 80031d0:	f7fd fdd6 	bl	8000d80 <__aeabi_fmul>
 80031d4:	f7fd f940 	bl	8000458 <__aeabi_f2d>
 80031d8:	a321      	add	r3, pc, #132	; (adr r3, 8003260 <Run_PID+0x1b8>)
 80031da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031de:	f7fd f98f 	bl	8000500 <__aeabi_dmul>
 80031e2:	4680      	mov	r8, r0
 80031e4:	68a0      	ldr	r0, [r4, #8]
 80031e6:	4689      	mov	r9, r1
 80031e8:	f7fd f936 	bl	8000458 <__aeabi_f2d>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4640      	mov	r0, r8
 80031f2:	4649      	mov	r1, r9
 80031f4:	f7fc ffd2 	bl	800019c <__adddf3>
 80031f8:	f7fd fc64 	bl	8000ac4 <__aeabi_d2f>
	if ((abs(right.distance_traveled-right.setDis) <= TOLERANCE)||(abs(left.distance_traveled-left.setDis) <= TOLERANCE) ){
 80031fc:	68e9      	ldr	r1, [r5, #12]
	left.distance_traveled = left.distance_traveled + (realspeed2*deltat*1e-3); //integrate linear velocity to obtain distance
 80031fe:	60a0      	str	r0, [r4, #8]
 8003200:	4606      	mov	r6, r0
	if ((abs(right.distance_traveled-right.setDis) <= TOLERANCE)||(abs(left.distance_traveled-left.setDis) <= TOLERANCE) ){
 8003202:	4638      	mov	r0, r7
 8003204:	f7fd fcb2 	bl	8000b6c <__aeabi_fsub>
 8003208:	f7fd ff80 	bl	800110c <__aeabi_f2iz>
 800320c:	300a      	adds	r0, #10
 800320e:	2814      	cmp	r0, #20
 8003210:	d908      	bls.n	8003224 <Run_PID+0x17c>
 8003212:	68e1      	ldr	r1, [r4, #12]
 8003214:	4630      	mov	r0, r6
 8003216:	f7fd fca9 	bl	8000b6c <__aeabi_fsub>
 800321a:	f7fd ff77 	bl	800110c <__aeabi_f2iz>
 800321e:	300a      	adds	r0, #10
 8003220:	2814      	cmp	r0, #20
 8003222:	d815      	bhi.n	8003250 <Run_PID+0x1a8>
		__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, 0);
 8003224:	2200      	movs	r2, #0
 8003226:	69ab      	ldr	r3, [r5, #24]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, 0);
 800322c:	69a3      	ldr	r3, [r4, #24]
 800322e:	681b      	ldr	r3, [r3, #0]
		right.dir = false;
 8003230:	712a      	strb	r2, [r5, #4]
		__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, 0);
 8003232:	635a      	str	r2, [r3, #52]	; 0x34
		right.setRPM = 0.0; //Brake
 8003234:	2300      	movs	r3, #0
		left.dir = false;
 8003236:	7122      	strb	r2, [r4, #4]
		right.setRPM = 0.0; //Brake
 8003238:	602b      	str	r3, [r5, #0]
		left.setRPM = 0.0; //Brake
 800323a:	6023      	str	r3, [r4, #0]
		right.setDis = 0.0;
 800323c:	60eb      	str	r3, [r5, #12]
		left.setDis = 0.0;
 800323e:	60e3      	str	r3, [r4, #12]
		Set_MotorDir();
 8003240:	f7ff febc 	bl	8002fbc <Set_MotorDir>
		Get_EncoderPos(&right);
 8003244:	480e      	ldr	r0, [pc, #56]	; (8003280 <Run_PID+0x1d8>)
 8003246:	f7ff fe8d 	bl	8002f64 <Get_EncoderPos>
		Get_EncoderPos(&left);
 800324a:	480e      	ldr	r0, [pc, #56]	; (8003284 <Run_PID+0x1dc>)
 800324c:	f7ff fe8a 	bl	8002f64 <Get_EncoderPos>
}
 8003250:	b004      	add	sp, #16
 8003252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003256:	bf00      	nop
 8003258:	54442d18 	.word	0x54442d18
 800325c:	400921fb 	.word	0x400921fb
 8003260:	d2f1a9fc 	.word	0xd2f1a9fc
 8003264:	3f50624d 	.word	0x3f50624d
 8003268:	20000200 	.word	0x20000200
 800326c:	41200000 	.word	0x41200000
 8003270:	42700000 	.word	0x42700000
 8003274:	453b8000 	.word	0x453b8000
 8003278:	40568000 	.word	0x40568000
 800327c:	404e0000 	.word	0x404e0000
 8003280:	20000280 	.word	0x20000280
 8003284:	200002d8 	.word	0x200002d8

08003288 <Run_MotorPWM>:
void Run_MotorPWM(int16_t pwm){
 8003288:	b508      	push	{r3, lr}
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, abs(pwm));
 800328a:	4b1a      	ldr	r3, [pc, #104]	; (80032f4 <Run_MotorPWM+0x6c>)
	if(pwm >= 0){
 800328c:	2800      	cmp	r0, #0
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, abs(pwm));
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
 8003296:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 800329a:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, abs(pwm));
 800329c:	4a16      	ldr	r2, [pc, #88]	; (80032f8 <Run_MotorPWM+0x70>)
 800329e:	6992      	ldr	r2, [r2, #24]
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	6353      	str	r3, [r2, #52]	; 0x34
	if(pwm >= 0){
 80032a4:	db15      	blt.n	80032d2 <Run_MotorPWM+0x4a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 80032a6:	2200      	movs	r2, #0
 80032a8:	2104      	movs	r1, #4
 80032aa:	4814      	ldr	r0, [pc, #80]	; (80032fc <Run_MotorPWM+0x74>)
 80032ac:	f7fe f8ea 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80032b0:	2201      	movs	r2, #1
 80032b2:	2108      	movs	r1, #8
 80032b4:	4811      	ldr	r0, [pc, #68]	; (80032fc <Run_MotorPWM+0x74>)
 80032b6:	f7fe f8e5 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80032ba:	2200      	movs	r2, #0
 80032bc:	2101      	movs	r1, #1
 80032be:	480f      	ldr	r0, [pc, #60]	; (80032fc <Run_MotorPWM+0x74>)
 80032c0:	f7fe f8e0 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80032c4:	2201      	movs	r2, #1
}
 80032c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80032ca:	2102      	movs	r1, #2
 80032cc:	480b      	ldr	r0, [pc, #44]	; (80032fc <Run_MotorPWM+0x74>)
 80032ce:	f7fe b8d9 	b.w	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 80032d2:	2201      	movs	r2, #1
 80032d4:	2104      	movs	r1, #4
 80032d6:	4809      	ldr	r0, [pc, #36]	; (80032fc <Run_MotorPWM+0x74>)
 80032d8:	f7fe f8d4 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80032dc:	2200      	movs	r2, #0
 80032de:	2108      	movs	r1, #8
 80032e0:	4806      	ldr	r0, [pc, #24]	; (80032fc <Run_MotorPWM+0x74>)
 80032e2:	f7fe f8cf 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80032e6:	2201      	movs	r2, #1
 80032e8:	4804      	ldr	r0, [pc, #16]	; (80032fc <Run_MotorPWM+0x74>)
 80032ea:	4611      	mov	r1, r2
 80032ec:	f7fe f8ca 	bl	8001484 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80032f0:	2200      	movs	r2, #0
 80032f2:	e7e8      	b.n	80032c6 <Run_MotorPWM+0x3e>
 80032f4:	20000280 	.word	0x20000280
 80032f8:	200002d8 	.word	0x200002d8
 80032fc:	40020800 	.word	0x40020800

08003300 <Stop_Motors>:
void Stop_Motors(){
 8003300:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8003302:	4c16      	ldr	r4, [pc, #88]	; (800335c <Stop_Motors+0x5c>)
 8003304:	2200      	movs	r2, #0
 8003306:	4620      	mov	r0, r4
 8003308:	2101      	movs	r1, #1
 800330a:	f7fe f8bb 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800330e:	4620      	mov	r0, r4
 8003310:	2200      	movs	r2, #0
 8003312:	2102      	movs	r1, #2
 8003314:	f7fe f8b6 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8003318:	4620      	mov	r0, r4
 800331a:	2200      	movs	r2, #0
 800331c:	2104      	movs	r1, #4
 800331e:	f7fe f8b1 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003322:	4620      	mov	r0, r4
 8003324:	2200      	movs	r2, #0
 8003326:	2108      	movs	r1, #8
 8003328:	f7fe f8ac 	bl	8001484 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, 0);
 800332c:	2200      	movs	r2, #0
 800332e:	480c      	ldr	r0, [pc, #48]	; (8003360 <Stop_Motors+0x60>)
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, 0);
 8003330:	4c0c      	ldr	r4, [pc, #48]	; (8003364 <Stop_Motors+0x64>)
	__HAL_TIM_SetCompare(right.pwm, TIM_CHANNEL_1, 0);
 8003332:	6983      	ldr	r3, [r0, #24]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, 0);
 8003338:	69a3      	ldr	r3, [r4, #24]
 800333a:	681b      	ldr	r3, [r3, #0]
	left.dir = false;
 800333c:	7122      	strb	r2, [r4, #4]
	__HAL_TIM_SetCompare(left.pwm, TIM_CHANNEL_1, 0);
 800333e:	635a      	str	r2, [r3, #52]	; 0x34
	right.setRPM = 0.0; //Brake
 8003340:	2300      	movs	r3, #0
	right.dir = false;
 8003342:	7102      	strb	r2, [r0, #4]
	left.setRPM = 0.0; //Brake
 8003344:	6023      	str	r3, [r4, #0]
	left.setDis = 0.0;
 8003346:	60e3      	str	r3, [r4, #12]
	right.setRPM = 0.0; //Brake
 8003348:	6003      	str	r3, [r0, #0]
	right.setDis = 0.0;
 800334a:	60c3      	str	r3, [r0, #12]
	Get_EncoderPos(&right);
 800334c:	f7ff fe0a 	bl	8002f64 <Get_EncoderPos>
	Get_EncoderPos(&left);
 8003350:	4620      	mov	r0, r4
}
 8003352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Get_EncoderPos(&left);
 8003356:	f7ff be05 	b.w	8002f64 <Get_EncoderPos>
 800335a:	bf00      	nop
 800335c:	40020800 	.word	0x40020800
 8003360:	20000280 	.word	0x20000280
 8003364:	200002d8 	.word	0x200002d8

08003368 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003368:	4b3e      	ldr	r3, [pc, #248]	; (8003464 <MX_GPIO_Init+0xfc>)
{
 800336a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800336e:	69da      	ldr	r2, [r3, #28]
{
 8003370:	b089      	sub	sp, #36	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003372:	f042 0204 	orr.w	r2, r2, #4
 8003376:	61da      	str	r2, [r3, #28]
 8003378:	69da      	ldr	r2, [r3, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800337a:	4e3b      	ldr	r6, [pc, #236]	; (8003468 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800337c:	f002 0204 	and.w	r2, r2, #4
 8003380:	9200      	str	r2, [sp, #0]
 8003382:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003384:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8003386:	4630      	mov	r0, r6
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003388:	f042 0201 	orr.w	r2, r2, #1
 800338c:	61da      	str	r2, [r3, #28]
 800338e:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8003390:	210f      	movs	r1, #15
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003392:	f002 0201 	and.w	r2, r2, #1
 8003396:	9201      	str	r2, [sp, #4]
 8003398:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800339a:	69da      	ldr	r2, [r3, #28]

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800339e:	f042 0202 	orr.w	r2, r2, #2
 80033a2:	61da      	str	r2, [r3, #28]
 80033a4:	69db      	ldr	r3, [r3, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80033a6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	9302      	str	r3, [sp, #8]
 80033ae:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80033b0:	f7fe f868 	bl	8001484 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80033b4:	230f      	movs	r3, #15
 80033b6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033b8:	2301      	movs	r3, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ba:	a903      	add	r1, sp, #12
 80033bc:	4630      	mov	r0, r6

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IDD_Measurement_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033be:	2503      	movs	r5, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033c0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033c6:	f7fd ff8f 	bl	80012e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 80033ca:	2310      	movs	r3, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 80033cc:	4f27      	ldr	r7, [pc, #156]	; (800346c <MX_GPIO_Init+0x104>)
 80033ce:	a903      	add	r1, sp, #12
 80033d0:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 80033d2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033d4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 80033d8:	f7fd ff86 	bl	80012e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = GRP2_Sampling_Pin|GRP2_Ground_Pin;
 80033dc:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033de:	a903      	add	r1, sp, #12
 80033e0:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GRP2_Sampling_Pin|GRP2_Ground_Pin;
 80033e2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033e4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e8:	f7fd ff7e 	bl	80012e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = GRP9_Sampling_Pin|GRP9_Ground_Pin;
 80033ec:	2330      	movs	r3, #48	; 0x30

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = GRP3_Sampling_Pin|GRP3_Ground_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ee:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8003470 <MX_GPIO_Init+0x108>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033f2:	a903      	add	r1, sp, #12
 80033f4:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GRP9_Sampling_Pin|GRP9_Ground_Pin;
 80033f6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033f8:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033fc:	f7fd ff74 	bl	80012e8 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003400:	a903      	add	r1, sp, #12
 8003402:	4648      	mov	r0, r9

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin */
  GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG10_Pin 
                          |SEG11_Pin|SEG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003404:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Pin = GRP3_Sampling_Pin|GRP3_Ground_Pin;
 8003408:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800340a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800340e:	250b      	movs	r5, #11
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003410:	f7fd ff6a 	bl	80012e8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG10_Pin 
 8003414:	f64d 4320 	movw	r3, #56352	; 0xdc20
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003418:	a903      	add	r1, sp, #12
 800341a:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG10_Pin 
 800341c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341e:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003424:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8003426:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003428:	f7fd ff5e 	bl	80012e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SEG20_Pin|SEG21_Pin|SEG22_Pin|SEG23_Pin;
 800342c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003430:	a903      	add	r1, sp, #12
 8003432:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = SEG20_Pin|SEG21_Pin|SEG22_Pin|SEG23_Pin;
 8003434:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800343e:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003440:	f7fd ff52 	bl	80012e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|COM2_Pin;
 8003444:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003448:	a903      	add	r1, sp, #12
 800344a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|COM2_Pin;
 800344c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344e:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003454:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8003456:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003458:	f7fd ff46 	bl	80012e8 <HAL_GPIO_Init>

}
 800345c:	b009      	add	sp, #36	; 0x24
 800345e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003462:	bf00      	nop
 8003464:	40023800 	.word	0x40023800
 8003468:	40020800 	.word	0x40020800
 800346c:	40020000 	.word	0x40020000
 8003470:	40020400 	.word	0x40020400

08003474 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003474:	4a1e      	ldr	r2, [pc, #120]	; (80034f0 <SystemClock_Config+0x7c>)
{
 8003476:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003478:	6813      	ldr	r3, [r2, #0]
{
 800347a:	b092      	sub	sp, #72	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800347c:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8003480:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003484:	6013      	str	r3, [r2, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003486:	2302      	movs	r3, #2
 8003488:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800348a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800348c:	2300      	movs	r3, #0
 800348e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003490:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003494:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003496:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003498:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800349a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800349e:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034a0:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80034a2:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80034a4:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034a6:	f7fe f833 	bl	8001510 <HAL_RCC_OscConfig>
 80034aa:	b100      	cbz	r0, 80034ae <SystemClock_Config+0x3a>
 80034ac:	e7fe      	b.n	80034ac <SystemClock_Config+0x38>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ae:	220f      	movs	r2, #15
 80034b0:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034b2:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034b4:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034b6:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034b8:	4621      	mov	r1, r4
 80034ba:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034bc:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80034c0:	f7fe fbc0 	bl	8001c44 <HAL_RCC_ClockConfig>
 80034c4:	4604      	mov	r4, r0
 80034c6:	b100      	cbz	r0, 80034ca <SystemClock_Config+0x56>
 80034c8:	e7fe      	b.n	80034c8 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80034ca:	f7fe fc99 	bl	8001e00 <HAL_RCC_GetHCLKFreq>
 80034ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80034d6:	f7fd fedf 	bl	8001298 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80034da:	2004      	movs	r0, #4
 80034dc:	f7fd fef2 	bl	80012c4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80034e0:	4622      	mov	r2, r4
 80034e2:	4621      	mov	r1, r4
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295
 80034e8:	f7fd fe96 	bl	8001218 <HAL_NVIC_SetPriority>
}
 80034ec:	b012      	add	sp, #72	; 0x48
 80034ee:	bd10      	pop	{r4, pc}
 80034f0:	40007000 	.word	0x40007000

080034f4 <setup>:

/* USER CODE BEGIN 4 */
void setup(){
 80034f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//start code initiation
	char buffer[25];
	uint8_t len=sprintf(buffer,"Init\r\n"); //sprintf will return the length of 'buffer'
	HAL_UART_Transmit(&huart1, (unsigned char*)buffer, len, 1000);
 80034f8:	4c1a      	ldr	r4, [pc, #104]	; (8003564 <setup+0x70>)
void setup(){
 80034fa:	b088      	sub	sp, #32
	uint8_t len=sprintf(buffer,"Init\r\n"); //sprintf will return the length of 'buffer'
 80034fc:	491a      	ldr	r1, [pc, #104]	; (8003568 <setup+0x74>)
 80034fe:	a801      	add	r0, sp, #4
 8003500:	f000 fd36 	bl	8003f70 <strcpy>
	//start PWM clocks
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8003504:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8003580 <setup+0x8c>
	HAL_UART_Transmit(&huart1, (unsigned char*)buffer, len, 1000);
 8003508:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800350c:	2206      	movs	r2, #6
 800350e:	a901      	add	r1, sp, #4
 8003510:	4620      	mov	r0, r4
 8003512:	f7ff fa1d 	bl	8002950 <HAL_UART_Transmit>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8003516:	4f15      	ldr	r7, [pc, #84]	; (800356c <setup+0x78>)
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8003518:	2100      	movs	r1, #0
 800351a:	4815      	ldr	r0, [pc, #84]	; (8003570 <setup+0x7c>)
 800351c:	f7fe fdb8 	bl	8002090 <HAL_TIM_PWM_Start>
	//init motor data structures
	initMot(&htim3, &htim2, &htim11, &htim10);
 8003520:	4e14      	ldr	r6, [pc, #80]	; (8003574 <setup+0x80>)
 8003522:	4d15      	ldr	r5, [pc, #84]	; (8003578 <setup+0x84>)
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8003524:	2100      	movs	r1, #0
 8003526:	4640      	mov	r0, r8
 8003528:	f7fe fdb2 	bl	8002090 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800352c:	2100      	movs	r1, #0
 800352e:	4638      	mov	r0, r7
 8003530:	f7fe fdae 	bl	8002090 <HAL_TIM_PWM_Start>
	initMot(&htim3, &htim2, &htim11, &htim10);
 8003534:	4643      	mov	r3, r8
 8003536:	463a      	mov	r2, r7
 8003538:	4631      	mov	r1, r6
 800353a:	4628      	mov	r0, r5
 800353c:	f7ff fc7c 	bl	8002e38 <initMot>
	//start millis() timer clock interrupt
	HAL_TIM_Base_Start_IT(&htim6);
 8003540:	480e      	ldr	r0, [pc, #56]	; (800357c <setup+0x88>)
 8003542:	f7fe fd57 	bl	8001ff4 <HAL_TIM_Base_Start_IT>
	//start encoder tracking
	HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 8003546:	2118      	movs	r1, #24
 8003548:	4630      	mov	r0, r6
 800354a:	f7fe fdec 	bl	8002126 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800354e:	2118      	movs	r1, #24
 8003550:	4628      	mov	r0, r5
 8003552:	f7fe fde8 	bl	8002126 <HAL_TIM_Encoder_Start>
	//start UART receive interrupt
	UART_ReadStart(&huart1);
 8003556:	4620      	mov	r0, r4
 8003558:	f7ff fb7c 	bl	8002c54 <UART_ReadStart>
	return;
}
 800355c:	b008      	add	sp, #32
 800355e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003562:	bf00      	nop
 8003564:	200004b8 	.word	0x200004b8
 8003568:	080064ff 	.word	0x080064ff
 800356c:	200003d8 	.word	0x200003d8
 8003570:	20000448 	.word	0x20000448
 8003574:	20000480 	.word	0x20000480
 8003578:	200003a0 	.word	0x200003a0
 800357c:	20000410 	.word	0x20000410
 8003580:	20000330 	.word	0x20000330

08003584 <main>:
{
 8003584:	b508      	push	{r3, lr}
  HAL_Init();
 8003586:	f7fd fe1b 	bl	80011c0 <HAL_Init>
  SystemClock_Config();
 800358a:	f7ff ff73 	bl	8003474 <SystemClock_Config>
  MX_GPIO_Init();
 800358e:	f7ff feeb 	bl	8003368 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8003592:	f000 fc23 	bl	8003ddc <MX_USART1_UART_Init>
  MX_TIM9_Init();
 8003596:	f000 fb41 	bl	8003c1c <MX_TIM9_Init>
  MX_TIM10_Init();
 800359a:	f000 fb8f 	bl	8003cbc <MX_TIM10_Init>
  MX_TIM11_Init();
 800359e:	f000 fbd5 	bl	8003d4c <MX_TIM11_Init>
  MX_TIM3_Init();
 80035a2:	f000 f9b5 	bl	8003910 <MX_TIM3_Init>
  MX_TIM2_Init();
 80035a6:	f000 f981 	bl	80038ac <MX_TIM2_Init>
  MX_TIM6_Init();
 80035aa:	f000 fa37 	bl	8003a1c <MX_TIM6_Init>
  MX_TIM5_Init();
 80035ae:	f000 f9e1 	bl	8003974 <MX_TIM5_Init>
  setup();
 80035b2:	f7ff ff9f 	bl	80034f4 <setup>
	  Parse_CMD(&htim9, &huart1);
 80035b6:	4c05      	ldr	r4, [pc, #20]	; (80035cc <main+0x48>)
 80035b8:	4d05      	ldr	r5, [pc, #20]	; (80035d0 <main+0x4c>)
 80035ba:	4628      	mov	r0, r5
 80035bc:	4621      	mov	r1, r4
 80035be:	f7ff fb4f 	bl	8002c60 <Parse_CMD>
	  Run_PID(&huart1);
 80035c2:	4620      	mov	r0, r4
 80035c4:	f7ff fd70 	bl	80030a8 <Run_PID>
 80035c8:	e7f7      	b.n	80035ba <main+0x36>
 80035ca:	bf00      	nop
 80035cc:	200004b8 	.word	0x200004b8
 80035d0:	20000448 	.word	0x20000448

080035d4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80035d4:	e7fe      	b.n	80035d4 <_Error_Handler>

080035d6 <PIDCompute>:
    PIDTuningsSet(pid, kp, ki, kd);
}
        
bool
PIDCompute(PIDControl *pid) 
{
 80035d6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035da:	4604      	mov	r4, r0
    float error, dInput;

    if(pid->mode == MANUAL)
 80035dc:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 80035e0:	2800      	cmp	r0, #0
 80035e2:	d03d      	beq.n	8003660 <PIDCompute+0x8a>
    {
        return false;
    }
    
    // The classic PID error term
    error = (pid->setpoint) - (pid->input);
 80035e4:	6827      	ldr	r7, [r4, #0]
 80035e6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80035e8:	4639      	mov	r1, r7
 80035ea:	f7fd fabf 	bl	8000b6c <__aeabi_fsub>
    
    // Compute the integral term separately ahead of time
    pid->iTerm += (pid->alteredKi) * error;
 80035ee:	69e1      	ldr	r1, [r4, #28]
    error = (pid->setpoint) - (pid->input);
 80035f0:	4681      	mov	r9, r0
    pid->iTerm += (pid->alteredKi) * error;
 80035f2:	f7fd fbc5 	bl	8000d80 <__aeabi_fmul>
 80035f6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80035f8:	f7fd faba 	bl	8000b70 <__addsf3>
    
    // Constrain the integrator to make sure it does not exceed output bounds
    pid->iTerm = CONSTRAIN( (pid->iTerm), (pid->outMin), (pid->outMax) );
 80035fc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    pid->iTerm += (pid->alteredKi) * error;
 80035fe:	4680      	mov	r8, r0
    pid->iTerm = CONSTRAIN( (pid->iTerm), (pid->outMin), (pid->outMax) );
 8003600:	4629      	mov	r1, r5
 8003602:	f7fd fd5b 	bl	80010bc <__aeabi_fcmplt>
 8003606:	2800      	cmp	r0, #0
 8003608:	d12c      	bne.n	8003664 <PIDCompute+0x8e>
 800360a:	6b26      	ldr	r6, [r4, #48]	; 0x30
 800360c:	4640      	mov	r0, r8
 800360e:	4631      	mov	r1, r6
 8003610:	f7fd fd72 	bl	80010f8 <__aeabi_fcmpgt>
 8003614:	b900      	cbnz	r0, 8003618 <PIDCompute+0x42>
 8003616:	4646      	mov	r6, r8
 8003618:	6266      	str	r6, [r4, #36]	; 0x24
    
    // Take the "derivative on measurement" instead of "derivative on error"
    dInput = (pid->input) - (pid->lastInput);
    
    // Run all the terms together to get the overall output
    pid->output = (pid->alteredKp) * error + (pid->iTerm) - (pid->alteredKd) * dInput;
 800361a:	69a1      	ldr	r1, [r4, #24]
 800361c:	4648      	mov	r0, r9
 800361e:	f7fd fbaf 	bl	8000d80 <__aeabi_fmul>
 8003622:	4631      	mov	r1, r6
 8003624:	f7fd faa4 	bl	8000b70 <__addsf3>
    dInput = (pid->input) - (pid->lastInput);
 8003628:	6861      	ldr	r1, [r4, #4]
    pid->output = (pid->alteredKp) * error + (pid->iTerm) - (pid->alteredKd) * dInput;
 800362a:	4606      	mov	r6, r0
    dInput = (pid->input) - (pid->lastInput);
 800362c:	4638      	mov	r0, r7
 800362e:	f7fd fa9d 	bl	8000b6c <__aeabi_fsub>
    pid->output = (pid->alteredKp) * error + (pid->iTerm) - (pid->alteredKd) * dInput;
 8003632:	6a21      	ldr	r1, [r4, #32]
 8003634:	f7fd fba4 	bl	8000d80 <__aeabi_fmul>
 8003638:	4601      	mov	r1, r0
 800363a:	4630      	mov	r0, r6
 800363c:	f7fd fa96 	bl	8000b6c <__aeabi_fsub>
 8003640:	4606      	mov	r6, r0
    
    // Bound the output
    pid->output = CONSTRAIN( (pid->output), (pid->outMin), (pid->outMax) );
 8003642:	4601      	mov	r1, r0
 8003644:	4628      	mov	r0, r5
 8003646:	f7fd fd57 	bl	80010f8 <__aeabi_fcmpgt>
 800364a:	b930      	cbnz	r0, 800365a <PIDCompute+0x84>
 800364c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800364e:	4630      	mov	r0, r6
 8003650:	4629      	mov	r1, r5
 8003652:	f7fd fd51 	bl	80010f8 <__aeabi_fcmpgt>
 8003656:	b900      	cbnz	r0, 800365a <PIDCompute+0x84>
 8003658:	4635      	mov	r5, r6
    
    // Make the current input the former input
    pid->lastInput = pid->input;
    
    return true;
 800365a:	2001      	movs	r0, #1
    pid->output = CONSTRAIN( (pid->output), (pid->outMin), (pid->outMax) );
 800365c:	60a5      	str	r5, [r4, #8]
    pid->lastInput = pid->input;
 800365e:	6067      	str	r7, [r4, #4]
}
 8003660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pid->iTerm = CONSTRAIN( (pid->iTerm), (pid->outMin), (pid->outMax) );
 8003664:	462e      	mov	r6, r5
 8003666:	e7d7      	b.n	8003618 <PIDCompute+0x42>

08003668 <PIDOutputLimitsSet>:
    pid->mode = mode;
}

void 
PIDOutputLimitsSet(PIDControl *pid, float min, float max) 							  							  
{
 8003668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366a:	460c      	mov	r4, r1
 800366c:	4605      	mov	r5, r0
    // Check if the parameters are valid
    if(min >= max)
 800366e:	4611      	mov	r1, r2
 8003670:	4620      	mov	r0, r4
{
 8003672:	4616      	mov	r6, r2
    if(min >= max)
 8003674:	f7fd fd36 	bl	80010e4 <__aeabi_fcmpge>
 8003678:	b9f0      	cbnz	r0, 80036b8 <PIDOutputLimitsSet+0x50>
    // Save the parameters
    pid->outMin = min;
    pid->outMax = max;
    
    // If in automatic, apply the new constraints
    if(pid->mode == AUTOMATIC)
 800367a:	f895 3039 	ldrb.w	r3, [r5, #57]	; 0x39
    pid->outMin = min;
 800367e:	62ec      	str	r4, [r5, #44]	; 0x2c
    if(pid->mode == AUTOMATIC)
 8003680:	2b01      	cmp	r3, #1
    pid->outMax = max;
 8003682:	632e      	str	r6, [r5, #48]	; 0x30
    if(pid->mode == AUTOMATIC)
 8003684:	d118      	bne.n	80036b8 <PIDOutputLimitsSet+0x50>
    {
        pid->output = CONSTRAIN(pid->output, min, max);
 8003686:	68af      	ldr	r7, [r5, #8]
 8003688:	4620      	mov	r0, r4
 800368a:	4639      	mov	r1, r7
 800368c:	f7fd fd34 	bl	80010f8 <__aeabi_fcmpgt>
 8003690:	b998      	cbnz	r0, 80036ba <PIDOutputLimitsSet+0x52>
 8003692:	4639      	mov	r1, r7
 8003694:	4630      	mov	r0, r6
 8003696:	f7fd fd11 	bl	80010bc <__aeabi_fcmplt>
 800369a:	b980      	cbnz	r0, 80036be <PIDOutputLimitsSet+0x56>
 800369c:	60af      	str	r7, [r5, #8]
        pid->iTerm  = CONSTRAIN(pid->iTerm,  min, max);
 800369e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80036a0:	4620      	mov	r0, r4
 80036a2:	4639      	mov	r1, r7
 80036a4:	f7fd fd28 	bl	80010f8 <__aeabi_fcmpgt>
 80036a8:	b928      	cbnz	r0, 80036b6 <PIDOutputLimitsSet+0x4e>
 80036aa:	4639      	mov	r1, r7
 80036ac:	4630      	mov	r0, r6
 80036ae:	f7fd fd05 	bl	80010bc <__aeabi_fcmplt>
 80036b2:	b930      	cbnz	r0, 80036c2 <PIDOutputLimitsSet+0x5a>
 80036b4:	463c      	mov	r4, r7
 80036b6:	626c      	str	r4, [r5, #36]	; 0x24
 80036b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pid->output = CONSTRAIN(pid->output, min, max);
 80036ba:	4627      	mov	r7, r4
 80036bc:	e7ee      	b.n	800369c <PIDOutputLimitsSet+0x34>
 80036be:	4637      	mov	r7, r6
 80036c0:	e7ec      	b.n	800369c <PIDOutputLimitsSet+0x34>
        pid->iTerm  = CONSTRAIN(pid->iTerm,  min, max);
 80036c2:	4634      	mov	r4, r6
 80036c4:	e7f7      	b.n	80036b6 <PIDOutputLimitsSet+0x4e>

080036c6 <PIDTuningsSet>:
    }
}

void 
PIDTuningsSet(PIDControl *pid, float kp, float ki, float kd)         	                                         
{
 80036c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036ca:	460d      	mov	r5, r1
 80036cc:	4604      	mov	r4, r0
    // Check if the parameters are valid
    if(kp < 0.0f || ki < 0.0f || kd < 0.0f)
 80036ce:	2100      	movs	r1, #0
 80036d0:	4628      	mov	r0, r5
{
 80036d2:	4616      	mov	r6, r2
 80036d4:	461f      	mov	r7, r3
    if(kp < 0.0f || ki < 0.0f || kd < 0.0f)
 80036d6:	f7fd fcf1 	bl	80010bc <__aeabi_fcmplt>
 80036da:	bb38      	cbnz	r0, 800372c <PIDTuningsSet+0x66>
 80036dc:	2100      	movs	r1, #0
 80036de:	4630      	mov	r0, r6
 80036e0:	f7fd fcec 	bl	80010bc <__aeabi_fcmplt>
 80036e4:	bb10      	cbnz	r0, 800372c <PIDTuningsSet+0x66>
 80036e6:	2100      	movs	r1, #0
 80036e8:	4638      	mov	r0, r7
 80036ea:	f7fd fce7 	bl	80010bc <__aeabi_fcmplt>
 80036ee:	b9e8      	cbnz	r0, 800372c <PIDTuningsSet+0x66>
    pid->dispKi = ki;
    pid->dispKd = kd;
    
    // Alter the parameters for PID
    pid->alteredKp = kp;
    pid->alteredKi = ki * pid->sampleTime;
 80036f0:	f8d4 8028 	ldr.w	r8, [r4, #40]	; 0x28
    pid->dispKi = ki;
 80036f4:	6126      	str	r6, [r4, #16]
    pid->alteredKi = ki * pid->sampleTime;
 80036f6:	4641      	mov	r1, r8
 80036f8:	4630      	mov	r0, r6
    pid->dispKp = kp;
 80036fa:	60e5      	str	r5, [r4, #12]
    pid->dispKd = kd;
 80036fc:	6167      	str	r7, [r4, #20]
    pid->alteredKp = kp;
 80036fe:	61a5      	str	r5, [r4, #24]
    pid->alteredKi = ki * pid->sampleTime;
 8003700:	f7fd fb3e 	bl	8000d80 <__aeabi_fmul>
    pid->alteredKd = kd / pid->sampleTime;
 8003704:	4641      	mov	r1, r8
    pid->alteredKi = ki * pid->sampleTime;
 8003706:	61e0      	str	r0, [r4, #28]
 8003708:	4606      	mov	r6, r0
    pid->alteredKd = kd / pid->sampleTime;
 800370a:	4638      	mov	r0, r7
 800370c:	f7fd fbec 	bl	8000ee8 <__aeabi_fdiv>
    
    // Apply reverse direction to the altered values if necessary
    if(pid->controllerDirection == REVERSE)
 8003710:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
    pid->alteredKd = kd / pid->sampleTime;
 8003714:	6220      	str	r0, [r4, #32]
    if(pid->controllerDirection == REVERSE)
 8003716:	2b01      	cmp	r3, #1
 8003718:	d108      	bne.n	800372c <PIDTuningsSet+0x66>
    {
        pid->alteredKp = -(pid->alteredKp);
 800371a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
        pid->alteredKi = -(pid->alteredKi);
 800371e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
        pid->alteredKd = -(pid->alteredKd);
 8003722:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
        pid->alteredKp = -(pid->alteredKp);
 8003726:	61a5      	str	r5, [r4, #24]
        pid->alteredKi = -(pid->alteredKi);
 8003728:	61e6      	str	r6, [r4, #28]
        pid->alteredKd = -(pid->alteredKd);
 800372a:	6220      	str	r0, [r4, #32]
 800372c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003730 <PIDInit>:
{
 8003730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003734:	460e      	mov	r6, r1
    pid->iTerm = 0.0f;
 8003736:	2100      	movs	r1, #0
{
 8003738:	4617      	mov	r7, r2
 800373a:	4698      	mov	r8, r3
 800373c:	9d08      	ldr	r5, [sp, #32]
 800373e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8003742:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8003746:	4604      	mov	r4, r0
    pid->controllerDirection = controllerDirection;
 8003748:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    pid->mode = mode;
 800374c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    pid->iTerm = 0.0f;
 8003750:	6241      	str	r1, [r0, #36]	; 0x24
    pid->input = 0.0f;
 8003752:	6001      	str	r1, [r0, #0]
    pid->lastInput = 0.0f;
 8003754:	6041      	str	r1, [r0, #4]
    pid->output = 0.0f;
 8003756:	6081      	str	r1, [r0, #8]
    pid->setpoint = 0.0f;
 8003758:	6341      	str	r1, [r0, #52]	; 0x34
    if(sampleTimeSeconds > 0.0f)
 800375a:	4628      	mov	r0, r5
{
 800375c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003760:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    if(sampleTimeSeconds > 0.0f)
 8003764:	f7fd fcc8 	bl	80010f8 <__aeabi_fcmpgt>
 8003768:	b168      	cbz	r0, 8003786 <PIDInit+0x56>
        pid->sampleTime = sampleTimeSeconds;
 800376a:	62a5      	str	r5, [r4, #40]	; 0x28
    PIDOutputLimitsSet(pid, minOutput, maxOutput);
 800376c:	4652      	mov	r2, sl
 800376e:	4649      	mov	r1, r9
 8003770:	4620      	mov	r0, r4
 8003772:	f7ff ff79 	bl	8003668 <PIDOutputLimitsSet>
    PIDTuningsSet(pid, kp, ki, kd);
 8003776:	4643      	mov	r3, r8
 8003778:	463a      	mov	r2, r7
 800377a:	4631      	mov	r1, r6
 800377c:	4620      	mov	r0, r4
}
 800377e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    PIDTuningsSet(pid, kp, ki, kd);
 8003782:	f7ff bfa0 	b.w	80036c6 <PIDTuningsSet>
        pid->sampleTime = 1.0f;
 8003786:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800378a:	62a3      	str	r3, [r4, #40]	; 0x28
 800378c:	e7ee      	b.n	800376c <PIDInit+0x3c>
	...

08003790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8003792:	4b28      	ldr	r3, [pc, #160]	; (8003834 <HAL_MspInit+0xa4>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003794:	2007      	movs	r0, #7
  __HAL_RCC_COMP_CLK_ENABLE();
 8003796:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003798:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800379c:	625a      	str	r2, [r3, #36]	; 0x24
 800379e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037a0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80037a4:	9201      	str	r2, [sp, #4]
 80037a6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a8:	6a1a      	ldr	r2, [r3, #32]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	621a      	str	r2, [r3, #32]
 80037b0:	6a1a      	ldr	r2, [r3, #32]
 80037b2:	f002 0201 	and.w	r2, r2, #1
 80037b6:	9202      	str	r2, [sp, #8]
 80037b8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80037c0:	625a      	str	r2, [r3, #36]	; 0x24
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c8:	9303      	str	r3, [sp, #12]
 80037ca:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80037cc:	f7fd fd12 	bl	80011f4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80037d0:	2200      	movs	r2, #0
 80037d2:	f06f 000b 	mvn.w	r0, #11
 80037d6:	4611      	mov	r1, r2
 80037d8:	f7fd fd1e 	bl	8001218 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80037dc:	2200      	movs	r2, #0
 80037de:	f06f 000a 	mvn.w	r0, #10
 80037e2:	4611      	mov	r1, r2
 80037e4:	f7fd fd18 	bl	8001218 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80037e8:	2200      	movs	r2, #0
 80037ea:	f06f 0009 	mvn.w	r0, #9
 80037ee:	4611      	mov	r1, r2
 80037f0:	f7fd fd12 	bl	8001218 <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80037f4:	2200      	movs	r2, #0
 80037f6:	f06f 0004 	mvn.w	r0, #4
 80037fa:	4611      	mov	r1, r2
 80037fc:	f7fd fd0c 	bl	8001218 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003800:	2200      	movs	r2, #0
 8003802:	f06f 0003 	mvn.w	r0, #3
 8003806:	4611      	mov	r1, r2
 8003808:	f7fd fd06 	bl	8001218 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800380c:	2200      	movs	r2, #0
 800380e:	f06f 0001 	mvn.w	r0, #1
 8003812:	4611      	mov	r1, r2
 8003814:	f7fd fd00 	bl	8001218 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003818:	2200      	movs	r2, #0
 800381a:	f04f 30ff 	mov.w	r0, #4294967295
 800381e:	4611      	mov	r1, r2
 8003820:	f7fd fcfa 	bl	8001218 <HAL_NVIC_SetPriority>

    /**Enables the output of internal reference voltage 
    */
  __HAL_SYSCFG_VREFINT_OUT_ENABLE();
 8003824:	4a04      	ldr	r2, [pc, #16]	; (8003838 <HAL_MspInit+0xa8>)
 8003826:	6813      	ldr	r3, [r2, #0]
 8003828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800382c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800382e:	b005      	add	sp, #20
 8003830:	f85d fb04 	ldr.w	pc, [sp], #4
 8003834:	40023800 	.word	0x40023800
 8003838:	40007c00 	.word	0x40007c00

0800383c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800383c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800383e:	f7fd fccb 	bl	80011d8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003842:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8003846:	f7fd bd4a 	b.w	80012de <HAL_SYSTICK_IRQHandler>
	...

0800384c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800384c:	4801      	ldr	r0, [pc, #4]	; (8003854 <USART1_IRQHandler+0x8>)
 800384e:	f7ff b90e 	b.w	8002a6e <HAL_UART_IRQHandler>
 8003852:	bf00      	nop
 8003854:	200004b8 	.word	0x200004b8

08003858 <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003858:	4801      	ldr	r0, [pc, #4]	; (8003860 <TIM6_IRQHandler+0x8>)
 800385a:	f7fe be53 	b.w	8002504 <HAL_TIM_IRQHandler>
 800385e:	bf00      	nop
 8003860:	20000410 	.word	0x20000410

08003864 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8003864:	4b0e      	ldr	r3, [pc, #56]	; (80038a0 <SystemInit+0x3c>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800386c:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800386e:	6899      	ldr	r1, [r3, #8]
 8003870:	4a0c      	ldr	r2, [pc, #48]	; (80038a4 <SystemInit+0x40>)
 8003872:	400a      	ands	r2, r1
 8003874:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 800387c:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 8003880:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003888:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8003890:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003892:	2200      	movs	r2, #0
 8003894:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003896:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800389a:	4b03      	ldr	r3, [pc, #12]	; (80038a8 <SystemInit+0x44>)
 800389c:	609a      	str	r2, [r3, #8]
 800389e:	4770      	bx	lr
 80038a0:	40023800 	.word	0x40023800
 80038a4:	88ffc00c 	.word	0x88ffc00c
 80038a8:	e000ed00 	.word	0xe000ed00

080038ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80038ac:	b510      	push	{r4, lr}
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 0;
 80038ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80038b2:	2400      	movs	r4, #0
  htim2.Instance = TIM2;
 80038b4:	4814      	ldr	r0, [pc, #80]	; (8003908 <MX_TIM2_Init+0x5c>)
{
 80038b6:	b08c      	sub	sp, #48	; 0x30
  htim2.Init.Prescaler = 0;
 80038b8:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 65535;
 80038bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038c0:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80038c2:	2303      	movs	r3, #3
 80038c4:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038c6:	2301      	movs	r3, #1
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80038c8:	a903      	add	r1, sp, #12
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ca:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038cc:	6104      	str	r4, [r0, #16]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80038ce:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038d0:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038d2:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 0;
 80038d4:	9407      	str	r4, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80038d6:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80038d8:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80038da:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80038dc:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80038de:	f7fe fbd9 	bl	8002094 <HAL_TIM_Encoder_Init>
 80038e2:	b118      	cbz	r0, 80038ec <MX_TIM2_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 80038e4:	214f      	movs	r1, #79	; 0x4f
 80038e6:	4809      	ldr	r0, [pc, #36]	; (800390c <MX_TIM2_Init+0x60>)
 80038e8:	f7ff fe74 	bl	80035d4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038ec:	a901      	add	r1, sp, #4
 80038ee:	4806      	ldr	r0, [pc, #24]	; (8003908 <MX_TIM2_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038f0:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038f2:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038f4:	f7fe fe8c 	bl	8002610 <HAL_TIMEx_MasterConfigSynchronization>
 80038f8:	b118      	cbz	r0, 8003902 <MX_TIM2_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 80038fa:	2156      	movs	r1, #86	; 0x56
 80038fc:	4803      	ldr	r0, [pc, #12]	; (800390c <MX_TIM2_Init+0x60>)
 80038fe:	f7ff fe69 	bl	80035d4 <_Error_Handler>
  }

}
 8003902:	b00c      	add	sp, #48	; 0x30
 8003904:	bd10      	pop	{r4, pc}
 8003906:	bf00      	nop
 8003908:	20000480 	.word	0x20000480
 800390c:	08006527 	.word	0x08006527

08003910 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003910:	b510      	push	{r4, lr}
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
 8003912:	2400      	movs	r4, #0
  htim3.Instance = TIM3;
 8003914:	4814      	ldr	r0, [pc, #80]	; (8003968 <MX_TIM3_Init+0x58>)
  htim3.Init.Prescaler = 0;
 8003916:	4b15      	ldr	r3, [pc, #84]	; (800396c <MX_TIM3_Init+0x5c>)
{
 8003918:	b08c      	sub	sp, #48	; 0x30
  htim3.Init.Prescaler = 0;
 800391a:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
 800391e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003922:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003924:	2303      	movs	r3, #3
 8003926:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003928:	2301      	movs	r3, #1
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800392a:	a903      	add	r1, sp, #12
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392c:	6084      	str	r4, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800392e:	6104      	str	r4, [r0, #16]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003930:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003932:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003934:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 0;
 8003936:	9407      	str	r4, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003938:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800393a:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800393c:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800393e:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003940:	f7fe fba8 	bl	8002094 <HAL_TIM_Encoder_Init>
 8003944:	b118      	cbz	r0, 800394e <MX_TIM3_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003946:	2170      	movs	r1, #112	; 0x70
 8003948:	4809      	ldr	r0, [pc, #36]	; (8003970 <MX_TIM3_Init+0x60>)
 800394a:	f7ff fe43 	bl	80035d4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800394e:	a901      	add	r1, sp, #4
 8003950:	4805      	ldr	r0, [pc, #20]	; (8003968 <MX_TIM3_Init+0x58>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003952:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003954:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003956:	f7fe fe5b 	bl	8002610 <HAL_TIMEx_MasterConfigSynchronization>
 800395a:	b118      	cbz	r0, 8003964 <MX_TIM3_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 800395c:	2177      	movs	r1, #119	; 0x77
 800395e:	4804      	ldr	r0, [pc, #16]	; (8003970 <MX_TIM3_Init+0x60>)
 8003960:	f7ff fe38 	bl	80035d4 <_Error_Handler>
  }

}
 8003964:	b00c      	add	sp, #48	; 0x30
 8003966:	bd10      	pop	{r4, pc}
 8003968:	200003a0 	.word	0x200003a0
 800396c:	40000400 	.word	0x40000400
 8003970:	08006527 	.word	0x08006527

08003974 <MX_TIM5_Init>:
{
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim5.Instance = TIM5;
 8003974:	4826      	ldr	r0, [pc, #152]	; (8003a10 <MX_TIM5_Init+0x9c>)
 8003976:	4b27      	ldr	r3, [pc, #156]	; (8003a14 <MX_TIM5_Init+0xa0>)
{
 8003978:	b510      	push	{r4, lr}
  htim5.Instance = TIM5;
 800397a:	6003      	str	r3, [r0, #0]
  htim5.Init.Prescaler = 0;
 800397c:	2300      	movs	r3, #0
{
 800397e:	b08a      	sub	sp, #40	; 0x28
  htim5.Init.Prescaler = 0;
 8003980:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003982:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 0;
 8003984:	60c3      	str	r3, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003986:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003988:	f7fe fb1a 	bl	8001fc0 <HAL_TIM_Base_Init>
 800398c:	b118      	cbz	r0, 8003996 <MX_TIM5_Init+0x22>
  {
    _Error_Handler(__FILE__, __LINE__);
 800398e:	2189      	movs	r1, #137	; 0x89
 8003990:	4821      	ldr	r0, [pc, #132]	; (8003a18 <MX_TIM5_Init+0xa4>)
 8003992:	f7ff fe1f 	bl	80035d4 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800399a:	a90a      	add	r1, sp, #40	; 0x28
 800399c:	f841 3d20 	str.w	r3, [r1, #-32]!
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80039a0:	481b      	ldr	r0, [pc, #108]	; (8003a10 <MX_TIM5_Init+0x9c>)
 80039a2:	f7fe fcf2 	bl	800238a <HAL_TIM_ConfigClockSource>
 80039a6:	b118      	cbz	r0, 80039b0 <MX_TIM5_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039a8:	218f      	movs	r1, #143	; 0x8f
 80039aa:	481b      	ldr	r0, [pc, #108]	; (8003a18 <MX_TIM5_Init+0xa4>)
 80039ac:	f7ff fe12 	bl	80035d4 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80039b0:	4817      	ldr	r0, [pc, #92]	; (8003a10 <MX_TIM5_Init+0x9c>)
 80039b2:	f7fe fb46 	bl	8002042 <HAL_TIM_IC_Init>
 80039b6:	b118      	cbz	r0, 80039c0 <MX_TIM5_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039b8:	2194      	movs	r1, #148	; 0x94
 80039ba:	4817      	ldr	r0, [pc, #92]	; (8003a18 <MX_TIM5_Init+0xa4>)
 80039bc:	f7ff fe0a 	bl	80035d4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039c0:	2400      	movs	r4, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80039c2:	4669      	mov	r1, sp
 80039c4:	4812      	ldr	r0, [pc, #72]	; (8003a10 <MX_TIM5_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039c6:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c8:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80039ca:	f7fe fe21 	bl	8002610 <HAL_TIMEx_MasterConfigSynchronization>
 80039ce:	b118      	cbz	r0, 80039d8 <MX_TIM5_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039d0:	219b      	movs	r1, #155	; 0x9b
 80039d2:	4811      	ldr	r0, [pc, #68]	; (8003a18 <MX_TIM5_Init+0xa4>)
 80039d4:	f7ff fdfe 	bl	80035d4 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80039d8:	2301      	movs	r3, #1
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80039da:	2208      	movs	r2, #8
 80039dc:	a906      	add	r1, sp, #24
 80039de:	480c      	ldr	r0, [pc, #48]	; (8003a10 <MX_TIM5_Init+0x9c>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80039e0:	9406      	str	r4, [sp, #24]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80039e2:	9307      	str	r3, [sp, #28]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80039e4:	9408      	str	r4, [sp, #32]
  sConfigIC.ICFilter = 0;
 80039e6:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80039e8:	f7fe fbbf 	bl	800216a <HAL_TIM_IC_ConfigChannel>
 80039ec:	b118      	cbz	r0, 80039f6 <MX_TIM5_Init+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
 80039ee:	21a4      	movs	r1, #164	; 0xa4
 80039f0:	4809      	ldr	r0, [pc, #36]	; (8003a18 <MX_TIM5_Init+0xa4>)
 80039f2:	f7ff fdef 	bl	80035d4 <_Error_Handler>
  }

  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80039f6:	220c      	movs	r2, #12
 80039f8:	a906      	add	r1, sp, #24
 80039fa:	4805      	ldr	r0, [pc, #20]	; (8003a10 <MX_TIM5_Init+0x9c>)
 80039fc:	f7fe fbb5 	bl	800216a <HAL_TIM_IC_ConfigChannel>
 8003a00:	b118      	cbz	r0, 8003a0a <MX_TIM5_Init+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003a02:	21a9      	movs	r1, #169	; 0xa9
 8003a04:	4804      	ldr	r0, [pc, #16]	; (8003a18 <MX_TIM5_Init+0xa4>)
 8003a06:	f7ff fde5 	bl	80035d4 <_Error_Handler>
  }

}
 8003a0a:	b00a      	add	sp, #40	; 0x28
 8003a0c:	bd10      	pop	{r4, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000368 	.word	0x20000368
 8003a14:	40000c00 	.word	0x40000c00
 8003a18:	08006527 	.word	0x08006527

08003a1c <MX_TIM6_Init>:
void MX_TIM6_Init(void)
{
  TIM_MasterConfigTypeDef sMasterConfig;

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 31999;
 8003a1c:	f647 4cff 	movw	ip, #31999	; 0x7cff
{
 8003a20:	b513      	push	{r0, r1, r4, lr}
  htim6.Init.Prescaler = 31999;
 8003a22:	4b0e      	ldr	r3, [pc, #56]	; (8003a5c <MX_TIM6_Init+0x40>)
  htim6.Instance = TIM6;
 8003a24:	480e      	ldr	r0, [pc, #56]	; (8003a60 <MX_TIM6_Init+0x44>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a26:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 31999;
 8003a28:	e880 1008 	stmia.w	r0, {r3, ip}
  htim6.Init.Period = 1;
 8003a2c:	2301      	movs	r3, #1
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a2e:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 1;
 8003a30:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003a32:	f7fe fac5 	bl	8001fc0 <HAL_TIM_Base_Init>
 8003a36:	b118      	cbz	r0, 8003a40 <MX_TIM6_Init+0x24>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003a38:	21b8      	movs	r1, #184	; 0xb8
 8003a3a:	480a      	ldr	r0, [pc, #40]	; (8003a64 <MX_TIM6_Init+0x48>)
 8003a3c:	f7ff fdca 	bl	80035d4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003a40:	4669      	mov	r1, sp
 8003a42:	4807      	ldr	r0, [pc, #28]	; (8003a60 <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a44:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a46:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003a48:	f7fe fde2 	bl	8002610 <HAL_TIMEx_MasterConfigSynchronization>
 8003a4c:	b118      	cbz	r0, 8003a56 <MX_TIM6_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003a4e:	21bf      	movs	r1, #191	; 0xbf
 8003a50:	4804      	ldr	r0, [pc, #16]	; (8003a64 <MX_TIM6_Init+0x48>)
 8003a52:	f7ff fdbf 	bl	80035d4 <_Error_Handler>
  }

}
 8003a56:	b002      	add	sp, #8
 8003a58:	bd10      	pop	{r4, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40001000 	.word	0x40001000
 8003a60:	20000410 	.word	0x20000410
 8003a64:	08006527 	.word	0x08006527

08003a68 <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim11);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003a68:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM2)
 8003a6a:	6803      	ldr	r3, [r0, #0]
{
 8003a6c:	b089      	sub	sp, #36	; 0x24
  if(tim_encoderHandle->Instance==TIM2)
 8003a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a72:	d11a      	bne.n	8003aaa <HAL_TIM_Encoder_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a74:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8003a78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a7a:	4818      	ldr	r0, [pc, #96]	; (8003adc <HAL_TIM_Encoder_MspInit+0x74>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a7c:	f042 0201 	orr.w	r2, r2, #1
 8003a80:	625a      	str	r2, [r3, #36]	; 0x24
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a84:	a903      	add	r1, sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8003a8e:	2322      	movs	r3, #34	; 0x22
 8003a90:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a92:	2302      	movs	r3, #2
 8003a94:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aa0:	f7fd fc22 	bl	80012e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003aa4:	b009      	add	sp, #36	; 0x24
 8003aa6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_encoderHandle->Instance==TIM3)
 8003aaa:	4a0d      	ldr	r2, [pc, #52]	; (8003ae0 <HAL_TIM_Encoder_MspInit+0x78>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d1f9      	bne.n	8003aa4 <HAL_TIM_Encoder_MspInit+0x3c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ab0:	4b0c      	ldr	r3, [pc, #48]	; (8003ae4 <HAL_TIM_Encoder_MspInit+0x7c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ab2:	a903      	add	r1, sp, #12
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ab4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ab6:	480c      	ldr	r0, [pc, #48]	; (8003ae8 <HAL_TIM_Encoder_MspInit+0x80>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ab8:	f042 0202 	orr.w	r2, r2, #2
 8003abc:	625a      	str	r2, [r3, #36]	; 0x24
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac0:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	9302      	str	r3, [sp, #8]
 8003ac8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003aca:	23c0      	movs	r3, #192	; 0xc0
 8003acc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ace:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad0:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad4:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ad6:	9307      	str	r3, [sp, #28]
 8003ad8:	e7e2      	b.n	8003aa0 <HAL_TIM_Encoder_MspInit+0x38>
 8003ada:	bf00      	nop
 8003adc:	40020000 	.word	0x40020000
 8003ae0:	40000400 	.word	0x40000400
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	40020800 	.word	0x40020800

08003aec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003aec:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_baseHandle->Instance==TIM5)
 8003aee:	6803      	ldr	r3, [r0, #0]
 8003af0:	4a2e      	ldr	r2, [pc, #184]	; (8003bac <HAL_TIM_Base_MspInit+0xc0>)
{
 8003af2:	b08b      	sub	sp, #44	; 0x2c
  if(tim_baseHandle->Instance==TIM5)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d118      	bne.n	8003b2a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003af8:	4b2d      	ldr	r3, [pc, #180]	; (8003bb0 <HAL_TIM_Base_MspInit+0xc4>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003afa:	a905      	add	r1, sp, #20
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003afc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003afe:	482d      	ldr	r0, [pc, #180]	; (8003bb4 <HAL_TIM_Base_MspInit+0xc8>)
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b00:	f042 0208 	orr.w	r2, r2, #8
 8003b04:	625a      	str	r2, [r3, #36]	; 0x24
 8003b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b08:	2200      	movs	r2, #0
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	9301      	str	r3, [sp, #4]
 8003b10:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003b12:	230c      	movs	r3, #12
 8003b14:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b16:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b18:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b1a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b1c:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003b1e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b20:	f7fd fbe2 	bl	80012e8 <HAL_GPIO_Init>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8003b24:	b00b      	add	sp, #44	; 0x2c
 8003b26:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM6)
 8003b2a:	4a23      	ldr	r2, [pc, #140]	; (8003bb8 <HAL_TIM_Base_MspInit+0xcc>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d112      	bne.n	8003b56 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b30:	4b1f      	ldr	r3, [pc, #124]	; (8003bb0 <HAL_TIM_Base_MspInit+0xc4>)
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003b32:	202b      	movs	r0, #43	; 0x2b
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b36:	f042 0210 	orr.w	r2, r2, #16
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003b3c:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003b40:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b42:	f003 0310 	and.w	r3, r3, #16
 8003b46:	9302      	str	r3, [sp, #8]
 8003b48:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003b4a:	f7fd fb65 	bl	8001218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003b4e:	202b      	movs	r0, #43	; 0x2b
 8003b50:	f7fd fb96 	bl	8001280 <HAL_NVIC_EnableIRQ>
 8003b54:	e7e6      	b.n	8003b24 <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM9)
 8003b56:	4a19      	ldr	r2, [pc, #100]	; (8003bbc <HAL_TIM_Base_MspInit+0xd0>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d10a      	bne.n	8003b72 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003b5c:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <HAL_TIM_Base_MspInit+0xc4>)
 8003b5e:	6a1a      	ldr	r2, [r3, #32]
 8003b60:	f042 0204 	orr.w	r2, r2, #4
 8003b64:	621a      	str	r2, [r3, #32]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	9303      	str	r3, [sp, #12]
 8003b6e:	9b03      	ldr	r3, [sp, #12]
 8003b70:	e7d8      	b.n	8003b24 <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM10)
 8003b72:	4a13      	ldr	r2, [pc, #76]	; (8003bc0 <HAL_TIM_Base_MspInit+0xd4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d10a      	bne.n	8003b8e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003b78:	4b0d      	ldr	r3, [pc, #52]	; (8003bb0 <HAL_TIM_Base_MspInit+0xc4>)
 8003b7a:	6a1a      	ldr	r2, [r3, #32]
 8003b7c:	f042 0208 	orr.w	r2, r2, #8
 8003b80:	621a      	str	r2, [r3, #32]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	f003 0308 	and.w	r3, r3, #8
 8003b88:	9304      	str	r3, [sp, #16]
 8003b8a:	9b04      	ldr	r3, [sp, #16]
 8003b8c:	e7ca      	b.n	8003b24 <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM11)
 8003b8e:	4a0d      	ldr	r2, [pc, #52]	; (8003bc4 <HAL_TIM_Base_MspInit+0xd8>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d1c7      	bne.n	8003b24 <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003b94:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <HAL_TIM_Base_MspInit+0xc4>)
 8003b96:	6a1a      	ldr	r2, [r3, #32]
 8003b98:	f042 0210 	orr.w	r2, r2, #16
 8003b9c:	621a      	str	r2, [r3, #32]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	9305      	str	r3, [sp, #20]
 8003ba6:	9b05      	ldr	r3, [sp, #20]
}
 8003ba8:	e7bc      	b.n	8003b24 <HAL_TIM_Base_MspInit+0x38>
 8003baa:	bf00      	nop
 8003bac:	40000c00 	.word	0x40000c00
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	40020000 	.word	0x40020000
 8003bb8:	40001000 	.word	0x40001000
 8003bbc:	40010800 	.word	0x40010800
 8003bc0:	40010c00 	.word	0x40010c00
 8003bc4:	40011000 	.word	0x40011000

08003bc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003bc8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM9)
 8003bca:	6803      	ldr	r3, [r0, #0]
 8003bcc:	4a0f      	ldr	r2, [pc, #60]	; (8003c0c <HAL_TIM_MspPostInit+0x44>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d110      	bne.n	8003bf4 <HAL_TIM_MspPostInit+0x2c>

  /* USER CODE END TIM9_MspPostInit 0 */
    /**TIM9 GPIO Configuration    
    PB13     ------> TIM9_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003bd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  /* USER CODE END TIM11_MspPostInit 0 */
  
    /**TIM11 GPIO Configuration    
    PB9     ------> TIM11_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003bd6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003be2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be4:	a901      	add	r1, sp, #4
 8003be6:	480a      	ldr	r0, [pc, #40]	; (8003c10 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003be8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bea:	f7fd fb7d 	bl	80012e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003bee:	b007      	add	sp, #28
 8003bf0:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(timHandle->Instance==TIM10)
 8003bf4:	4a07      	ldr	r2, [pc, #28]	; (8003c14 <HAL_TIM_MspPostInit+0x4c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d102      	bne.n	8003c00 <HAL_TIM_MspPostInit+0x38>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003bfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bfe:	e7ea      	b.n	8003bd6 <HAL_TIM_MspPostInit+0xe>
  else if(timHandle->Instance==TIM11)
 8003c00:	4a05      	ldr	r2, [pc, #20]	; (8003c18 <HAL_TIM_MspPostInit+0x50>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d1f3      	bne.n	8003bee <HAL_TIM_MspPostInit+0x26>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003c06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c0a:	e7e4      	b.n	8003bd6 <HAL_TIM_MspPostInit+0xe>
 8003c0c:	40010800 	.word	0x40010800
 8003c10:	40020400 	.word	0x40020400
 8003c14:	40010c00 	.word	0x40010c00
 8003c18:	40011000 	.word	0x40011000

08003c1c <MX_TIM9_Init>:
  htim9.Init.Prescaler = 125;
 8003c1c:	237d      	movs	r3, #125	; 0x7d
  htim9.Instance = TIM9;
 8003c1e:	4824      	ldr	r0, [pc, #144]	; (8003cb0 <MX_TIM9_Init+0x94>)
  htim9.Init.Prescaler = 125;
 8003c20:	4924      	ldr	r1, [pc, #144]	; (8003cb4 <MX_TIM9_Init+0x98>)
{
 8003c22:	b500      	push	{lr}
  htim9.Init.Period = 1024;
 8003c24:	f44f 6280 	mov.w	r2, #1024	; 0x400
  htim9.Init.Prescaler = 125;
 8003c28:	e880 000a 	stmia.w	r0, {r1, r3}
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c2c:	2300      	movs	r3, #0
{
 8003c2e:	b08d      	sub	sp, #52	; 0x34
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c30:	6083      	str	r3, [r0, #8]
  htim9.Init.Period = 1024;
 8003c32:	60c2      	str	r2, [r0, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c34:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003c36:	f7fe f9c3 	bl	8001fc0 <HAL_TIM_Base_Init>
 8003c3a:	b118      	cbz	r0, 8003c44 <MX_TIM9_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8003c3c:	21d1      	movs	r1, #209	; 0xd1
 8003c3e:	481e      	ldr	r0, [pc, #120]	; (8003cb8 <MX_TIM9_Init+0x9c>)
 8003c40:	f7ff fcc8 	bl	80035d4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c48:	a90c      	add	r1, sp, #48	; 0x30
 8003c4a:	f841 3d24 	str.w	r3, [r1, #-36]!
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003c4e:	4818      	ldr	r0, [pc, #96]	; (8003cb0 <MX_TIM9_Init+0x94>)
 8003c50:	f7fe fb9b 	bl	800238a <HAL_TIM_ConfigClockSource>
 8003c54:	b118      	cbz	r0, 8003c5e <MX_TIM9_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 8003c56:	21d7      	movs	r1, #215	; 0xd7
 8003c58:	4817      	ldr	r0, [pc, #92]	; (8003cb8 <MX_TIM9_Init+0x9c>)
 8003c5a:	f7ff fcbb 	bl	80035d4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003c5e:	4814      	ldr	r0, [pc, #80]	; (8003cb0 <MX_TIM9_Init+0x94>)
 8003c60:	f7fe f9d4 	bl	800200c <HAL_TIM_PWM_Init>
 8003c64:	b118      	cbz	r0, 8003c6e <MX_TIM9_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8003c66:	21dc      	movs	r1, #220	; 0xdc
 8003c68:	4813      	ldr	r0, [pc, #76]	; (8003cb8 <MX_TIM9_Init+0x9c>)
 8003c6a:	f7ff fcb3 	bl	80035d4 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c6e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 8003c70:	a901      	add	r1, sp, #4
 8003c72:	480f      	ldr	r0, [pc, #60]	; (8003cb0 <MX_TIM9_Init+0x94>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c74:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c76:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 8003c78:	f7fe fcca 	bl	8002610 <HAL_TIMEx_MasterConfigSynchronization>
 8003c7c:	b118      	cbz	r0, 8003c86 <MX_TIM9_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 8003c7e:	21e3      	movs	r1, #227	; 0xe3
 8003c80:	480d      	ldr	r0, [pc, #52]	; (8003cb8 <MX_TIM9_Init+0x9c>)
 8003c82:	f7ff fca7 	bl	80035d4 <_Error_Handler>
  sConfigOC.Pulse = 0;
 8003c86:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c88:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c8a:	a907      	add	r1, sp, #28
 8003c8c:	4808      	ldr	r0, [pc, #32]	; (8003cb0 <MX_TIM9_Init+0x94>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c8e:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8003c90:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c92:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c94:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c96:	f7fe faf0 	bl	800227a <HAL_TIM_PWM_ConfigChannel>
 8003c9a:	b118      	cbz	r0, 8003ca4 <MX_TIM9_Init+0x88>
    _Error_Handler(__FILE__, __LINE__);
 8003c9c:	21ec      	movs	r1, #236	; 0xec
 8003c9e:	4806      	ldr	r0, [pc, #24]	; (8003cb8 <MX_TIM9_Init+0x9c>)
 8003ca0:	f7ff fc98 	bl	80035d4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 8003ca4:	4802      	ldr	r0, [pc, #8]	; (8003cb0 <MX_TIM9_Init+0x94>)
 8003ca6:	f7ff ff8f 	bl	8003bc8 <HAL_TIM_MspPostInit>
}
 8003caa:	b00d      	add	sp, #52	; 0x34
 8003cac:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cb0:	20000448 	.word	0x20000448
 8003cb4:	40010800 	.word	0x40010800
 8003cb8:	08006527 	.word	0x08006527

08003cbc <MX_TIM10_Init>:
  htim10.Init.Prescaler = 16;
 8003cbc:	2310      	movs	r3, #16
  htim10.Instance = TIM10;
 8003cbe:	4820      	ldr	r0, [pc, #128]	; (8003d40 <MX_TIM10_Init+0x84>)
  htim10.Init.Prescaler = 16;
 8003cc0:	4920      	ldr	r1, [pc, #128]	; (8003d44 <MX_TIM10_Init+0x88>)
{
 8003cc2:	b500      	push	{lr}
  htim10.Init.Period = 2000;
 8003cc4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  htim10.Init.Prescaler = 16;
 8003cc8:	e880 000a 	stmia.w	r0, {r1, r3}
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ccc:	2300      	movs	r3, #0
{
 8003cce:	b08b      	sub	sp, #44	; 0x2c
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cd0:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 2000;
 8003cd2:	60c2      	str	r2, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cd4:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003cd6:	f7fe f973 	bl	8001fc0 <HAL_TIM_Base_Init>
 8003cda:	b118      	cbz	r0, 8003ce4 <MX_TIM10_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8003cdc:	21ff      	movs	r1, #255	; 0xff
 8003cde:	481a      	ldr	r0, [pc, #104]	; (8003d48 <MX_TIM10_Init+0x8c>)
 8003ce0:	f7ff fc78 	bl	80035d4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ce4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ce8:	a90a      	add	r1, sp, #40	; 0x28
 8003cea:	f841 3d24 	str.w	r3, [r1, #-36]!
  if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 8003cee:	4814      	ldr	r0, [pc, #80]	; (8003d40 <MX_TIM10_Init+0x84>)
 8003cf0:	f7fe fb4b 	bl	800238a <HAL_TIM_ConfigClockSource>
 8003cf4:	b120      	cbz	r0, 8003d00 <MX_TIM10_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 8003cf6:	f240 1105 	movw	r1, #261	; 0x105
 8003cfa:	4813      	ldr	r0, [pc, #76]	; (8003d48 <MX_TIM10_Init+0x8c>)
 8003cfc:	f7ff fc6a 	bl	80035d4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8003d00:	480f      	ldr	r0, [pc, #60]	; (8003d40 <MX_TIM10_Init+0x84>)
 8003d02:	f7fe f983 	bl	800200c <HAL_TIM_PWM_Init>
 8003d06:	b120      	cbz	r0, 8003d12 <MX_TIM10_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 8003d08:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8003d0c:	480e      	ldr	r0, [pc, #56]	; (8003d48 <MX_TIM10_Init+0x8c>)
 8003d0e:	f7ff fc61 	bl	80035d4 <_Error_Handler>
  sConfigOC.Pulse = 0;
 8003d12:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d14:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d16:	a905      	add	r1, sp, #20
 8003d18:	4809      	ldr	r0, [pc, #36]	; (8003d40 <MX_TIM10_Init+0x84>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d1a:	9305      	str	r3, [sp, #20]
  sConfigOC.Pulse = 0;
 8003d1c:	9206      	str	r2, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d1e:	9207      	str	r2, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d20:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d22:	f7fe faaa 	bl	800227a <HAL_TIM_PWM_ConfigChannel>
 8003d26:	b120      	cbz	r0, 8003d32 <MX_TIM10_Init+0x76>
    _Error_Handler(__FILE__, __LINE__);
 8003d28:	f240 1113 	movw	r1, #275	; 0x113
 8003d2c:	4806      	ldr	r0, [pc, #24]	; (8003d48 <MX_TIM10_Init+0x8c>)
 8003d2e:	f7ff fc51 	bl	80035d4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim10);
 8003d32:	4803      	ldr	r0, [pc, #12]	; (8003d40 <MX_TIM10_Init+0x84>)
 8003d34:	f7ff ff48 	bl	8003bc8 <HAL_TIM_MspPostInit>
}
 8003d38:	b00b      	add	sp, #44	; 0x2c
 8003d3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d3e:	bf00      	nop
 8003d40:	20000330 	.word	0x20000330
 8003d44:	40010c00 	.word	0x40010c00
 8003d48:	08006527 	.word	0x08006527

08003d4c <MX_TIM11_Init>:
  htim11.Init.Prescaler = 16;
 8003d4c:	2310      	movs	r3, #16
  htim11.Instance = TIM11;
 8003d4e:	4820      	ldr	r0, [pc, #128]	; (8003dd0 <MX_TIM11_Init+0x84>)
  htim11.Init.Prescaler = 16;
 8003d50:	4920      	ldr	r1, [pc, #128]	; (8003dd4 <MX_TIM11_Init+0x88>)
{
 8003d52:	b500      	push	{lr}
  htim11.Init.Period = 2000;
 8003d54:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  htim11.Init.Prescaler = 16;
 8003d58:	e880 000a 	stmia.w	r0, {r1, r3}
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d5c:	2300      	movs	r3, #0
{
 8003d5e:	b08b      	sub	sp, #44	; 0x2c
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d60:	6083      	str	r3, [r0, #8]
  htim11.Init.Period = 2000;
 8003d62:	60c2      	str	r2, [r0, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d64:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003d66:	f7fe f92b 	bl	8001fc0 <HAL_TIM_Base_Init>
 8003d6a:	b120      	cbz	r0, 8003d76 <MX_TIM11_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 8003d6c:	f44f 7193 	mov.w	r1, #294	; 0x126
 8003d70:	4819      	ldr	r0, [pc, #100]	; (8003dd8 <MX_TIM11_Init+0x8c>)
 8003d72:	f7ff fc2f 	bl	80035d4 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d7a:	a90a      	add	r1, sp, #40	; 0x28
 8003d7c:	f841 3d24 	str.w	r3, [r1, #-36]!
  if (HAL_TIM_ConfigClockSource(&htim11, &sClockSourceConfig) != HAL_OK)
 8003d80:	4813      	ldr	r0, [pc, #76]	; (8003dd0 <MX_TIM11_Init+0x84>)
 8003d82:	f7fe fb02 	bl	800238a <HAL_TIM_ConfigClockSource>
 8003d86:	b120      	cbz	r0, 8003d92 <MX_TIM11_Init+0x46>
    _Error_Handler(__FILE__, __LINE__);
 8003d88:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003d8c:	4812      	ldr	r0, [pc, #72]	; (8003dd8 <MX_TIM11_Init+0x8c>)
 8003d8e:	f7ff fc21 	bl	80035d4 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8003d92:	480f      	ldr	r0, [pc, #60]	; (8003dd0 <MX_TIM11_Init+0x84>)
 8003d94:	f7fe f93a 	bl	800200c <HAL_TIM_PWM_Init>
 8003d98:	b120      	cbz	r0, 8003da4 <MX_TIM11_Init+0x58>
    _Error_Handler(__FILE__, __LINE__);
 8003d9a:	f240 1131 	movw	r1, #305	; 0x131
 8003d9e:	480e      	ldr	r0, [pc, #56]	; (8003dd8 <MX_TIM11_Init+0x8c>)
 8003da0:	f7ff fc18 	bl	80035d4 <_Error_Handler>
  sConfigOC.Pulse = 0;
 8003da4:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003da6:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003da8:	a905      	add	r1, sp, #20
 8003daa:	4809      	ldr	r0, [pc, #36]	; (8003dd0 <MX_TIM11_Init+0x84>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dac:	9305      	str	r3, [sp, #20]
  sConfigOC.Pulse = 0;
 8003dae:	9206      	str	r2, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003db0:	9207      	str	r2, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003db2:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003db4:	f7fe fa61 	bl	800227a <HAL_TIM_PWM_ConfigChannel>
 8003db8:	b120      	cbz	r0, 8003dc4 <MX_TIM11_Init+0x78>
    _Error_Handler(__FILE__, __LINE__);
 8003dba:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8003dbe:	4806      	ldr	r0, [pc, #24]	; (8003dd8 <MX_TIM11_Init+0x8c>)
 8003dc0:	f7ff fc08 	bl	80035d4 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim11);
 8003dc4:	4802      	ldr	r0, [pc, #8]	; (8003dd0 <MX_TIM11_Init+0x84>)
 8003dc6:	f7ff feff 	bl	8003bc8 <HAL_TIM_MspPostInit>
}
 8003dca:	b00b      	add	sp, #44	; 0x2c
 8003dcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8003dd0:	200003d8 	.word	0x200003d8
 8003dd4:	40011000 	.word	0x40011000
 8003dd8:	08006527 	.word	0x08006527

08003ddc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003ddc:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
 8003dde:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart1.Instance = USART1;
 8003de2:	480b      	ldr	r0, [pc, #44]	; (8003e10 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 9600;
 8003de4:	4b0b      	ldr	r3, [pc, #44]	; (8003e14 <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003de6:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 9600;
 8003de8:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003dec:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003dee:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003df0:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003df2:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003df4:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003df6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003df8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dfa:	f7fe fd7d 	bl	80028f8 <HAL_UART_Init>
 8003dfe:	b128      	cbz	r0, 8003e0c <MX_USART1_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8003e00:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8003e04:	2142      	movs	r1, #66	; 0x42
 8003e06:	4804      	ldr	r0, [pc, #16]	; (8003e18 <MX_USART1_UART_Init+0x3c>)
 8003e08:	f7ff bbe4 	b.w	80035d4 <_Error_Handler>
 8003e0c:	bd08      	pop	{r3, pc}
 8003e0e:	bf00      	nop
 8003e10:	200004b8 	.word	0x200004b8
 8003e14:	40013800 	.word	0x40013800
 8003e18:	08006534 	.word	0x08006534

08003e1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003e1c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8003e1e:	6802      	ldr	r2, [r0, #0]
 8003e20:	4b13      	ldr	r3, [pc, #76]	; (8003e70 <HAL_UART_MspInit+0x54>)
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d120      	bne.n	8003e68 <HAL_UART_MspInit+0x4c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e26:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003e2a:	6a1a      	ldr	r2, [r3, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e2c:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e32:	621a      	str	r2, [r3, #32]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e36:	480f      	ldr	r0, [pc, #60]	; (8003e74 <HAL_UART_MspInit+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e40:	23c0      	movs	r3, #192	; 0xc0
 8003e42:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e44:	2302      	movs	r3, #2
 8003e46:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e50:	2307      	movs	r3, #7
 8003e52:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e54:	f7fd fa48 	bl	80012e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2025      	movs	r0, #37	; 0x25
 8003e5c:	4611      	mov	r1, r2
 8003e5e:	f7fd f9db 	bl	8001218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003e62:	2025      	movs	r0, #37	; 0x25
 8003e64:	f7fd fa0c 	bl	8001280 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003e68:	b007      	add	sp, #28
 8003e6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e6e:	bf00      	nop
 8003e70:	40013800 	.word	0x40013800
 8003e74:	40020400 	.word	0x40020400

08003e78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003e78:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003e7a:	e003      	b.n	8003e84 <LoopCopyDataInit>

08003e7c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003e7e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003e80:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003e82:	3104      	adds	r1, #4

08003e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003e84:	480a      	ldr	r0, [pc, #40]	; (8003eb0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003e86:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003e88:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003e8a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003e8c:	d3f6      	bcc.n	8003e7c <CopyDataInit>
  ldr r2, =_sbss
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	; (8003eb8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003e90:	e002      	b.n	8003e98 <LoopFillZerobss>

08003e92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003e92:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003e94:	f842 3b04 	str.w	r3, [r2], #4

08003e98 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003e98:	4b08      	ldr	r3, [pc, #32]	; (8003ebc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003e9a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003e9c:	d3f9      	bcc.n	8003e92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003e9e:	f7ff fce1 	bl	8003864 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ea2:	f000 f815 	bl	8003ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ea6:	f7ff fb6d 	bl	8003584 <main>
  bx lr
 8003eaa:	4770      	bx	lr
  ldr r3, =_sidata
 8003eac:	080067e8 	.word	0x080067e8
  ldr r0, =_sdata
 8003eb0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003eb4:	200001d4 	.word	0x200001d4
  ldr r2, =_sbss
 8003eb8:	200001d8 	.word	0x200001d8
  ldr r3, = _ebss
 8003ebc:	200004fc 	.word	0x200004fc

08003ec0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ec0:	e7fe      	b.n	8003ec0 <ADC1_IRQHandler>

08003ec2 <atof>:
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	f000 be88 	b.w	8004bd8 <strtod>

08003ec8 <atoi>:
 8003ec8:	220a      	movs	r2, #10
 8003eca:	2100      	movs	r1, #0
 8003ecc:	f000 bf6a 	b.w	8004da4 <strtol>

08003ed0 <__libc_init_array>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	2500      	movs	r5, #0
 8003ed4:	4e0c      	ldr	r6, [pc, #48]	; (8003f08 <__libc_init_array+0x38>)
 8003ed6:	4c0d      	ldr	r4, [pc, #52]	; (8003f0c <__libc_init_array+0x3c>)
 8003ed8:	1ba4      	subs	r4, r4, r6
 8003eda:	10a4      	asrs	r4, r4, #2
 8003edc:	42a5      	cmp	r5, r4
 8003ede:	d109      	bne.n	8003ef4 <__libc_init_array+0x24>
 8003ee0:	f002 faca 	bl	8006478 <_init>
 8003ee4:	2500      	movs	r5, #0
 8003ee6:	4e0a      	ldr	r6, [pc, #40]	; (8003f10 <__libc_init_array+0x40>)
 8003ee8:	4c0a      	ldr	r4, [pc, #40]	; (8003f14 <__libc_init_array+0x44>)
 8003eea:	1ba4      	subs	r4, r4, r6
 8003eec:	10a4      	asrs	r4, r4, #2
 8003eee:	42a5      	cmp	r5, r4
 8003ef0:	d105      	bne.n	8003efe <__libc_init_array+0x2e>
 8003ef2:	bd70      	pop	{r4, r5, r6, pc}
 8003ef4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ef8:	4798      	blx	r3
 8003efa:	3501      	adds	r5, #1
 8003efc:	e7ee      	b.n	8003edc <__libc_init_array+0xc>
 8003efe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f02:	4798      	blx	r3
 8003f04:	3501      	adds	r5, #1
 8003f06:	e7f2      	b.n	8003eee <__libc_init_array+0x1e>
 8003f08:	080067e0 	.word	0x080067e0
 8003f0c:	080067e0 	.word	0x080067e0
 8003f10:	080067e0 	.word	0x080067e0
 8003f14:	080067e4 	.word	0x080067e4

08003f18 <memset>:
 8003f18:	4603      	mov	r3, r0
 8003f1a:	4402      	add	r2, r0
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d100      	bne.n	8003f22 <memset+0xa>
 8003f20:	4770      	bx	lr
 8003f22:	f803 1b01 	strb.w	r1, [r3], #1
 8003f26:	e7f9      	b.n	8003f1c <memset+0x4>

08003f28 <siprintf>:
 8003f28:	b40e      	push	{r1, r2, r3}
 8003f2a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003f2e:	b500      	push	{lr}
 8003f30:	b09c      	sub	sp, #112	; 0x70
 8003f32:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003f36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f3a:	9104      	str	r1, [sp, #16]
 8003f3c:	9107      	str	r1, [sp, #28]
 8003f3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003f42:	ab1d      	add	r3, sp, #116	; 0x74
 8003f44:	9002      	str	r0, [sp, #8]
 8003f46:	9006      	str	r0, [sp, #24]
 8003f48:	4808      	ldr	r0, [pc, #32]	; (8003f6c <siprintf+0x44>)
 8003f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f4e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003f52:	6800      	ldr	r0, [r0, #0]
 8003f54:	a902      	add	r1, sp, #8
 8003f56:	9301      	str	r3, [sp, #4]
 8003f58:	f001 ff7e 	bl	8005e58 <_svfiprintf_r>
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	9b02      	ldr	r3, [sp, #8]
 8003f60:	701a      	strb	r2, [r3, #0]
 8003f62:	b01c      	add	sp, #112	; 0x70
 8003f64:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f68:	b003      	add	sp, #12
 8003f6a:	4770      	bx	lr
 8003f6c:	20000004 	.word	0x20000004

08003f70 <strcpy>:
 8003f70:	4603      	mov	r3, r0
 8003f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f76:	f803 2b01 	strb.w	r2, [r3], #1
 8003f7a:	2a00      	cmp	r2, #0
 8003f7c:	d1f9      	bne.n	8003f72 <strcpy+0x2>
 8003f7e:	4770      	bx	lr

08003f80 <strncmp>:
 8003f80:	b510      	push	{r4, lr}
 8003f82:	b16a      	cbz	r2, 8003fa0 <strncmp+0x20>
 8003f84:	3901      	subs	r1, #1
 8003f86:	1884      	adds	r4, r0, r2
 8003f88:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003f8c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d103      	bne.n	8003f9c <strncmp+0x1c>
 8003f94:	42a0      	cmp	r0, r4
 8003f96:	d001      	beq.n	8003f9c <strncmp+0x1c>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f5      	bne.n	8003f88 <strncmp+0x8>
 8003f9c:	1a98      	subs	r0, r3, r2
 8003f9e:	bd10      	pop	{r4, pc}
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	bd10      	pop	{r4, pc}

08003fa4 <sulp>:
 8003fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fa8:	460f      	mov	r7, r1
 8003faa:	4690      	mov	r8, r2
 8003fac:	f001 fd18 	bl	80059e0 <__ulp>
 8003fb0:	4604      	mov	r4, r0
 8003fb2:	460d      	mov	r5, r1
 8003fb4:	f1b8 0f00 	cmp.w	r8, #0
 8003fb8:	d011      	beq.n	8003fde <sulp+0x3a>
 8003fba:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003fbe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	dd0b      	ble.n	8003fde <sulp+0x3a>
 8003fc6:	2400      	movs	r4, #0
 8003fc8:	051b      	lsls	r3, r3, #20
 8003fca:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003fce:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003fd2:	4622      	mov	r2, r4
 8003fd4:	462b      	mov	r3, r5
 8003fd6:	f7fc fa93 	bl	8000500 <__aeabi_dmul>
 8003fda:	4604      	mov	r4, r0
 8003fdc:	460d      	mov	r5, r1
 8003fde:	4620      	mov	r0, r4
 8003fe0:	4629      	mov	r1, r5
 8003fe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003fe8 <_strtod_l>:
 8003fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fec:	4699      	mov	r9, r3
 8003fee:	2300      	movs	r3, #0
 8003ff0:	b09f      	sub	sp, #124	; 0x7c
 8003ff2:	4680      	mov	r8, r0
 8003ff4:	4648      	mov	r0, r9
 8003ff6:	460c      	mov	r4, r1
 8003ff8:	9215      	str	r2, [sp, #84]	; 0x54
 8003ffa:	931a      	str	r3, [sp, #104]	; 0x68
 8003ffc:	f001 fa09 	bl	8005412 <__localeconv_l>
 8004000:	4607      	mov	r7, r0
 8004002:	6800      	ldr	r0, [r0, #0]
 8004004:	f7fc f8bc 	bl	8000180 <strlen>
 8004008:	f04f 0a00 	mov.w	sl, #0
 800400c:	4605      	mov	r5, r0
 800400e:	f04f 0b00 	mov.w	fp, #0
 8004012:	9419      	str	r4, [sp, #100]	; 0x64
 8004014:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004016:	781a      	ldrb	r2, [r3, #0]
 8004018:	2a0d      	cmp	r2, #13
 800401a:	d833      	bhi.n	8004084 <_strtod_l+0x9c>
 800401c:	2a09      	cmp	r2, #9
 800401e:	d237      	bcs.n	8004090 <_strtod_l+0xa8>
 8004020:	2a00      	cmp	r2, #0
 8004022:	d03f      	beq.n	80040a4 <_strtod_l+0xbc>
 8004024:	2300      	movs	r3, #0
 8004026:	9309      	str	r3, [sp, #36]	; 0x24
 8004028:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800402a:	7833      	ldrb	r3, [r6, #0]
 800402c:	2b30      	cmp	r3, #48	; 0x30
 800402e:	f040 8101 	bne.w	8004234 <_strtod_l+0x24c>
 8004032:	7873      	ldrb	r3, [r6, #1]
 8004034:	2b58      	cmp	r3, #88	; 0x58
 8004036:	d001      	beq.n	800403c <_strtod_l+0x54>
 8004038:	2b78      	cmp	r3, #120	; 0x78
 800403a:	d16b      	bne.n	8004114 <_strtod_l+0x12c>
 800403c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800403e:	f8cd 9008 	str.w	r9, [sp, #8]
 8004042:	9301      	str	r3, [sp, #4]
 8004044:	ab1a      	add	r3, sp, #104	; 0x68
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	4aaa      	ldr	r2, [pc, #680]	; (80042f4 <_strtod_l+0x30c>)
 800404a:	ab1b      	add	r3, sp, #108	; 0x6c
 800404c:	a919      	add	r1, sp, #100	; 0x64
 800404e:	4640      	mov	r0, r8
 8004050:	f000 ff08 	bl	8004e64 <__gethex>
 8004054:	f010 0407 	ands.w	r4, r0, #7
 8004058:	4605      	mov	r5, r0
 800405a:	d005      	beq.n	8004068 <_strtod_l+0x80>
 800405c:	2c06      	cmp	r4, #6
 800405e:	d12b      	bne.n	80040b8 <_strtod_l+0xd0>
 8004060:	2300      	movs	r3, #0
 8004062:	3601      	adds	r6, #1
 8004064:	9619      	str	r6, [sp, #100]	; 0x64
 8004066:	9309      	str	r3, [sp, #36]	; 0x24
 8004068:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800406a:	2b00      	cmp	r3, #0
 800406c:	f040 859d 	bne.w	8004baa <_strtod_l+0xbc2>
 8004070:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004072:	b1e3      	cbz	r3, 80040ae <_strtod_l+0xc6>
 8004074:	4652      	mov	r2, sl
 8004076:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800407a:	4610      	mov	r0, r2
 800407c:	4619      	mov	r1, r3
 800407e:	b01f      	add	sp, #124	; 0x7c
 8004080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004084:	2a2b      	cmp	r2, #43	; 0x2b
 8004086:	d006      	beq.n	8004096 <_strtod_l+0xae>
 8004088:	2a2d      	cmp	r2, #45	; 0x2d
 800408a:	d013      	beq.n	80040b4 <_strtod_l+0xcc>
 800408c:	2a20      	cmp	r2, #32
 800408e:	d1c9      	bne.n	8004024 <_strtod_l+0x3c>
 8004090:	3301      	adds	r3, #1
 8004092:	9319      	str	r3, [sp, #100]	; 0x64
 8004094:	e7be      	b.n	8004014 <_strtod_l+0x2c>
 8004096:	2200      	movs	r2, #0
 8004098:	9209      	str	r2, [sp, #36]	; 0x24
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	9219      	str	r2, [sp, #100]	; 0x64
 800409e:	785b      	ldrb	r3, [r3, #1]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1c1      	bne.n	8004028 <_strtod_l+0x40>
 80040a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80040a6:	9419      	str	r4, [sp, #100]	; 0x64
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f040 857c 	bne.w	8004ba6 <_strtod_l+0xbbe>
 80040ae:	4652      	mov	r2, sl
 80040b0:	465b      	mov	r3, fp
 80040b2:	e7e2      	b.n	800407a <_strtod_l+0x92>
 80040b4:	2201      	movs	r2, #1
 80040b6:	e7ef      	b.n	8004098 <_strtod_l+0xb0>
 80040b8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80040ba:	b13a      	cbz	r2, 80040cc <_strtod_l+0xe4>
 80040bc:	2135      	movs	r1, #53	; 0x35
 80040be:	a81c      	add	r0, sp, #112	; 0x70
 80040c0:	f001 fd7b 	bl	8005bba <__copybits>
 80040c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80040c6:	4640      	mov	r0, r8
 80040c8:	f001 f9ff 	bl	80054ca <_Bfree>
 80040cc:	3c01      	subs	r4, #1
 80040ce:	2c04      	cmp	r4, #4
 80040d0:	d808      	bhi.n	80040e4 <_strtod_l+0xfc>
 80040d2:	e8df f004 	tbb	[pc, r4]
 80040d6:	030c      	.short	0x030c
 80040d8:	1a17      	.short	0x1a17
 80040da:	0c          	.byte	0x0c
 80040db:	00          	.byte	0x00
 80040dc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80040e0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80040e4:	0729      	lsls	r1, r5, #28
 80040e6:	d5bf      	bpl.n	8004068 <_strtod_l+0x80>
 80040e8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80040ec:	e7bc      	b.n	8004068 <_strtod_l+0x80>
 80040ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80040f0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80040f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80040f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80040fa:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80040fe:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004102:	e7ef      	b.n	80040e4 <_strtod_l+0xfc>
 8004104:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8004300 <_strtod_l+0x318>
 8004108:	e7ec      	b.n	80040e4 <_strtod_l+0xfc>
 800410a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800410e:	f04f 3aff 	mov.w	sl, #4294967295
 8004112:	e7e7      	b.n	80040e4 <_strtod_l+0xfc>
 8004114:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004116:	1c5a      	adds	r2, r3, #1
 8004118:	9219      	str	r2, [sp, #100]	; 0x64
 800411a:	785b      	ldrb	r3, [r3, #1]
 800411c:	2b30      	cmp	r3, #48	; 0x30
 800411e:	d0f9      	beq.n	8004114 <_strtod_l+0x12c>
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0a1      	beq.n	8004068 <_strtod_l+0x80>
 8004124:	2301      	movs	r3, #1
 8004126:	9308      	str	r3, [sp, #32]
 8004128:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800412a:	220a      	movs	r2, #10
 800412c:	930a      	str	r3, [sp, #40]	; 0x28
 800412e:	2300      	movs	r3, #0
 8004130:	9305      	str	r3, [sp, #20]
 8004132:	9306      	str	r3, [sp, #24]
 8004134:	9304      	str	r3, [sp, #16]
 8004136:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004138:	7806      	ldrb	r6, [r0, #0]
 800413a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800413e:	b2d9      	uxtb	r1, r3
 8004140:	2909      	cmp	r1, #9
 8004142:	d979      	bls.n	8004238 <_strtod_l+0x250>
 8004144:	462a      	mov	r2, r5
 8004146:	6839      	ldr	r1, [r7, #0]
 8004148:	f7ff ff1a 	bl	8003f80 <strncmp>
 800414c:	2800      	cmp	r0, #0
 800414e:	f000 8085 	beq.w	800425c <_strtod_l+0x274>
 8004152:	2000      	movs	r0, #0
 8004154:	4633      	mov	r3, r6
 8004156:	4602      	mov	r2, r0
 8004158:	4601      	mov	r1, r0
 800415a:	9d04      	ldr	r5, [sp, #16]
 800415c:	2b65      	cmp	r3, #101	; 0x65
 800415e:	d002      	beq.n	8004166 <_strtod_l+0x17e>
 8004160:	2b45      	cmp	r3, #69	; 0x45
 8004162:	f040 80ef 	bne.w	8004344 <_strtod_l+0x35c>
 8004166:	b925      	cbnz	r5, 8004172 <_strtod_l+0x18a>
 8004168:	b910      	cbnz	r0, 8004170 <_strtod_l+0x188>
 800416a:	9b08      	ldr	r3, [sp, #32]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d099      	beq.n	80040a4 <_strtod_l+0xbc>
 8004170:	2500      	movs	r5, #0
 8004172:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8004174:	1c63      	adds	r3, r4, #1
 8004176:	9319      	str	r3, [sp, #100]	; 0x64
 8004178:	7863      	ldrb	r3, [r4, #1]
 800417a:	2b2b      	cmp	r3, #43	; 0x2b
 800417c:	f000 80cf 	beq.w	800431e <_strtod_l+0x336>
 8004180:	2b2d      	cmp	r3, #45	; 0x2d
 8004182:	f000 80d2 	beq.w	800432a <_strtod_l+0x342>
 8004186:	2600      	movs	r6, #0
 8004188:	9607      	str	r6, [sp, #28]
 800418a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800418e:	2e09      	cmp	r6, #9
 8004190:	f200 80d7 	bhi.w	8004342 <_strtod_l+0x35a>
 8004194:	2b30      	cmp	r3, #48	; 0x30
 8004196:	f000 80ca 	beq.w	800432e <_strtod_l+0x346>
 800419a:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800419e:	2e08      	cmp	r6, #8
 80041a0:	f200 80d0 	bhi.w	8004344 <_strtod_l+0x35c>
 80041a4:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80041a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041aa:	f04f 0c0a 	mov.w	ip, #10
 80041ae:	461f      	mov	r7, r3
 80041b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041b2:	1c5e      	adds	r6, r3, #1
 80041b4:	9619      	str	r6, [sp, #100]	; 0x64
 80041b6:	785b      	ldrb	r3, [r3, #1]
 80041b8:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 80041bc:	f1b9 0f09 	cmp.w	r9, #9
 80041c0:	f240 80ba 	bls.w	8004338 <_strtod_l+0x350>
 80041c4:	1bf6      	subs	r6, r6, r7
 80041c6:	2e08      	cmp	r6, #8
 80041c8:	f644 691f 	movw	r9, #19999	; 0x4e1f
 80041cc:	dc02      	bgt.n	80041d4 <_strtod_l+0x1ec>
 80041ce:	45f1      	cmp	r9, lr
 80041d0:	bfa8      	it	ge
 80041d2:	46f1      	movge	r9, lr
 80041d4:	9e07      	ldr	r6, [sp, #28]
 80041d6:	b10e      	cbz	r6, 80041dc <_strtod_l+0x1f4>
 80041d8:	f1c9 0900 	rsb	r9, r9, #0
 80041dc:	2d00      	cmp	r5, #0
 80041de:	f040 80d7 	bne.w	8004390 <_strtod_l+0x3a8>
 80041e2:	2800      	cmp	r0, #0
 80041e4:	f47f af40 	bne.w	8004068 <_strtod_l+0x80>
 80041e8:	9a08      	ldr	r2, [sp, #32]
 80041ea:	2a00      	cmp	r2, #0
 80041ec:	f47f af3c 	bne.w	8004068 <_strtod_l+0x80>
 80041f0:	2900      	cmp	r1, #0
 80041f2:	f47f af57 	bne.w	80040a4 <_strtod_l+0xbc>
 80041f6:	2b4e      	cmp	r3, #78	; 0x4e
 80041f8:	f000 80ad 	beq.w	8004356 <_strtod_l+0x36e>
 80041fc:	f300 80a5 	bgt.w	800434a <_strtod_l+0x362>
 8004200:	2b49      	cmp	r3, #73	; 0x49
 8004202:	f47f af4f 	bne.w	80040a4 <_strtod_l+0xbc>
 8004206:	493c      	ldr	r1, [pc, #240]	; (80042f8 <_strtod_l+0x310>)
 8004208:	a819      	add	r0, sp, #100	; 0x64
 800420a:	f001 f85c 	bl	80052c6 <__match>
 800420e:	2800      	cmp	r0, #0
 8004210:	f43f af48 	beq.w	80040a4 <_strtod_l+0xbc>
 8004214:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004216:	4939      	ldr	r1, [pc, #228]	; (80042fc <_strtod_l+0x314>)
 8004218:	3b01      	subs	r3, #1
 800421a:	a819      	add	r0, sp, #100	; 0x64
 800421c:	9319      	str	r3, [sp, #100]	; 0x64
 800421e:	f001 f852 	bl	80052c6 <__match>
 8004222:	b910      	cbnz	r0, 800422a <_strtod_l+0x242>
 8004224:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004226:	3301      	adds	r3, #1
 8004228:	9319      	str	r3, [sp, #100]	; 0x64
 800422a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8004300 <_strtod_l+0x318>
 800422e:	f04f 0a00 	mov.w	sl, #0
 8004232:	e719      	b.n	8004068 <_strtod_l+0x80>
 8004234:	2300      	movs	r3, #0
 8004236:	e776      	b.n	8004126 <_strtod_l+0x13e>
 8004238:	9904      	ldr	r1, [sp, #16]
 800423a:	3001      	adds	r0, #1
 800423c:	2908      	cmp	r1, #8
 800423e:	bfd5      	itete	le
 8004240:	9906      	ldrle	r1, [sp, #24]
 8004242:	9905      	ldrgt	r1, [sp, #20]
 8004244:	fb02 3301 	mlale	r3, r2, r1, r3
 8004248:	fb02 3301 	mlagt	r3, r2, r1, r3
 800424c:	bfd4      	ite	le
 800424e:	9306      	strle	r3, [sp, #24]
 8004250:	9305      	strgt	r3, [sp, #20]
 8004252:	9b04      	ldr	r3, [sp, #16]
 8004254:	9019      	str	r0, [sp, #100]	; 0x64
 8004256:	3301      	adds	r3, #1
 8004258:	9304      	str	r3, [sp, #16]
 800425a:	e76c      	b.n	8004136 <_strtod_l+0x14e>
 800425c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800425e:	195a      	adds	r2, r3, r5
 8004260:	9219      	str	r2, [sp, #100]	; 0x64
 8004262:	9a04      	ldr	r2, [sp, #16]
 8004264:	5d5b      	ldrb	r3, [r3, r5]
 8004266:	2a00      	cmp	r2, #0
 8004268:	d154      	bne.n	8004314 <_strtod_l+0x32c>
 800426a:	4610      	mov	r0, r2
 800426c:	2b30      	cmp	r3, #48	; 0x30
 800426e:	d02a      	beq.n	80042c6 <_strtod_l+0x2de>
 8004270:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004274:	2a08      	cmp	r2, #8
 8004276:	f200 849d 	bhi.w	8004bb4 <_strtod_l+0xbcc>
 800427a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800427c:	920a      	str	r2, [sp, #40]	; 0x28
 800427e:	4602      	mov	r2, r0
 8004280:	2000      	movs	r0, #0
 8004282:	4605      	mov	r5, r0
 8004284:	3b30      	subs	r3, #48	; 0x30
 8004286:	f100 0101 	add.w	r1, r0, #1
 800428a:	d011      	beq.n	80042b0 <_strtod_l+0x2c8>
 800428c:	440a      	add	r2, r1
 800428e:	260a      	movs	r6, #10
 8004290:	4629      	mov	r1, r5
 8004292:	eb00 0c05 	add.w	ip, r0, r5
 8004296:	4561      	cmp	r1, ip
 8004298:	d11b      	bne.n	80042d2 <_strtod_l+0x2ea>
 800429a:	4428      	add	r0, r5
 800429c:	2808      	cmp	r0, #8
 800429e:	f100 0501 	add.w	r5, r0, #1
 80042a2:	dc2f      	bgt.n	8004304 <_strtod_l+0x31c>
 80042a4:	210a      	movs	r1, #10
 80042a6:	9806      	ldr	r0, [sp, #24]
 80042a8:	fb01 3300 	mla	r3, r1, r0, r3
 80042ac:	9306      	str	r3, [sp, #24]
 80042ae:	2100      	movs	r1, #0
 80042b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042b2:	1c58      	adds	r0, r3, #1
 80042b4:	9019      	str	r0, [sp, #100]	; 0x64
 80042b6:	4608      	mov	r0, r1
 80042b8:	785b      	ldrb	r3, [r3, #1]
 80042ba:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80042be:	2909      	cmp	r1, #9
 80042c0:	d9e0      	bls.n	8004284 <_strtod_l+0x29c>
 80042c2:	2101      	movs	r1, #1
 80042c4:	e74a      	b.n	800415c <_strtod_l+0x174>
 80042c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042c8:	3001      	adds	r0, #1
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	9219      	str	r2, [sp, #100]	; 0x64
 80042ce:	785b      	ldrb	r3, [r3, #1]
 80042d0:	e7cc      	b.n	800426c <_strtod_l+0x284>
 80042d2:	3101      	adds	r1, #1
 80042d4:	f101 3eff 	add.w	lr, r1, #4294967295
 80042d8:	f1be 0f08 	cmp.w	lr, #8
 80042dc:	dc03      	bgt.n	80042e6 <_strtod_l+0x2fe>
 80042de:	9f06      	ldr	r7, [sp, #24]
 80042e0:	4377      	muls	r7, r6
 80042e2:	9706      	str	r7, [sp, #24]
 80042e4:	e7d7      	b.n	8004296 <_strtod_l+0x2ae>
 80042e6:	2910      	cmp	r1, #16
 80042e8:	bfde      	ittt	le
 80042ea:	9f05      	ldrle	r7, [sp, #20]
 80042ec:	4377      	mulle	r7, r6
 80042ee:	9705      	strle	r7, [sp, #20]
 80042f0:	e7d1      	b.n	8004296 <_strtod_l+0x2ae>
 80042f2:	bf00      	nop
 80042f4:	08006550 	.word	0x08006550
 80042f8:	08006543 	.word	0x08006543
 80042fc:	08006546 	.word	0x08006546
 8004300:	7ff00000 	.word	0x7ff00000
 8004304:	2d10      	cmp	r5, #16
 8004306:	bfdf      	itttt	le
 8004308:	210a      	movle	r1, #10
 800430a:	9805      	ldrle	r0, [sp, #20]
 800430c:	fb01 3300 	mlale	r3, r1, r0, r3
 8004310:	9305      	strle	r3, [sp, #20]
 8004312:	e7cc      	b.n	80042ae <_strtod_l+0x2c6>
 8004314:	4602      	mov	r2, r0
 8004316:	9d04      	ldr	r5, [sp, #16]
 8004318:	e7cf      	b.n	80042ba <_strtod_l+0x2d2>
 800431a:	2101      	movs	r1, #1
 800431c:	e724      	b.n	8004168 <_strtod_l+0x180>
 800431e:	2300      	movs	r3, #0
 8004320:	9307      	str	r3, [sp, #28]
 8004322:	1ca3      	adds	r3, r4, #2
 8004324:	9319      	str	r3, [sp, #100]	; 0x64
 8004326:	78a3      	ldrb	r3, [r4, #2]
 8004328:	e72f      	b.n	800418a <_strtod_l+0x1a2>
 800432a:	2301      	movs	r3, #1
 800432c:	e7f8      	b.n	8004320 <_strtod_l+0x338>
 800432e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004330:	1c5e      	adds	r6, r3, #1
 8004332:	9619      	str	r6, [sp, #100]	; 0x64
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	e72d      	b.n	8004194 <_strtod_l+0x1ac>
 8004338:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800433c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004340:	e736      	b.n	80041b0 <_strtod_l+0x1c8>
 8004342:	9419      	str	r4, [sp, #100]	; 0x64
 8004344:	f04f 0900 	mov.w	r9, #0
 8004348:	e748      	b.n	80041dc <_strtod_l+0x1f4>
 800434a:	2b69      	cmp	r3, #105	; 0x69
 800434c:	f43f af5b 	beq.w	8004206 <_strtod_l+0x21e>
 8004350:	2b6e      	cmp	r3, #110	; 0x6e
 8004352:	f47f aea7 	bne.w	80040a4 <_strtod_l+0xbc>
 8004356:	498c      	ldr	r1, [pc, #560]	; (8004588 <_strtod_l+0x5a0>)
 8004358:	a819      	add	r0, sp, #100	; 0x64
 800435a:	f000 ffb4 	bl	80052c6 <__match>
 800435e:	2800      	cmp	r0, #0
 8004360:	f43f aea0 	beq.w	80040a4 <_strtod_l+0xbc>
 8004364:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	2b28      	cmp	r3, #40	; 0x28
 800436a:	d10e      	bne.n	800438a <_strtod_l+0x3a2>
 800436c:	aa1c      	add	r2, sp, #112	; 0x70
 800436e:	4987      	ldr	r1, [pc, #540]	; (800458c <_strtod_l+0x5a4>)
 8004370:	a819      	add	r0, sp, #100	; 0x64
 8004372:	f000 ffbb 	bl	80052ec <__hexnan>
 8004376:	2805      	cmp	r0, #5
 8004378:	d107      	bne.n	800438a <_strtod_l+0x3a2>
 800437a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800437c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004380:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004384:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004388:	e66e      	b.n	8004068 <_strtod_l+0x80>
 800438a:	f8df b210 	ldr.w	fp, [pc, #528]	; 800459c <_strtod_l+0x5b4>
 800438e:	e74e      	b.n	800422e <_strtod_l+0x246>
 8004390:	9b04      	ldr	r3, [sp, #16]
 8004392:	462c      	mov	r4, r5
 8004394:	2b00      	cmp	r3, #0
 8004396:	bf08      	it	eq
 8004398:	462b      	moveq	r3, r5
 800439a:	2d10      	cmp	r5, #16
 800439c:	bfa8      	it	ge
 800439e:	2410      	movge	r4, #16
 80043a0:	9806      	ldr	r0, [sp, #24]
 80043a2:	eba9 0902 	sub.w	r9, r9, r2
 80043a6:	9304      	str	r3, [sp, #16]
 80043a8:	f7fc f834 	bl	8000414 <__aeabi_ui2d>
 80043ac:	2c09      	cmp	r4, #9
 80043ae:	4682      	mov	sl, r0
 80043b0:	468b      	mov	fp, r1
 80043b2:	dd13      	ble.n	80043dc <_strtod_l+0x3f4>
 80043b4:	4b76      	ldr	r3, [pc, #472]	; (8004590 <_strtod_l+0x5a8>)
 80043b6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80043ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80043be:	f7fc f89f 	bl	8000500 <__aeabi_dmul>
 80043c2:	4606      	mov	r6, r0
 80043c4:	9805      	ldr	r0, [sp, #20]
 80043c6:	460f      	mov	r7, r1
 80043c8:	f7fc f824 	bl	8000414 <__aeabi_ui2d>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4630      	mov	r0, r6
 80043d2:	4639      	mov	r1, r7
 80043d4:	f7fb fee2 	bl	800019c <__adddf3>
 80043d8:	4682      	mov	sl, r0
 80043da:	468b      	mov	fp, r1
 80043dc:	2d0f      	cmp	r5, #15
 80043de:	dc36      	bgt.n	800444e <_strtod_l+0x466>
 80043e0:	f1b9 0f00 	cmp.w	r9, #0
 80043e4:	f43f ae40 	beq.w	8004068 <_strtod_l+0x80>
 80043e8:	dd24      	ble.n	8004434 <_strtod_l+0x44c>
 80043ea:	f1b9 0f16 	cmp.w	r9, #22
 80043ee:	dc0b      	bgt.n	8004408 <_strtod_l+0x420>
 80043f0:	4652      	mov	r2, sl
 80043f2:	465b      	mov	r3, fp
 80043f4:	4d66      	ldr	r5, [pc, #408]	; (8004590 <_strtod_l+0x5a8>)
 80043f6:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 80043fa:	e9d9 0100 	ldrd	r0, r1, [r9]
 80043fe:	f7fc f87f 	bl	8000500 <__aeabi_dmul>
 8004402:	4682      	mov	sl, r0
 8004404:	468b      	mov	fp, r1
 8004406:	e62f      	b.n	8004068 <_strtod_l+0x80>
 8004408:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800440c:	4599      	cmp	r9, r3
 800440e:	dc1e      	bgt.n	800444e <_strtod_l+0x466>
 8004410:	4c5f      	ldr	r4, [pc, #380]	; (8004590 <_strtod_l+0x5a8>)
 8004412:	f1c5 050f 	rsb	r5, r5, #15
 8004416:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800441a:	eba9 0505 	sub.w	r5, r9, r5
 800441e:	4652      	mov	r2, sl
 8004420:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004424:	465b      	mov	r3, fp
 8004426:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800442a:	f7fc f869 	bl	8000500 <__aeabi_dmul>
 800442e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004432:	e7e4      	b.n	80043fe <_strtod_l+0x416>
 8004434:	f119 0f16 	cmn.w	r9, #22
 8004438:	db09      	blt.n	800444e <_strtod_l+0x466>
 800443a:	4d55      	ldr	r5, [pc, #340]	; (8004590 <_strtod_l+0x5a8>)
 800443c:	4650      	mov	r0, sl
 800443e:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 8004442:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004446:	4659      	mov	r1, fp
 8004448:	f7fc f984 	bl	8000754 <__aeabi_ddiv>
 800444c:	e7d9      	b.n	8004402 <_strtod_l+0x41a>
 800444e:	1b2c      	subs	r4, r5, r4
 8004450:	444c      	add	r4, r9
 8004452:	2c00      	cmp	r4, #0
 8004454:	dd73      	ble.n	800453e <_strtod_l+0x556>
 8004456:	f014 030f 	ands.w	r3, r4, #15
 800445a:	d00a      	beq.n	8004472 <_strtod_l+0x48a>
 800445c:	494c      	ldr	r1, [pc, #304]	; (8004590 <_strtod_l+0x5a8>)
 800445e:	4652      	mov	r2, sl
 8004460:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004464:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004468:	465b      	mov	r3, fp
 800446a:	f7fc f849 	bl	8000500 <__aeabi_dmul>
 800446e:	4682      	mov	sl, r0
 8004470:	468b      	mov	fp, r1
 8004472:	f034 040f 	bics.w	r4, r4, #15
 8004476:	d054      	beq.n	8004522 <_strtod_l+0x53a>
 8004478:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800447c:	dd27      	ble.n	80044ce <_strtod_l+0x4e6>
 800447e:	f04f 0900 	mov.w	r9, #0
 8004482:	f8cd 9010 	str.w	r9, [sp, #16]
 8004486:	f8cd 901c 	str.w	r9, [sp, #28]
 800448a:	f8cd 9018 	str.w	r9, [sp, #24]
 800448e:	2322      	movs	r3, #34	; 0x22
 8004490:	f04f 0a00 	mov.w	sl, #0
 8004494:	f8df b108 	ldr.w	fp, [pc, #264]	; 80045a0 <_strtod_l+0x5b8>
 8004498:	f8c8 3000 	str.w	r3, [r8]
 800449c:	9b07      	ldr	r3, [sp, #28]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f43f ade2 	beq.w	8004068 <_strtod_l+0x80>
 80044a4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80044a6:	4640      	mov	r0, r8
 80044a8:	f001 f80f 	bl	80054ca <_Bfree>
 80044ac:	9906      	ldr	r1, [sp, #24]
 80044ae:	4640      	mov	r0, r8
 80044b0:	f001 f80b 	bl	80054ca <_Bfree>
 80044b4:	9904      	ldr	r1, [sp, #16]
 80044b6:	4640      	mov	r0, r8
 80044b8:	f001 f807 	bl	80054ca <_Bfree>
 80044bc:	9907      	ldr	r1, [sp, #28]
 80044be:	4640      	mov	r0, r8
 80044c0:	f001 f803 	bl	80054ca <_Bfree>
 80044c4:	4649      	mov	r1, r9
 80044c6:	4640      	mov	r0, r8
 80044c8:	f000 ffff 	bl	80054ca <_Bfree>
 80044cc:	e5cc      	b.n	8004068 <_strtod_l+0x80>
 80044ce:	2300      	movs	r3, #0
 80044d0:	4650      	mov	r0, sl
 80044d2:	4659      	mov	r1, fp
 80044d4:	461f      	mov	r7, r3
 80044d6:	4e2f      	ldr	r6, [pc, #188]	; (8004594 <_strtod_l+0x5ac>)
 80044d8:	1124      	asrs	r4, r4, #4
 80044da:	2c01      	cmp	r4, #1
 80044dc:	dc24      	bgt.n	8004528 <_strtod_l+0x540>
 80044de:	b10b      	cbz	r3, 80044e4 <_strtod_l+0x4fc>
 80044e0:	4682      	mov	sl, r0
 80044e2:	468b      	mov	fp, r1
 80044e4:	4b2b      	ldr	r3, [pc, #172]	; (8004594 <_strtod_l+0x5ac>)
 80044e6:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80044ea:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80044ee:	4652      	mov	r2, sl
 80044f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80044f4:	465b      	mov	r3, fp
 80044f6:	f7fc f803 	bl	8000500 <__aeabi_dmul>
 80044fa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80044fe:	468b      	mov	fp, r1
 8004500:	460a      	mov	r2, r1
 8004502:	0d1b      	lsrs	r3, r3, #20
 8004504:	4924      	ldr	r1, [pc, #144]	; (8004598 <_strtod_l+0x5b0>)
 8004506:	051b      	lsls	r3, r3, #20
 8004508:	428b      	cmp	r3, r1
 800450a:	4682      	mov	sl, r0
 800450c:	d8b7      	bhi.n	800447e <_strtod_l+0x496>
 800450e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004512:	428b      	cmp	r3, r1
 8004514:	bf86      	itte	hi
 8004516:	f04f 3aff 	movhi.w	sl, #4294967295
 800451a:	f8df b088 	ldrhi.w	fp, [pc, #136]	; 80045a4 <_strtod_l+0x5bc>
 800451e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004522:	2300      	movs	r3, #0
 8004524:	9305      	str	r3, [sp, #20]
 8004526:	e070      	b.n	800460a <_strtod_l+0x622>
 8004528:	07e2      	lsls	r2, r4, #31
 800452a:	d504      	bpl.n	8004536 <_strtod_l+0x54e>
 800452c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004530:	f7fb ffe6 	bl	8000500 <__aeabi_dmul>
 8004534:	2301      	movs	r3, #1
 8004536:	3701      	adds	r7, #1
 8004538:	1064      	asrs	r4, r4, #1
 800453a:	3608      	adds	r6, #8
 800453c:	e7cd      	b.n	80044da <_strtod_l+0x4f2>
 800453e:	d0f0      	beq.n	8004522 <_strtod_l+0x53a>
 8004540:	4264      	negs	r4, r4
 8004542:	f014 020f 	ands.w	r2, r4, #15
 8004546:	d00a      	beq.n	800455e <_strtod_l+0x576>
 8004548:	4b11      	ldr	r3, [pc, #68]	; (8004590 <_strtod_l+0x5a8>)
 800454a:	4650      	mov	r0, sl
 800454c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004550:	4659      	mov	r1, fp
 8004552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004556:	f7fc f8fd 	bl	8000754 <__aeabi_ddiv>
 800455a:	4682      	mov	sl, r0
 800455c:	468b      	mov	fp, r1
 800455e:	1124      	asrs	r4, r4, #4
 8004560:	d0df      	beq.n	8004522 <_strtod_l+0x53a>
 8004562:	2c1f      	cmp	r4, #31
 8004564:	dd20      	ble.n	80045a8 <_strtod_l+0x5c0>
 8004566:	f04f 0900 	mov.w	r9, #0
 800456a:	f8cd 9010 	str.w	r9, [sp, #16]
 800456e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004572:	f8cd 9018 	str.w	r9, [sp, #24]
 8004576:	2322      	movs	r3, #34	; 0x22
 8004578:	f04f 0a00 	mov.w	sl, #0
 800457c:	f04f 0b00 	mov.w	fp, #0
 8004580:	f8c8 3000 	str.w	r3, [r8]
 8004584:	e78a      	b.n	800449c <_strtod_l+0x4b4>
 8004586:	bf00      	nop
 8004588:	0800654c 	.word	0x0800654c
 800458c:	08006564 	.word	0x08006564
 8004590:	080065d8 	.word	0x080065d8
 8004594:	080065b0 	.word	0x080065b0
 8004598:	7ca00000 	.word	0x7ca00000
 800459c:	fff80000 	.word	0xfff80000
 80045a0:	7ff00000 	.word	0x7ff00000
 80045a4:	7fefffff 	.word	0x7fefffff
 80045a8:	f014 0310 	ands.w	r3, r4, #16
 80045ac:	bf18      	it	ne
 80045ae:	236a      	movne	r3, #106	; 0x6a
 80045b0:	4650      	mov	r0, sl
 80045b2:	9305      	str	r3, [sp, #20]
 80045b4:	4659      	mov	r1, fp
 80045b6:	2300      	movs	r3, #0
 80045b8:	4e9f      	ldr	r6, [pc, #636]	; (8004838 <_strtod_l+0x850>)
 80045ba:	2c00      	cmp	r4, #0
 80045bc:	f300 8109 	bgt.w	80047d2 <_strtod_l+0x7ea>
 80045c0:	b10b      	cbz	r3, 80045c6 <_strtod_l+0x5de>
 80045c2:	4682      	mov	sl, r0
 80045c4:	468b      	mov	fp, r1
 80045c6:	9b05      	ldr	r3, [sp, #20]
 80045c8:	b1bb      	cbz	r3, 80045fa <_strtod_l+0x612>
 80045ca:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80045ce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	4659      	mov	r1, fp
 80045d6:	dd10      	ble.n	80045fa <_strtod_l+0x612>
 80045d8:	2b1f      	cmp	r3, #31
 80045da:	f340 8104 	ble.w	80047e6 <_strtod_l+0x7fe>
 80045de:	2b34      	cmp	r3, #52	; 0x34
 80045e0:	bfd8      	it	le
 80045e2:	f04f 32ff 	movle.w	r2, #4294967295
 80045e6:	f04f 0a00 	mov.w	sl, #0
 80045ea:	bfcf      	iteee	gt
 80045ec:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80045f0:	3b20      	suble	r3, #32
 80045f2:	fa02 f303 	lslle.w	r3, r2, r3
 80045f6:	ea03 0b01 	andle.w	fp, r3, r1
 80045fa:	2200      	movs	r2, #0
 80045fc:	2300      	movs	r3, #0
 80045fe:	4650      	mov	r0, sl
 8004600:	4659      	mov	r1, fp
 8004602:	f7fc f9e5 	bl	80009d0 <__aeabi_dcmpeq>
 8004606:	2800      	cmp	r0, #0
 8004608:	d1ad      	bne.n	8004566 <_strtod_l+0x57e>
 800460a:	9b06      	ldr	r3, [sp, #24]
 800460c:	9a04      	ldr	r2, [sp, #16]
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004612:	462b      	mov	r3, r5
 8004614:	4640      	mov	r0, r8
 8004616:	f000 ffaa 	bl	800556e <__s2b>
 800461a:	9007      	str	r0, [sp, #28]
 800461c:	2800      	cmp	r0, #0
 800461e:	f43f af2e 	beq.w	800447e <_strtod_l+0x496>
 8004622:	f1b9 0f00 	cmp.w	r9, #0
 8004626:	f1c9 0300 	rsb	r3, r9, #0
 800462a:	bfa8      	it	ge
 800462c:	2300      	movge	r3, #0
 800462e:	930e      	str	r3, [sp, #56]	; 0x38
 8004630:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 8004634:	f04f 0900 	mov.w	r9, #0
 8004638:	930f      	str	r3, [sp, #60]	; 0x3c
 800463a:	f8cd 9010 	str.w	r9, [sp, #16]
 800463e:	9b07      	ldr	r3, [sp, #28]
 8004640:	4640      	mov	r0, r8
 8004642:	6859      	ldr	r1, [r3, #4]
 8004644:	f000 ff0d 	bl	8005462 <_Balloc>
 8004648:	9006      	str	r0, [sp, #24]
 800464a:	2800      	cmp	r0, #0
 800464c:	f43f af1f 	beq.w	800448e <_strtod_l+0x4a6>
 8004650:	9b07      	ldr	r3, [sp, #28]
 8004652:	300c      	adds	r0, #12
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	f103 010c 	add.w	r1, r3, #12
 800465a:	3202      	adds	r2, #2
 800465c:	0092      	lsls	r2, r2, #2
 800465e:	f000 fef5 	bl	800544c <memcpy>
 8004662:	ab1c      	add	r3, sp, #112	; 0x70
 8004664:	9301      	str	r3, [sp, #4]
 8004666:	ab1b      	add	r3, sp, #108	; 0x6c
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	4652      	mov	r2, sl
 800466c:	465b      	mov	r3, fp
 800466e:	4640      	mov	r0, r8
 8004670:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004674:	f001 fa2a 	bl	8005acc <__d2b>
 8004678:	901a      	str	r0, [sp, #104]	; 0x68
 800467a:	2800      	cmp	r0, #0
 800467c:	f43f af07 	beq.w	800448e <_strtod_l+0x4a6>
 8004680:	2101      	movs	r1, #1
 8004682:	4640      	mov	r0, r8
 8004684:	f000 ffff 	bl	8005686 <__i2b>
 8004688:	9004      	str	r0, [sp, #16]
 800468a:	4603      	mov	r3, r0
 800468c:	2800      	cmp	r0, #0
 800468e:	f43f aefe 	beq.w	800448e <_strtod_l+0x4a6>
 8004692:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004694:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004696:	2d00      	cmp	r5, #0
 8004698:	bfab      	itete	ge
 800469a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800469c:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800469e:	195e      	addge	r6, r3, r5
 80046a0:	1b5c      	sublt	r4, r3, r5
 80046a2:	9b05      	ldr	r3, [sp, #20]
 80046a4:	bfa8      	it	ge
 80046a6:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 80046a8:	eba5 0503 	sub.w	r5, r5, r3
 80046ac:	4415      	add	r5, r2
 80046ae:	4b63      	ldr	r3, [pc, #396]	; (800483c <_strtod_l+0x854>)
 80046b0:	f105 35ff 	add.w	r5, r5, #4294967295
 80046b4:	bfb8      	it	lt
 80046b6:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80046b8:	429d      	cmp	r5, r3
 80046ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80046be:	f280 80a4 	bge.w	800480a <_strtod_l+0x822>
 80046c2:	1b5b      	subs	r3, r3, r5
 80046c4:	2b1f      	cmp	r3, #31
 80046c6:	eba2 0203 	sub.w	r2, r2, r3
 80046ca:	f04f 0701 	mov.w	r7, #1
 80046ce:	f300 8091 	bgt.w	80047f4 <_strtod_l+0x80c>
 80046d2:	2500      	movs	r5, #0
 80046d4:	fa07 f303 	lsl.w	r3, r7, r3
 80046d8:	9314      	str	r3, [sp, #80]	; 0x50
 80046da:	18b7      	adds	r7, r6, r2
 80046dc:	9b05      	ldr	r3, [sp, #20]
 80046de:	42be      	cmp	r6, r7
 80046e0:	4414      	add	r4, r2
 80046e2:	441c      	add	r4, r3
 80046e4:	4633      	mov	r3, r6
 80046e6:	bfa8      	it	ge
 80046e8:	463b      	movge	r3, r7
 80046ea:	42a3      	cmp	r3, r4
 80046ec:	bfa8      	it	ge
 80046ee:	4623      	movge	r3, r4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	bfc2      	ittt	gt
 80046f4:	1aff      	subgt	r7, r7, r3
 80046f6:	1ae4      	subgt	r4, r4, r3
 80046f8:	1af6      	subgt	r6, r6, r3
 80046fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80046fc:	b1bb      	cbz	r3, 800472e <_strtod_l+0x746>
 80046fe:	461a      	mov	r2, r3
 8004700:	9904      	ldr	r1, [sp, #16]
 8004702:	4640      	mov	r0, r8
 8004704:	f001 f854 	bl	80057b0 <__pow5mult>
 8004708:	9004      	str	r0, [sp, #16]
 800470a:	2800      	cmp	r0, #0
 800470c:	f43f aebf 	beq.w	800448e <_strtod_l+0x4a6>
 8004710:	4601      	mov	r1, r0
 8004712:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004714:	4640      	mov	r0, r8
 8004716:	f000 ffbf 	bl	8005698 <__multiply>
 800471a:	9008      	str	r0, [sp, #32]
 800471c:	2800      	cmp	r0, #0
 800471e:	f43f aeb6 	beq.w	800448e <_strtod_l+0x4a6>
 8004722:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004724:	4640      	mov	r0, r8
 8004726:	f000 fed0 	bl	80054ca <_Bfree>
 800472a:	9b08      	ldr	r3, [sp, #32]
 800472c:	931a      	str	r3, [sp, #104]	; 0x68
 800472e:	2f00      	cmp	r7, #0
 8004730:	dc6f      	bgt.n	8004812 <_strtod_l+0x82a>
 8004732:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004734:	2b00      	cmp	r3, #0
 8004736:	d175      	bne.n	8004824 <_strtod_l+0x83c>
 8004738:	2c00      	cmp	r4, #0
 800473a:	dd08      	ble.n	800474e <_strtod_l+0x766>
 800473c:	4622      	mov	r2, r4
 800473e:	9906      	ldr	r1, [sp, #24]
 8004740:	4640      	mov	r0, r8
 8004742:	f001 f883 	bl	800584c <__lshift>
 8004746:	9006      	str	r0, [sp, #24]
 8004748:	2800      	cmp	r0, #0
 800474a:	f43f aea0 	beq.w	800448e <_strtod_l+0x4a6>
 800474e:	2e00      	cmp	r6, #0
 8004750:	dd08      	ble.n	8004764 <_strtod_l+0x77c>
 8004752:	4632      	mov	r2, r6
 8004754:	9904      	ldr	r1, [sp, #16]
 8004756:	4640      	mov	r0, r8
 8004758:	f001 f878 	bl	800584c <__lshift>
 800475c:	9004      	str	r0, [sp, #16]
 800475e:	2800      	cmp	r0, #0
 8004760:	f43f ae95 	beq.w	800448e <_strtod_l+0x4a6>
 8004764:	9a06      	ldr	r2, [sp, #24]
 8004766:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004768:	4640      	mov	r0, r8
 800476a:	f001 f8da 	bl	8005922 <__mdiff>
 800476e:	4681      	mov	r9, r0
 8004770:	2800      	cmp	r0, #0
 8004772:	f43f ae8c 	beq.w	800448e <_strtod_l+0x4a6>
 8004776:	2400      	movs	r4, #0
 8004778:	68c3      	ldr	r3, [r0, #12]
 800477a:	9904      	ldr	r1, [sp, #16]
 800477c:	60c4      	str	r4, [r0, #12]
 800477e:	9308      	str	r3, [sp, #32]
 8004780:	f001 f8b5 	bl	80058ee <__mcmp>
 8004784:	42a0      	cmp	r0, r4
 8004786:	da5b      	bge.n	8004840 <_strtod_l+0x858>
 8004788:	9b08      	ldr	r3, [sp, #32]
 800478a:	b9f3      	cbnz	r3, 80047ca <_strtod_l+0x7e2>
 800478c:	f1ba 0f00 	cmp.w	sl, #0
 8004790:	d11b      	bne.n	80047ca <_strtod_l+0x7e2>
 8004792:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004796:	b9c3      	cbnz	r3, 80047ca <_strtod_l+0x7e2>
 8004798:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800479c:	0d1b      	lsrs	r3, r3, #20
 800479e:	051b      	lsls	r3, r3, #20
 80047a0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80047a4:	d911      	bls.n	80047ca <_strtod_l+0x7e2>
 80047a6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80047aa:	b91b      	cbnz	r3, 80047b4 <_strtod_l+0x7cc>
 80047ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	dd0a      	ble.n	80047ca <_strtod_l+0x7e2>
 80047b4:	4649      	mov	r1, r9
 80047b6:	2201      	movs	r2, #1
 80047b8:	4640      	mov	r0, r8
 80047ba:	f001 f847 	bl	800584c <__lshift>
 80047be:	9904      	ldr	r1, [sp, #16]
 80047c0:	4681      	mov	r9, r0
 80047c2:	f001 f894 	bl	80058ee <__mcmp>
 80047c6:	2800      	cmp	r0, #0
 80047c8:	dc6b      	bgt.n	80048a2 <_strtod_l+0x8ba>
 80047ca:	9b05      	ldr	r3, [sp, #20]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d175      	bne.n	80048bc <_strtod_l+0x8d4>
 80047d0:	e668      	b.n	80044a4 <_strtod_l+0x4bc>
 80047d2:	07e2      	lsls	r2, r4, #31
 80047d4:	d504      	bpl.n	80047e0 <_strtod_l+0x7f8>
 80047d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80047da:	f7fb fe91 	bl	8000500 <__aeabi_dmul>
 80047de:	2301      	movs	r3, #1
 80047e0:	1064      	asrs	r4, r4, #1
 80047e2:	3608      	adds	r6, #8
 80047e4:	e6e9      	b.n	80045ba <_strtod_l+0x5d2>
 80047e6:	f04f 32ff 	mov.w	r2, #4294967295
 80047ea:	fa02 f303 	lsl.w	r3, r2, r3
 80047ee:	ea03 0a0a 	and.w	sl, r3, sl
 80047f2:	e702      	b.n	80045fa <_strtod_l+0x612>
 80047f4:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80047f8:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80047fc:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004800:	35e2      	adds	r5, #226	; 0xe2
 8004802:	fa07 f505 	lsl.w	r5, r7, r5
 8004806:	9714      	str	r7, [sp, #80]	; 0x50
 8004808:	e767      	b.n	80046da <_strtod_l+0x6f2>
 800480a:	2301      	movs	r3, #1
 800480c:	2500      	movs	r5, #0
 800480e:	9314      	str	r3, [sp, #80]	; 0x50
 8004810:	e763      	b.n	80046da <_strtod_l+0x6f2>
 8004812:	463a      	mov	r2, r7
 8004814:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004816:	4640      	mov	r0, r8
 8004818:	f001 f818 	bl	800584c <__lshift>
 800481c:	901a      	str	r0, [sp, #104]	; 0x68
 800481e:	2800      	cmp	r0, #0
 8004820:	d187      	bne.n	8004732 <_strtod_l+0x74a>
 8004822:	e634      	b.n	800448e <_strtod_l+0x4a6>
 8004824:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004826:	9906      	ldr	r1, [sp, #24]
 8004828:	4640      	mov	r0, r8
 800482a:	f000 ffc1 	bl	80057b0 <__pow5mult>
 800482e:	9006      	str	r0, [sp, #24]
 8004830:	2800      	cmp	r0, #0
 8004832:	d181      	bne.n	8004738 <_strtod_l+0x750>
 8004834:	e62b      	b.n	800448e <_strtod_l+0x4a6>
 8004836:	bf00      	nop
 8004838:	08006578 	.word	0x08006578
 800483c:	fffffc02 	.word	0xfffffc02
 8004840:	f040 8086 	bne.w	8004950 <_strtod_l+0x968>
 8004844:	9a08      	ldr	r2, [sp, #32]
 8004846:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800484a:	b332      	cbz	r2, 800489a <_strtod_l+0x8b2>
 800484c:	4aac      	ldr	r2, [pc, #688]	; (8004b00 <_strtod_l+0xb18>)
 800484e:	4659      	mov	r1, fp
 8004850:	4293      	cmp	r3, r2
 8004852:	d152      	bne.n	80048fa <_strtod_l+0x912>
 8004854:	9b05      	ldr	r3, [sp, #20]
 8004856:	4650      	mov	r0, sl
 8004858:	b1d3      	cbz	r3, 8004890 <_strtod_l+0x8a8>
 800485a:	4aaa      	ldr	r2, [pc, #680]	; (8004b04 <_strtod_l+0xb1c>)
 800485c:	f04f 34ff 	mov.w	r4, #4294967295
 8004860:	400a      	ands	r2, r1
 8004862:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004866:	d816      	bhi.n	8004896 <_strtod_l+0x8ae>
 8004868:	0d12      	lsrs	r2, r2, #20
 800486a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800486e:	fa04 f303 	lsl.w	r3, r4, r3
 8004872:	4283      	cmp	r3, r0
 8004874:	d141      	bne.n	80048fa <_strtod_l+0x912>
 8004876:	4aa4      	ldr	r2, [pc, #656]	; (8004b08 <_strtod_l+0xb20>)
 8004878:	4291      	cmp	r1, r2
 800487a:	d102      	bne.n	8004882 <_strtod_l+0x89a>
 800487c:	3301      	adds	r3, #1
 800487e:	f43f ae06 	beq.w	800448e <_strtod_l+0x4a6>
 8004882:	4ba0      	ldr	r3, [pc, #640]	; (8004b04 <_strtod_l+0xb1c>)
 8004884:	f04f 0a00 	mov.w	sl, #0
 8004888:	400b      	ands	r3, r1
 800488a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800488e:	e79c      	b.n	80047ca <_strtod_l+0x7e2>
 8004890:	f04f 33ff 	mov.w	r3, #4294967295
 8004894:	e7ed      	b.n	8004872 <_strtod_l+0x88a>
 8004896:	4623      	mov	r3, r4
 8004898:	e7eb      	b.n	8004872 <_strtod_l+0x88a>
 800489a:	bb73      	cbnz	r3, 80048fa <_strtod_l+0x912>
 800489c:	f1ba 0f00 	cmp.w	sl, #0
 80048a0:	d12b      	bne.n	80048fa <_strtod_l+0x912>
 80048a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80048a6:	9a05      	ldr	r2, [sp, #20]
 80048a8:	0d1b      	lsrs	r3, r3, #20
 80048aa:	051b      	lsls	r3, r3, #20
 80048ac:	b1e2      	cbz	r2, 80048e8 <_strtod_l+0x900>
 80048ae:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80048b2:	dc19      	bgt.n	80048e8 <_strtod_l+0x900>
 80048b4:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 80048b8:	f77f ae5d 	ble.w	8004576 <_strtod_l+0x58e>
 80048bc:	4b93      	ldr	r3, [pc, #588]	; (8004b0c <_strtod_l+0xb24>)
 80048be:	4650      	mov	r0, sl
 80048c0:	930d      	str	r3, [sp, #52]	; 0x34
 80048c2:	2300      	movs	r3, #0
 80048c4:	930c      	str	r3, [sp, #48]	; 0x30
 80048c6:	4659      	mov	r1, fp
 80048c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80048cc:	f7fb fe18 	bl	8000500 <__aeabi_dmul>
 80048d0:	4682      	mov	sl, r0
 80048d2:	468b      	mov	fp, r1
 80048d4:	2900      	cmp	r1, #0
 80048d6:	f47f ade5 	bne.w	80044a4 <_strtod_l+0x4bc>
 80048da:	2800      	cmp	r0, #0
 80048dc:	f47f ade2 	bne.w	80044a4 <_strtod_l+0x4bc>
 80048e0:	2322      	movs	r3, #34	; 0x22
 80048e2:	f8c8 3000 	str.w	r3, [r8]
 80048e6:	e5dd      	b.n	80044a4 <_strtod_l+0x4bc>
 80048e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80048ec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80048f0:	f04f 3aff 	mov.w	sl, #4294967295
 80048f4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80048f8:	e767      	b.n	80047ca <_strtod_l+0x7e2>
 80048fa:	b19d      	cbz	r5, 8004924 <_strtod_l+0x93c>
 80048fc:	ea15 0f0b 	tst.w	r5, fp
 8004900:	f43f af63 	beq.w	80047ca <_strtod_l+0x7e2>
 8004904:	9b08      	ldr	r3, [sp, #32]
 8004906:	9a05      	ldr	r2, [sp, #20]
 8004908:	4650      	mov	r0, sl
 800490a:	4659      	mov	r1, fp
 800490c:	b173      	cbz	r3, 800492c <_strtod_l+0x944>
 800490e:	f7ff fb49 	bl	8003fa4 <sulp>
 8004912:	4602      	mov	r2, r0
 8004914:	460b      	mov	r3, r1
 8004916:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800491a:	f7fb fc3f 	bl	800019c <__adddf3>
 800491e:	4682      	mov	sl, r0
 8004920:	468b      	mov	fp, r1
 8004922:	e752      	b.n	80047ca <_strtod_l+0x7e2>
 8004924:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004926:	ea13 0f0a 	tst.w	r3, sl
 800492a:	e7e9      	b.n	8004900 <_strtod_l+0x918>
 800492c:	f7ff fb3a 	bl	8003fa4 <sulp>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004938:	f7fb fc2e 	bl	8000198 <__aeabi_dsub>
 800493c:	2200      	movs	r2, #0
 800493e:	2300      	movs	r3, #0
 8004940:	4682      	mov	sl, r0
 8004942:	468b      	mov	fp, r1
 8004944:	f7fc f844 	bl	80009d0 <__aeabi_dcmpeq>
 8004948:	2800      	cmp	r0, #0
 800494a:	f47f ae14 	bne.w	8004576 <_strtod_l+0x58e>
 800494e:	e73c      	b.n	80047ca <_strtod_l+0x7e2>
 8004950:	9904      	ldr	r1, [sp, #16]
 8004952:	4648      	mov	r0, r9
 8004954:	f001 f909 	bl	8005b6a <__ratio>
 8004958:	2200      	movs	r2, #0
 800495a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800495e:	4606      	mov	r6, r0
 8004960:	460f      	mov	r7, r1
 8004962:	f7fc f849 	bl	80009f8 <__aeabi_dcmple>
 8004966:	2800      	cmp	r0, #0
 8004968:	d070      	beq.n	8004a4c <_strtod_l+0xa64>
 800496a:	9b08      	ldr	r3, [sp, #32]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d043      	beq.n	80049f8 <_strtod_l+0xa10>
 8004970:	2600      	movs	r6, #0
 8004972:	4f67      	ldr	r7, [pc, #412]	; (8004b10 <_strtod_l+0xb28>)
 8004974:	4d66      	ldr	r5, [pc, #408]	; (8004b10 <_strtod_l+0xb28>)
 8004976:	4b63      	ldr	r3, [pc, #396]	; (8004b04 <_strtod_l+0xb1c>)
 8004978:	ea0b 0303 	and.w	r3, fp, r3
 800497c:	9314      	str	r3, [sp, #80]	; 0x50
 800497e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004980:	4b64      	ldr	r3, [pc, #400]	; (8004b14 <_strtod_l+0xb2c>)
 8004982:	429a      	cmp	r2, r3
 8004984:	f040 80ce 	bne.w	8004b24 <_strtod_l+0xb3c>
 8004988:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800498c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004990:	4650      	mov	r0, sl
 8004992:	4659      	mov	r1, fp
 8004994:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004998:	f001 f822 	bl	80059e0 <__ulp>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	4630      	mov	r0, r6
 80049a2:	4639      	mov	r1, r7
 80049a4:	f7fb fdac 	bl	8000500 <__aeabi_dmul>
 80049a8:	4652      	mov	r2, sl
 80049aa:	465b      	mov	r3, fp
 80049ac:	f7fb fbf6 	bl	800019c <__adddf3>
 80049b0:	4a54      	ldr	r2, [pc, #336]	; (8004b04 <_strtod_l+0xb1c>)
 80049b2:	4b59      	ldr	r3, [pc, #356]	; (8004b18 <_strtod_l+0xb30>)
 80049b4:	400a      	ands	r2, r1
 80049b6:	429a      	cmp	r2, r3
 80049b8:	4682      	mov	sl, r0
 80049ba:	d95d      	bls.n	8004a78 <_strtod_l+0xa90>
 80049bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049be:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d103      	bne.n	80049ce <_strtod_l+0x9e6>
 80049c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049c8:	3301      	adds	r3, #1
 80049ca:	f43f ad60 	beq.w	800448e <_strtod_l+0x4a6>
 80049ce:	f04f 3aff 	mov.w	sl, #4294967295
 80049d2:	f8df b134 	ldr.w	fp, [pc, #308]	; 8004b08 <_strtod_l+0xb20>
 80049d6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80049d8:	4640      	mov	r0, r8
 80049da:	f000 fd76 	bl	80054ca <_Bfree>
 80049de:	9906      	ldr	r1, [sp, #24]
 80049e0:	4640      	mov	r0, r8
 80049e2:	f000 fd72 	bl	80054ca <_Bfree>
 80049e6:	9904      	ldr	r1, [sp, #16]
 80049e8:	4640      	mov	r0, r8
 80049ea:	f000 fd6e 	bl	80054ca <_Bfree>
 80049ee:	4649      	mov	r1, r9
 80049f0:	4640      	mov	r0, r8
 80049f2:	f000 fd6a 	bl	80054ca <_Bfree>
 80049f6:	e622      	b.n	800463e <_strtod_l+0x656>
 80049f8:	f1ba 0f00 	cmp.w	sl, #0
 80049fc:	d118      	bne.n	8004a30 <_strtod_l+0xa48>
 80049fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004a02:	b9e3      	cbnz	r3, 8004a3e <_strtod_l+0xa56>
 8004a04:	2200      	movs	r2, #0
 8004a06:	4b42      	ldr	r3, [pc, #264]	; (8004b10 <_strtod_l+0xb28>)
 8004a08:	4630      	mov	r0, r6
 8004a0a:	4639      	mov	r1, r7
 8004a0c:	f7fb ffea 	bl	80009e4 <__aeabi_dcmplt>
 8004a10:	b9c8      	cbnz	r0, 8004a46 <_strtod_l+0xa5e>
 8004a12:	2200      	movs	r2, #0
 8004a14:	4b41      	ldr	r3, [pc, #260]	; (8004b1c <_strtod_l+0xb34>)
 8004a16:	4630      	mov	r0, r6
 8004a18:	4639      	mov	r1, r7
 8004a1a:	f7fb fd71 	bl	8000500 <__aeabi_dmul>
 8004a1e:	4604      	mov	r4, r0
 8004a20:	460d      	mov	r5, r1
 8004a22:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004a26:	9416      	str	r4, [sp, #88]	; 0x58
 8004a28:	9317      	str	r3, [sp, #92]	; 0x5c
 8004a2a:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004a2e:	e7a2      	b.n	8004976 <_strtod_l+0x98e>
 8004a30:	f1ba 0f01 	cmp.w	sl, #1
 8004a34:	d103      	bne.n	8004a3e <_strtod_l+0xa56>
 8004a36:	f1bb 0f00 	cmp.w	fp, #0
 8004a3a:	f43f ad9c 	beq.w	8004576 <_strtod_l+0x58e>
 8004a3e:	2600      	movs	r6, #0
 8004a40:	4f37      	ldr	r7, [pc, #220]	; (8004b20 <_strtod_l+0xb38>)
 8004a42:	2400      	movs	r4, #0
 8004a44:	e796      	b.n	8004974 <_strtod_l+0x98c>
 8004a46:	9c08      	ldr	r4, [sp, #32]
 8004a48:	4d34      	ldr	r5, [pc, #208]	; (8004b1c <_strtod_l+0xb34>)
 8004a4a:	e7ea      	b.n	8004a22 <_strtod_l+0xa3a>
 8004a4c:	4b33      	ldr	r3, [pc, #204]	; (8004b1c <_strtod_l+0xb34>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	4630      	mov	r0, r6
 8004a52:	4639      	mov	r1, r7
 8004a54:	f7fb fd54 	bl	8000500 <__aeabi_dmul>
 8004a58:	9b08      	ldr	r3, [sp, #32]
 8004a5a:	4604      	mov	r4, r0
 8004a5c:	460d      	mov	r5, r1
 8004a5e:	b933      	cbnz	r3, 8004a6e <_strtod_l+0xa86>
 8004a60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004a64:	9010      	str	r0, [sp, #64]	; 0x40
 8004a66:	9311      	str	r3, [sp, #68]	; 0x44
 8004a68:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004a6c:	e783      	b.n	8004976 <_strtod_l+0x98e>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004a76:	e7f7      	b.n	8004a68 <_strtod_l+0xa80>
 8004a78:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8004a7c:	9b05      	ldr	r3, [sp, #20]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1a9      	bne.n	80049d6 <_strtod_l+0x9ee>
 8004a82:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004a86:	0d1b      	lsrs	r3, r3, #20
 8004a88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004a8a:	051b      	lsls	r3, r3, #20
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	465e      	mov	r6, fp
 8004a90:	d1a1      	bne.n	80049d6 <_strtod_l+0x9ee>
 8004a92:	4629      	mov	r1, r5
 8004a94:	4620      	mov	r0, r4
 8004a96:	f7fb ffcd 	bl	8000a34 <__aeabi_d2iz>
 8004a9a:	f7fb fccb 	bl	8000434 <__aeabi_i2d>
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	4629      	mov	r1, r5
 8004aa4:	4620      	mov	r0, r4
 8004aa6:	f7fb fb77 	bl	8000198 <__aeabi_dsub>
 8004aaa:	9b08      	ldr	r3, [sp, #32]
 8004aac:	4604      	mov	r4, r0
 8004aae:	460d      	mov	r5, r1
 8004ab0:	b933      	cbnz	r3, 8004ac0 <_strtod_l+0xad8>
 8004ab2:	f1ba 0f00 	cmp.w	sl, #0
 8004ab6:	d103      	bne.n	8004ac0 <_strtod_l+0xad8>
 8004ab8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8004abc:	2e00      	cmp	r6, #0
 8004abe:	d06c      	beq.n	8004b9a <_strtod_l+0xbb2>
 8004ac0:	a30b      	add	r3, pc, #44	; (adr r3, 8004af0 <_strtod_l+0xb08>)
 8004ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	4629      	mov	r1, r5
 8004aca:	f7fb ff8b 	bl	80009e4 <__aeabi_dcmplt>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	f47f ace8 	bne.w	80044a4 <_strtod_l+0x4bc>
 8004ad4:	a308      	add	r3, pc, #32	; (adr r3, 8004af8 <_strtod_l+0xb10>)
 8004ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ada:	4620      	mov	r0, r4
 8004adc:	4629      	mov	r1, r5
 8004ade:	f7fb ff9f 	bl	8000a20 <__aeabi_dcmpgt>
 8004ae2:	2800      	cmp	r0, #0
 8004ae4:	f43f af77 	beq.w	80049d6 <_strtod_l+0x9ee>
 8004ae8:	e4dc      	b.n	80044a4 <_strtod_l+0x4bc>
 8004aea:	bf00      	nop
 8004aec:	f3af 8000 	nop.w
 8004af0:	94a03595 	.word	0x94a03595
 8004af4:	3fdfffff 	.word	0x3fdfffff
 8004af8:	35afe535 	.word	0x35afe535
 8004afc:	3fe00000 	.word	0x3fe00000
 8004b00:	000fffff 	.word	0x000fffff
 8004b04:	7ff00000 	.word	0x7ff00000
 8004b08:	7fefffff 	.word	0x7fefffff
 8004b0c:	39500000 	.word	0x39500000
 8004b10:	3ff00000 	.word	0x3ff00000
 8004b14:	7fe00000 	.word	0x7fe00000
 8004b18:	7c9fffff 	.word	0x7c9fffff
 8004b1c:	3fe00000 	.word	0x3fe00000
 8004b20:	bff00000 	.word	0xbff00000
 8004b24:	9b05      	ldr	r3, [sp, #20]
 8004b26:	b313      	cbz	r3, 8004b6e <_strtod_l+0xb86>
 8004b28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b2a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004b2e:	d81e      	bhi.n	8004b6e <_strtod_l+0xb86>
 8004b30:	a325      	add	r3, pc, #148	; (adr r3, 8004bc8 <_strtod_l+0xbe0>)
 8004b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b36:	4620      	mov	r0, r4
 8004b38:	4629      	mov	r1, r5
 8004b3a:	f7fb ff5d 	bl	80009f8 <__aeabi_dcmple>
 8004b3e:	b190      	cbz	r0, 8004b66 <_strtod_l+0xb7e>
 8004b40:	4629      	mov	r1, r5
 8004b42:	4620      	mov	r0, r4
 8004b44:	f7fb ff9e 	bl	8000a84 <__aeabi_d2uiz>
 8004b48:	2800      	cmp	r0, #0
 8004b4a:	bf08      	it	eq
 8004b4c:	2001      	moveq	r0, #1
 8004b4e:	f7fb fc61 	bl	8000414 <__aeabi_ui2d>
 8004b52:	9b08      	ldr	r3, [sp, #32]
 8004b54:	4604      	mov	r4, r0
 8004b56:	460d      	mov	r5, r1
 8004b58:	b9d3      	cbnz	r3, 8004b90 <_strtod_l+0xba8>
 8004b5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004b5e:	9012      	str	r0, [sp, #72]	; 0x48
 8004b60:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b62:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004b66:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004b68:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004b6c:	1a9f      	subs	r7, r3, r2
 8004b6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004b72:	f000 ff35 	bl	80059e0 <__ulp>
 8004b76:	4602      	mov	r2, r0
 8004b78:	460b      	mov	r3, r1
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	4639      	mov	r1, r7
 8004b7e:	f7fb fcbf 	bl	8000500 <__aeabi_dmul>
 8004b82:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004b86:	f7fb fb09 	bl	800019c <__adddf3>
 8004b8a:	4682      	mov	sl, r0
 8004b8c:	468b      	mov	fp, r1
 8004b8e:	e775      	b.n	8004a7c <_strtod_l+0xa94>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8004b98:	e7e3      	b.n	8004b62 <_strtod_l+0xb7a>
 8004b9a:	a30d      	add	r3, pc, #52	; (adr r3, 8004bd0 <_strtod_l+0xbe8>)
 8004b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba0:	f7fb ff20 	bl	80009e4 <__aeabi_dcmplt>
 8004ba4:	e79d      	b.n	8004ae2 <_strtod_l+0xafa>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8004baa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004bae:	6013      	str	r3, [r2, #0]
 8004bb0:	f7ff ba5e 	b.w	8004070 <_strtod_l+0x88>
 8004bb4:	2b65      	cmp	r3, #101	; 0x65
 8004bb6:	f04f 0200 	mov.w	r2, #0
 8004bba:	f43f abae 	beq.w	800431a <_strtod_l+0x332>
 8004bbe:	4615      	mov	r5, r2
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	f7ff bacd 	b.w	8004160 <_strtod_l+0x178>
 8004bc6:	bf00      	nop
 8004bc8:	ffc00000 	.word	0xffc00000
 8004bcc:	41dfffff 	.word	0x41dfffff
 8004bd0:	94a03595 	.word	0x94a03595
 8004bd4:	3fcfffff 	.word	0x3fcfffff

08004bd8 <strtod>:
 8004bd8:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <strtod+0x1c>)
 8004bda:	b410      	push	{r4}
 8004bdc:	681c      	ldr	r4, [r3, #0]
 8004bde:	4a06      	ldr	r2, [pc, #24]	; (8004bf8 <strtod+0x20>)
 8004be0:	6a23      	ldr	r3, [r4, #32]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	bf08      	it	eq
 8004be6:	4613      	moveq	r3, r2
 8004be8:	460a      	mov	r2, r1
 8004bea:	4601      	mov	r1, r0
 8004bec:	4620      	mov	r0, r4
 8004bee:	bc10      	pop	{r4}
 8004bf0:	f7ff b9fa 	b.w	8003fe8 <_strtod_l>
 8004bf4:	20000004 	.word	0x20000004
 8004bf8:	20000068 	.word	0x20000068

08004bfc <strtok>:
 8004bfc:	4b13      	ldr	r3, [pc, #76]	; (8004c4c <strtok+0x50>)
 8004bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c02:	681d      	ldr	r5, [r3, #0]
 8004c04:	4606      	mov	r6, r0
 8004c06:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8004c08:	460f      	mov	r7, r1
 8004c0a:	b9b4      	cbnz	r4, 8004c3a <strtok+0x3e>
 8004c0c:	2050      	movs	r0, #80	; 0x50
 8004c0e:	f000 fc03 	bl	8005418 <malloc>
 8004c12:	65a8      	str	r0, [r5, #88]	; 0x58
 8004c14:	6004      	str	r4, [r0, #0]
 8004c16:	6044      	str	r4, [r0, #4]
 8004c18:	6084      	str	r4, [r0, #8]
 8004c1a:	60c4      	str	r4, [r0, #12]
 8004c1c:	6104      	str	r4, [r0, #16]
 8004c1e:	6144      	str	r4, [r0, #20]
 8004c20:	6184      	str	r4, [r0, #24]
 8004c22:	6284      	str	r4, [r0, #40]	; 0x28
 8004c24:	62c4      	str	r4, [r0, #44]	; 0x2c
 8004c26:	6304      	str	r4, [r0, #48]	; 0x30
 8004c28:	6344      	str	r4, [r0, #52]	; 0x34
 8004c2a:	6384      	str	r4, [r0, #56]	; 0x38
 8004c2c:	63c4      	str	r4, [r0, #60]	; 0x3c
 8004c2e:	6404      	str	r4, [r0, #64]	; 0x40
 8004c30:	6444      	str	r4, [r0, #68]	; 0x44
 8004c32:	6484      	str	r4, [r0, #72]	; 0x48
 8004c34:	64c4      	str	r4, [r0, #76]	; 0x4c
 8004c36:	7704      	strb	r4, [r0, #28]
 8004c38:	6244      	str	r4, [r0, #36]	; 0x24
 8004c3a:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8004c3c:	4639      	mov	r1, r7
 8004c3e:	4630      	mov	r0, r6
 8004c40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c44:	2301      	movs	r3, #1
 8004c46:	f000 b803 	b.w	8004c50 <__strtok_r>
 8004c4a:	bf00      	nop
 8004c4c:	20000004 	.word	0x20000004

08004c50 <__strtok_r>:
 8004c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c52:	b918      	cbnz	r0, 8004c5c <__strtok_r+0xc>
 8004c54:	6810      	ldr	r0, [r2, #0]
 8004c56:	b908      	cbnz	r0, 8004c5c <__strtok_r+0xc>
 8004c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	4604      	mov	r4, r0
 8004c5e:	460f      	mov	r7, r1
 8004c60:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004c64:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004c68:	b91e      	cbnz	r6, 8004c72 <__strtok_r+0x22>
 8004c6a:	b965      	cbnz	r5, 8004c86 <__strtok_r+0x36>
 8004c6c:	6015      	str	r5, [r2, #0]
 8004c6e:	4628      	mov	r0, r5
 8004c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c72:	42b5      	cmp	r5, r6
 8004c74:	d1f6      	bne.n	8004c64 <__strtok_r+0x14>
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1ef      	bne.n	8004c5a <__strtok_r+0xa>
 8004c7a:	6014      	str	r4, [r2, #0]
 8004c7c:	7003      	strb	r3, [r0, #0]
 8004c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c80:	461c      	mov	r4, r3
 8004c82:	e00c      	b.n	8004c9e <__strtok_r+0x4e>
 8004c84:	b915      	cbnz	r5, 8004c8c <__strtok_r+0x3c>
 8004c86:	460e      	mov	r6, r1
 8004c88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004c8c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004c90:	42ab      	cmp	r3, r5
 8004c92:	d1f7      	bne.n	8004c84 <__strtok_r+0x34>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f3      	beq.n	8004c80 <__strtok_r+0x30>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004c9e:	6014      	str	r4, [r2, #0]
 8004ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ca2 <_strtol_l.isra.0>:
 8004ca2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ca6:	4680      	mov	r8, r0
 8004ca8:	4689      	mov	r9, r1
 8004caa:	4692      	mov	sl, r2
 8004cac:	461f      	mov	r7, r3
 8004cae:	468b      	mov	fp, r1
 8004cb0:	465d      	mov	r5, fp
 8004cb2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004cb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004cb8:	f000 fba8 	bl	800540c <__locale_ctype_ptr_l>
 8004cbc:	4420      	add	r0, r4
 8004cbe:	7846      	ldrb	r6, [r0, #1]
 8004cc0:	f016 0608 	ands.w	r6, r6, #8
 8004cc4:	d10b      	bne.n	8004cde <_strtol_l.isra.0+0x3c>
 8004cc6:	2c2d      	cmp	r4, #45	; 0x2d
 8004cc8:	d10b      	bne.n	8004ce2 <_strtol_l.isra.0+0x40>
 8004cca:	2601      	movs	r6, #1
 8004ccc:	782c      	ldrb	r4, [r5, #0]
 8004cce:	f10b 0502 	add.w	r5, fp, #2
 8004cd2:	b167      	cbz	r7, 8004cee <_strtol_l.isra.0+0x4c>
 8004cd4:	2f10      	cmp	r7, #16
 8004cd6:	d114      	bne.n	8004d02 <_strtol_l.isra.0+0x60>
 8004cd8:	2c30      	cmp	r4, #48	; 0x30
 8004cda:	d00a      	beq.n	8004cf2 <_strtol_l.isra.0+0x50>
 8004cdc:	e011      	b.n	8004d02 <_strtol_l.isra.0+0x60>
 8004cde:	46ab      	mov	fp, r5
 8004ce0:	e7e6      	b.n	8004cb0 <_strtol_l.isra.0+0xe>
 8004ce2:	2c2b      	cmp	r4, #43	; 0x2b
 8004ce4:	bf04      	itt	eq
 8004ce6:	782c      	ldrbeq	r4, [r5, #0]
 8004ce8:	f10b 0502 	addeq.w	r5, fp, #2
 8004cec:	e7f1      	b.n	8004cd2 <_strtol_l.isra.0+0x30>
 8004cee:	2c30      	cmp	r4, #48	; 0x30
 8004cf0:	d127      	bne.n	8004d42 <_strtol_l.isra.0+0xa0>
 8004cf2:	782b      	ldrb	r3, [r5, #0]
 8004cf4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004cf8:	2b58      	cmp	r3, #88	; 0x58
 8004cfa:	d14b      	bne.n	8004d94 <_strtol_l.isra.0+0xf2>
 8004cfc:	2710      	movs	r7, #16
 8004cfe:	786c      	ldrb	r4, [r5, #1]
 8004d00:	3502      	adds	r5, #2
 8004d02:	2e00      	cmp	r6, #0
 8004d04:	bf0c      	ite	eq
 8004d06:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004d0a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004d0e:	2200      	movs	r2, #0
 8004d10:	fbb1 fef7 	udiv	lr, r1, r7
 8004d14:	4610      	mov	r0, r2
 8004d16:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004d1a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004d1e:	2b09      	cmp	r3, #9
 8004d20:	d811      	bhi.n	8004d46 <_strtol_l.isra.0+0xa4>
 8004d22:	461c      	mov	r4, r3
 8004d24:	42a7      	cmp	r7, r4
 8004d26:	dd1d      	ble.n	8004d64 <_strtol_l.isra.0+0xc2>
 8004d28:	1c53      	adds	r3, r2, #1
 8004d2a:	d007      	beq.n	8004d3c <_strtol_l.isra.0+0x9a>
 8004d2c:	4586      	cmp	lr, r0
 8004d2e:	d316      	bcc.n	8004d5e <_strtol_l.isra.0+0xbc>
 8004d30:	d101      	bne.n	8004d36 <_strtol_l.isra.0+0x94>
 8004d32:	45a4      	cmp	ip, r4
 8004d34:	db13      	blt.n	8004d5e <_strtol_l.isra.0+0xbc>
 8004d36:	2201      	movs	r2, #1
 8004d38:	fb00 4007 	mla	r0, r0, r7, r4
 8004d3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d40:	e7eb      	b.n	8004d1a <_strtol_l.isra.0+0x78>
 8004d42:	270a      	movs	r7, #10
 8004d44:	e7dd      	b.n	8004d02 <_strtol_l.isra.0+0x60>
 8004d46:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004d4a:	2b19      	cmp	r3, #25
 8004d4c:	d801      	bhi.n	8004d52 <_strtol_l.isra.0+0xb0>
 8004d4e:	3c37      	subs	r4, #55	; 0x37
 8004d50:	e7e8      	b.n	8004d24 <_strtol_l.isra.0+0x82>
 8004d52:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004d56:	2b19      	cmp	r3, #25
 8004d58:	d804      	bhi.n	8004d64 <_strtol_l.isra.0+0xc2>
 8004d5a:	3c57      	subs	r4, #87	; 0x57
 8004d5c:	e7e2      	b.n	8004d24 <_strtol_l.isra.0+0x82>
 8004d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d62:	e7eb      	b.n	8004d3c <_strtol_l.isra.0+0x9a>
 8004d64:	1c53      	adds	r3, r2, #1
 8004d66:	d108      	bne.n	8004d7a <_strtol_l.isra.0+0xd8>
 8004d68:	2322      	movs	r3, #34	; 0x22
 8004d6a:	4608      	mov	r0, r1
 8004d6c:	f8c8 3000 	str.w	r3, [r8]
 8004d70:	f1ba 0f00 	cmp.w	sl, #0
 8004d74:	d107      	bne.n	8004d86 <_strtol_l.isra.0+0xe4>
 8004d76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d7a:	b106      	cbz	r6, 8004d7e <_strtol_l.isra.0+0xdc>
 8004d7c:	4240      	negs	r0, r0
 8004d7e:	f1ba 0f00 	cmp.w	sl, #0
 8004d82:	d00c      	beq.n	8004d9e <_strtol_l.isra.0+0xfc>
 8004d84:	b122      	cbz	r2, 8004d90 <_strtol_l.isra.0+0xee>
 8004d86:	3d01      	subs	r5, #1
 8004d88:	f8ca 5000 	str.w	r5, [sl]
 8004d8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d90:	464d      	mov	r5, r9
 8004d92:	e7f9      	b.n	8004d88 <_strtol_l.isra.0+0xe6>
 8004d94:	2430      	movs	r4, #48	; 0x30
 8004d96:	2f00      	cmp	r7, #0
 8004d98:	d1b3      	bne.n	8004d02 <_strtol_l.isra.0+0x60>
 8004d9a:	2708      	movs	r7, #8
 8004d9c:	e7b1      	b.n	8004d02 <_strtol_l.isra.0+0x60>
 8004d9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004da4 <strtol>:
 8004da4:	4b08      	ldr	r3, [pc, #32]	; (8004dc8 <strtol+0x24>)
 8004da6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004da8:	681c      	ldr	r4, [r3, #0]
 8004daa:	4d08      	ldr	r5, [pc, #32]	; (8004dcc <strtol+0x28>)
 8004dac:	6a23      	ldr	r3, [r4, #32]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	bf08      	it	eq
 8004db2:	462b      	moveq	r3, r5
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	4613      	mov	r3, r2
 8004db8:	460a      	mov	r2, r1
 8004dba:	4601      	mov	r1, r0
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	f7ff ff70 	bl	8004ca2 <_strtol_l.isra.0>
 8004dc2:	b003      	add	sp, #12
 8004dc4:	bd30      	pop	{r4, r5, pc}
 8004dc6:	bf00      	nop
 8004dc8:	20000004 	.word	0x20000004
 8004dcc:	20000068 	.word	0x20000068

08004dd0 <rshift>:
 8004dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dd2:	6906      	ldr	r6, [r0, #16]
 8004dd4:	114b      	asrs	r3, r1, #5
 8004dd6:	42b3      	cmp	r3, r6
 8004dd8:	f100 0514 	add.w	r5, r0, #20
 8004ddc:	da2b      	bge.n	8004e36 <rshift+0x66>
 8004dde:	f011 011f 	ands.w	r1, r1, #31
 8004de2:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8004de6:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8004dea:	d108      	bne.n	8004dfe <rshift+0x2e>
 8004dec:	4629      	mov	r1, r5
 8004dee:	42b2      	cmp	r2, r6
 8004df0:	460b      	mov	r3, r1
 8004df2:	d210      	bcs.n	8004e16 <rshift+0x46>
 8004df4:	f852 3b04 	ldr.w	r3, [r2], #4
 8004df8:	f841 3b04 	str.w	r3, [r1], #4
 8004dfc:	e7f7      	b.n	8004dee <rshift+0x1e>
 8004dfe:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8004e02:	462b      	mov	r3, r5
 8004e04:	f1c1 0e20 	rsb	lr, r1, #32
 8004e08:	3204      	adds	r2, #4
 8004e0a:	40cc      	lsrs	r4, r1
 8004e0c:	42b2      	cmp	r2, r6
 8004e0e:	d308      	bcc.n	8004e22 <rshift+0x52>
 8004e10:	601c      	str	r4, [r3, #0]
 8004e12:	b104      	cbz	r4, 8004e16 <rshift+0x46>
 8004e14:	3304      	adds	r3, #4
 8004e16:	1b5b      	subs	r3, r3, r5
 8004e18:	109b      	asrs	r3, r3, #2
 8004e1a:	6103      	str	r3, [r0, #16]
 8004e1c:	b903      	cbnz	r3, 8004e20 <rshift+0x50>
 8004e1e:	6143      	str	r3, [r0, #20]
 8004e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e22:	6817      	ldr	r7, [r2, #0]
 8004e24:	fa07 f70e 	lsl.w	r7, r7, lr
 8004e28:	433c      	orrs	r4, r7
 8004e2a:	f843 4b04 	str.w	r4, [r3], #4
 8004e2e:	f852 4b04 	ldr.w	r4, [r2], #4
 8004e32:	40cc      	lsrs	r4, r1
 8004e34:	e7ea      	b.n	8004e0c <rshift+0x3c>
 8004e36:	462b      	mov	r3, r5
 8004e38:	e7ed      	b.n	8004e16 <rshift+0x46>

08004e3a <__hexdig_fun>:
 8004e3a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8004e3e:	2b09      	cmp	r3, #9
 8004e40:	d802      	bhi.n	8004e48 <__hexdig_fun+0xe>
 8004e42:	3820      	subs	r0, #32
 8004e44:	b2c0      	uxtb	r0, r0
 8004e46:	4770      	bx	lr
 8004e48:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8004e4c:	2b05      	cmp	r3, #5
 8004e4e:	d801      	bhi.n	8004e54 <__hexdig_fun+0x1a>
 8004e50:	3847      	subs	r0, #71	; 0x47
 8004e52:	e7f7      	b.n	8004e44 <__hexdig_fun+0xa>
 8004e54:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8004e58:	2b05      	cmp	r3, #5
 8004e5a:	d801      	bhi.n	8004e60 <__hexdig_fun+0x26>
 8004e5c:	3827      	subs	r0, #39	; 0x27
 8004e5e:	e7f1      	b.n	8004e44 <__hexdig_fun+0xa>
 8004e60:	2000      	movs	r0, #0
 8004e62:	4770      	bx	lr

08004e64 <__gethex>:
 8004e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e68:	b08b      	sub	sp, #44	; 0x2c
 8004e6a:	9002      	str	r0, [sp, #8]
 8004e6c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004e6e:	468a      	mov	sl, r1
 8004e70:	4690      	mov	r8, r2
 8004e72:	9306      	str	r3, [sp, #24]
 8004e74:	f000 facd 	bl	8005412 <__localeconv_l>
 8004e78:	6803      	ldr	r3, [r0, #0]
 8004e7a:	f04f 0b00 	mov.w	fp, #0
 8004e7e:	4618      	mov	r0, r3
 8004e80:	9303      	str	r3, [sp, #12]
 8004e82:	f7fb f97d 	bl	8000180 <strlen>
 8004e86:	9b03      	ldr	r3, [sp, #12]
 8004e88:	9001      	str	r0, [sp, #4]
 8004e8a:	4403      	add	r3, r0
 8004e8c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8004e90:	9307      	str	r3, [sp, #28]
 8004e92:	f8da 3000 	ldr.w	r3, [sl]
 8004e96:	3302      	adds	r3, #2
 8004e98:	461f      	mov	r7, r3
 8004e9a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004e9e:	2830      	cmp	r0, #48	; 0x30
 8004ea0:	d06c      	beq.n	8004f7c <__gethex+0x118>
 8004ea2:	f7ff ffca 	bl	8004e3a <__hexdig_fun>
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d16a      	bne.n	8004f82 <__gethex+0x11e>
 8004eac:	9a01      	ldr	r2, [sp, #4]
 8004eae:	9903      	ldr	r1, [sp, #12]
 8004eb0:	4638      	mov	r0, r7
 8004eb2:	f7ff f865 	bl	8003f80 <strncmp>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d166      	bne.n	8004f88 <__gethex+0x124>
 8004eba:	9b01      	ldr	r3, [sp, #4]
 8004ebc:	5cf8      	ldrb	r0, [r7, r3]
 8004ebe:	18fe      	adds	r6, r7, r3
 8004ec0:	f7ff ffbb 	bl	8004e3a <__hexdig_fun>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	d062      	beq.n	8004f8e <__gethex+0x12a>
 8004ec8:	4633      	mov	r3, r6
 8004eca:	7818      	ldrb	r0, [r3, #0]
 8004ecc:	461f      	mov	r7, r3
 8004ece:	2830      	cmp	r0, #48	; 0x30
 8004ed0:	f103 0301 	add.w	r3, r3, #1
 8004ed4:	d0f9      	beq.n	8004eca <__gethex+0x66>
 8004ed6:	f7ff ffb0 	bl	8004e3a <__hexdig_fun>
 8004eda:	fab0 f580 	clz	r5, r0
 8004ede:	4634      	mov	r4, r6
 8004ee0:	f04f 0b01 	mov.w	fp, #1
 8004ee4:	096d      	lsrs	r5, r5, #5
 8004ee6:	463a      	mov	r2, r7
 8004ee8:	4616      	mov	r6, r2
 8004eea:	7830      	ldrb	r0, [r6, #0]
 8004eec:	3201      	adds	r2, #1
 8004eee:	f7ff ffa4 	bl	8004e3a <__hexdig_fun>
 8004ef2:	2800      	cmp	r0, #0
 8004ef4:	d1f8      	bne.n	8004ee8 <__gethex+0x84>
 8004ef6:	9a01      	ldr	r2, [sp, #4]
 8004ef8:	9903      	ldr	r1, [sp, #12]
 8004efa:	4630      	mov	r0, r6
 8004efc:	f7ff f840 	bl	8003f80 <strncmp>
 8004f00:	b950      	cbnz	r0, 8004f18 <__gethex+0xb4>
 8004f02:	b954      	cbnz	r4, 8004f1a <__gethex+0xb6>
 8004f04:	9b01      	ldr	r3, [sp, #4]
 8004f06:	18f4      	adds	r4, r6, r3
 8004f08:	4622      	mov	r2, r4
 8004f0a:	4616      	mov	r6, r2
 8004f0c:	7830      	ldrb	r0, [r6, #0]
 8004f0e:	3201      	adds	r2, #1
 8004f10:	f7ff ff93 	bl	8004e3a <__hexdig_fun>
 8004f14:	2800      	cmp	r0, #0
 8004f16:	d1f8      	bne.n	8004f0a <__gethex+0xa6>
 8004f18:	b10c      	cbz	r4, 8004f1e <__gethex+0xba>
 8004f1a:	1ba4      	subs	r4, r4, r6
 8004f1c:	00a4      	lsls	r4, r4, #2
 8004f1e:	7833      	ldrb	r3, [r6, #0]
 8004f20:	2b50      	cmp	r3, #80	; 0x50
 8004f22:	d001      	beq.n	8004f28 <__gethex+0xc4>
 8004f24:	2b70      	cmp	r3, #112	; 0x70
 8004f26:	d140      	bne.n	8004faa <__gethex+0x146>
 8004f28:	7873      	ldrb	r3, [r6, #1]
 8004f2a:	2b2b      	cmp	r3, #43	; 0x2b
 8004f2c:	d035      	beq.n	8004f9a <__gethex+0x136>
 8004f2e:	2b2d      	cmp	r3, #45	; 0x2d
 8004f30:	d02f      	beq.n	8004f92 <__gethex+0x12e>
 8004f32:	f04f 0900 	mov.w	r9, #0
 8004f36:	1c71      	adds	r1, r6, #1
 8004f38:	7808      	ldrb	r0, [r1, #0]
 8004f3a:	f7ff ff7e 	bl	8004e3a <__hexdig_fun>
 8004f3e:	1e43      	subs	r3, r0, #1
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b18      	cmp	r3, #24
 8004f44:	d831      	bhi.n	8004faa <__gethex+0x146>
 8004f46:	f1a0 0210 	sub.w	r2, r0, #16
 8004f4a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8004f4e:	f7ff ff74 	bl	8004e3a <__hexdig_fun>
 8004f52:	1e43      	subs	r3, r0, #1
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b18      	cmp	r3, #24
 8004f58:	d922      	bls.n	8004fa0 <__gethex+0x13c>
 8004f5a:	f1b9 0f00 	cmp.w	r9, #0
 8004f5e:	d000      	beq.n	8004f62 <__gethex+0xfe>
 8004f60:	4252      	negs	r2, r2
 8004f62:	4414      	add	r4, r2
 8004f64:	f8ca 1000 	str.w	r1, [sl]
 8004f68:	b30d      	cbz	r5, 8004fae <__gethex+0x14a>
 8004f6a:	f1bb 0f00 	cmp.w	fp, #0
 8004f6e:	bf14      	ite	ne
 8004f70:	2700      	movne	r7, #0
 8004f72:	2706      	moveq	r7, #6
 8004f74:	4638      	mov	r0, r7
 8004f76:	b00b      	add	sp, #44	; 0x2c
 8004f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f7c:	f10b 0b01 	add.w	fp, fp, #1
 8004f80:	e78a      	b.n	8004e98 <__gethex+0x34>
 8004f82:	2500      	movs	r5, #0
 8004f84:	462c      	mov	r4, r5
 8004f86:	e7ae      	b.n	8004ee6 <__gethex+0x82>
 8004f88:	463e      	mov	r6, r7
 8004f8a:	2501      	movs	r5, #1
 8004f8c:	e7c7      	b.n	8004f1e <__gethex+0xba>
 8004f8e:	4604      	mov	r4, r0
 8004f90:	e7fb      	b.n	8004f8a <__gethex+0x126>
 8004f92:	f04f 0901 	mov.w	r9, #1
 8004f96:	1cb1      	adds	r1, r6, #2
 8004f98:	e7ce      	b.n	8004f38 <__gethex+0xd4>
 8004f9a:	f04f 0900 	mov.w	r9, #0
 8004f9e:	e7fa      	b.n	8004f96 <__gethex+0x132>
 8004fa0:	230a      	movs	r3, #10
 8004fa2:	fb03 0202 	mla	r2, r3, r2, r0
 8004fa6:	3a10      	subs	r2, #16
 8004fa8:	e7cf      	b.n	8004f4a <__gethex+0xe6>
 8004faa:	4631      	mov	r1, r6
 8004fac:	e7da      	b.n	8004f64 <__gethex+0x100>
 8004fae:	4629      	mov	r1, r5
 8004fb0:	1bf3      	subs	r3, r6, r7
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	2b07      	cmp	r3, #7
 8004fb6:	dc49      	bgt.n	800504c <__gethex+0x1e8>
 8004fb8:	9802      	ldr	r0, [sp, #8]
 8004fba:	f000 fa52 	bl	8005462 <_Balloc>
 8004fbe:	f04f 0b00 	mov.w	fp, #0
 8004fc2:	4605      	mov	r5, r0
 8004fc4:	46da      	mov	sl, fp
 8004fc6:	9b01      	ldr	r3, [sp, #4]
 8004fc8:	f100 0914 	add.w	r9, r0, #20
 8004fcc:	f1c3 0301 	rsb	r3, r3, #1
 8004fd0:	f8cd 9010 	str.w	r9, [sp, #16]
 8004fd4:	9308      	str	r3, [sp, #32]
 8004fd6:	42b7      	cmp	r7, r6
 8004fd8:	d33b      	bcc.n	8005052 <__gethex+0x1ee>
 8004fda:	9804      	ldr	r0, [sp, #16]
 8004fdc:	f840 ab04 	str.w	sl, [r0], #4
 8004fe0:	eba0 0009 	sub.w	r0, r0, r9
 8004fe4:	1080      	asrs	r0, r0, #2
 8004fe6:	6128      	str	r0, [r5, #16]
 8004fe8:	0147      	lsls	r7, r0, #5
 8004fea:	4650      	mov	r0, sl
 8004fec:	f000 fafd 	bl	80055ea <__hi0bits>
 8004ff0:	f8d8 6000 	ldr.w	r6, [r8]
 8004ff4:	1a3f      	subs	r7, r7, r0
 8004ff6:	42b7      	cmp	r7, r6
 8004ff8:	dd64      	ble.n	80050c4 <__gethex+0x260>
 8004ffa:	1bbf      	subs	r7, r7, r6
 8004ffc:	4639      	mov	r1, r7
 8004ffe:	4628      	mov	r0, r5
 8005000:	f000 fdf5 	bl	8005bee <__any_on>
 8005004:	4682      	mov	sl, r0
 8005006:	b178      	cbz	r0, 8005028 <__gethex+0x1c4>
 8005008:	f04f 0a01 	mov.w	sl, #1
 800500c:	1e7b      	subs	r3, r7, #1
 800500e:	1159      	asrs	r1, r3, #5
 8005010:	f003 021f 	and.w	r2, r3, #31
 8005014:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005018:	fa0a f202 	lsl.w	r2, sl, r2
 800501c:	420a      	tst	r2, r1
 800501e:	d003      	beq.n	8005028 <__gethex+0x1c4>
 8005020:	4553      	cmp	r3, sl
 8005022:	dc46      	bgt.n	80050b2 <__gethex+0x24e>
 8005024:	f04f 0a02 	mov.w	sl, #2
 8005028:	4639      	mov	r1, r7
 800502a:	4628      	mov	r0, r5
 800502c:	f7ff fed0 	bl	8004dd0 <rshift>
 8005030:	443c      	add	r4, r7
 8005032:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005036:	429c      	cmp	r4, r3
 8005038:	dd52      	ble.n	80050e0 <__gethex+0x27c>
 800503a:	4629      	mov	r1, r5
 800503c:	9802      	ldr	r0, [sp, #8]
 800503e:	f000 fa44 	bl	80054ca <_Bfree>
 8005042:	2300      	movs	r3, #0
 8005044:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005046:	27a3      	movs	r7, #163	; 0xa3
 8005048:	6013      	str	r3, [r2, #0]
 800504a:	e793      	b.n	8004f74 <__gethex+0x110>
 800504c:	3101      	adds	r1, #1
 800504e:	105b      	asrs	r3, r3, #1
 8005050:	e7b0      	b.n	8004fb4 <__gethex+0x150>
 8005052:	1e73      	subs	r3, r6, #1
 8005054:	9305      	str	r3, [sp, #20]
 8005056:	9a07      	ldr	r2, [sp, #28]
 8005058:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800505c:	4293      	cmp	r3, r2
 800505e:	d018      	beq.n	8005092 <__gethex+0x22e>
 8005060:	f1bb 0f20 	cmp.w	fp, #32
 8005064:	d107      	bne.n	8005076 <__gethex+0x212>
 8005066:	9b04      	ldr	r3, [sp, #16]
 8005068:	f8c3 a000 	str.w	sl, [r3]
 800506c:	f04f 0a00 	mov.w	sl, #0
 8005070:	46d3      	mov	fp, sl
 8005072:	3304      	adds	r3, #4
 8005074:	9304      	str	r3, [sp, #16]
 8005076:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800507a:	f7ff fede 	bl	8004e3a <__hexdig_fun>
 800507e:	f000 000f 	and.w	r0, r0, #15
 8005082:	fa00 f00b 	lsl.w	r0, r0, fp
 8005086:	ea4a 0a00 	orr.w	sl, sl, r0
 800508a:	f10b 0b04 	add.w	fp, fp, #4
 800508e:	9b05      	ldr	r3, [sp, #20]
 8005090:	e00d      	b.n	80050ae <__gethex+0x24a>
 8005092:	9b05      	ldr	r3, [sp, #20]
 8005094:	9a08      	ldr	r2, [sp, #32]
 8005096:	4413      	add	r3, r2
 8005098:	429f      	cmp	r7, r3
 800509a:	d8e1      	bhi.n	8005060 <__gethex+0x1fc>
 800509c:	4618      	mov	r0, r3
 800509e:	9a01      	ldr	r2, [sp, #4]
 80050a0:	9903      	ldr	r1, [sp, #12]
 80050a2:	9309      	str	r3, [sp, #36]	; 0x24
 80050a4:	f7fe ff6c 	bl	8003f80 <strncmp>
 80050a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050aa:	2800      	cmp	r0, #0
 80050ac:	d1d8      	bne.n	8005060 <__gethex+0x1fc>
 80050ae:	461e      	mov	r6, r3
 80050b0:	e791      	b.n	8004fd6 <__gethex+0x172>
 80050b2:	1eb9      	subs	r1, r7, #2
 80050b4:	4628      	mov	r0, r5
 80050b6:	f000 fd9a 	bl	8005bee <__any_on>
 80050ba:	2800      	cmp	r0, #0
 80050bc:	d0b2      	beq.n	8005024 <__gethex+0x1c0>
 80050be:	f04f 0a03 	mov.w	sl, #3
 80050c2:	e7b1      	b.n	8005028 <__gethex+0x1c4>
 80050c4:	da09      	bge.n	80050da <__gethex+0x276>
 80050c6:	1bf7      	subs	r7, r6, r7
 80050c8:	4629      	mov	r1, r5
 80050ca:	463a      	mov	r2, r7
 80050cc:	9802      	ldr	r0, [sp, #8]
 80050ce:	f000 fbbd 	bl	800584c <__lshift>
 80050d2:	4605      	mov	r5, r0
 80050d4:	1be4      	subs	r4, r4, r7
 80050d6:	f100 0914 	add.w	r9, r0, #20
 80050da:	f04f 0a00 	mov.w	sl, #0
 80050de:	e7a8      	b.n	8005032 <__gethex+0x1ce>
 80050e0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80050e4:	4284      	cmp	r4, r0
 80050e6:	da6b      	bge.n	80051c0 <__gethex+0x35c>
 80050e8:	1b04      	subs	r4, r0, r4
 80050ea:	42a6      	cmp	r6, r4
 80050ec:	dc2e      	bgt.n	800514c <__gethex+0x2e8>
 80050ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d022      	beq.n	800513c <__gethex+0x2d8>
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	d024      	beq.n	8005144 <__gethex+0x2e0>
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d115      	bne.n	800512a <__gethex+0x2c6>
 80050fe:	42a6      	cmp	r6, r4
 8005100:	d113      	bne.n	800512a <__gethex+0x2c6>
 8005102:	2e01      	cmp	r6, #1
 8005104:	dc0b      	bgt.n	800511e <__gethex+0x2ba>
 8005106:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800510a:	9a06      	ldr	r2, [sp, #24]
 800510c:	2762      	movs	r7, #98	; 0x62
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	2301      	movs	r3, #1
 8005112:	612b      	str	r3, [r5, #16]
 8005114:	f8c9 3000 	str.w	r3, [r9]
 8005118:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800511a:	601d      	str	r5, [r3, #0]
 800511c:	e72a      	b.n	8004f74 <__gethex+0x110>
 800511e:	1e71      	subs	r1, r6, #1
 8005120:	4628      	mov	r0, r5
 8005122:	f000 fd64 	bl	8005bee <__any_on>
 8005126:	2800      	cmp	r0, #0
 8005128:	d1ed      	bne.n	8005106 <__gethex+0x2a2>
 800512a:	4629      	mov	r1, r5
 800512c:	9802      	ldr	r0, [sp, #8]
 800512e:	f000 f9cc 	bl	80054ca <_Bfree>
 8005132:	2300      	movs	r3, #0
 8005134:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005136:	2750      	movs	r7, #80	; 0x50
 8005138:	6013      	str	r3, [r2, #0]
 800513a:	e71b      	b.n	8004f74 <__gethex+0x110>
 800513c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800513e:	2b00      	cmp	r3, #0
 8005140:	d0e1      	beq.n	8005106 <__gethex+0x2a2>
 8005142:	e7f2      	b.n	800512a <__gethex+0x2c6>
 8005144:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1dd      	bne.n	8005106 <__gethex+0x2a2>
 800514a:	e7ee      	b.n	800512a <__gethex+0x2c6>
 800514c:	1e67      	subs	r7, r4, #1
 800514e:	f1ba 0f00 	cmp.w	sl, #0
 8005152:	d132      	bne.n	80051ba <__gethex+0x356>
 8005154:	b127      	cbz	r7, 8005160 <__gethex+0x2fc>
 8005156:	4639      	mov	r1, r7
 8005158:	4628      	mov	r0, r5
 800515a:	f000 fd48 	bl	8005bee <__any_on>
 800515e:	4682      	mov	sl, r0
 8005160:	2301      	movs	r3, #1
 8005162:	117a      	asrs	r2, r7, #5
 8005164:	f007 071f 	and.w	r7, r7, #31
 8005168:	fa03 f707 	lsl.w	r7, r3, r7
 800516c:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8005170:	4621      	mov	r1, r4
 8005172:	421f      	tst	r7, r3
 8005174:	f04f 0702 	mov.w	r7, #2
 8005178:	4628      	mov	r0, r5
 800517a:	bf18      	it	ne
 800517c:	f04a 0a02 	orrne.w	sl, sl, #2
 8005180:	1b36      	subs	r6, r6, r4
 8005182:	f7ff fe25 	bl	8004dd0 <rshift>
 8005186:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800518a:	f1ba 0f00 	cmp.w	sl, #0
 800518e:	d045      	beq.n	800521c <__gethex+0x3b8>
 8005190:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005194:	2b02      	cmp	r3, #2
 8005196:	d015      	beq.n	80051c4 <__gethex+0x360>
 8005198:	2b03      	cmp	r3, #3
 800519a:	d017      	beq.n	80051cc <__gethex+0x368>
 800519c:	2b01      	cmp	r3, #1
 800519e:	d109      	bne.n	80051b4 <__gethex+0x350>
 80051a0:	f01a 0f02 	tst.w	sl, #2
 80051a4:	d006      	beq.n	80051b4 <__gethex+0x350>
 80051a6:	f8d9 3000 	ldr.w	r3, [r9]
 80051aa:	ea4a 0a03 	orr.w	sl, sl, r3
 80051ae:	f01a 0f01 	tst.w	sl, #1
 80051b2:	d10e      	bne.n	80051d2 <__gethex+0x36e>
 80051b4:	f047 0710 	orr.w	r7, r7, #16
 80051b8:	e030      	b.n	800521c <__gethex+0x3b8>
 80051ba:	f04f 0a01 	mov.w	sl, #1
 80051be:	e7cf      	b.n	8005160 <__gethex+0x2fc>
 80051c0:	2701      	movs	r7, #1
 80051c2:	e7e2      	b.n	800518a <__gethex+0x326>
 80051c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80051c6:	f1c3 0301 	rsb	r3, r3, #1
 80051ca:	9315      	str	r3, [sp, #84]	; 0x54
 80051cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d0f0      	beq.n	80051b4 <__gethex+0x350>
 80051d2:	2000      	movs	r0, #0
 80051d4:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80051d8:	f105 0314 	add.w	r3, r5, #20
 80051dc:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80051e0:	eb03 010a 	add.w	r1, r3, sl
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80051ea:	d01c      	beq.n	8005226 <__gethex+0x3c2>
 80051ec:	3201      	adds	r2, #1
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	2f02      	cmp	r7, #2
 80051f2:	f105 0314 	add.w	r3, r5, #20
 80051f6:	d138      	bne.n	800526a <__gethex+0x406>
 80051f8:	f8d8 2000 	ldr.w	r2, [r8]
 80051fc:	3a01      	subs	r2, #1
 80051fe:	4296      	cmp	r6, r2
 8005200:	d10a      	bne.n	8005218 <__gethex+0x3b4>
 8005202:	2201      	movs	r2, #1
 8005204:	1171      	asrs	r1, r6, #5
 8005206:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800520a:	f006 061f 	and.w	r6, r6, #31
 800520e:	fa02 f606 	lsl.w	r6, r2, r6
 8005212:	421e      	tst	r6, r3
 8005214:	bf18      	it	ne
 8005216:	4617      	movne	r7, r2
 8005218:	f047 0720 	orr.w	r7, r7, #32
 800521c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800521e:	601d      	str	r5, [r3, #0]
 8005220:	9b06      	ldr	r3, [sp, #24]
 8005222:	601c      	str	r4, [r3, #0]
 8005224:	e6a6      	b.n	8004f74 <__gethex+0x110>
 8005226:	f843 0b04 	str.w	r0, [r3], #4
 800522a:	4299      	cmp	r1, r3
 800522c:	d8da      	bhi.n	80051e4 <__gethex+0x380>
 800522e:	68ab      	ldr	r3, [r5, #8]
 8005230:	4599      	cmp	r9, r3
 8005232:	db12      	blt.n	800525a <__gethex+0x3f6>
 8005234:	6869      	ldr	r1, [r5, #4]
 8005236:	9802      	ldr	r0, [sp, #8]
 8005238:	3101      	adds	r1, #1
 800523a:	f000 f912 	bl	8005462 <_Balloc>
 800523e:	4683      	mov	fp, r0
 8005240:	692a      	ldr	r2, [r5, #16]
 8005242:	f105 010c 	add.w	r1, r5, #12
 8005246:	3202      	adds	r2, #2
 8005248:	0092      	lsls	r2, r2, #2
 800524a:	300c      	adds	r0, #12
 800524c:	f000 f8fe 	bl	800544c <memcpy>
 8005250:	4629      	mov	r1, r5
 8005252:	9802      	ldr	r0, [sp, #8]
 8005254:	f000 f939 	bl	80054ca <_Bfree>
 8005258:	465d      	mov	r5, fp
 800525a:	692b      	ldr	r3, [r5, #16]
 800525c:	1c5a      	adds	r2, r3, #1
 800525e:	612a      	str	r2, [r5, #16]
 8005260:	2201      	movs	r2, #1
 8005262:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005266:	615a      	str	r2, [r3, #20]
 8005268:	e7c2      	b.n	80051f0 <__gethex+0x38c>
 800526a:	692a      	ldr	r2, [r5, #16]
 800526c:	4591      	cmp	r9, r2
 800526e:	da0b      	bge.n	8005288 <__gethex+0x424>
 8005270:	2101      	movs	r1, #1
 8005272:	4628      	mov	r0, r5
 8005274:	f7ff fdac 	bl	8004dd0 <rshift>
 8005278:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800527c:	3401      	adds	r4, #1
 800527e:	429c      	cmp	r4, r3
 8005280:	f73f aedb 	bgt.w	800503a <__gethex+0x1d6>
 8005284:	2701      	movs	r7, #1
 8005286:	e7c7      	b.n	8005218 <__gethex+0x3b4>
 8005288:	f016 061f 	ands.w	r6, r6, #31
 800528c:	d0fa      	beq.n	8005284 <__gethex+0x420>
 800528e:	449a      	add	sl, r3
 8005290:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005294:	f000 f9a9 	bl	80055ea <__hi0bits>
 8005298:	f1c6 0620 	rsb	r6, r6, #32
 800529c:	42b0      	cmp	r0, r6
 800529e:	dbe7      	blt.n	8005270 <__gethex+0x40c>
 80052a0:	e7f0      	b.n	8005284 <__gethex+0x420>

080052a2 <L_shift>:
 80052a2:	f1c2 0208 	rsb	r2, r2, #8
 80052a6:	0092      	lsls	r2, r2, #2
 80052a8:	b570      	push	{r4, r5, r6, lr}
 80052aa:	f1c2 0620 	rsb	r6, r2, #32
 80052ae:	6843      	ldr	r3, [r0, #4]
 80052b0:	6804      	ldr	r4, [r0, #0]
 80052b2:	fa03 f506 	lsl.w	r5, r3, r6
 80052b6:	432c      	orrs	r4, r5
 80052b8:	40d3      	lsrs	r3, r2
 80052ba:	6004      	str	r4, [r0, #0]
 80052bc:	f840 3f04 	str.w	r3, [r0, #4]!
 80052c0:	4288      	cmp	r0, r1
 80052c2:	d3f4      	bcc.n	80052ae <L_shift+0xc>
 80052c4:	bd70      	pop	{r4, r5, r6, pc}

080052c6 <__match>:
 80052c6:	b530      	push	{r4, r5, lr}
 80052c8:	6803      	ldr	r3, [r0, #0]
 80052ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052ce:	3301      	adds	r3, #1
 80052d0:	b914      	cbnz	r4, 80052d8 <__match+0x12>
 80052d2:	6003      	str	r3, [r0, #0]
 80052d4:	2001      	movs	r0, #1
 80052d6:	bd30      	pop	{r4, r5, pc}
 80052d8:	781a      	ldrb	r2, [r3, #0]
 80052da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80052de:	2d19      	cmp	r5, #25
 80052e0:	bf98      	it	ls
 80052e2:	3220      	addls	r2, #32
 80052e4:	42a2      	cmp	r2, r4
 80052e6:	d0f0      	beq.n	80052ca <__match+0x4>
 80052e8:	2000      	movs	r0, #0
 80052ea:	bd30      	pop	{r4, r5, pc}

080052ec <__hexnan>:
 80052ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f0:	2500      	movs	r5, #0
 80052f2:	680b      	ldr	r3, [r1, #0]
 80052f4:	4682      	mov	sl, r0
 80052f6:	115f      	asrs	r7, r3, #5
 80052f8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80052fc:	f013 031f 	ands.w	r3, r3, #31
 8005300:	bf18      	it	ne
 8005302:	3704      	addne	r7, #4
 8005304:	1f3e      	subs	r6, r7, #4
 8005306:	4690      	mov	r8, r2
 8005308:	46b1      	mov	r9, r6
 800530a:	4634      	mov	r4, r6
 800530c:	46ab      	mov	fp, r5
 800530e:	b087      	sub	sp, #28
 8005310:	6801      	ldr	r1, [r0, #0]
 8005312:	9302      	str	r3, [sp, #8]
 8005314:	f847 5c04 	str.w	r5, [r7, #-4]
 8005318:	9501      	str	r5, [sp, #4]
 800531a:	784a      	ldrb	r2, [r1, #1]
 800531c:	1c4b      	adds	r3, r1, #1
 800531e:	9303      	str	r3, [sp, #12]
 8005320:	b342      	cbz	r2, 8005374 <__hexnan+0x88>
 8005322:	4610      	mov	r0, r2
 8005324:	9105      	str	r1, [sp, #20]
 8005326:	9204      	str	r2, [sp, #16]
 8005328:	f7ff fd87 	bl	8004e3a <__hexdig_fun>
 800532c:	2800      	cmp	r0, #0
 800532e:	d143      	bne.n	80053b8 <__hexnan+0xcc>
 8005330:	9a04      	ldr	r2, [sp, #16]
 8005332:	9905      	ldr	r1, [sp, #20]
 8005334:	2a20      	cmp	r2, #32
 8005336:	d818      	bhi.n	800536a <__hexnan+0x7e>
 8005338:	9b01      	ldr	r3, [sp, #4]
 800533a:	459b      	cmp	fp, r3
 800533c:	dd13      	ble.n	8005366 <__hexnan+0x7a>
 800533e:	454c      	cmp	r4, r9
 8005340:	d206      	bcs.n	8005350 <__hexnan+0x64>
 8005342:	2d07      	cmp	r5, #7
 8005344:	dc04      	bgt.n	8005350 <__hexnan+0x64>
 8005346:	462a      	mov	r2, r5
 8005348:	4649      	mov	r1, r9
 800534a:	4620      	mov	r0, r4
 800534c:	f7ff ffa9 	bl	80052a2 <L_shift>
 8005350:	4544      	cmp	r4, r8
 8005352:	d944      	bls.n	80053de <__hexnan+0xf2>
 8005354:	2300      	movs	r3, #0
 8005356:	f1a4 0904 	sub.w	r9, r4, #4
 800535a:	f844 3c04 	str.w	r3, [r4, #-4]
 800535e:	461d      	mov	r5, r3
 8005360:	464c      	mov	r4, r9
 8005362:	f8cd b004 	str.w	fp, [sp, #4]
 8005366:	9903      	ldr	r1, [sp, #12]
 8005368:	e7d7      	b.n	800531a <__hexnan+0x2e>
 800536a:	2a29      	cmp	r2, #41	; 0x29
 800536c:	d14a      	bne.n	8005404 <__hexnan+0x118>
 800536e:	3102      	adds	r1, #2
 8005370:	f8ca 1000 	str.w	r1, [sl]
 8005374:	f1bb 0f00 	cmp.w	fp, #0
 8005378:	d044      	beq.n	8005404 <__hexnan+0x118>
 800537a:	454c      	cmp	r4, r9
 800537c:	d206      	bcs.n	800538c <__hexnan+0xa0>
 800537e:	2d07      	cmp	r5, #7
 8005380:	dc04      	bgt.n	800538c <__hexnan+0xa0>
 8005382:	462a      	mov	r2, r5
 8005384:	4649      	mov	r1, r9
 8005386:	4620      	mov	r0, r4
 8005388:	f7ff ff8b 	bl	80052a2 <L_shift>
 800538c:	4544      	cmp	r4, r8
 800538e:	d928      	bls.n	80053e2 <__hexnan+0xf6>
 8005390:	4643      	mov	r3, r8
 8005392:	f854 2b04 	ldr.w	r2, [r4], #4
 8005396:	42a6      	cmp	r6, r4
 8005398:	f843 2b04 	str.w	r2, [r3], #4
 800539c:	d2f9      	bcs.n	8005392 <__hexnan+0xa6>
 800539e:	2200      	movs	r2, #0
 80053a0:	f843 2b04 	str.w	r2, [r3], #4
 80053a4:	429e      	cmp	r6, r3
 80053a6:	d2fb      	bcs.n	80053a0 <__hexnan+0xb4>
 80053a8:	6833      	ldr	r3, [r6, #0]
 80053aa:	b91b      	cbnz	r3, 80053b4 <__hexnan+0xc8>
 80053ac:	4546      	cmp	r6, r8
 80053ae:	d127      	bne.n	8005400 <__hexnan+0x114>
 80053b0:	2301      	movs	r3, #1
 80053b2:	6033      	str	r3, [r6, #0]
 80053b4:	2005      	movs	r0, #5
 80053b6:	e026      	b.n	8005406 <__hexnan+0x11a>
 80053b8:	3501      	adds	r5, #1
 80053ba:	2d08      	cmp	r5, #8
 80053bc:	f10b 0b01 	add.w	fp, fp, #1
 80053c0:	dd06      	ble.n	80053d0 <__hexnan+0xe4>
 80053c2:	4544      	cmp	r4, r8
 80053c4:	d9cf      	bls.n	8005366 <__hexnan+0x7a>
 80053c6:	2300      	movs	r3, #0
 80053c8:	2501      	movs	r5, #1
 80053ca:	f844 3c04 	str.w	r3, [r4, #-4]
 80053ce:	3c04      	subs	r4, #4
 80053d0:	6822      	ldr	r2, [r4, #0]
 80053d2:	f000 000f 	and.w	r0, r0, #15
 80053d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80053da:	6020      	str	r0, [r4, #0]
 80053dc:	e7c3      	b.n	8005366 <__hexnan+0x7a>
 80053de:	2508      	movs	r5, #8
 80053e0:	e7c1      	b.n	8005366 <__hexnan+0x7a>
 80053e2:	9b02      	ldr	r3, [sp, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0df      	beq.n	80053a8 <__hexnan+0xbc>
 80053e8:	f04f 32ff 	mov.w	r2, #4294967295
 80053ec:	f1c3 0320 	rsb	r3, r3, #32
 80053f0:	fa22 f303 	lsr.w	r3, r2, r3
 80053f4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80053f8:	401a      	ands	r2, r3
 80053fa:	f847 2c04 	str.w	r2, [r7, #-4]
 80053fe:	e7d3      	b.n	80053a8 <__hexnan+0xbc>
 8005400:	3e04      	subs	r6, #4
 8005402:	e7d1      	b.n	80053a8 <__hexnan+0xbc>
 8005404:	2004      	movs	r0, #4
 8005406:	b007      	add	sp, #28
 8005408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800540c <__locale_ctype_ptr_l>:
 800540c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005410:	4770      	bx	lr

08005412 <__localeconv_l>:
 8005412:	30f0      	adds	r0, #240	; 0xf0
 8005414:	4770      	bx	lr
	...

08005418 <malloc>:
 8005418:	4b02      	ldr	r3, [pc, #8]	; (8005424 <malloc+0xc>)
 800541a:	4601      	mov	r1, r0
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	f000 bc61 	b.w	8005ce4 <_malloc_r>
 8005422:	bf00      	nop
 8005424:	20000004 	.word	0x20000004

08005428 <__ascii_mbtowc>:
 8005428:	b082      	sub	sp, #8
 800542a:	b901      	cbnz	r1, 800542e <__ascii_mbtowc+0x6>
 800542c:	a901      	add	r1, sp, #4
 800542e:	b142      	cbz	r2, 8005442 <__ascii_mbtowc+0x1a>
 8005430:	b14b      	cbz	r3, 8005446 <__ascii_mbtowc+0x1e>
 8005432:	7813      	ldrb	r3, [r2, #0]
 8005434:	600b      	str	r3, [r1, #0]
 8005436:	7812      	ldrb	r2, [r2, #0]
 8005438:	1c10      	adds	r0, r2, #0
 800543a:	bf18      	it	ne
 800543c:	2001      	movne	r0, #1
 800543e:	b002      	add	sp, #8
 8005440:	4770      	bx	lr
 8005442:	4610      	mov	r0, r2
 8005444:	e7fb      	b.n	800543e <__ascii_mbtowc+0x16>
 8005446:	f06f 0001 	mvn.w	r0, #1
 800544a:	e7f8      	b.n	800543e <__ascii_mbtowc+0x16>

0800544c <memcpy>:
 800544c:	b510      	push	{r4, lr}
 800544e:	1e43      	subs	r3, r0, #1
 8005450:	440a      	add	r2, r1
 8005452:	4291      	cmp	r1, r2
 8005454:	d100      	bne.n	8005458 <memcpy+0xc>
 8005456:	bd10      	pop	{r4, pc}
 8005458:	f811 4b01 	ldrb.w	r4, [r1], #1
 800545c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005460:	e7f7      	b.n	8005452 <memcpy+0x6>

08005462 <_Balloc>:
 8005462:	b570      	push	{r4, r5, r6, lr}
 8005464:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005466:	4604      	mov	r4, r0
 8005468:	460e      	mov	r6, r1
 800546a:	b93d      	cbnz	r5, 800547c <_Balloc+0x1a>
 800546c:	2010      	movs	r0, #16
 800546e:	f7ff ffd3 	bl	8005418 <malloc>
 8005472:	6260      	str	r0, [r4, #36]	; 0x24
 8005474:	6045      	str	r5, [r0, #4]
 8005476:	6085      	str	r5, [r0, #8]
 8005478:	6005      	str	r5, [r0, #0]
 800547a:	60c5      	str	r5, [r0, #12]
 800547c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800547e:	68eb      	ldr	r3, [r5, #12]
 8005480:	b183      	cbz	r3, 80054a4 <_Balloc+0x42>
 8005482:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800548a:	b9b8      	cbnz	r0, 80054bc <_Balloc+0x5a>
 800548c:	2101      	movs	r1, #1
 800548e:	fa01 f506 	lsl.w	r5, r1, r6
 8005492:	1d6a      	adds	r2, r5, #5
 8005494:	0092      	lsls	r2, r2, #2
 8005496:	4620      	mov	r0, r4
 8005498:	f000 fbca 	bl	8005c30 <_calloc_r>
 800549c:	b160      	cbz	r0, 80054b8 <_Balloc+0x56>
 800549e:	6046      	str	r6, [r0, #4]
 80054a0:	6085      	str	r5, [r0, #8]
 80054a2:	e00e      	b.n	80054c2 <_Balloc+0x60>
 80054a4:	2221      	movs	r2, #33	; 0x21
 80054a6:	2104      	movs	r1, #4
 80054a8:	4620      	mov	r0, r4
 80054aa:	f000 fbc1 	bl	8005c30 <_calloc_r>
 80054ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054b0:	60e8      	str	r0, [r5, #12]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1e4      	bne.n	8005482 <_Balloc+0x20>
 80054b8:	2000      	movs	r0, #0
 80054ba:	bd70      	pop	{r4, r5, r6, pc}
 80054bc:	6802      	ldr	r2, [r0, #0]
 80054be:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80054c2:	2300      	movs	r3, #0
 80054c4:	6103      	str	r3, [r0, #16]
 80054c6:	60c3      	str	r3, [r0, #12]
 80054c8:	bd70      	pop	{r4, r5, r6, pc}

080054ca <_Bfree>:
 80054ca:	b570      	push	{r4, r5, r6, lr}
 80054cc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80054ce:	4606      	mov	r6, r0
 80054d0:	460d      	mov	r5, r1
 80054d2:	b93c      	cbnz	r4, 80054e4 <_Bfree+0x1a>
 80054d4:	2010      	movs	r0, #16
 80054d6:	f7ff ff9f 	bl	8005418 <malloc>
 80054da:	6270      	str	r0, [r6, #36]	; 0x24
 80054dc:	6044      	str	r4, [r0, #4]
 80054de:	6084      	str	r4, [r0, #8]
 80054e0:	6004      	str	r4, [r0, #0]
 80054e2:	60c4      	str	r4, [r0, #12]
 80054e4:	b13d      	cbz	r5, 80054f6 <_Bfree+0x2c>
 80054e6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80054e8:	686a      	ldr	r2, [r5, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054f0:	6029      	str	r1, [r5, #0]
 80054f2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80054f6:	bd70      	pop	{r4, r5, r6, pc}

080054f8 <__multadd>:
 80054f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054fc:	461f      	mov	r7, r3
 80054fe:	4606      	mov	r6, r0
 8005500:	460c      	mov	r4, r1
 8005502:	2300      	movs	r3, #0
 8005504:	690d      	ldr	r5, [r1, #16]
 8005506:	f101 0e14 	add.w	lr, r1, #20
 800550a:	f8de 0000 	ldr.w	r0, [lr]
 800550e:	3301      	adds	r3, #1
 8005510:	b281      	uxth	r1, r0
 8005512:	fb02 7101 	mla	r1, r2, r1, r7
 8005516:	0c00      	lsrs	r0, r0, #16
 8005518:	0c0f      	lsrs	r7, r1, #16
 800551a:	fb02 7000 	mla	r0, r2, r0, r7
 800551e:	b289      	uxth	r1, r1
 8005520:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005524:	429d      	cmp	r5, r3
 8005526:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800552a:	f84e 1b04 	str.w	r1, [lr], #4
 800552e:	dcec      	bgt.n	800550a <__multadd+0x12>
 8005530:	b1d7      	cbz	r7, 8005568 <__multadd+0x70>
 8005532:	68a3      	ldr	r3, [r4, #8]
 8005534:	429d      	cmp	r5, r3
 8005536:	db12      	blt.n	800555e <__multadd+0x66>
 8005538:	6861      	ldr	r1, [r4, #4]
 800553a:	4630      	mov	r0, r6
 800553c:	3101      	adds	r1, #1
 800553e:	f7ff ff90 	bl	8005462 <_Balloc>
 8005542:	4680      	mov	r8, r0
 8005544:	6922      	ldr	r2, [r4, #16]
 8005546:	f104 010c 	add.w	r1, r4, #12
 800554a:	3202      	adds	r2, #2
 800554c:	0092      	lsls	r2, r2, #2
 800554e:	300c      	adds	r0, #12
 8005550:	f7ff ff7c 	bl	800544c <memcpy>
 8005554:	4621      	mov	r1, r4
 8005556:	4630      	mov	r0, r6
 8005558:	f7ff ffb7 	bl	80054ca <_Bfree>
 800555c:	4644      	mov	r4, r8
 800555e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005562:	3501      	adds	r5, #1
 8005564:	615f      	str	r7, [r3, #20]
 8005566:	6125      	str	r5, [r4, #16]
 8005568:	4620      	mov	r0, r4
 800556a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800556e <__s2b>:
 800556e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005572:	4615      	mov	r5, r2
 8005574:	2209      	movs	r2, #9
 8005576:	461f      	mov	r7, r3
 8005578:	3308      	adds	r3, #8
 800557a:	460c      	mov	r4, r1
 800557c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005580:	4606      	mov	r6, r0
 8005582:	2201      	movs	r2, #1
 8005584:	2100      	movs	r1, #0
 8005586:	429a      	cmp	r2, r3
 8005588:	db20      	blt.n	80055cc <__s2b+0x5e>
 800558a:	4630      	mov	r0, r6
 800558c:	f7ff ff69 	bl	8005462 <_Balloc>
 8005590:	9b08      	ldr	r3, [sp, #32]
 8005592:	2d09      	cmp	r5, #9
 8005594:	6143      	str	r3, [r0, #20]
 8005596:	f04f 0301 	mov.w	r3, #1
 800559a:	6103      	str	r3, [r0, #16]
 800559c:	dd19      	ble.n	80055d2 <__s2b+0x64>
 800559e:	f104 0909 	add.w	r9, r4, #9
 80055a2:	46c8      	mov	r8, r9
 80055a4:	442c      	add	r4, r5
 80055a6:	f818 3b01 	ldrb.w	r3, [r8], #1
 80055aa:	4601      	mov	r1, r0
 80055ac:	3b30      	subs	r3, #48	; 0x30
 80055ae:	220a      	movs	r2, #10
 80055b0:	4630      	mov	r0, r6
 80055b2:	f7ff ffa1 	bl	80054f8 <__multadd>
 80055b6:	45a0      	cmp	r8, r4
 80055b8:	d1f5      	bne.n	80055a6 <__s2b+0x38>
 80055ba:	f1a5 0408 	sub.w	r4, r5, #8
 80055be:	444c      	add	r4, r9
 80055c0:	1b2d      	subs	r5, r5, r4
 80055c2:	1963      	adds	r3, r4, r5
 80055c4:	42bb      	cmp	r3, r7
 80055c6:	db07      	blt.n	80055d8 <__s2b+0x6a>
 80055c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055cc:	0052      	lsls	r2, r2, #1
 80055ce:	3101      	adds	r1, #1
 80055d0:	e7d9      	b.n	8005586 <__s2b+0x18>
 80055d2:	340a      	adds	r4, #10
 80055d4:	2509      	movs	r5, #9
 80055d6:	e7f3      	b.n	80055c0 <__s2b+0x52>
 80055d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80055dc:	4601      	mov	r1, r0
 80055de:	3b30      	subs	r3, #48	; 0x30
 80055e0:	220a      	movs	r2, #10
 80055e2:	4630      	mov	r0, r6
 80055e4:	f7ff ff88 	bl	80054f8 <__multadd>
 80055e8:	e7eb      	b.n	80055c2 <__s2b+0x54>

080055ea <__hi0bits>:
 80055ea:	0c02      	lsrs	r2, r0, #16
 80055ec:	0412      	lsls	r2, r2, #16
 80055ee:	4603      	mov	r3, r0
 80055f0:	b9b2      	cbnz	r2, 8005620 <__hi0bits+0x36>
 80055f2:	0403      	lsls	r3, r0, #16
 80055f4:	2010      	movs	r0, #16
 80055f6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80055fa:	bf04      	itt	eq
 80055fc:	021b      	lsleq	r3, r3, #8
 80055fe:	3008      	addeq	r0, #8
 8005600:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005604:	bf04      	itt	eq
 8005606:	011b      	lsleq	r3, r3, #4
 8005608:	3004      	addeq	r0, #4
 800560a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800560e:	bf04      	itt	eq
 8005610:	009b      	lsleq	r3, r3, #2
 8005612:	3002      	addeq	r0, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	db06      	blt.n	8005626 <__hi0bits+0x3c>
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	d503      	bpl.n	8005624 <__hi0bits+0x3a>
 800561c:	3001      	adds	r0, #1
 800561e:	4770      	bx	lr
 8005620:	2000      	movs	r0, #0
 8005622:	e7e8      	b.n	80055f6 <__hi0bits+0xc>
 8005624:	2020      	movs	r0, #32
 8005626:	4770      	bx	lr

08005628 <__lo0bits>:
 8005628:	6803      	ldr	r3, [r0, #0]
 800562a:	4601      	mov	r1, r0
 800562c:	f013 0207 	ands.w	r2, r3, #7
 8005630:	d00b      	beq.n	800564a <__lo0bits+0x22>
 8005632:	07da      	lsls	r2, r3, #31
 8005634:	d423      	bmi.n	800567e <__lo0bits+0x56>
 8005636:	0798      	lsls	r0, r3, #30
 8005638:	bf49      	itett	mi
 800563a:	085b      	lsrmi	r3, r3, #1
 800563c:	089b      	lsrpl	r3, r3, #2
 800563e:	2001      	movmi	r0, #1
 8005640:	600b      	strmi	r3, [r1, #0]
 8005642:	bf5c      	itt	pl
 8005644:	600b      	strpl	r3, [r1, #0]
 8005646:	2002      	movpl	r0, #2
 8005648:	4770      	bx	lr
 800564a:	b298      	uxth	r0, r3
 800564c:	b9a8      	cbnz	r0, 800567a <__lo0bits+0x52>
 800564e:	2010      	movs	r0, #16
 8005650:	0c1b      	lsrs	r3, r3, #16
 8005652:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005656:	bf04      	itt	eq
 8005658:	0a1b      	lsreq	r3, r3, #8
 800565a:	3008      	addeq	r0, #8
 800565c:	071a      	lsls	r2, r3, #28
 800565e:	bf04      	itt	eq
 8005660:	091b      	lsreq	r3, r3, #4
 8005662:	3004      	addeq	r0, #4
 8005664:	079a      	lsls	r2, r3, #30
 8005666:	bf04      	itt	eq
 8005668:	089b      	lsreq	r3, r3, #2
 800566a:	3002      	addeq	r0, #2
 800566c:	07da      	lsls	r2, r3, #31
 800566e:	d402      	bmi.n	8005676 <__lo0bits+0x4e>
 8005670:	085b      	lsrs	r3, r3, #1
 8005672:	d006      	beq.n	8005682 <__lo0bits+0x5a>
 8005674:	3001      	adds	r0, #1
 8005676:	600b      	str	r3, [r1, #0]
 8005678:	4770      	bx	lr
 800567a:	4610      	mov	r0, r2
 800567c:	e7e9      	b.n	8005652 <__lo0bits+0x2a>
 800567e:	2000      	movs	r0, #0
 8005680:	4770      	bx	lr
 8005682:	2020      	movs	r0, #32
 8005684:	4770      	bx	lr

08005686 <__i2b>:
 8005686:	b510      	push	{r4, lr}
 8005688:	460c      	mov	r4, r1
 800568a:	2101      	movs	r1, #1
 800568c:	f7ff fee9 	bl	8005462 <_Balloc>
 8005690:	2201      	movs	r2, #1
 8005692:	6144      	str	r4, [r0, #20]
 8005694:	6102      	str	r2, [r0, #16]
 8005696:	bd10      	pop	{r4, pc}

08005698 <__multiply>:
 8005698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800569c:	4614      	mov	r4, r2
 800569e:	690a      	ldr	r2, [r1, #16]
 80056a0:	6923      	ldr	r3, [r4, #16]
 80056a2:	4689      	mov	r9, r1
 80056a4:	429a      	cmp	r2, r3
 80056a6:	bfbe      	ittt	lt
 80056a8:	460b      	movlt	r3, r1
 80056aa:	46a1      	movlt	r9, r4
 80056ac:	461c      	movlt	r4, r3
 80056ae:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056b2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80056b6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80056ba:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80056be:	eb07 060a 	add.w	r6, r7, sl
 80056c2:	429e      	cmp	r6, r3
 80056c4:	bfc8      	it	gt
 80056c6:	3101      	addgt	r1, #1
 80056c8:	f7ff fecb 	bl	8005462 <_Balloc>
 80056cc:	f100 0514 	add.w	r5, r0, #20
 80056d0:	462b      	mov	r3, r5
 80056d2:	2200      	movs	r2, #0
 80056d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80056d8:	4543      	cmp	r3, r8
 80056da:	d316      	bcc.n	800570a <__multiply+0x72>
 80056dc:	f104 0214 	add.w	r2, r4, #20
 80056e0:	f109 0114 	add.w	r1, r9, #20
 80056e4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80056e8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80056ec:	9301      	str	r3, [sp, #4]
 80056ee:	9c01      	ldr	r4, [sp, #4]
 80056f0:	4613      	mov	r3, r2
 80056f2:	4294      	cmp	r4, r2
 80056f4:	d80c      	bhi.n	8005710 <__multiply+0x78>
 80056f6:	2e00      	cmp	r6, #0
 80056f8:	dd03      	ble.n	8005702 <__multiply+0x6a>
 80056fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d054      	beq.n	80057ac <__multiply+0x114>
 8005702:	6106      	str	r6, [r0, #16]
 8005704:	b003      	add	sp, #12
 8005706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800570a:	f843 2b04 	str.w	r2, [r3], #4
 800570e:	e7e3      	b.n	80056d8 <__multiply+0x40>
 8005710:	f8b3 a000 	ldrh.w	sl, [r3]
 8005714:	3204      	adds	r2, #4
 8005716:	f1ba 0f00 	cmp.w	sl, #0
 800571a:	d020      	beq.n	800575e <__multiply+0xc6>
 800571c:	46ae      	mov	lr, r5
 800571e:	4689      	mov	r9, r1
 8005720:	f04f 0c00 	mov.w	ip, #0
 8005724:	f859 4b04 	ldr.w	r4, [r9], #4
 8005728:	f8be b000 	ldrh.w	fp, [lr]
 800572c:	b2a3      	uxth	r3, r4
 800572e:	fb0a b303 	mla	r3, sl, r3, fp
 8005732:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005736:	f8de 4000 	ldr.w	r4, [lr]
 800573a:	4463      	add	r3, ip
 800573c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005740:	fb0a c40b 	mla	r4, sl, fp, ip
 8005744:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005748:	b29b      	uxth	r3, r3
 800574a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800574e:	454f      	cmp	r7, r9
 8005750:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005754:	f84e 3b04 	str.w	r3, [lr], #4
 8005758:	d8e4      	bhi.n	8005724 <__multiply+0x8c>
 800575a:	f8ce c000 	str.w	ip, [lr]
 800575e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005762:	f1b9 0f00 	cmp.w	r9, #0
 8005766:	d01f      	beq.n	80057a8 <__multiply+0x110>
 8005768:	46ae      	mov	lr, r5
 800576a:	468c      	mov	ip, r1
 800576c:	f04f 0a00 	mov.w	sl, #0
 8005770:	682b      	ldr	r3, [r5, #0]
 8005772:	f8bc 4000 	ldrh.w	r4, [ip]
 8005776:	f8be b002 	ldrh.w	fp, [lr, #2]
 800577a:	b29b      	uxth	r3, r3
 800577c:	fb09 b404 	mla	r4, r9, r4, fp
 8005780:	44a2      	add	sl, r4
 8005782:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005786:	f84e 3b04 	str.w	r3, [lr], #4
 800578a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800578e:	f8be 4000 	ldrh.w	r4, [lr]
 8005792:	0c1b      	lsrs	r3, r3, #16
 8005794:	fb09 4303 	mla	r3, r9, r3, r4
 8005798:	4567      	cmp	r7, ip
 800579a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800579e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80057a2:	d8e6      	bhi.n	8005772 <__multiply+0xda>
 80057a4:	f8ce 3000 	str.w	r3, [lr]
 80057a8:	3504      	adds	r5, #4
 80057aa:	e7a0      	b.n	80056ee <__multiply+0x56>
 80057ac:	3e01      	subs	r6, #1
 80057ae:	e7a2      	b.n	80056f6 <__multiply+0x5e>

080057b0 <__pow5mult>:
 80057b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057b4:	4615      	mov	r5, r2
 80057b6:	f012 0203 	ands.w	r2, r2, #3
 80057ba:	4606      	mov	r6, r0
 80057bc:	460f      	mov	r7, r1
 80057be:	d007      	beq.n	80057d0 <__pow5mult+0x20>
 80057c0:	4c21      	ldr	r4, [pc, #132]	; (8005848 <__pow5mult+0x98>)
 80057c2:	3a01      	subs	r2, #1
 80057c4:	2300      	movs	r3, #0
 80057c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80057ca:	f7ff fe95 	bl	80054f8 <__multadd>
 80057ce:	4607      	mov	r7, r0
 80057d0:	10ad      	asrs	r5, r5, #2
 80057d2:	d035      	beq.n	8005840 <__pow5mult+0x90>
 80057d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80057d6:	b93c      	cbnz	r4, 80057e8 <__pow5mult+0x38>
 80057d8:	2010      	movs	r0, #16
 80057da:	f7ff fe1d 	bl	8005418 <malloc>
 80057de:	6270      	str	r0, [r6, #36]	; 0x24
 80057e0:	6044      	str	r4, [r0, #4]
 80057e2:	6084      	str	r4, [r0, #8]
 80057e4:	6004      	str	r4, [r0, #0]
 80057e6:	60c4      	str	r4, [r0, #12]
 80057e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80057ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80057f0:	b94c      	cbnz	r4, 8005806 <__pow5mult+0x56>
 80057f2:	f240 2171 	movw	r1, #625	; 0x271
 80057f6:	4630      	mov	r0, r6
 80057f8:	f7ff ff45 	bl	8005686 <__i2b>
 80057fc:	2300      	movs	r3, #0
 80057fe:	4604      	mov	r4, r0
 8005800:	f8c8 0008 	str.w	r0, [r8, #8]
 8005804:	6003      	str	r3, [r0, #0]
 8005806:	f04f 0800 	mov.w	r8, #0
 800580a:	07eb      	lsls	r3, r5, #31
 800580c:	d50a      	bpl.n	8005824 <__pow5mult+0x74>
 800580e:	4639      	mov	r1, r7
 8005810:	4622      	mov	r2, r4
 8005812:	4630      	mov	r0, r6
 8005814:	f7ff ff40 	bl	8005698 <__multiply>
 8005818:	4681      	mov	r9, r0
 800581a:	4639      	mov	r1, r7
 800581c:	4630      	mov	r0, r6
 800581e:	f7ff fe54 	bl	80054ca <_Bfree>
 8005822:	464f      	mov	r7, r9
 8005824:	106d      	asrs	r5, r5, #1
 8005826:	d00b      	beq.n	8005840 <__pow5mult+0x90>
 8005828:	6820      	ldr	r0, [r4, #0]
 800582a:	b938      	cbnz	r0, 800583c <__pow5mult+0x8c>
 800582c:	4622      	mov	r2, r4
 800582e:	4621      	mov	r1, r4
 8005830:	4630      	mov	r0, r6
 8005832:	f7ff ff31 	bl	8005698 <__multiply>
 8005836:	6020      	str	r0, [r4, #0]
 8005838:	f8c0 8000 	str.w	r8, [r0]
 800583c:	4604      	mov	r4, r0
 800583e:	e7e4      	b.n	800580a <__pow5mult+0x5a>
 8005840:	4638      	mov	r0, r7
 8005842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005846:	bf00      	nop
 8005848:	080066a0 	.word	0x080066a0

0800584c <__lshift>:
 800584c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005850:	460c      	mov	r4, r1
 8005852:	4607      	mov	r7, r0
 8005854:	4616      	mov	r6, r2
 8005856:	6923      	ldr	r3, [r4, #16]
 8005858:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800585c:	eb0a 0903 	add.w	r9, sl, r3
 8005860:	6849      	ldr	r1, [r1, #4]
 8005862:	68a3      	ldr	r3, [r4, #8]
 8005864:	f109 0501 	add.w	r5, r9, #1
 8005868:	42ab      	cmp	r3, r5
 800586a:	db31      	blt.n	80058d0 <__lshift+0x84>
 800586c:	4638      	mov	r0, r7
 800586e:	f7ff fdf8 	bl	8005462 <_Balloc>
 8005872:	2200      	movs	r2, #0
 8005874:	4680      	mov	r8, r0
 8005876:	4611      	mov	r1, r2
 8005878:	f100 0314 	add.w	r3, r0, #20
 800587c:	4552      	cmp	r2, sl
 800587e:	db2a      	blt.n	80058d6 <__lshift+0x8a>
 8005880:	6920      	ldr	r0, [r4, #16]
 8005882:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005886:	f104 0114 	add.w	r1, r4, #20
 800588a:	f016 021f 	ands.w	r2, r6, #31
 800588e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005892:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005896:	d022      	beq.n	80058de <__lshift+0x92>
 8005898:	2000      	movs	r0, #0
 800589a:	f1c2 0c20 	rsb	ip, r2, #32
 800589e:	680e      	ldr	r6, [r1, #0]
 80058a0:	4096      	lsls	r6, r2
 80058a2:	4330      	orrs	r0, r6
 80058a4:	f843 0b04 	str.w	r0, [r3], #4
 80058a8:	f851 0b04 	ldr.w	r0, [r1], #4
 80058ac:	458e      	cmp	lr, r1
 80058ae:	fa20 f00c 	lsr.w	r0, r0, ip
 80058b2:	d8f4      	bhi.n	800589e <__lshift+0x52>
 80058b4:	6018      	str	r0, [r3, #0]
 80058b6:	b108      	cbz	r0, 80058bc <__lshift+0x70>
 80058b8:	f109 0502 	add.w	r5, r9, #2
 80058bc:	3d01      	subs	r5, #1
 80058be:	4638      	mov	r0, r7
 80058c0:	f8c8 5010 	str.w	r5, [r8, #16]
 80058c4:	4621      	mov	r1, r4
 80058c6:	f7ff fe00 	bl	80054ca <_Bfree>
 80058ca:	4640      	mov	r0, r8
 80058cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d0:	3101      	adds	r1, #1
 80058d2:	005b      	lsls	r3, r3, #1
 80058d4:	e7c8      	b.n	8005868 <__lshift+0x1c>
 80058d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80058da:	3201      	adds	r2, #1
 80058dc:	e7ce      	b.n	800587c <__lshift+0x30>
 80058de:	3b04      	subs	r3, #4
 80058e0:	f851 2b04 	ldr.w	r2, [r1], #4
 80058e4:	458e      	cmp	lr, r1
 80058e6:	f843 2f04 	str.w	r2, [r3, #4]!
 80058ea:	d8f9      	bhi.n	80058e0 <__lshift+0x94>
 80058ec:	e7e6      	b.n	80058bc <__lshift+0x70>

080058ee <__mcmp>:
 80058ee:	6903      	ldr	r3, [r0, #16]
 80058f0:	690a      	ldr	r2, [r1, #16]
 80058f2:	b530      	push	{r4, r5, lr}
 80058f4:	1a9b      	subs	r3, r3, r2
 80058f6:	d10c      	bne.n	8005912 <__mcmp+0x24>
 80058f8:	0092      	lsls	r2, r2, #2
 80058fa:	3014      	adds	r0, #20
 80058fc:	3114      	adds	r1, #20
 80058fe:	1884      	adds	r4, r0, r2
 8005900:	4411      	add	r1, r2
 8005902:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005906:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800590a:	4295      	cmp	r5, r2
 800590c:	d003      	beq.n	8005916 <__mcmp+0x28>
 800590e:	d305      	bcc.n	800591c <__mcmp+0x2e>
 8005910:	2301      	movs	r3, #1
 8005912:	4618      	mov	r0, r3
 8005914:	bd30      	pop	{r4, r5, pc}
 8005916:	42a0      	cmp	r0, r4
 8005918:	d3f3      	bcc.n	8005902 <__mcmp+0x14>
 800591a:	e7fa      	b.n	8005912 <__mcmp+0x24>
 800591c:	f04f 33ff 	mov.w	r3, #4294967295
 8005920:	e7f7      	b.n	8005912 <__mcmp+0x24>

08005922 <__mdiff>:
 8005922:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005926:	460d      	mov	r5, r1
 8005928:	4607      	mov	r7, r0
 800592a:	4611      	mov	r1, r2
 800592c:	4628      	mov	r0, r5
 800592e:	4614      	mov	r4, r2
 8005930:	f7ff ffdd 	bl	80058ee <__mcmp>
 8005934:	1e06      	subs	r6, r0, #0
 8005936:	d108      	bne.n	800594a <__mdiff+0x28>
 8005938:	4631      	mov	r1, r6
 800593a:	4638      	mov	r0, r7
 800593c:	f7ff fd91 	bl	8005462 <_Balloc>
 8005940:	2301      	movs	r3, #1
 8005942:	6146      	str	r6, [r0, #20]
 8005944:	6103      	str	r3, [r0, #16]
 8005946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594a:	bfa4      	itt	ge
 800594c:	4623      	movge	r3, r4
 800594e:	462c      	movge	r4, r5
 8005950:	4638      	mov	r0, r7
 8005952:	6861      	ldr	r1, [r4, #4]
 8005954:	bfa6      	itte	ge
 8005956:	461d      	movge	r5, r3
 8005958:	2600      	movge	r6, #0
 800595a:	2601      	movlt	r6, #1
 800595c:	f7ff fd81 	bl	8005462 <_Balloc>
 8005960:	f04f 0c00 	mov.w	ip, #0
 8005964:	60c6      	str	r6, [r0, #12]
 8005966:	692b      	ldr	r3, [r5, #16]
 8005968:	6926      	ldr	r6, [r4, #16]
 800596a:	f104 0214 	add.w	r2, r4, #20
 800596e:	f105 0914 	add.w	r9, r5, #20
 8005972:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005976:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800597a:	f100 0114 	add.w	r1, r0, #20
 800597e:	f852 ab04 	ldr.w	sl, [r2], #4
 8005982:	f859 5b04 	ldr.w	r5, [r9], #4
 8005986:	fa1f f38a 	uxth.w	r3, sl
 800598a:	4463      	add	r3, ip
 800598c:	b2ac      	uxth	r4, r5
 800598e:	1b1b      	subs	r3, r3, r4
 8005990:	0c2c      	lsrs	r4, r5, #16
 8005992:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005996:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800599a:	b29b      	uxth	r3, r3
 800599c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80059a0:	45c8      	cmp	r8, r9
 80059a2:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80059a6:	4696      	mov	lr, r2
 80059a8:	f841 4b04 	str.w	r4, [r1], #4
 80059ac:	d8e7      	bhi.n	800597e <__mdiff+0x5c>
 80059ae:	45be      	cmp	lr, r7
 80059b0:	d305      	bcc.n	80059be <__mdiff+0x9c>
 80059b2:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80059b6:	b18b      	cbz	r3, 80059dc <__mdiff+0xba>
 80059b8:	6106      	str	r6, [r0, #16]
 80059ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059be:	f85e 4b04 	ldr.w	r4, [lr], #4
 80059c2:	b2a2      	uxth	r2, r4
 80059c4:	4462      	add	r2, ip
 80059c6:	1413      	asrs	r3, r2, #16
 80059c8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80059cc:	b292      	uxth	r2, r2
 80059ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80059d2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80059d6:	f841 2b04 	str.w	r2, [r1], #4
 80059da:	e7e8      	b.n	80059ae <__mdiff+0x8c>
 80059dc:	3e01      	subs	r6, #1
 80059de:	e7e8      	b.n	80059b2 <__mdiff+0x90>

080059e0 <__ulp>:
 80059e0:	4b10      	ldr	r3, [pc, #64]	; (8005a24 <__ulp+0x44>)
 80059e2:	400b      	ands	r3, r1
 80059e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	dd02      	ble.n	80059f2 <__ulp+0x12>
 80059ec:	2000      	movs	r0, #0
 80059ee:	4619      	mov	r1, r3
 80059f0:	4770      	bx	lr
 80059f2:	425b      	negs	r3, r3
 80059f4:	151b      	asrs	r3, r3, #20
 80059f6:	2b13      	cmp	r3, #19
 80059f8:	f04f 0000 	mov.w	r0, #0
 80059fc:	f04f 0100 	mov.w	r1, #0
 8005a00:	dc04      	bgt.n	8005a0c <__ulp+0x2c>
 8005a02:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005a06:	fa42 f103 	asr.w	r1, r2, r3
 8005a0a:	4770      	bx	lr
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	3b14      	subs	r3, #20
 8005a10:	2b1e      	cmp	r3, #30
 8005a12:	bfce      	itee	gt
 8005a14:	4613      	movgt	r3, r2
 8005a16:	f1c3 031f 	rsble	r3, r3, #31
 8005a1a:	fa02 f303 	lslle.w	r3, r2, r3
 8005a1e:	4618      	mov	r0, r3
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	7ff00000 	.word	0x7ff00000

08005a28 <__b2d>:
 8005a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a2c:	6907      	ldr	r7, [r0, #16]
 8005a2e:	f100 0914 	add.w	r9, r0, #20
 8005a32:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8005a36:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8005a3a:	f1a7 0804 	sub.w	r8, r7, #4
 8005a3e:	4630      	mov	r0, r6
 8005a40:	f7ff fdd3 	bl	80055ea <__hi0bits>
 8005a44:	f1c0 0320 	rsb	r3, r0, #32
 8005a48:	280a      	cmp	r0, #10
 8005a4a:	600b      	str	r3, [r1, #0]
 8005a4c:	491e      	ldr	r1, [pc, #120]	; (8005ac8 <__b2d+0xa0>)
 8005a4e:	dc17      	bgt.n	8005a80 <__b2d+0x58>
 8005a50:	45c1      	cmp	r9, r8
 8005a52:	bf28      	it	cs
 8005a54:	2200      	movcs	r2, #0
 8005a56:	f1c0 0e0b 	rsb	lr, r0, #11
 8005a5a:	fa26 f30e 	lsr.w	r3, r6, lr
 8005a5e:	bf38      	it	cc
 8005a60:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005a64:	ea43 0501 	orr.w	r5, r3, r1
 8005a68:	f100 0315 	add.w	r3, r0, #21
 8005a6c:	fa06 f303 	lsl.w	r3, r6, r3
 8005a70:	fa22 f20e 	lsr.w	r2, r2, lr
 8005a74:	ea43 0402 	orr.w	r4, r3, r2
 8005a78:	4620      	mov	r0, r4
 8005a7a:	4629      	mov	r1, r5
 8005a7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a80:	45c1      	cmp	r9, r8
 8005a82:	bf3a      	itte	cc
 8005a84:	f1a7 0808 	subcc.w	r8, r7, #8
 8005a88:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005a8c:	2200      	movcs	r2, #0
 8005a8e:	f1b0 030b 	subs.w	r3, r0, #11
 8005a92:	d015      	beq.n	8005ac0 <__b2d+0x98>
 8005a94:	409e      	lsls	r6, r3
 8005a96:	f1c3 0720 	rsb	r7, r3, #32
 8005a9a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8005a9e:	fa22 f107 	lsr.w	r1, r2, r7
 8005aa2:	45c8      	cmp	r8, r9
 8005aa4:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8005aa8:	ea46 0501 	orr.w	r5, r6, r1
 8005aac:	bf94      	ite	ls
 8005aae:	2100      	movls	r1, #0
 8005ab0:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8005ab4:	fa02 f003 	lsl.w	r0, r2, r3
 8005ab8:	40f9      	lsrs	r1, r7
 8005aba:	ea40 0401 	orr.w	r4, r0, r1
 8005abe:	e7db      	b.n	8005a78 <__b2d+0x50>
 8005ac0:	ea46 0501 	orr.w	r5, r6, r1
 8005ac4:	4614      	mov	r4, r2
 8005ac6:	e7d7      	b.n	8005a78 <__b2d+0x50>
 8005ac8:	3ff00000 	.word	0x3ff00000

08005acc <__d2b>:
 8005acc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005ad0:	461c      	mov	r4, r3
 8005ad2:	2101      	movs	r1, #1
 8005ad4:	4690      	mov	r8, r2
 8005ad6:	9e08      	ldr	r6, [sp, #32]
 8005ad8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005ada:	f7ff fcc2 	bl	8005462 <_Balloc>
 8005ade:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005ae2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005ae6:	4607      	mov	r7, r0
 8005ae8:	bb34      	cbnz	r4, 8005b38 <__d2b+0x6c>
 8005aea:	9201      	str	r2, [sp, #4]
 8005aec:	f1b8 0f00 	cmp.w	r8, #0
 8005af0:	d027      	beq.n	8005b42 <__d2b+0x76>
 8005af2:	a802      	add	r0, sp, #8
 8005af4:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005af8:	f7ff fd96 	bl	8005628 <__lo0bits>
 8005afc:	9900      	ldr	r1, [sp, #0]
 8005afe:	b1f0      	cbz	r0, 8005b3e <__d2b+0x72>
 8005b00:	9a01      	ldr	r2, [sp, #4]
 8005b02:	f1c0 0320 	rsb	r3, r0, #32
 8005b06:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0a:	430b      	orrs	r3, r1
 8005b0c:	40c2      	lsrs	r2, r0
 8005b0e:	617b      	str	r3, [r7, #20]
 8005b10:	9201      	str	r2, [sp, #4]
 8005b12:	9b01      	ldr	r3, [sp, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	bf14      	ite	ne
 8005b18:	2102      	movne	r1, #2
 8005b1a:	2101      	moveq	r1, #1
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	6139      	str	r1, [r7, #16]
 8005b20:	b1c4      	cbz	r4, 8005b54 <__d2b+0x88>
 8005b22:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005b26:	4404      	add	r4, r0
 8005b28:	6034      	str	r4, [r6, #0]
 8005b2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b2e:	6028      	str	r0, [r5, #0]
 8005b30:	4638      	mov	r0, r7
 8005b32:	b002      	add	sp, #8
 8005b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005b3c:	e7d5      	b.n	8005aea <__d2b+0x1e>
 8005b3e:	6179      	str	r1, [r7, #20]
 8005b40:	e7e7      	b.n	8005b12 <__d2b+0x46>
 8005b42:	a801      	add	r0, sp, #4
 8005b44:	f7ff fd70 	bl	8005628 <__lo0bits>
 8005b48:	2101      	movs	r1, #1
 8005b4a:	9b01      	ldr	r3, [sp, #4]
 8005b4c:	6139      	str	r1, [r7, #16]
 8005b4e:	617b      	str	r3, [r7, #20]
 8005b50:	3020      	adds	r0, #32
 8005b52:	e7e5      	b.n	8005b20 <__d2b+0x54>
 8005b54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005b58:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005b5c:	6030      	str	r0, [r6, #0]
 8005b5e:	6918      	ldr	r0, [r3, #16]
 8005b60:	f7ff fd43 	bl	80055ea <__hi0bits>
 8005b64:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005b68:	e7e1      	b.n	8005b2e <__d2b+0x62>

08005b6a <__ratio>:
 8005b6a:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005b6e:	4688      	mov	r8, r1
 8005b70:	4669      	mov	r1, sp
 8005b72:	4681      	mov	r9, r0
 8005b74:	f7ff ff58 	bl	8005a28 <__b2d>
 8005b78:	460d      	mov	r5, r1
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	a901      	add	r1, sp, #4
 8005b7e:	4640      	mov	r0, r8
 8005b80:	f7ff ff52 	bl	8005a28 <__b2d>
 8005b84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005b88:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8005b8c:	9e00      	ldr	r6, [sp, #0]
 8005b8e:	1a9a      	subs	r2, r3, r2
 8005b90:	9b01      	ldr	r3, [sp, #4]
 8005b92:	1af3      	subs	r3, r6, r3
 8005b94:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	bfd6      	itet	le
 8005b9c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005ba0:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8005ba4:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	4620      	mov	r0, r4
 8005bae:	4629      	mov	r1, r5
 8005bb0:	f7fa fdd0 	bl	8000754 <__aeabi_ddiv>
 8005bb4:	b002      	add	sp, #8
 8005bb6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08005bba <__copybits>:
 8005bba:	3901      	subs	r1, #1
 8005bbc:	b510      	push	{r4, lr}
 8005bbe:	1149      	asrs	r1, r1, #5
 8005bc0:	6914      	ldr	r4, [r2, #16]
 8005bc2:	3101      	adds	r1, #1
 8005bc4:	f102 0314 	add.w	r3, r2, #20
 8005bc8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005bcc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005bd0:	42a3      	cmp	r3, r4
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	d303      	bcc.n	8005bde <__copybits+0x24>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	428a      	cmp	r2, r1
 8005bda:	d305      	bcc.n	8005be8 <__copybits+0x2e>
 8005bdc:	bd10      	pop	{r4, pc}
 8005bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8005be2:	f840 2b04 	str.w	r2, [r0], #4
 8005be6:	e7f3      	b.n	8005bd0 <__copybits+0x16>
 8005be8:	f842 3b04 	str.w	r3, [r2], #4
 8005bec:	e7f4      	b.n	8005bd8 <__copybits+0x1e>

08005bee <__any_on>:
 8005bee:	f100 0214 	add.w	r2, r0, #20
 8005bf2:	6900      	ldr	r0, [r0, #16]
 8005bf4:	114b      	asrs	r3, r1, #5
 8005bf6:	4298      	cmp	r0, r3
 8005bf8:	b510      	push	{r4, lr}
 8005bfa:	db11      	blt.n	8005c20 <__any_on+0x32>
 8005bfc:	dd0a      	ble.n	8005c14 <__any_on+0x26>
 8005bfe:	f011 011f 	ands.w	r1, r1, #31
 8005c02:	d007      	beq.n	8005c14 <__any_on+0x26>
 8005c04:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005c08:	fa24 f001 	lsr.w	r0, r4, r1
 8005c0c:	fa00 f101 	lsl.w	r1, r0, r1
 8005c10:	428c      	cmp	r4, r1
 8005c12:	d10b      	bne.n	8005c2c <__any_on+0x3e>
 8005c14:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d803      	bhi.n	8005c24 <__any_on+0x36>
 8005c1c:	2000      	movs	r0, #0
 8005c1e:	bd10      	pop	{r4, pc}
 8005c20:	4603      	mov	r3, r0
 8005c22:	e7f7      	b.n	8005c14 <__any_on+0x26>
 8005c24:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005c28:	2900      	cmp	r1, #0
 8005c2a:	d0f5      	beq.n	8005c18 <__any_on+0x2a>
 8005c2c:	2001      	movs	r0, #1
 8005c2e:	bd10      	pop	{r4, pc}

08005c30 <_calloc_r>:
 8005c30:	b538      	push	{r3, r4, r5, lr}
 8005c32:	fb02 f401 	mul.w	r4, r2, r1
 8005c36:	4621      	mov	r1, r4
 8005c38:	f000 f854 	bl	8005ce4 <_malloc_r>
 8005c3c:	4605      	mov	r5, r0
 8005c3e:	b118      	cbz	r0, 8005c48 <_calloc_r+0x18>
 8005c40:	4622      	mov	r2, r4
 8005c42:	2100      	movs	r1, #0
 8005c44:	f7fe f968 	bl	8003f18 <memset>
 8005c48:	4628      	mov	r0, r5
 8005c4a:	bd38      	pop	{r3, r4, r5, pc}

08005c4c <_free_r>:
 8005c4c:	b538      	push	{r3, r4, r5, lr}
 8005c4e:	4605      	mov	r5, r0
 8005c50:	2900      	cmp	r1, #0
 8005c52:	d043      	beq.n	8005cdc <_free_r+0x90>
 8005c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c58:	1f0c      	subs	r4, r1, #4
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	bfb8      	it	lt
 8005c5e:	18e4      	addlt	r4, r4, r3
 8005c60:	f000 fbcb 	bl	80063fa <__malloc_lock>
 8005c64:	4a1e      	ldr	r2, [pc, #120]	; (8005ce0 <_free_r+0x94>)
 8005c66:	6813      	ldr	r3, [r2, #0]
 8005c68:	4610      	mov	r0, r2
 8005c6a:	b933      	cbnz	r3, 8005c7a <_free_r+0x2e>
 8005c6c:	6063      	str	r3, [r4, #4]
 8005c6e:	6014      	str	r4, [r2, #0]
 8005c70:	4628      	mov	r0, r5
 8005c72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c76:	f000 bbc1 	b.w	80063fc <__malloc_unlock>
 8005c7a:	42a3      	cmp	r3, r4
 8005c7c:	d90b      	bls.n	8005c96 <_free_r+0x4a>
 8005c7e:	6821      	ldr	r1, [r4, #0]
 8005c80:	1862      	adds	r2, r4, r1
 8005c82:	4293      	cmp	r3, r2
 8005c84:	bf01      	itttt	eq
 8005c86:	681a      	ldreq	r2, [r3, #0]
 8005c88:	685b      	ldreq	r3, [r3, #4]
 8005c8a:	1852      	addeq	r2, r2, r1
 8005c8c:	6022      	streq	r2, [r4, #0]
 8005c8e:	6063      	str	r3, [r4, #4]
 8005c90:	6004      	str	r4, [r0, #0]
 8005c92:	e7ed      	b.n	8005c70 <_free_r+0x24>
 8005c94:	4613      	mov	r3, r2
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	b10a      	cbz	r2, 8005c9e <_free_r+0x52>
 8005c9a:	42a2      	cmp	r2, r4
 8005c9c:	d9fa      	bls.n	8005c94 <_free_r+0x48>
 8005c9e:	6819      	ldr	r1, [r3, #0]
 8005ca0:	1858      	adds	r0, r3, r1
 8005ca2:	42a0      	cmp	r0, r4
 8005ca4:	d10b      	bne.n	8005cbe <_free_r+0x72>
 8005ca6:	6820      	ldr	r0, [r4, #0]
 8005ca8:	4401      	add	r1, r0
 8005caa:	1858      	adds	r0, r3, r1
 8005cac:	4282      	cmp	r2, r0
 8005cae:	6019      	str	r1, [r3, #0]
 8005cb0:	d1de      	bne.n	8005c70 <_free_r+0x24>
 8005cb2:	6810      	ldr	r0, [r2, #0]
 8005cb4:	6852      	ldr	r2, [r2, #4]
 8005cb6:	4401      	add	r1, r0
 8005cb8:	6019      	str	r1, [r3, #0]
 8005cba:	605a      	str	r2, [r3, #4]
 8005cbc:	e7d8      	b.n	8005c70 <_free_r+0x24>
 8005cbe:	d902      	bls.n	8005cc6 <_free_r+0x7a>
 8005cc0:	230c      	movs	r3, #12
 8005cc2:	602b      	str	r3, [r5, #0]
 8005cc4:	e7d4      	b.n	8005c70 <_free_r+0x24>
 8005cc6:	6820      	ldr	r0, [r4, #0]
 8005cc8:	1821      	adds	r1, r4, r0
 8005cca:	428a      	cmp	r2, r1
 8005ccc:	bf01      	itttt	eq
 8005cce:	6811      	ldreq	r1, [r2, #0]
 8005cd0:	6852      	ldreq	r2, [r2, #4]
 8005cd2:	1809      	addeq	r1, r1, r0
 8005cd4:	6021      	streq	r1, [r4, #0]
 8005cd6:	6062      	str	r2, [r4, #4]
 8005cd8:	605c      	str	r4, [r3, #4]
 8005cda:	e7c9      	b.n	8005c70 <_free_r+0x24>
 8005cdc:	bd38      	pop	{r3, r4, r5, pc}
 8005cde:	bf00      	nop
 8005ce0:	20000208 	.word	0x20000208

08005ce4 <_malloc_r>:
 8005ce4:	b570      	push	{r4, r5, r6, lr}
 8005ce6:	1ccd      	adds	r5, r1, #3
 8005ce8:	f025 0503 	bic.w	r5, r5, #3
 8005cec:	3508      	adds	r5, #8
 8005cee:	2d0c      	cmp	r5, #12
 8005cf0:	bf38      	it	cc
 8005cf2:	250c      	movcc	r5, #12
 8005cf4:	2d00      	cmp	r5, #0
 8005cf6:	4606      	mov	r6, r0
 8005cf8:	db01      	blt.n	8005cfe <_malloc_r+0x1a>
 8005cfa:	42a9      	cmp	r1, r5
 8005cfc:	d903      	bls.n	8005d06 <_malloc_r+0x22>
 8005cfe:	230c      	movs	r3, #12
 8005d00:	6033      	str	r3, [r6, #0]
 8005d02:	2000      	movs	r0, #0
 8005d04:	bd70      	pop	{r4, r5, r6, pc}
 8005d06:	f000 fb78 	bl	80063fa <__malloc_lock>
 8005d0a:	4a23      	ldr	r2, [pc, #140]	; (8005d98 <_malloc_r+0xb4>)
 8005d0c:	6814      	ldr	r4, [r2, #0]
 8005d0e:	4621      	mov	r1, r4
 8005d10:	b991      	cbnz	r1, 8005d38 <_malloc_r+0x54>
 8005d12:	4c22      	ldr	r4, [pc, #136]	; (8005d9c <_malloc_r+0xb8>)
 8005d14:	6823      	ldr	r3, [r4, #0]
 8005d16:	b91b      	cbnz	r3, 8005d20 <_malloc_r+0x3c>
 8005d18:	4630      	mov	r0, r6
 8005d1a:	f000 fb29 	bl	8006370 <_sbrk_r>
 8005d1e:	6020      	str	r0, [r4, #0]
 8005d20:	4629      	mov	r1, r5
 8005d22:	4630      	mov	r0, r6
 8005d24:	f000 fb24 	bl	8006370 <_sbrk_r>
 8005d28:	1c43      	adds	r3, r0, #1
 8005d2a:	d126      	bne.n	8005d7a <_malloc_r+0x96>
 8005d2c:	230c      	movs	r3, #12
 8005d2e:	4630      	mov	r0, r6
 8005d30:	6033      	str	r3, [r6, #0]
 8005d32:	f000 fb63 	bl	80063fc <__malloc_unlock>
 8005d36:	e7e4      	b.n	8005d02 <_malloc_r+0x1e>
 8005d38:	680b      	ldr	r3, [r1, #0]
 8005d3a:	1b5b      	subs	r3, r3, r5
 8005d3c:	d41a      	bmi.n	8005d74 <_malloc_r+0x90>
 8005d3e:	2b0b      	cmp	r3, #11
 8005d40:	d90f      	bls.n	8005d62 <_malloc_r+0x7e>
 8005d42:	600b      	str	r3, [r1, #0]
 8005d44:	18cc      	adds	r4, r1, r3
 8005d46:	50cd      	str	r5, [r1, r3]
 8005d48:	4630      	mov	r0, r6
 8005d4a:	f000 fb57 	bl	80063fc <__malloc_unlock>
 8005d4e:	f104 000b 	add.w	r0, r4, #11
 8005d52:	1d23      	adds	r3, r4, #4
 8005d54:	f020 0007 	bic.w	r0, r0, #7
 8005d58:	1ac3      	subs	r3, r0, r3
 8005d5a:	d01b      	beq.n	8005d94 <_malloc_r+0xb0>
 8005d5c:	425a      	negs	r2, r3
 8005d5e:	50e2      	str	r2, [r4, r3]
 8005d60:	bd70      	pop	{r4, r5, r6, pc}
 8005d62:	428c      	cmp	r4, r1
 8005d64:	bf0b      	itete	eq
 8005d66:	6863      	ldreq	r3, [r4, #4]
 8005d68:	684b      	ldrne	r3, [r1, #4]
 8005d6a:	6013      	streq	r3, [r2, #0]
 8005d6c:	6063      	strne	r3, [r4, #4]
 8005d6e:	bf18      	it	ne
 8005d70:	460c      	movne	r4, r1
 8005d72:	e7e9      	b.n	8005d48 <_malloc_r+0x64>
 8005d74:	460c      	mov	r4, r1
 8005d76:	6849      	ldr	r1, [r1, #4]
 8005d78:	e7ca      	b.n	8005d10 <_malloc_r+0x2c>
 8005d7a:	1cc4      	adds	r4, r0, #3
 8005d7c:	f024 0403 	bic.w	r4, r4, #3
 8005d80:	42a0      	cmp	r0, r4
 8005d82:	d005      	beq.n	8005d90 <_malloc_r+0xac>
 8005d84:	1a21      	subs	r1, r4, r0
 8005d86:	4630      	mov	r0, r6
 8005d88:	f000 faf2 	bl	8006370 <_sbrk_r>
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	d0cd      	beq.n	8005d2c <_malloc_r+0x48>
 8005d90:	6025      	str	r5, [r4, #0]
 8005d92:	e7d9      	b.n	8005d48 <_malloc_r+0x64>
 8005d94:	bd70      	pop	{r4, r5, r6, pc}
 8005d96:	bf00      	nop
 8005d98:	20000208 	.word	0x20000208
 8005d9c:	2000020c 	.word	0x2000020c

08005da0 <__ssputs_r>:
 8005da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da4:	688e      	ldr	r6, [r1, #8]
 8005da6:	4682      	mov	sl, r0
 8005da8:	429e      	cmp	r6, r3
 8005daa:	460c      	mov	r4, r1
 8005dac:	4691      	mov	r9, r2
 8005dae:	4698      	mov	r8, r3
 8005db0:	d835      	bhi.n	8005e1e <__ssputs_r+0x7e>
 8005db2:	898a      	ldrh	r2, [r1, #12]
 8005db4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005db8:	d031      	beq.n	8005e1e <__ssputs_r+0x7e>
 8005dba:	2302      	movs	r3, #2
 8005dbc:	6825      	ldr	r5, [r4, #0]
 8005dbe:	6909      	ldr	r1, [r1, #16]
 8005dc0:	1a6f      	subs	r7, r5, r1
 8005dc2:	6965      	ldr	r5, [r4, #20]
 8005dc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005dc8:	fb95 f5f3 	sdiv	r5, r5, r3
 8005dcc:	f108 0301 	add.w	r3, r8, #1
 8005dd0:	443b      	add	r3, r7
 8005dd2:	429d      	cmp	r5, r3
 8005dd4:	bf38      	it	cc
 8005dd6:	461d      	movcc	r5, r3
 8005dd8:	0553      	lsls	r3, r2, #21
 8005dda:	d531      	bpl.n	8005e40 <__ssputs_r+0xa0>
 8005ddc:	4629      	mov	r1, r5
 8005dde:	f7ff ff81 	bl	8005ce4 <_malloc_r>
 8005de2:	4606      	mov	r6, r0
 8005de4:	b950      	cbnz	r0, 8005dfc <__ssputs_r+0x5c>
 8005de6:	230c      	movs	r3, #12
 8005de8:	f8ca 3000 	str.w	r3, [sl]
 8005dec:	89a3      	ldrh	r3, [r4, #12]
 8005dee:	f04f 30ff 	mov.w	r0, #4294967295
 8005df2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005df6:	81a3      	strh	r3, [r4, #12]
 8005df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dfc:	463a      	mov	r2, r7
 8005dfe:	6921      	ldr	r1, [r4, #16]
 8005e00:	f7ff fb24 	bl	800544c <memcpy>
 8005e04:	89a3      	ldrh	r3, [r4, #12]
 8005e06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e0e:	81a3      	strh	r3, [r4, #12]
 8005e10:	6126      	str	r6, [r4, #16]
 8005e12:	443e      	add	r6, r7
 8005e14:	6026      	str	r6, [r4, #0]
 8005e16:	4646      	mov	r6, r8
 8005e18:	6165      	str	r5, [r4, #20]
 8005e1a:	1bed      	subs	r5, r5, r7
 8005e1c:	60a5      	str	r5, [r4, #8]
 8005e1e:	4546      	cmp	r6, r8
 8005e20:	bf28      	it	cs
 8005e22:	4646      	movcs	r6, r8
 8005e24:	4649      	mov	r1, r9
 8005e26:	4632      	mov	r2, r6
 8005e28:	6820      	ldr	r0, [r4, #0]
 8005e2a:	f000 facc 	bl	80063c6 <memmove>
 8005e2e:	68a3      	ldr	r3, [r4, #8]
 8005e30:	2000      	movs	r0, #0
 8005e32:	1b9b      	subs	r3, r3, r6
 8005e34:	60a3      	str	r3, [r4, #8]
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	441e      	add	r6, r3
 8005e3a:	6026      	str	r6, [r4, #0]
 8005e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e40:	462a      	mov	r2, r5
 8005e42:	f000 fadc 	bl	80063fe <_realloc_r>
 8005e46:	4606      	mov	r6, r0
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d1e1      	bne.n	8005e10 <__ssputs_r+0x70>
 8005e4c:	6921      	ldr	r1, [r4, #16]
 8005e4e:	4650      	mov	r0, sl
 8005e50:	f7ff fefc 	bl	8005c4c <_free_r>
 8005e54:	e7c7      	b.n	8005de6 <__ssputs_r+0x46>
	...

08005e58 <_svfiprintf_r>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	b09d      	sub	sp, #116	; 0x74
 8005e5e:	9303      	str	r3, [sp, #12]
 8005e60:	898b      	ldrh	r3, [r1, #12]
 8005e62:	4680      	mov	r8, r0
 8005e64:	061c      	lsls	r4, r3, #24
 8005e66:	460d      	mov	r5, r1
 8005e68:	4616      	mov	r6, r2
 8005e6a:	d50f      	bpl.n	8005e8c <_svfiprintf_r+0x34>
 8005e6c:	690b      	ldr	r3, [r1, #16]
 8005e6e:	b96b      	cbnz	r3, 8005e8c <_svfiprintf_r+0x34>
 8005e70:	2140      	movs	r1, #64	; 0x40
 8005e72:	f7ff ff37 	bl	8005ce4 <_malloc_r>
 8005e76:	6028      	str	r0, [r5, #0]
 8005e78:	6128      	str	r0, [r5, #16]
 8005e7a:	b928      	cbnz	r0, 8005e88 <_svfiprintf_r+0x30>
 8005e7c:	230c      	movs	r3, #12
 8005e7e:	f8c8 3000 	str.w	r3, [r8]
 8005e82:	f04f 30ff 	mov.w	r0, #4294967295
 8005e86:	e0c4      	b.n	8006012 <_svfiprintf_r+0x1ba>
 8005e88:	2340      	movs	r3, #64	; 0x40
 8005e8a:	616b      	str	r3, [r5, #20]
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e90:	2320      	movs	r3, #32
 8005e92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e96:	2330      	movs	r3, #48	; 0x30
 8005e98:	f04f 0b01 	mov.w	fp, #1
 8005e9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ea0:	4637      	mov	r7, r6
 8005ea2:	463c      	mov	r4, r7
 8005ea4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d13c      	bne.n	8005f26 <_svfiprintf_r+0xce>
 8005eac:	ebb7 0a06 	subs.w	sl, r7, r6
 8005eb0:	d00b      	beq.n	8005eca <_svfiprintf_r+0x72>
 8005eb2:	4653      	mov	r3, sl
 8005eb4:	4632      	mov	r2, r6
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	4640      	mov	r0, r8
 8005eba:	f7ff ff71 	bl	8005da0 <__ssputs_r>
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	f000 80a2 	beq.w	8006008 <_svfiprintf_r+0x1b0>
 8005ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ec6:	4453      	add	r3, sl
 8005ec8:	9309      	str	r3, [sp, #36]	; 0x24
 8005eca:	783b      	ldrb	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f000 809b 	beq.w	8006008 <_svfiprintf_r+0x1b0>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed8:	9304      	str	r3, [sp, #16]
 8005eda:	9307      	str	r3, [sp, #28]
 8005edc:	9205      	str	r2, [sp, #20]
 8005ede:	9306      	str	r3, [sp, #24]
 8005ee0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ee4:	931a      	str	r3, [sp, #104]	; 0x68
 8005ee6:	2205      	movs	r2, #5
 8005ee8:	7821      	ldrb	r1, [r4, #0]
 8005eea:	4850      	ldr	r0, [pc, #320]	; (800602c <_svfiprintf_r+0x1d4>)
 8005eec:	f000 fa5d 	bl	80063aa <memchr>
 8005ef0:	1c67      	adds	r7, r4, #1
 8005ef2:	9b04      	ldr	r3, [sp, #16]
 8005ef4:	b9d8      	cbnz	r0, 8005f2e <_svfiprintf_r+0xd6>
 8005ef6:	06d9      	lsls	r1, r3, #27
 8005ef8:	bf44      	itt	mi
 8005efa:	2220      	movmi	r2, #32
 8005efc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f00:	071a      	lsls	r2, r3, #28
 8005f02:	bf44      	itt	mi
 8005f04:	222b      	movmi	r2, #43	; 0x2b
 8005f06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005f0a:	7822      	ldrb	r2, [r4, #0]
 8005f0c:	2a2a      	cmp	r2, #42	; 0x2a
 8005f0e:	d016      	beq.n	8005f3e <_svfiprintf_r+0xe6>
 8005f10:	2100      	movs	r1, #0
 8005f12:	200a      	movs	r0, #10
 8005f14:	9a07      	ldr	r2, [sp, #28]
 8005f16:	4627      	mov	r7, r4
 8005f18:	783b      	ldrb	r3, [r7, #0]
 8005f1a:	3401      	adds	r4, #1
 8005f1c:	3b30      	subs	r3, #48	; 0x30
 8005f1e:	2b09      	cmp	r3, #9
 8005f20:	d950      	bls.n	8005fc4 <_svfiprintf_r+0x16c>
 8005f22:	b1c9      	cbz	r1, 8005f58 <_svfiprintf_r+0x100>
 8005f24:	e011      	b.n	8005f4a <_svfiprintf_r+0xf2>
 8005f26:	2b25      	cmp	r3, #37	; 0x25
 8005f28:	d0c0      	beq.n	8005eac <_svfiprintf_r+0x54>
 8005f2a:	4627      	mov	r7, r4
 8005f2c:	e7b9      	b.n	8005ea2 <_svfiprintf_r+0x4a>
 8005f2e:	4a3f      	ldr	r2, [pc, #252]	; (800602c <_svfiprintf_r+0x1d4>)
 8005f30:	463c      	mov	r4, r7
 8005f32:	1a80      	subs	r0, r0, r2
 8005f34:	fa0b f000 	lsl.w	r0, fp, r0
 8005f38:	4318      	orrs	r0, r3
 8005f3a:	9004      	str	r0, [sp, #16]
 8005f3c:	e7d3      	b.n	8005ee6 <_svfiprintf_r+0x8e>
 8005f3e:	9a03      	ldr	r2, [sp, #12]
 8005f40:	1d11      	adds	r1, r2, #4
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	9103      	str	r1, [sp, #12]
 8005f46:	2a00      	cmp	r2, #0
 8005f48:	db01      	blt.n	8005f4e <_svfiprintf_r+0xf6>
 8005f4a:	9207      	str	r2, [sp, #28]
 8005f4c:	e004      	b.n	8005f58 <_svfiprintf_r+0x100>
 8005f4e:	4252      	negs	r2, r2
 8005f50:	f043 0302 	orr.w	r3, r3, #2
 8005f54:	9207      	str	r2, [sp, #28]
 8005f56:	9304      	str	r3, [sp, #16]
 8005f58:	783b      	ldrb	r3, [r7, #0]
 8005f5a:	2b2e      	cmp	r3, #46	; 0x2e
 8005f5c:	d10d      	bne.n	8005f7a <_svfiprintf_r+0x122>
 8005f5e:	787b      	ldrb	r3, [r7, #1]
 8005f60:	1c79      	adds	r1, r7, #1
 8005f62:	2b2a      	cmp	r3, #42	; 0x2a
 8005f64:	d132      	bne.n	8005fcc <_svfiprintf_r+0x174>
 8005f66:	9b03      	ldr	r3, [sp, #12]
 8005f68:	3702      	adds	r7, #2
 8005f6a:	1d1a      	adds	r2, r3, #4
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	9203      	str	r2, [sp, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	bfb8      	it	lt
 8005f74:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f78:	9305      	str	r3, [sp, #20]
 8005f7a:	4c2d      	ldr	r4, [pc, #180]	; (8006030 <_svfiprintf_r+0x1d8>)
 8005f7c:	2203      	movs	r2, #3
 8005f7e:	7839      	ldrb	r1, [r7, #0]
 8005f80:	4620      	mov	r0, r4
 8005f82:	f000 fa12 	bl	80063aa <memchr>
 8005f86:	b138      	cbz	r0, 8005f98 <_svfiprintf_r+0x140>
 8005f88:	2340      	movs	r3, #64	; 0x40
 8005f8a:	1b00      	subs	r0, r0, r4
 8005f8c:	fa03 f000 	lsl.w	r0, r3, r0
 8005f90:	9b04      	ldr	r3, [sp, #16]
 8005f92:	3701      	adds	r7, #1
 8005f94:	4303      	orrs	r3, r0
 8005f96:	9304      	str	r3, [sp, #16]
 8005f98:	7839      	ldrb	r1, [r7, #0]
 8005f9a:	2206      	movs	r2, #6
 8005f9c:	4825      	ldr	r0, [pc, #148]	; (8006034 <_svfiprintf_r+0x1dc>)
 8005f9e:	1c7e      	adds	r6, r7, #1
 8005fa0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fa4:	f000 fa01 	bl	80063aa <memchr>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d035      	beq.n	8006018 <_svfiprintf_r+0x1c0>
 8005fac:	4b22      	ldr	r3, [pc, #136]	; (8006038 <_svfiprintf_r+0x1e0>)
 8005fae:	b9fb      	cbnz	r3, 8005ff0 <_svfiprintf_r+0x198>
 8005fb0:	9b03      	ldr	r3, [sp, #12]
 8005fb2:	3307      	adds	r3, #7
 8005fb4:	f023 0307 	bic.w	r3, r3, #7
 8005fb8:	3308      	adds	r3, #8
 8005fba:	9303      	str	r3, [sp, #12]
 8005fbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fbe:	444b      	add	r3, r9
 8005fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc2:	e76d      	b.n	8005ea0 <_svfiprintf_r+0x48>
 8005fc4:	fb00 3202 	mla	r2, r0, r2, r3
 8005fc8:	2101      	movs	r1, #1
 8005fca:	e7a4      	b.n	8005f16 <_svfiprintf_r+0xbe>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	240a      	movs	r4, #10
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	9305      	str	r3, [sp, #20]
 8005fd4:	460f      	mov	r7, r1
 8005fd6:	783a      	ldrb	r2, [r7, #0]
 8005fd8:	3101      	adds	r1, #1
 8005fda:	3a30      	subs	r2, #48	; 0x30
 8005fdc:	2a09      	cmp	r2, #9
 8005fde:	d903      	bls.n	8005fe8 <_svfiprintf_r+0x190>
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d0ca      	beq.n	8005f7a <_svfiprintf_r+0x122>
 8005fe4:	9005      	str	r0, [sp, #20]
 8005fe6:	e7c8      	b.n	8005f7a <_svfiprintf_r+0x122>
 8005fe8:	fb04 2000 	mla	r0, r4, r0, r2
 8005fec:	2301      	movs	r3, #1
 8005fee:	e7f1      	b.n	8005fd4 <_svfiprintf_r+0x17c>
 8005ff0:	ab03      	add	r3, sp, #12
 8005ff2:	9300      	str	r3, [sp, #0]
 8005ff4:	462a      	mov	r2, r5
 8005ff6:	4b11      	ldr	r3, [pc, #68]	; (800603c <_svfiprintf_r+0x1e4>)
 8005ff8:	a904      	add	r1, sp, #16
 8005ffa:	4640      	mov	r0, r8
 8005ffc:	f3af 8000 	nop.w
 8006000:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006004:	4681      	mov	r9, r0
 8006006:	d1d9      	bne.n	8005fbc <_svfiprintf_r+0x164>
 8006008:	89ab      	ldrh	r3, [r5, #12]
 800600a:	065b      	lsls	r3, r3, #25
 800600c:	f53f af39 	bmi.w	8005e82 <_svfiprintf_r+0x2a>
 8006010:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006012:	b01d      	add	sp, #116	; 0x74
 8006014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006018:	ab03      	add	r3, sp, #12
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	462a      	mov	r2, r5
 800601e:	4b07      	ldr	r3, [pc, #28]	; (800603c <_svfiprintf_r+0x1e4>)
 8006020:	a904      	add	r1, sp, #16
 8006022:	4640      	mov	r0, r8
 8006024:	f000 f884 	bl	8006130 <_printf_i>
 8006028:	e7ea      	b.n	8006000 <_svfiprintf_r+0x1a8>
 800602a:	bf00      	nop
 800602c:	080066ac 	.word	0x080066ac
 8006030:	080066b2 	.word	0x080066b2
 8006034:	080066b6 	.word	0x080066b6
 8006038:	00000000 	.word	0x00000000
 800603c:	08005da1 	.word	0x08005da1

08006040 <_printf_common>:
 8006040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006044:	4691      	mov	r9, r2
 8006046:	461f      	mov	r7, r3
 8006048:	688a      	ldr	r2, [r1, #8]
 800604a:	690b      	ldr	r3, [r1, #16]
 800604c:	4606      	mov	r6, r0
 800604e:	4293      	cmp	r3, r2
 8006050:	bfb8      	it	lt
 8006052:	4613      	movlt	r3, r2
 8006054:	f8c9 3000 	str.w	r3, [r9]
 8006058:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800605c:	460c      	mov	r4, r1
 800605e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006062:	b112      	cbz	r2, 800606a <_printf_common+0x2a>
 8006064:	3301      	adds	r3, #1
 8006066:	f8c9 3000 	str.w	r3, [r9]
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	0699      	lsls	r1, r3, #26
 800606e:	bf42      	ittt	mi
 8006070:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006074:	3302      	addmi	r3, #2
 8006076:	f8c9 3000 	strmi.w	r3, [r9]
 800607a:	6825      	ldr	r5, [r4, #0]
 800607c:	f015 0506 	ands.w	r5, r5, #6
 8006080:	d107      	bne.n	8006092 <_printf_common+0x52>
 8006082:	f104 0a19 	add.w	sl, r4, #25
 8006086:	68e3      	ldr	r3, [r4, #12]
 8006088:	f8d9 2000 	ldr.w	r2, [r9]
 800608c:	1a9b      	subs	r3, r3, r2
 800608e:	429d      	cmp	r5, r3
 8006090:	db2a      	blt.n	80060e8 <_printf_common+0xa8>
 8006092:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006096:	6822      	ldr	r2, [r4, #0]
 8006098:	3300      	adds	r3, #0
 800609a:	bf18      	it	ne
 800609c:	2301      	movne	r3, #1
 800609e:	0692      	lsls	r2, r2, #26
 80060a0:	d42f      	bmi.n	8006102 <_printf_common+0xc2>
 80060a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060a6:	4639      	mov	r1, r7
 80060a8:	4630      	mov	r0, r6
 80060aa:	47c0      	blx	r8
 80060ac:	3001      	adds	r0, #1
 80060ae:	d022      	beq.n	80060f6 <_printf_common+0xb6>
 80060b0:	6823      	ldr	r3, [r4, #0]
 80060b2:	68e5      	ldr	r5, [r4, #12]
 80060b4:	f003 0306 	and.w	r3, r3, #6
 80060b8:	2b04      	cmp	r3, #4
 80060ba:	bf18      	it	ne
 80060bc:	2500      	movne	r5, #0
 80060be:	f8d9 2000 	ldr.w	r2, [r9]
 80060c2:	f04f 0900 	mov.w	r9, #0
 80060c6:	bf08      	it	eq
 80060c8:	1aad      	subeq	r5, r5, r2
 80060ca:	68a3      	ldr	r3, [r4, #8]
 80060cc:	6922      	ldr	r2, [r4, #16]
 80060ce:	bf08      	it	eq
 80060d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060d4:	4293      	cmp	r3, r2
 80060d6:	bfc4      	itt	gt
 80060d8:	1a9b      	subgt	r3, r3, r2
 80060da:	18ed      	addgt	r5, r5, r3
 80060dc:	341a      	adds	r4, #26
 80060de:	454d      	cmp	r5, r9
 80060e0:	d11b      	bne.n	800611a <_printf_common+0xda>
 80060e2:	2000      	movs	r0, #0
 80060e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e8:	2301      	movs	r3, #1
 80060ea:	4652      	mov	r2, sl
 80060ec:	4639      	mov	r1, r7
 80060ee:	4630      	mov	r0, r6
 80060f0:	47c0      	blx	r8
 80060f2:	3001      	adds	r0, #1
 80060f4:	d103      	bne.n	80060fe <_printf_common+0xbe>
 80060f6:	f04f 30ff 	mov.w	r0, #4294967295
 80060fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060fe:	3501      	adds	r5, #1
 8006100:	e7c1      	b.n	8006086 <_printf_common+0x46>
 8006102:	2030      	movs	r0, #48	; 0x30
 8006104:	18e1      	adds	r1, r4, r3
 8006106:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800610a:	1c5a      	adds	r2, r3, #1
 800610c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006110:	4422      	add	r2, r4
 8006112:	3302      	adds	r3, #2
 8006114:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006118:	e7c3      	b.n	80060a2 <_printf_common+0x62>
 800611a:	2301      	movs	r3, #1
 800611c:	4622      	mov	r2, r4
 800611e:	4639      	mov	r1, r7
 8006120:	4630      	mov	r0, r6
 8006122:	47c0      	blx	r8
 8006124:	3001      	adds	r0, #1
 8006126:	d0e6      	beq.n	80060f6 <_printf_common+0xb6>
 8006128:	f109 0901 	add.w	r9, r9, #1
 800612c:	e7d7      	b.n	80060de <_printf_common+0x9e>
	...

08006130 <_printf_i>:
 8006130:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006134:	4617      	mov	r7, r2
 8006136:	7e0a      	ldrb	r2, [r1, #24]
 8006138:	b085      	sub	sp, #20
 800613a:	2a6e      	cmp	r2, #110	; 0x6e
 800613c:	4698      	mov	r8, r3
 800613e:	4606      	mov	r6, r0
 8006140:	460c      	mov	r4, r1
 8006142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006144:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006148:	f000 80bc 	beq.w	80062c4 <_printf_i+0x194>
 800614c:	d81a      	bhi.n	8006184 <_printf_i+0x54>
 800614e:	2a63      	cmp	r2, #99	; 0x63
 8006150:	d02e      	beq.n	80061b0 <_printf_i+0x80>
 8006152:	d80a      	bhi.n	800616a <_printf_i+0x3a>
 8006154:	2a00      	cmp	r2, #0
 8006156:	f000 80c8 	beq.w	80062ea <_printf_i+0x1ba>
 800615a:	2a58      	cmp	r2, #88	; 0x58
 800615c:	f000 808a 	beq.w	8006274 <_printf_i+0x144>
 8006160:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006164:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006168:	e02a      	b.n	80061c0 <_printf_i+0x90>
 800616a:	2a64      	cmp	r2, #100	; 0x64
 800616c:	d001      	beq.n	8006172 <_printf_i+0x42>
 800616e:	2a69      	cmp	r2, #105	; 0x69
 8006170:	d1f6      	bne.n	8006160 <_printf_i+0x30>
 8006172:	6821      	ldr	r1, [r4, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	f011 0f80 	tst.w	r1, #128	; 0x80
 800617a:	d023      	beq.n	80061c4 <_printf_i+0x94>
 800617c:	1d11      	adds	r1, r2, #4
 800617e:	6019      	str	r1, [r3, #0]
 8006180:	6813      	ldr	r3, [r2, #0]
 8006182:	e027      	b.n	80061d4 <_printf_i+0xa4>
 8006184:	2a73      	cmp	r2, #115	; 0x73
 8006186:	f000 80b4 	beq.w	80062f2 <_printf_i+0x1c2>
 800618a:	d808      	bhi.n	800619e <_printf_i+0x6e>
 800618c:	2a6f      	cmp	r2, #111	; 0x6f
 800618e:	d02a      	beq.n	80061e6 <_printf_i+0xb6>
 8006190:	2a70      	cmp	r2, #112	; 0x70
 8006192:	d1e5      	bne.n	8006160 <_printf_i+0x30>
 8006194:	680a      	ldr	r2, [r1, #0]
 8006196:	f042 0220 	orr.w	r2, r2, #32
 800619a:	600a      	str	r2, [r1, #0]
 800619c:	e003      	b.n	80061a6 <_printf_i+0x76>
 800619e:	2a75      	cmp	r2, #117	; 0x75
 80061a0:	d021      	beq.n	80061e6 <_printf_i+0xb6>
 80061a2:	2a78      	cmp	r2, #120	; 0x78
 80061a4:	d1dc      	bne.n	8006160 <_printf_i+0x30>
 80061a6:	2278      	movs	r2, #120	; 0x78
 80061a8:	496f      	ldr	r1, [pc, #444]	; (8006368 <_printf_i+0x238>)
 80061aa:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80061ae:	e064      	b.n	800627a <_printf_i+0x14a>
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80061b6:	1d11      	adds	r1, r2, #4
 80061b8:	6019      	str	r1, [r3, #0]
 80061ba:	6813      	ldr	r3, [r2, #0]
 80061bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061c0:	2301      	movs	r3, #1
 80061c2:	e0a3      	b.n	800630c <_printf_i+0x1dc>
 80061c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80061c8:	f102 0104 	add.w	r1, r2, #4
 80061cc:	6019      	str	r1, [r3, #0]
 80061ce:	d0d7      	beq.n	8006180 <_printf_i+0x50>
 80061d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	da03      	bge.n	80061e0 <_printf_i+0xb0>
 80061d8:	222d      	movs	r2, #45	; 0x2d
 80061da:	425b      	negs	r3, r3
 80061dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80061e0:	4962      	ldr	r1, [pc, #392]	; (800636c <_printf_i+0x23c>)
 80061e2:	220a      	movs	r2, #10
 80061e4:	e017      	b.n	8006216 <_printf_i+0xe6>
 80061e6:	6820      	ldr	r0, [r4, #0]
 80061e8:	6819      	ldr	r1, [r3, #0]
 80061ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80061ee:	d003      	beq.n	80061f8 <_printf_i+0xc8>
 80061f0:	1d08      	adds	r0, r1, #4
 80061f2:	6018      	str	r0, [r3, #0]
 80061f4:	680b      	ldr	r3, [r1, #0]
 80061f6:	e006      	b.n	8006206 <_printf_i+0xd6>
 80061f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061fc:	f101 0004 	add.w	r0, r1, #4
 8006200:	6018      	str	r0, [r3, #0]
 8006202:	d0f7      	beq.n	80061f4 <_printf_i+0xc4>
 8006204:	880b      	ldrh	r3, [r1, #0]
 8006206:	2a6f      	cmp	r2, #111	; 0x6f
 8006208:	bf14      	ite	ne
 800620a:	220a      	movne	r2, #10
 800620c:	2208      	moveq	r2, #8
 800620e:	4957      	ldr	r1, [pc, #348]	; (800636c <_printf_i+0x23c>)
 8006210:	2000      	movs	r0, #0
 8006212:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006216:	6865      	ldr	r5, [r4, #4]
 8006218:	2d00      	cmp	r5, #0
 800621a:	60a5      	str	r5, [r4, #8]
 800621c:	f2c0 809c 	blt.w	8006358 <_printf_i+0x228>
 8006220:	6820      	ldr	r0, [r4, #0]
 8006222:	f020 0004 	bic.w	r0, r0, #4
 8006226:	6020      	str	r0, [r4, #0]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d13f      	bne.n	80062ac <_printf_i+0x17c>
 800622c:	2d00      	cmp	r5, #0
 800622e:	f040 8095 	bne.w	800635c <_printf_i+0x22c>
 8006232:	4675      	mov	r5, lr
 8006234:	2a08      	cmp	r2, #8
 8006236:	d10b      	bne.n	8006250 <_printf_i+0x120>
 8006238:	6823      	ldr	r3, [r4, #0]
 800623a:	07da      	lsls	r2, r3, #31
 800623c:	d508      	bpl.n	8006250 <_printf_i+0x120>
 800623e:	6923      	ldr	r3, [r4, #16]
 8006240:	6862      	ldr	r2, [r4, #4]
 8006242:	429a      	cmp	r2, r3
 8006244:	bfde      	ittt	le
 8006246:	2330      	movle	r3, #48	; 0x30
 8006248:	f805 3c01 	strble.w	r3, [r5, #-1]
 800624c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006250:	ebae 0305 	sub.w	r3, lr, r5
 8006254:	6123      	str	r3, [r4, #16]
 8006256:	f8cd 8000 	str.w	r8, [sp]
 800625a:	463b      	mov	r3, r7
 800625c:	aa03      	add	r2, sp, #12
 800625e:	4621      	mov	r1, r4
 8006260:	4630      	mov	r0, r6
 8006262:	f7ff feed 	bl	8006040 <_printf_common>
 8006266:	3001      	adds	r0, #1
 8006268:	d155      	bne.n	8006316 <_printf_i+0x1e6>
 800626a:	f04f 30ff 	mov.w	r0, #4294967295
 800626e:	b005      	add	sp, #20
 8006270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006274:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006278:	493c      	ldr	r1, [pc, #240]	; (800636c <_printf_i+0x23c>)
 800627a:	6822      	ldr	r2, [r4, #0]
 800627c:	6818      	ldr	r0, [r3, #0]
 800627e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006282:	f100 0504 	add.w	r5, r0, #4
 8006286:	601d      	str	r5, [r3, #0]
 8006288:	d001      	beq.n	800628e <_printf_i+0x15e>
 800628a:	6803      	ldr	r3, [r0, #0]
 800628c:	e002      	b.n	8006294 <_printf_i+0x164>
 800628e:	0655      	lsls	r5, r2, #25
 8006290:	d5fb      	bpl.n	800628a <_printf_i+0x15a>
 8006292:	8803      	ldrh	r3, [r0, #0]
 8006294:	07d0      	lsls	r0, r2, #31
 8006296:	bf44      	itt	mi
 8006298:	f042 0220 	orrmi.w	r2, r2, #32
 800629c:	6022      	strmi	r2, [r4, #0]
 800629e:	b91b      	cbnz	r3, 80062a8 <_printf_i+0x178>
 80062a0:	6822      	ldr	r2, [r4, #0]
 80062a2:	f022 0220 	bic.w	r2, r2, #32
 80062a6:	6022      	str	r2, [r4, #0]
 80062a8:	2210      	movs	r2, #16
 80062aa:	e7b1      	b.n	8006210 <_printf_i+0xe0>
 80062ac:	4675      	mov	r5, lr
 80062ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80062b2:	fb02 3310 	mls	r3, r2, r0, r3
 80062b6:	5ccb      	ldrb	r3, [r1, r3]
 80062b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80062bc:	4603      	mov	r3, r0
 80062be:	2800      	cmp	r0, #0
 80062c0:	d1f5      	bne.n	80062ae <_printf_i+0x17e>
 80062c2:	e7b7      	b.n	8006234 <_printf_i+0x104>
 80062c4:	6808      	ldr	r0, [r1, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80062cc:	6949      	ldr	r1, [r1, #20]
 80062ce:	d004      	beq.n	80062da <_printf_i+0x1aa>
 80062d0:	1d10      	adds	r0, r2, #4
 80062d2:	6018      	str	r0, [r3, #0]
 80062d4:	6813      	ldr	r3, [r2, #0]
 80062d6:	6019      	str	r1, [r3, #0]
 80062d8:	e007      	b.n	80062ea <_printf_i+0x1ba>
 80062da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062de:	f102 0004 	add.w	r0, r2, #4
 80062e2:	6018      	str	r0, [r3, #0]
 80062e4:	6813      	ldr	r3, [r2, #0]
 80062e6:	d0f6      	beq.n	80062d6 <_printf_i+0x1a6>
 80062e8:	8019      	strh	r1, [r3, #0]
 80062ea:	2300      	movs	r3, #0
 80062ec:	4675      	mov	r5, lr
 80062ee:	6123      	str	r3, [r4, #16]
 80062f0:	e7b1      	b.n	8006256 <_printf_i+0x126>
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	1d11      	adds	r1, r2, #4
 80062f6:	6019      	str	r1, [r3, #0]
 80062f8:	6815      	ldr	r5, [r2, #0]
 80062fa:	2100      	movs	r1, #0
 80062fc:	6862      	ldr	r2, [r4, #4]
 80062fe:	4628      	mov	r0, r5
 8006300:	f000 f853 	bl	80063aa <memchr>
 8006304:	b108      	cbz	r0, 800630a <_printf_i+0x1da>
 8006306:	1b40      	subs	r0, r0, r5
 8006308:	6060      	str	r0, [r4, #4]
 800630a:	6863      	ldr	r3, [r4, #4]
 800630c:	6123      	str	r3, [r4, #16]
 800630e:	2300      	movs	r3, #0
 8006310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006314:	e79f      	b.n	8006256 <_printf_i+0x126>
 8006316:	6923      	ldr	r3, [r4, #16]
 8006318:	462a      	mov	r2, r5
 800631a:	4639      	mov	r1, r7
 800631c:	4630      	mov	r0, r6
 800631e:	47c0      	blx	r8
 8006320:	3001      	adds	r0, #1
 8006322:	d0a2      	beq.n	800626a <_printf_i+0x13a>
 8006324:	6823      	ldr	r3, [r4, #0]
 8006326:	079b      	lsls	r3, r3, #30
 8006328:	d507      	bpl.n	800633a <_printf_i+0x20a>
 800632a:	2500      	movs	r5, #0
 800632c:	f104 0919 	add.w	r9, r4, #25
 8006330:	68e3      	ldr	r3, [r4, #12]
 8006332:	9a03      	ldr	r2, [sp, #12]
 8006334:	1a9b      	subs	r3, r3, r2
 8006336:	429d      	cmp	r5, r3
 8006338:	db05      	blt.n	8006346 <_printf_i+0x216>
 800633a:	68e0      	ldr	r0, [r4, #12]
 800633c:	9b03      	ldr	r3, [sp, #12]
 800633e:	4298      	cmp	r0, r3
 8006340:	bfb8      	it	lt
 8006342:	4618      	movlt	r0, r3
 8006344:	e793      	b.n	800626e <_printf_i+0x13e>
 8006346:	2301      	movs	r3, #1
 8006348:	464a      	mov	r2, r9
 800634a:	4639      	mov	r1, r7
 800634c:	4630      	mov	r0, r6
 800634e:	47c0      	blx	r8
 8006350:	3001      	adds	r0, #1
 8006352:	d08a      	beq.n	800626a <_printf_i+0x13a>
 8006354:	3501      	adds	r5, #1
 8006356:	e7eb      	b.n	8006330 <_printf_i+0x200>
 8006358:	2b00      	cmp	r3, #0
 800635a:	d1a7      	bne.n	80062ac <_printf_i+0x17c>
 800635c:	780b      	ldrb	r3, [r1, #0]
 800635e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006362:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006366:	e765      	b.n	8006234 <_printf_i+0x104>
 8006368:	080066ce 	.word	0x080066ce
 800636c:	080066bd 	.word	0x080066bd

08006370 <_sbrk_r>:
 8006370:	b538      	push	{r3, r4, r5, lr}
 8006372:	2300      	movs	r3, #0
 8006374:	4c05      	ldr	r4, [pc, #20]	; (800638c <_sbrk_r+0x1c>)
 8006376:	4605      	mov	r5, r0
 8006378:	4608      	mov	r0, r1
 800637a:	6023      	str	r3, [r4, #0]
 800637c:	f000 f86e 	bl	800645c <_sbrk>
 8006380:	1c43      	adds	r3, r0, #1
 8006382:	d102      	bne.n	800638a <_sbrk_r+0x1a>
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	b103      	cbz	r3, 800638a <_sbrk_r+0x1a>
 8006388:	602b      	str	r3, [r5, #0]
 800638a:	bd38      	pop	{r3, r4, r5, pc}
 800638c:	200004f8 	.word	0x200004f8

08006390 <__ascii_wctomb>:
 8006390:	b149      	cbz	r1, 80063a6 <__ascii_wctomb+0x16>
 8006392:	2aff      	cmp	r2, #255	; 0xff
 8006394:	bf8b      	itete	hi
 8006396:	238a      	movhi	r3, #138	; 0x8a
 8006398:	700a      	strbls	r2, [r1, #0]
 800639a:	6003      	strhi	r3, [r0, #0]
 800639c:	2001      	movls	r0, #1
 800639e:	bf88      	it	hi
 80063a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80063a4:	4770      	bx	lr
 80063a6:	4608      	mov	r0, r1
 80063a8:	4770      	bx	lr

080063aa <memchr>:
 80063aa:	b510      	push	{r4, lr}
 80063ac:	b2c9      	uxtb	r1, r1
 80063ae:	4402      	add	r2, r0
 80063b0:	4290      	cmp	r0, r2
 80063b2:	4603      	mov	r3, r0
 80063b4:	d101      	bne.n	80063ba <memchr+0x10>
 80063b6:	2000      	movs	r0, #0
 80063b8:	bd10      	pop	{r4, pc}
 80063ba:	781c      	ldrb	r4, [r3, #0]
 80063bc:	3001      	adds	r0, #1
 80063be:	428c      	cmp	r4, r1
 80063c0:	d1f6      	bne.n	80063b0 <memchr+0x6>
 80063c2:	4618      	mov	r0, r3
 80063c4:	bd10      	pop	{r4, pc}

080063c6 <memmove>:
 80063c6:	4288      	cmp	r0, r1
 80063c8:	b510      	push	{r4, lr}
 80063ca:	eb01 0302 	add.w	r3, r1, r2
 80063ce:	d803      	bhi.n	80063d8 <memmove+0x12>
 80063d0:	1e42      	subs	r2, r0, #1
 80063d2:	4299      	cmp	r1, r3
 80063d4:	d10c      	bne.n	80063f0 <memmove+0x2a>
 80063d6:	bd10      	pop	{r4, pc}
 80063d8:	4298      	cmp	r0, r3
 80063da:	d2f9      	bcs.n	80063d0 <memmove+0xa>
 80063dc:	1881      	adds	r1, r0, r2
 80063de:	1ad2      	subs	r2, r2, r3
 80063e0:	42d3      	cmn	r3, r2
 80063e2:	d100      	bne.n	80063e6 <memmove+0x20>
 80063e4:	bd10      	pop	{r4, pc}
 80063e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80063ea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80063ee:	e7f7      	b.n	80063e0 <memmove+0x1a>
 80063f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063f4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80063f8:	e7eb      	b.n	80063d2 <memmove+0xc>

080063fa <__malloc_lock>:
 80063fa:	4770      	bx	lr

080063fc <__malloc_unlock>:
 80063fc:	4770      	bx	lr

080063fe <_realloc_r>:
 80063fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006400:	4607      	mov	r7, r0
 8006402:	4614      	mov	r4, r2
 8006404:	460e      	mov	r6, r1
 8006406:	b921      	cbnz	r1, 8006412 <_realloc_r+0x14>
 8006408:	4611      	mov	r1, r2
 800640a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800640e:	f7ff bc69 	b.w	8005ce4 <_malloc_r>
 8006412:	b922      	cbnz	r2, 800641e <_realloc_r+0x20>
 8006414:	f7ff fc1a 	bl	8005c4c <_free_r>
 8006418:	4625      	mov	r5, r4
 800641a:	4628      	mov	r0, r5
 800641c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800641e:	f000 f814 	bl	800644a <_malloc_usable_size_r>
 8006422:	4284      	cmp	r4, r0
 8006424:	d90f      	bls.n	8006446 <_realloc_r+0x48>
 8006426:	4621      	mov	r1, r4
 8006428:	4638      	mov	r0, r7
 800642a:	f7ff fc5b 	bl	8005ce4 <_malloc_r>
 800642e:	4605      	mov	r5, r0
 8006430:	2800      	cmp	r0, #0
 8006432:	d0f2      	beq.n	800641a <_realloc_r+0x1c>
 8006434:	4631      	mov	r1, r6
 8006436:	4622      	mov	r2, r4
 8006438:	f7ff f808 	bl	800544c <memcpy>
 800643c:	4631      	mov	r1, r6
 800643e:	4638      	mov	r0, r7
 8006440:	f7ff fc04 	bl	8005c4c <_free_r>
 8006444:	e7e9      	b.n	800641a <_realloc_r+0x1c>
 8006446:	4635      	mov	r5, r6
 8006448:	e7e7      	b.n	800641a <_realloc_r+0x1c>

0800644a <_malloc_usable_size_r>:
 800644a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800644e:	2800      	cmp	r0, #0
 8006450:	f1a0 0004 	sub.w	r0, r0, #4
 8006454:	bfbc      	itt	lt
 8006456:	580b      	ldrlt	r3, [r1, r0]
 8006458:	18c0      	addlt	r0, r0, r3
 800645a:	4770      	bx	lr

0800645c <_sbrk>:
 800645c:	4b04      	ldr	r3, [pc, #16]	; (8006470 <_sbrk+0x14>)
 800645e:	4602      	mov	r2, r0
 8006460:	6819      	ldr	r1, [r3, #0]
 8006462:	b909      	cbnz	r1, 8006468 <_sbrk+0xc>
 8006464:	4903      	ldr	r1, [pc, #12]	; (8006474 <_sbrk+0x18>)
 8006466:	6019      	str	r1, [r3, #0]
 8006468:	6818      	ldr	r0, [r3, #0]
 800646a:	4402      	add	r2, r0
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	4770      	bx	lr
 8006470:	20000210 	.word	0x20000210
 8006474:	200004fc 	.word	0x200004fc

08006478 <_init>:
 8006478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647a:	bf00      	nop
 800647c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800647e:	bc08      	pop	{r3}
 8006480:	469e      	mov	lr, r3
 8006482:	4770      	bx	lr

08006484 <_fini>:
 8006484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006486:	bf00      	nop
 8006488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800648a:	bc08      	pop	{r3}
 800648c:	469e      	mov	lr, r3
 800648e:	4770      	bx	lr
