
autoLoggerSDCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010458  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b10  08010638  08010638  00011638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011148  08011148  000131d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011148  08011148  00012148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011150  08011150  000131d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011150  08011150  00012150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011154  08011154  00012154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08011158  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033f0  200001d8  08011330  000131d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200035c8  08011330  000135c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020bc3  00000000  00000000  00013208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046da  00000000  00000000  00033dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b08  00000000  00000000  000384a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001509  00000000  00000000  00039fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bbd6  00000000  00000000  0003b4b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026b9f  00000000  00000000  0006708f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105cc3  00000000  00000000  0008dc2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001938f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a5c  00000000  00000000  00193934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0019c390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010620 	.word	0x08010620

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	08010620 	.word	0x08010620

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MPU6050_init>:
extern float mean_pitch, mean_roll, mean_yaw, mean_ax, mean_ay, mean_az;

uint32_t last_time = 0;

void MPU6050_init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 8001076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800107a:	9302      	str	r3, [sp, #8]
 800107c:	2301      	movs	r3, #1
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2301      	movs	r3, #1
 8001086:	2275      	movs	r2, #117	@ 0x75
 8001088:	21d0      	movs	r1, #208	@ 0xd0
 800108a:	4835      	ldr	r0, [pc, #212]	@ (8001160 <MPU6050_init+0xf0>)
 800108c:	f002 fec0 	bl	8003e10 <HAL_I2C_Mem_Read>
	if (check == 104)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b68      	cmp	r3, #104	@ 0x68
 8001094:	d13b      	bne.n	800110e <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800109a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800109e:	9302      	str	r3, [sp, #8]
 80010a0:	2301      	movs	r3, #1
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	1dbb      	adds	r3, r7, #6
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2301      	movs	r3, #1
 80010aa:	226b      	movs	r2, #107	@ 0x6b
 80010ac:	21d0      	movs	r1, #208	@ 0xd0
 80010ae:	482c      	ldr	r0, [pc, #176]	@ (8001160 <MPU6050_init+0xf0>)
 80010b0:	f002 fd9a 	bl	8003be8 <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 80010b4:	2307      	movs	r3, #7
 80010b6:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 80010b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2301      	movs	r3, #1
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	1dbb      	adds	r3, r7, #6
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2301      	movs	r3, #1
 80010c8:	2219      	movs	r2, #25
 80010ca:	21d0      	movs	r1, #208	@ 0xd0
 80010cc:	4824      	ldr	r0, [pc, #144]	@ (8001160 <MPU6050_init+0xf0>)
 80010ce:	f002 fd8b 	bl	8003be8 <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 80010d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2301      	movs	r3, #1
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	1dbb      	adds	r3, r7, #6
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	221c      	movs	r2, #28
 80010e8:	21d0      	movs	r1, #208	@ 0xd0
 80010ea:	481d      	ldr	r0, [pc, #116]	@ (8001160 <MPU6050_init+0xf0>)
 80010ec:	f002 fd7c 	bl	8003be8 <HAL_I2C_Mem_Write>
		
		data = 0x00;
 80010f0:	2300      	movs	r3, #0
 80010f2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 80010f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f8:	9302      	str	r3, [sp, #8]
 80010fa:	2301      	movs	r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	1dbb      	adds	r3, r7, #6
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	221b      	movs	r2, #27
 8001106:	21d0      	movs	r1, #208	@ 0xd0
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <MPU6050_init+0xf0>)
 800110a:	f002 fd6d 	bl	8003be8 <HAL_I2C_Mem_Write>
	}
     memset(pitch_buf, 0, sizeof(pitch_buf));
 800110e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001112:	2100      	movs	r1, #0
 8001114:	4813      	ldr	r0, [pc, #76]	@ (8001164 <MPU6050_init+0xf4>)
 8001116:	f00b f9b1 	bl	800c47c <memset>
     memset(roll_buf,  0, sizeof(roll_buf));
 800111a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800111e:	2100      	movs	r1, #0
 8001120:	4811      	ldr	r0, [pc, #68]	@ (8001168 <MPU6050_init+0xf8>)
 8001122:	f00b f9ab 	bl	800c47c <memset>
     memset(yaw_buf,   0, sizeof(yaw_buf));
 8001126:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800112a:	2100      	movs	r1, #0
 800112c:	480f      	ldr	r0, [pc, #60]	@ (800116c <MPU6050_init+0xfc>)
 800112e:	f00b f9a5 	bl	800c47c <memset>
     memset(ax_buf,    0, sizeof(ax_buf));
 8001132:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001136:	2100      	movs	r1, #0
 8001138:	480d      	ldr	r0, [pc, #52]	@ (8001170 <MPU6050_init+0x100>)
 800113a:	f00b f99f 	bl	800c47c <memset>
     memset(ay_buf,    0, sizeof(ay_buf));
 800113e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001142:	2100      	movs	r1, #0
 8001144:	480b      	ldr	r0, [pc, #44]	@ (8001174 <MPU6050_init+0x104>)
 8001146:	f00b f999 	bl	800c47c <memset>
     memset(az_buf,    0, sizeof(az_buf));
 800114a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800114e:	2100      	movs	r1, #0
 8001150:	4809      	ldr	r0, [pc, #36]	@ (8001178 <MPU6050_init+0x108>)
 8001152:	f00b f993 	bl	800c47c <memset>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000be8 	.word	0x20000be8
 8001164:	20000200 	.word	0x20000200
 8001168:	20000390 	.word	0x20000390
 800116c:	20000520 	.word	0x20000520
 8001170:	200006b0 	.word	0x200006b0
 8001174:	20000840 	.word	0x20000840
 8001178:	200009d0 	.word	0x200009d0

0800117c <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b08a      	sub	sp, #40	@ 0x28
 8001180:	af04      	add	r7, sp, #16
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001188:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2306      	movs	r3, #6
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	223b      	movs	r2, #59	@ 0x3b
 800119c:	21d0      	movs	r1, #208	@ 0xd0
 800119e:	4830      	ldr	r0, [pc, #192]	@ (8001260 <MPU6050_Read_Accel+0xe4>)
 80011a0:	f002 fe36 	bl	8003e10 <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer 
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80011a4:	7c3b      	ldrb	r3, [r7, #16]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	7c7b      	ldrb	r3, [r7, #17]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001264 <MPU6050_Read_Accel+0xe8>)
 80011b6:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80011b8:	7cbb      	ldrb	r3, [r7, #18]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	b21a      	sxth	r2, r3
 80011c0:	7cfb      	ldrb	r3, [r7, #19]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	4b27      	ldr	r3, [pc, #156]	@ (8001268 <MPU6050_Read_Accel+0xec>)
 80011ca:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 80011cc:	7d3b      	ldrb	r3, [r7, #20]
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	7d7b      	ldrb	r3, [r7, #21]
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b21a      	sxth	r2, r3
 80011dc:	4b23      	ldr	r3, [pc, #140]	@ (800126c <MPU6050_Read_Accel+0xf0>)
 80011de:	801a      	strh	r2, [r3, #0]
	
	//converso para g
	*Ax = Accel_X_RAW/16384.0;
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <MPU6050_Read_Accel+0xe8>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f9c4 	bl	8000574 <__aeabi_i2d>
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 80011f2:	f7ff fb53 	bl	800089c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fd1b 	bl	8000c38 <__aeabi_d2f>
 8001202:	4602      	mov	r2, r0
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW/16384.0;
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <MPU6050_Read_Accel+0xec>)
 800120a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9b0 	bl	8000574 <__aeabi_i2d>
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 800121a:	f7ff fb3f 	bl	800089c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fd07 	bl	8000c38 <__aeabi_d2f>
 800122a:	4602      	mov	r2, r0
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW/16384.0;
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MPU6050_Read_Accel+0xf0>)
 8001232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff f99c 	bl	8000574 <__aeabi_i2d>
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 8001242:	f7ff fb2b 	bl	800089c <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fcf3 	bl	8000c38 <__aeabi_d2f>
 8001252:	4602      	mov	r2, r0
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	601a      	str	r2, [r3, #0]
}
 8001258:	bf00      	nop
 800125a:	3718      	adds	r7, #24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000be8 	.word	0x20000be8
 8001264:	200001f4 	.word	0x200001f4
 8001268:	200001f6 	.word	0x200001f6
 800126c:	200001f8 	.word	0x200001f8
 8001270:	40d00000 	.word	0x40d00000
 8001274:	00000000 	.word	0x00000000

08001278 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(float* Gx, float* Gy, float* Gz)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	@ 0x28
 800127c:	af04      	add	r7, sp, #16
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001284:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	2306      	movs	r3, #6
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	f107 0310 	add.w	r3, r7, #16
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2301      	movs	r3, #1
 8001296:	2243      	movs	r2, #67	@ 0x43
 8001298:	21d0      	movs	r1, #208	@ 0xd0
 800129a:	4833      	ldr	r0, [pc, #204]	@ (8001368 <MPU6050_Read_Gyro+0xf0>)
 800129c:	f002 fdb8 	bl	8003e10 <HAL_I2C_Mem_Read>

    // Correctly assign raw data values for each axis
    Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80012a0:	7c3b      	ldrb	r3, [r7, #16]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	7c7b      	ldrb	r3, [r7, #17]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21a      	sxth	r2, r3
 80012b0:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <MPU6050_Read_Gyro+0xf4>)
 80012b2:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80012b4:	7cbb      	ldrb	r3, [r7, #18]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	021b      	lsls	r3, r3, #8
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	7cfb      	ldrb	r3, [r7, #19]
 80012be:	b21b      	sxth	r3, r3
 80012c0:	4313      	orrs	r3, r2
 80012c2:	b21a      	sxth	r2, r3
 80012c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001370 <MPU6050_Read_Gyro+0xf8>)
 80012c6:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80012c8:	7d3b      	ldrb	r3, [r7, #20]
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	7d7b      	ldrb	r3, [r7, #21]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <MPU6050_Read_Gyro+0xfc>)
 80012da:	801a      	strh	r2, [r3, #0]

    //converso para /s
    *Gx = Gyro_X_RAW / 131.0;
 80012dc:	4b23      	ldr	r3, [pc, #140]	@ (800136c <MPU6050_Read_Gyro+0xf4>)
 80012de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f946 	bl	8000574 <__aeabi_i2d>
 80012e8:	a31d      	add	r3, pc, #116	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 80012ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ee:	f7ff fad5 	bl	800089c <__aeabi_ddiv>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	f7ff fc9d 	bl	8000c38 <__aeabi_d2f>
 80012fe:	4602      	mov	r2, r0
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	601a      	str	r2, [r3, #0]
    *Gy = Gyro_Y_RAW / 131.0;
 8001304:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MPU6050_Read_Gyro+0xf8>)
 8001306:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f932 	bl	8000574 <__aeabi_i2d>
 8001310:	a313      	add	r3, pc, #76	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	f7ff fac1 	bl	800089c <__aeabi_ddiv>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc89 	bl	8000c38 <__aeabi_d2f>
 8001326:	4602      	mov	r2, r0
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	601a      	str	r2, [r3, #0]
    *Gz = Gyro_Z_RAW / 131.0;
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MPU6050_Read_Gyro+0xfc>)
 800132e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f91e 	bl	8000574 <__aeabi_i2d>
 8001338:	a309      	add	r3, pc, #36	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 800133a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133e:	f7ff faad 	bl	800089c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4610      	mov	r0, r2
 8001348:	4619      	mov	r1, r3
 800134a:	f7ff fc75 	bl	8000c38 <__aeabi_d2f>
 800134e:	4602      	mov	r2, r0
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	601a      	str	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	f3af 8000 	nop.w
 8001360:	00000000 	.word	0x00000000
 8001364:	40606000 	.word	0x40606000
 8001368:	20000be8 	.word	0x20000be8
 800136c:	200001fa 	.word	0x200001fa
 8001370:	200001fc 	.word	0x200001fc
 8001374:	200001fe 	.word	0x200001fe

08001378 <SDCyclic_Init>:
#include "sd_functions.h"
#include "sd_benchmark.h"
#include "app_fatfs.h"

void SDCyclic_Init(SDCyclic_t *sd, const char *filename)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
    sd->head = 0;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001388:	2200      	movs	r2, #0
 800138a:	801a      	strh	r2, [r3, #0]
    sd->tail = 0;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001392:	2200      	movs	r2, #0
 8001394:	805a      	strh	r2, [r3, #2]
    sd->mounted = 0;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800139c:	2200      	movs	r2, #0
 800139e:	f883 2234 	strb.w	r2, [r3, #564]	@ 0x234

    if (f_mount(&USERFatFs, USERPath, 1) == FR_OK) {
 80013a2:	2201      	movs	r2, #1
 80013a4:	4914      	ldr	r1, [pc, #80]	@ (80013f8 <SDCyclic_Init+0x80>)
 80013a6:	4815      	ldr	r0, [pc, #84]	@ (80013fc <SDCyclic_Init+0x84>)
 80013a8:	f009 f98e 	bl	800a6c8 <f_mount>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d11a      	bne.n	80013e8 <SDCyclic_Init+0x70>
        if (f_open(&sd->file, filename, FA_WRITE | FA_OPEN_APPEND) == FR_OK) {
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80013b8:	3304      	adds	r3, #4
 80013ba:	2232      	movs	r2, #50	@ 0x32
 80013bc:	6839      	ldr	r1, [r7, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f009 f9c8 	bl	800a754 <f_open>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10a      	bne.n	80013e0 <SDCyclic_Init+0x68>
            sd->mounted = 1;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80013d0:	2201      	movs	r2, #1
 80013d2:	f883 2234 	strb.w	r2, [r3, #564]	@ 0x234
            printf("[SD] Log file '%s' opened.\r\n", filename);
 80013d6:	6839      	ldr	r1, [r7, #0]
 80013d8:	4809      	ldr	r0, [pc, #36]	@ (8001400 <SDCyclic_Init+0x88>)
 80013da:	f00a feb7 	bl	800c14c <iprintf>
            printf("[SD] Error opening file.\r\n");
        }
    } else {
        printf("[SD] Mount failed.\r\n");
    }
}
 80013de:	e006      	b.n	80013ee <SDCyclic_Init+0x76>
            printf("[SD] Error opening file.\r\n");
 80013e0:	4808      	ldr	r0, [pc, #32]	@ (8001404 <SDCyclic_Init+0x8c>)
 80013e2:	f00a ff1b 	bl	800c21c <puts>
}
 80013e6:	e002      	b.n	80013ee <SDCyclic_Init+0x76>
        printf("[SD] Mount failed.\r\n");
 80013e8:	4807      	ldr	r0, [pc, #28]	@ (8001408 <SDCyclic_Init+0x90>)
 80013ea:	f00a ff17 	bl	800c21c <puts>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20003444 	.word	0x20003444
 80013fc:	20003210 	.word	0x20003210
 8001400:	08010638 	.word	0x08010638
 8001404:	08010658 	.word	0x08010658
 8001408:	08010674 	.word	0x08010674

0800140c <SDCyclic_AddLine>:

void SDCyclic_AddLine(SDCyclic_t *sd, const char *line)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    if (!sd->mounted) return;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800141c:	f893 3234 	ldrb.w	r3, [r3, #564]	@ 0x234
 8001420:	2b00      	cmp	r3, #0
 8001422:	d04a      	beq.n	80014ba <SDCyclic_AddLine+0xae>

    uint16_t len = strlen(line);
 8001424:	6838      	ldr	r0, [r7, #0]
 8001426:	f7fe ff4b 	bl	80002c0 <strlen>
 800142a:	4603      	mov	r3, r0
 800142c:	81bb      	strh	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 800142e:	2300      	movs	r3, #0
 8001430:	81fb      	strh	r3, [r7, #14]
 8001432:	e03d      	b.n	80014b0 <SDCyclic_AddLine+0xa4>
        sd->buffer[sd->head] = line[i];
 8001434:	89fb      	ldrh	r3, [r7, #14]
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	4413      	add	r3, r2
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001440:	8812      	ldrh	r2, [r2, #0]
 8001442:	b292      	uxth	r2, r2
 8001444:	7819      	ldrb	r1, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	5499      	strb	r1, [r3, r2]
        sd->head = (sd->head + 1) % SDCYCLIC_BUFFER_SIZE;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	b29b      	uxth	r3, r3
 8001454:	3301      	adds	r3, #1
 8001456:	425a      	negs	r2, r3
 8001458:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800145c:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001460:	bf58      	it	pl
 8001462:	4253      	negpl	r3, r2
 8001464:	b29a      	uxth	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800146c:	801a      	strh	r2, [r3, #0]

        // sobrescreve se cheio
        if (sd->head == sd->tail)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	b29a      	uxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800147e:	885b      	ldrh	r3, [r3, #2]
 8001480:	b29b      	uxth	r3, r3
 8001482:	429a      	cmp	r2, r3
 8001484:	d111      	bne.n	80014aa <SDCyclic_AddLine+0x9e>
            sd->tail = (sd->tail + 1) % SDCYCLIC_BUFFER_SIZE;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800148c:	885b      	ldrh	r3, [r3, #2]
 800148e:	b29b      	uxth	r3, r3
 8001490:	3301      	adds	r3, #1
 8001492:	425a      	negs	r2, r3
 8001494:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001498:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800149c:	bf58      	it	pl
 800149e:	4253      	negpl	r3, r2
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80014a8:	805a      	strh	r2, [r3, #2]
    for (uint16_t i = 0; i < len; i++) {
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	3301      	adds	r3, #1
 80014ae:	81fb      	strh	r3, [r7, #14]
 80014b0:	89fa      	ldrh	r2, [r7, #14]
 80014b2:	89bb      	ldrh	r3, [r7, #12]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d3bd      	bcc.n	8001434 <SDCyclic_AddLine+0x28>
 80014b8:	e000      	b.n	80014bc <SDCyclic_AddLine+0xb0>
    if (!sd->mounted) return;
 80014ba:	bf00      	nop
    }
}
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <SDCyclic_Flush>:

void SDCyclic_Flush(SDCyclic_t *sd)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b0c4      	sub	sp, #272	@ 0x110
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014cc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014d0:	6018      	str	r0, [r3, #0]
    if (!sd->mounted || sd->head == sd->tail) return;
 80014d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80014e0:	f893 3234 	ldrb.w	r3, [r3, #564]	@ 0x234
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 8097 	beq.w	8001618 <SDCyclic_Flush+0x156>
 80014ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001500:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800150a:	885b      	ldrh	r3, [r3, #2]
 800150c:	b29b      	uxth	r3, r3
 800150e:	429a      	cmp	r2, r3
 8001510:	f000 8082 	beq.w	8001618 <SDCyclic_Flush+0x156>

    char temp[SDCYCLIC_TEMP_SIZE];
    UINT bw;

    while (sd->tail != sd->head) {
 8001514:	e060      	b.n	80015d8 <SDCyclic_Flush+0x116>
        uint16_t count = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

        while (sd->tail != sd->head && count < sizeof(temp)) {
 800151c:	e034      	b.n	8001588 <SDCyclic_Flush+0xc6>
            temp[count++] = sd->buffer[sd->tail];
 800151e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001522:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800152c:	885b      	ldrh	r3, [r3, #2]
 800152e:	b29b      	uxth	r3, r3
 8001530:	4619      	mov	r1, r3
 8001532:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	f8a7 210e 	strh.w	r2, [r7, #270]	@ 0x10e
 800153c:	461a      	mov	r2, r3
 800153e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001542:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	5c59      	ldrb	r1, [r3, r1]
 800154a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800154e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001552:	5499      	strb	r1, [r3, r2]
            sd->tail = (sd->tail + 1) % SDCYCLIC_BUFFER_SIZE;
 8001554:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001558:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001562:	885b      	ldrh	r3, [r3, #2]
 8001564:	b29b      	uxth	r3, r3
 8001566:	3301      	adds	r3, #1
 8001568:	425a      	negs	r2, r3
 800156a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800156e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001572:	bf58      	it	pl
 8001574:	4253      	negpl	r3, r2
 8001576:	b29a      	uxth	r2, r3
 8001578:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800157c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001586:	805a      	strh	r2, [r3, #2]
        while (sd->tail != sd->head && count < sizeof(temp)) {
 8001588:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800158c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001596:	885b      	ldrh	r3, [r3, #2]
 8001598:	b29a      	uxth	r2, r3
 800159a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800159e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d003      	beq.n	80015b8 <SDCyclic_Flush+0xf6>
 80015b0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80015b4:	2bff      	cmp	r3, #255	@ 0xff
 80015b6:	d9b2      	bls.n	800151e <SDCyclic_Flush+0x5c>
        }

        f_write(&sd->file, temp, count, &bw);
 80015b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015bc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f503 5000 	add.w	r0, r3, #8192	@ 0x2000
 80015c6:	3004      	adds	r0, #4
 80015c8:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	f107 010c 	add.w	r1, r7, #12
 80015d4:	f009 fa88 	bl	800aae8 <f_write>
    while (sd->tail != sd->head) {
 80015d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015e6:	885b      	ldrh	r3, [r3, #2]
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d18a      	bne.n	8001516 <SDCyclic_Flush+0x54>
    }

    f_sync(&sd->file);
 8001600:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001604:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800160e:	3304      	adds	r3, #4
 8001610:	4618      	mov	r0, r3
 8001612:	f009 fbde 	bl	800add2 <f_sync>
 8001616:	e000      	b.n	800161a <SDCyclic_Flush+0x158>
    if (!sd->mounted || sd->head == sd->tail) return;
 8001618:	bf00      	nop
}
 800161a:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08a      	sub	sp, #40	@ 0x28
 8001628:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163a:	4b39      	ldr	r3, [pc, #228]	@ (8001720 <MX_GPIO_Init+0xfc>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	4a38      	ldr	r2, [pc, #224]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001646:	4b36      	ldr	r3, [pc, #216]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164a:	f003 0304 	and.w	r3, r3, #4
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001652:	4b33      	ldr	r3, [pc, #204]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001656:	4a32      	ldr	r2, [pc, #200]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001658:	f043 0320 	orr.w	r3, r3, #32
 800165c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165e:	4b30      	ldr	r3, [pc, #192]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001662:	f003 0320 	and.w	r3, r3, #32
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800166a:	4b2d      	ldr	r3, [pc, #180]	@ (8001720 <MX_GPIO_Init+0xfc>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166e:	4a2c      	ldr	r2, [pc, #176]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001676:	4b2a      	ldr	r3, [pc, #168]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001682:	4b27      	ldr	r3, [pc, #156]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001686:	4a26      	ldr	r2, [pc, #152]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001688:	f043 0302 	orr.w	r3, r3, #2
 800168c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168e:	4b24      	ldr	r3, [pc, #144]	@ (8001720 <MX_GPIO_Init+0xfc>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	2120      	movs	r1, #32
 800169e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a2:	f002 f9cb 	bl	8003a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	2102      	movs	r1, #2
 80016aa:	481e      	ldr	r0, [pc, #120]	@ (8001724 <MX_GPIO_Init+0x100>)
 80016ac:	f002 f9c6 	bl	8003a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	4818      	ldr	r0, [pc, #96]	@ (8001728 <MX_GPIO_Init+0x104>)
 80016c8:	f002 f836 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016cc:	2320      	movs	r3, #32
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d0:	2301      	movs	r3, #1
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4619      	mov	r1, r3
 80016e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e6:	f002 f827 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80016ea:	2302      	movs	r3, #2
 80016ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ee:	2301      	movs	r3, #1
 80016f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016f2:	2301      	movs	r3, #1
 80016f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f6:	2302      	movs	r3, #2
 80016f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	4619      	mov	r1, r3
 8001700:	4808      	ldr	r0, [pc, #32]	@ (8001724 <MX_GPIO_Init+0x100>)
 8001702:	f002 f819 	bl	8003738 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	2028      	movs	r0, #40	@ 0x28
 800170c:	f001 ff11 	bl	8003532 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001710:	2028      	movs	r0, #40	@ 0x28
 8001712:	f001 ff28 	bl	8003566 <HAL_NVIC_EnableIRQ>

}
 8001716:	bf00      	nop
 8001718:	3728      	adds	r7, #40	@ 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000
 8001724:	48000400 	.word	0x48000400
 8001728:	48000800 	.word	0x48000800

0800172c <GPS_Init>:
	//CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001730:	2201      	movs	r2, #1
 8001732:	4903      	ldr	r1, [pc, #12]	@ (8001740 <GPS_Init+0x14>)
 8001734:	4803      	ldr	r0, [pc, #12]	@ (8001744 <GPS_Init+0x18>)
 8001736:	f004 fe75 	bl	8006424 <HAL_UART_Receive_IT>
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000b60 	.word	0x20000b60
 8001744:	20003178 	.word	0x20003178

08001748 <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 800174c:	4b16      	ldr	r3, [pc, #88]	@ (80017a8 <GPS_UART_CallBack+0x60>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b0a      	cmp	r3, #10
 8001752:	d010      	beq.n	8001776 <GPS_UART_CallBack+0x2e>
 8001754:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <GPS_UART_CallBack+0x64>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	b25b      	sxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	db0b      	blt.n	8001776 <GPS_UART_CallBack+0x2e>
		//HAL_UART_Transmit(&huart2, &rx_data, 1, HAL_MAX_DELAY);
		rx_buffer[rx_index++] = rx_data;
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <GPS_UART_CallBack+0x64>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	b2d1      	uxtb	r1, r2
 8001766:	4a11      	ldr	r2, [pc, #68]	@ (80017ac <GPS_UART_CallBack+0x64>)
 8001768:	7011      	strb	r1, [r2, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <GPS_UART_CallBack+0x60>)
 800176e:	7819      	ldrb	r1, [r3, #0]
 8001770:	4b0f      	ldr	r3, [pc, #60]	@ (80017b0 <GPS_UART_CallBack+0x68>)
 8001772:	5499      	strb	r1, [r3, r2]
 8001774:	e010      	b.n	8001798 <GPS_UART_CallBack+0x50>

		#if (GPS_DEBUG == 1)
		//GPS_print((char*)rx_buffer);
		#endif

		if(GPS_validate((char*) rx_buffer))
 8001776:	480e      	ldr	r0, [pc, #56]	@ (80017b0 <GPS_UART_CallBack+0x68>)
 8001778:	f000 f81e 	bl	80017b8 <GPS_validate>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 8001782:	480b      	ldr	r0, [pc, #44]	@ (80017b0 <GPS_UART_CallBack+0x68>)
 8001784:	f000 f87a 	bl	800187c <GPS_parse>
		rx_index = 0;
 8001788:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <GPS_UART_CallBack+0x64>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 800178e:	2280      	movs	r2, #128	@ 0x80
 8001790:	2100      	movs	r1, #0
 8001792:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <GPS_UART_CallBack+0x68>)
 8001794:	f00a fe72 	bl	800c47c <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001798:	2201      	movs	r2, #1
 800179a:	4903      	ldr	r1, [pc, #12]	@ (80017a8 <GPS_UART_CallBack+0x60>)
 800179c:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <GPS_UART_CallBack+0x6c>)
 800179e:	f004 fe41 	bl	8006424 <HAL_UART_Receive_IT>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000b60 	.word	0x20000b60
 80017ac:	20000be4 	.word	0x20000be4
 80017b0:	20000b64 	.word	0x20000b64
 80017b4:	20003178 	.word	0x20003178

080017b8 <GPS_validate>:


int GPS_validate(char *nmeastr){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	4413      	add	r3, r2
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b24      	cmp	r3, #36	@ 0x24
 80017d2:	d103      	bne.n	80017dc <GPS_validate+0x24>
        i++;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	3301      	adds	r3, #1
 80017d8:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80017da:	e00c      	b.n	80017f6 <GPS_validate+0x3e>
        return 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	e047      	b.n	8001870 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	4413      	add	r3, r2
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4053      	eors	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        i++;
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	3301      	adds	r3, #1
 80017f4:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	4413      	add	r3, r2
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d008      	beq.n	8001814 <GPS_validate+0x5c>
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	4413      	add	r3, r2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b2a      	cmp	r3, #42	@ 0x2a
 800180c:	d002      	beq.n	8001814 <GPS_validate+0x5c>
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	2b4a      	cmp	r3, #74	@ 0x4a
 8001812:	dde5      	ble.n	80017e0 <GPS_validate+0x28>
    }

    if(i >= 75){
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	2b4a      	cmp	r3, #74	@ 0x4a
 8001818:	dd01      	ble.n	800181e <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 800181a:	2300      	movs	r3, #0
 800181c:	e028      	b.n	8001870 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	4413      	add	r3, r2
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b2a      	cmp	r3, #42	@ 0x2a
 8001828:	d119      	bne.n	800185e <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	3301      	adds	r3, #1
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	4413      	add	r3, r2
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	3302      	adds	r3, #2
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	490a      	ldr	r1, [pc, #40]	@ (8001878 <GPS_validate+0xc0>)
 800184e:	4618      	mov	r0, r3
 8001850:	f00a fcec 	bl	800c22c <siprintf>
    return((checkcalcstr[0] == check[0])
 8001854:	7a3a      	ldrb	r2, [r7, #8]
 8001856:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001858:	429a      	cmp	r2, r3
 800185a:	d108      	bne.n	800186e <GPS_validate+0xb6>
 800185c:	e001      	b.n	8001862 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800185e:	2300      	movs	r3, #0
 8001860:	e006      	b.n	8001870 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001862:	7a7a      	ldrb	r2, [r7, #9]
 8001864:	7b7b      	ldrb	r3, [r7, #13]
 8001866:	429a      	cmp	r2, r3
 8001868:	d101      	bne.n	800186e <GPS_validate+0xb6>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <GPS_validate+0xb8>
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	080106a4 	.word	0x080106a4

0800187c <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af08      	add	r7, sp, #32
 8001882:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001884:	2206      	movs	r2, #6
 8001886:	494a      	ldr	r1, [pc, #296]	@ (80019b0 <GPS_parse+0x134>)
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f00a fdff 	bl	800c48c <strncmp>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d137      	bne.n	8001904 <GPS_parse+0x88>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001894:	4b47      	ldr	r3, [pc, #284]	@ (80019b4 <GPS_parse+0x138>)
 8001896:	9307      	str	r3, [sp, #28]
 8001898:	4b47      	ldr	r3, [pc, #284]	@ (80019b8 <GPS_parse+0x13c>)
 800189a:	9306      	str	r3, [sp, #24]
 800189c:	4b47      	ldr	r3, [pc, #284]	@ (80019bc <GPS_parse+0x140>)
 800189e:	9305      	str	r3, [sp, #20]
 80018a0:	4b47      	ldr	r3, [pc, #284]	@ (80019c0 <GPS_parse+0x144>)
 80018a2:	9304      	str	r3, [sp, #16]
 80018a4:	4b47      	ldr	r3, [pc, #284]	@ (80019c4 <GPS_parse+0x148>)
 80018a6:	9303      	str	r3, [sp, #12]
 80018a8:	4b47      	ldr	r3, [pc, #284]	@ (80019c8 <GPS_parse+0x14c>)
 80018aa:	9302      	str	r3, [sp, #8]
 80018ac:	4b47      	ldr	r3, [pc, #284]	@ (80019cc <GPS_parse+0x150>)
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	4b47      	ldr	r3, [pc, #284]	@ (80019d0 <GPS_parse+0x154>)
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	4b47      	ldr	r3, [pc, #284]	@ (80019d4 <GPS_parse+0x158>)
 80018b6:	4a48      	ldr	r2, [pc, #288]	@ (80019d8 <GPS_parse+0x15c>)
 80018b8:	4948      	ldr	r1, [pc, #288]	@ (80019dc <GPS_parse+0x160>)
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f00a fcd8 	bl	800c270 <siscanf>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	dd70      	ble.n	80019a8 <GPS_parse+0x12c>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80018c6:	4b46      	ldr	r3, [pc, #280]	@ (80019e0 <GPS_parse+0x164>)
 80018c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80018cc:	4b44      	ldr	r3, [pc, #272]	@ (80019e0 <GPS_parse+0x164>)
 80018ce:	7e1b      	ldrb	r3, [r3, #24]
 80018d0:	4618      	mov	r0, r3
 80018d2:	eeb0 0a67 	vmov.f32	s0, s15
 80018d6:	f000 f8a7 	bl	8001a28 <GPS_nmea_to_dec>
 80018da:	eef0 7a40 	vmov.f32	s15, s0
 80018de:	4b40      	ldr	r3, [pc, #256]	@ (80019e0 <GPS_parse+0x164>)
 80018e0:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80018e4:	4b3e      	ldr	r3, [pc, #248]	@ (80019e0 <GPS_parse+0x164>)
 80018e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80018ea:	4b3d      	ldr	r3, [pc, #244]	@ (80019e0 <GPS_parse+0x164>)
 80018ec:	7e5b      	ldrb	r3, [r3, #25]
 80018ee:	4618      	mov	r0, r3
 80018f0:	eeb0 0a67 	vmov.f32	s0, s15
 80018f4:	f000 f898 	bl	8001a28 <GPS_nmea_to_dec>
 80018f8:	eef0 7a40 	vmov.f32	s15, s0
 80018fc:	4b38      	ldr	r3, [pc, #224]	@ (80019e0 <GPS_parse+0x164>)
 80018fe:	edc3 7a00 	vstr	s15, [r3]
    		return;
 8001902:	e051      	b.n	80019a8 <GPS_parse+0x12c>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 8001904:	2206      	movs	r2, #6
 8001906:	4937      	ldr	r1, [pc, #220]	@ (80019e4 <GPS_parse+0x168>)
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f00a fdbf 	bl	800c48c <strncmp>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d114      	bne.n	800193e <GPS_parse+0xc2>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001914:	4b34      	ldr	r3, [pc, #208]	@ (80019e8 <GPS_parse+0x16c>)
 8001916:	9305      	str	r3, [sp, #20]
 8001918:	4b34      	ldr	r3, [pc, #208]	@ (80019ec <GPS_parse+0x170>)
 800191a:	9304      	str	r3, [sp, #16]
 800191c:	4b34      	ldr	r3, [pc, #208]	@ (80019f0 <GPS_parse+0x174>)
 800191e:	9303      	str	r3, [sp, #12]
 8001920:	4b29      	ldr	r3, [pc, #164]	@ (80019c8 <GPS_parse+0x14c>)
 8001922:	9302      	str	r3, [sp, #8]
 8001924:	4b29      	ldr	r3, [pc, #164]	@ (80019cc <GPS_parse+0x150>)
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	4b29      	ldr	r3, [pc, #164]	@ (80019d0 <GPS_parse+0x154>)
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	4b29      	ldr	r3, [pc, #164]	@ (80019d4 <GPS_parse+0x158>)
 800192e:	4a2a      	ldr	r2, [pc, #168]	@ (80019d8 <GPS_parse+0x15c>)
 8001930:	4930      	ldr	r1, [pc, #192]	@ (80019f4 <GPS_parse+0x178>)
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f00a fc9c 	bl	800c270 <siscanf>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	e034      	b.n	80019a8 <GPS_parse+0x12c>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 800193e:	2206      	movs	r2, #6
 8001940:	492d      	ldr	r1, [pc, #180]	@ (80019f8 <GPS_parse+0x17c>)
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f00a fda2 	bl	800c48c <strncmp>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d110      	bne.n	8001970 <GPS_parse+0xf4>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 800194e:	4b2b      	ldr	r3, [pc, #172]	@ (80019fc <GPS_parse+0x180>)
 8001950:	9303      	str	r3, [sp, #12]
 8001952:	4b21      	ldr	r3, [pc, #132]	@ (80019d8 <GPS_parse+0x15c>)
 8001954:	9302      	str	r3, [sp, #8]
 8001956:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <GPS_parse+0x14c>)
 8001958:	9301      	str	r3, [sp, #4]
 800195a:	4b1c      	ldr	r3, [pc, #112]	@ (80019cc <GPS_parse+0x150>)
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <GPS_parse+0x154>)
 8001960:	4a1c      	ldr	r2, [pc, #112]	@ (80019d4 <GPS_parse+0x158>)
 8001962:	4927      	ldr	r1, [pc, #156]	@ (8001a00 <GPS_parse+0x184>)
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f00a fc83 	bl	800c270 <siscanf>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	e01b      	b.n	80019a8 <GPS_parse+0x12c>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001970:	2206      	movs	r2, #6
 8001972:	4924      	ldr	r1, [pc, #144]	@ (8001a04 <GPS_parse+0x188>)
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f00a fd89 	bl	800c48c <strncmp>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d113      	bne.n	80019a8 <GPS_parse+0x12c>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001980:	4b21      	ldr	r3, [pc, #132]	@ (8001a08 <GPS_parse+0x18c>)
 8001982:	9305      	str	r3, [sp, #20]
 8001984:	4b21      	ldr	r3, [pc, #132]	@ (8001a0c <GPS_parse+0x190>)
 8001986:	9304      	str	r3, [sp, #16]
 8001988:	4b21      	ldr	r3, [pc, #132]	@ (8001a10 <GPS_parse+0x194>)
 800198a:	9303      	str	r3, [sp, #12]
 800198c:	4b18      	ldr	r3, [pc, #96]	@ (80019f0 <GPS_parse+0x174>)
 800198e:	9302      	str	r3, [sp, #8]
 8001990:	4b20      	ldr	r3, [pc, #128]	@ (8001a14 <GPS_parse+0x198>)
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	4b20      	ldr	r3, [pc, #128]	@ (8001a18 <GPS_parse+0x19c>)
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4b20      	ldr	r3, [pc, #128]	@ (8001a1c <GPS_parse+0x1a0>)
 800199a:	4a21      	ldr	r2, [pc, #132]	@ (8001a20 <GPS_parse+0x1a4>)
 800199c:	4921      	ldr	r1, [pc, #132]	@ (8001a24 <GPS_parse+0x1a8>)
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f00a fc66 	bl	800c270 <siscanf>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
            return;
    }
}
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	080106ac 	.word	0x080106ac
 80019b4:	20002f24 	.word	0x20002f24
 80019b8:	20002f20 	.word	0x20002f20
 80019bc:	20002f1c 	.word	0x20002f1c
 80019c0:	20002f18 	.word	0x20002f18
 80019c4:	20002f14 	.word	0x20002f14
 80019c8:	20002f11 	.word	0x20002f11
 80019cc:	20002f04 	.word	0x20002f04
 80019d0:	20002f10 	.word	0x20002f10
 80019d4:	20002f08 	.word	0x20002f08
 80019d8:	20002f0c 	.word	0x20002f0c
 80019dc:	080106b4 	.word	0x080106b4
 80019e0:	20002ef8 	.word	0x20002ef8
 80019e4:	080106dc 	.word	0x080106dc
 80019e8:	20002f30 	.word	0x20002f30
 80019ec:	20002f2c 	.word	0x20002f2c
 80019f0:	20002f28 	.word	0x20002f28
 80019f4:	080106e4 	.word	0x080106e4
 80019f8:	08010704 	.word	0x08010704
 80019fc:	20002f34 	.word	0x20002f34
 8001a00:	0801070c 	.word	0x0801070c
 8001a04:	08010728 	.word	0x08010728
 8001a08:	20002f4c 	.word	0x20002f4c
 8001a0c:	20002f48 	.word	0x20002f48
 8001a10:	20002f45 	.word	0x20002f45
 8001a14:	20002f44 	.word	0x20002f44
 8001a18:	20002f40 	.word	0x20002f40
 8001a1c:	20002f3c 	.word	0x20002f3c
 8001a20:	20002f38 	.word	0x20002f38
 8001a24:	08010730 	.word	0x08010730

08001a28 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001a28:	b480      	push	{r7}
 8001a2a:	b087      	sub	sp, #28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a32:	4603      	mov	r3, r0
 8001a34:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001a36:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a3a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001abc <GPS_nmea_to_dec+0x94>
 8001a3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a46:	ee17 3a90 	vmov	r3, s15
 8001a4a:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	2264      	movs	r2, #100	@ 0x64
 8001a50:	fb02 f303 	mul.w	r3, r2, r3
 8001a54:	ee07 3a90 	vmov	s15, r3
 8001a58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a5c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a64:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001a68:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a6c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001ac0 <GPS_nmea_to_dec+0x98>
 8001a70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a74:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	ee07 3a90 	vmov	s15, r3
 8001a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a82:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001a8e:	78fb      	ldrb	r3, [r7, #3]
 8001a90:	2b53      	cmp	r3, #83	@ 0x53
 8001a92:	d002      	beq.n	8001a9a <GPS_nmea_to_dec+0x72>
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	2b57      	cmp	r3, #87	@ 0x57
 8001a98:	d105      	bne.n	8001aa6 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8001a9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a9e:	eef1 7a67 	vneg.f32	s15, s15
 8001aa2:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	ee07 3a90 	vmov	s15, r3
}
 8001aac:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab0:	371c      	adds	r7, #28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	42c80000 	.word	0x42c80000
 8001ac0:	42700000 	.word	0x42700000

08001ac4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001aca:	4a1c      	ldr	r2, [pc, #112]	@ (8001b3c <MX_I2C1_Init+0x78>)
 8001acc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b40 <MX_I2C1_Init+0x7c>)
 8001ad2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ada:	4b17      	ldr	r3, [pc, #92]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ae0:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ae6:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001af2:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001afe:	480e      	ldr	r0, [pc, #56]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001b00:	f001 ffd7 	bl	8003ab2 <HAL_I2C_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b0a:	f000 fa2b 	bl	8001f64 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b0e:	2100      	movs	r1, #0
 8001b10:	4809      	ldr	r0, [pc, #36]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001b12:	f002 fe5f 	bl	80047d4 <HAL_I2CEx_ConfigAnalogFilter>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b1c:	f000 fa22 	bl	8001f64 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b20:	2100      	movs	r1, #0
 8001b22:	4805      	ldr	r0, [pc, #20]	@ (8001b38 <MX_I2C1_Init+0x74>)
 8001b24:	f002 fea1 	bl	800486a <HAL_I2CEx_ConfigDigitalFilter>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b2e:	f000 fa19 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000be8 	.word	0x20000be8
 8001b3c:	40005400 	.word	0x40005400
 8001b40:	40b285c2 	.word	0x40b285c2

08001b44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b09e      	sub	sp, #120	@ 0x78
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	2254      	movs	r2, #84	@ 0x54
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f00a fc89 	bl	800c47c <memset>
  if(i2cHandle->Instance==I2C1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a23      	ldr	r2, [pc, #140]	@ (8001bfc <HAL_I2C_MspInit+0xb8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d13e      	bne.n	8001bf2 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b74:	2340      	movs	r3, #64	@ 0x40
 8001b76:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	4618      	mov	r0, r3
 8001b82:	f003 fca1 	bl	80054c8 <HAL_RCCEx_PeriphCLKConfig>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b8c:	f000 f9ea 	bl	8001f64 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b90:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b94:	4a1a      	ldr	r2, [pc, #104]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001b96:	f043 0302 	orr.w	r3, r3, #2
 8001b9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9c:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = accSCL_Pin|accSDA_Pin;
 8001ba8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bac:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bae:	2312      	movs	r3, #18
 8001bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bba:	2304      	movs	r3, #4
 8001bbc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bbe:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480f      	ldr	r0, [pc, #60]	@ (8001c04 <HAL_I2C_MspInit+0xc0>)
 8001bc6:	f001 fdb7 	bl	8003738 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bca:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bce:	4a0c      	ldr	r2, [pc, #48]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001bd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c00 <HAL_I2C_MspInit+0xbc>)
 8001bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2100      	movs	r1, #0
 8001be6:	201f      	movs	r0, #31
 8001be8:	f001 fca3 	bl	8003532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001bec:	201f      	movs	r0, #31
 8001bee:	f001 fcba 	bl	8003566 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001bf2:	bf00      	nop
 8001bf4:	3778      	adds	r7, #120	@ 0x78
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40005400 	.word	0x40005400
 8001c00:	40021000 	.word	0x40021000
 8001c04:	48000400 	.word	0x48000400

08001c08 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, unsigned char *buf, int len) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2) {                     // stdout or stderr ?
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d002      	beq.n	8001c20 <_write+0x18>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d107      	bne.n	8001c30 <_write+0x28>
    HAL_UART_Transmit(&hlpuart1, buf, len, 999);  // Print to the UART
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001c28:	68b9      	ldr	r1, [r7, #8]
 8001c2a:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <_write+0x34>)
 8001c2c:	f004 fb6c 	bl	8006308 <HAL_UART_Transmit>
  }
  return len;
 8001c30:	687b      	ldr	r3, [r7, #4]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20003050 	.word	0x20003050

08001c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c44:	b086      	sub	sp, #24
 8001c46:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c48:	f001 fae1 	bl	800320e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c4c:	f000 f88a 	bl	8001d64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c50:	f7ff fce8 	bl	8001624 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001c54:	f001 f8da 	bl	8002e0c <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8001c58:	f000 feae 	bl	80029b8 <MX_SPI2_Init>
  MX_I2C1_Init();
 8001c5c:	f7ff ff32 	bl	8001ac4 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001c60:	f001 f876 	bl	8002d50 <MX_TIM6_Init>

  MX_USART3_UART_Init();
 8001c64:	f001 f968 	bl	8002f38 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001c68:	f001 f91a 	bl	8002ea0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  GPS_Init();
 8001c6c:	f7ff fd5e 	bl	800172c <GPS_Init>
  //logger
  SDCyclic_Init(&SDLogger, "log.csv");
 8001c70:	492d      	ldr	r1, [pc, #180]	@ (8001d28 <main+0xe8>)
 8001c72:	482e      	ldr	r0, [pc, #184]	@ (8001d2c <main+0xec>)
 8001c74:	f7ff fb80 	bl	8001378 <SDCyclic_Init>
  //sd_unmount();
  //sd_benchmark();


  // Accelerometer initialization
  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, 0b1101000 <<1 + 0 , 1, 100);
 8001c78:	2364      	movs	r3, #100	@ 0x64
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	21d0      	movs	r1, #208	@ 0xd0
 8001c7e:	482c      	ldr	r0, [pc, #176]	@ (8001d30 <main+0xf0>)
 8001c80:	f002 f9e0 	bl	8004044 <HAL_I2C_IsDeviceReady>
 8001c84:	4603      	mov	r3, r0
 8001c86:	71fb      	strb	r3, [r7, #7]

  MPU6050_init();
 8001c88:	f7ff f9f2 	bl	8001070 <MPU6050_init>

  if (ret == HAL_OK){
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d103      	bne.n	8001c9a <main+0x5a>
	  printf("The Device is Ready\n\r");
 8001c92:	4828      	ldr	r0, [pc, #160]	@ (8001d34 <main+0xf4>)
 8001c94:	f00a fa5a 	bl	800c14c <iprintf>
 8001c98:	e002      	b.n	8001ca0 <main+0x60>
  } else {
	  printf("Device not ready \n");
 8001c9a:	4827      	ldr	r0, [pc, #156]	@ (8001d38 <main+0xf8>)
 8001c9c:	f00a fabe 	bl	800c21c <puts>
  }
  // Calibrao do giroscpio com sensor parado
  printf("Calibrating gyro... keep IMU still\n\r");
 8001ca0:	4826      	ldr	r0, [pc, #152]	@ (8001d3c <main+0xfc>)
 8001ca2:	f00a fa53 	bl	800c14c <iprintf>
  //CalibrateGyro(200); // 200 amostras
  printf("Gyro bias: %.3f %.3f %.3f (deg/s)\n\r", gyroBiasX, gyroBiasY, gyroBiasZ);
 8001ca6:	4b26      	ldr	r3, [pc, #152]	@ (8001d40 <main+0x100>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fc74 	bl	8000598 <__aeabi_f2d>
 8001cb0:	4680      	mov	r8, r0
 8001cb2:	4689      	mov	r9, r1
 8001cb4:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <main+0x104>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fc6d 	bl	8000598 <__aeabi_f2d>
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	460d      	mov	r5, r1
 8001cc2:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <main+0x108>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fc66 	bl	8000598 <__aeabi_f2d>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001cd4:	e9cd 4500 	strd	r4, r5, [sp]
 8001cd8:	4642      	mov	r2, r8
 8001cda:	464b      	mov	r3, r9
 8001cdc:	481b      	ldr	r0, [pc, #108]	@ (8001d4c <main+0x10c>)
 8001cde:	f00a fa35 	bl	800c14c <iprintf>
  HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	491a      	ldr	r1, [pc, #104]	@ (8001d50 <main+0x110>)
 8001ce6:	481b      	ldr	r0, [pc, #108]	@ (8001d54 <main+0x114>)
 8001ce8:	f004 fb9c 	bl	8006424 <HAL_UART_Receive_IT>
  //uint32_t last = HAL_GetTick();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cec:	2036      	movs	r0, #54	@ 0x36
 8001cee:	f001 fc3a 	bl	8003566 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim6);
 8001cf2:	4819      	ldr	r0, [pc, #100]	@ (8001d58 <main+0x118>)
 8001cf4:	f003 ff38 	bl	8005b68 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	4918      	ldr	r1, [pc, #96]	@ (8001d5c <main+0x11c>)
 8001cfc:	4818      	ldr	r0, [pc, #96]	@ (8001d60 <main+0x120>)
 8001cfe:	f004 fb91 	bl	8006424 <HAL_UART_Receive_IT>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d02:	2027      	movs	r0, #39	@ 0x27
 8001d04:	f001 fc2f 	bl	8003566 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d08:	2025      	movs	r0, #37	@ 0x25
 8001d0a:	f001 fc2c 	bl	8003566 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001d0e:	205b      	movs	r0, #91	@ 0x5b
 8001d10:	f001 fc29 	bl	8003566 <HAL_NVIC_EnableIRQ>
  while (1)
  {
	    SDCyclic_Flush(&SDLogger);
 8001d14:	4805      	ldr	r0, [pc, #20]	@ (8001d2c <main+0xec>)
 8001d16:	f7ff fbd4 	bl	80014c2 <SDCyclic_Flush>
	    HAL_Delay(1000);
 8001d1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d1e:	f001 fae7 	bl	80032f0 <HAL_Delay>
	    SDCyclic_Flush(&SDLogger);
 8001d22:	bf00      	nop
 8001d24:	e7f6      	b.n	8001d14 <main+0xd4>
 8001d26:	bf00      	nop
 8001d28:	08010750 	.word	0x08010750
 8001d2c:	20000c3c 	.word	0x20000c3c
 8001d30:	20000be8 	.word	0x20000be8
 8001d34:	08010758 	.word	0x08010758
 8001d38:	08010770 	.word	0x08010770
 8001d3c:	08010784 	.word	0x08010784
 8001d40:	20002f60 	.word	0x20002f60
 8001d44:	20002f64 	.word	0x20002f64
 8001d48:	20002f68 	.word	0x20002f68
 8001d4c:	080107ac 	.word	0x080107ac
 8001d50:	20002f50 	.word	0x20002f50
 8001d54:	200030e4 	.word	0x200030e4
 8001d58:	20003004 	.word	0x20003004
 8001d5c:	20002f51 	.word	0x20002f51
 8001d60:	20003050 	.word	0x20003050

08001d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b094      	sub	sp, #80	@ 0x50
 8001d68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d6a:	f107 0318 	add.w	r3, r7, #24
 8001d6e:	2238      	movs	r2, #56	@ 0x38
 8001d70:	2100      	movs	r1, #0
 8001d72:	4618      	mov	r0, r3
 8001d74:	f00a fb82 	bl	800c47c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001d86:	2000      	movs	r0, #0
 8001d88:	f002 fdbc 	bl	8004904 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d96:	2340      	movs	r3, #64	@ 0x40
 8001d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001da2:	2304      	movs	r3, #4
 8001da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001da6:	2355      	movs	r3, #85	@ 0x55
 8001da8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001daa:	2302      	movs	r3, #2
 8001dac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001dae:	2302      	movs	r3, #2
 8001db0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001db2:	2302      	movs	r3, #2
 8001db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001db6:	f107 0318 	add.w	r3, r7, #24
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f002 fe56 	bl	8004a6c <HAL_RCC_OscConfig>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001dc6:	f000 f8cd 	bl	8001f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dca:	230f      	movs	r3, #15
 8001dcc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001dde:	1d3b      	adds	r3, r7, #4
 8001de0:	2104      	movs	r1, #4
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 f954 	bl	8005090 <HAL_RCC_ClockConfig>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001dee:	f000 f8b9 	bl	8001f64 <Error_Handler>
  }
}
 8001df2:	bf00      	nop
 8001df4:	3750      	adds	r7, #80	@ 0x50
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e00:	b098      	sub	sp, #96	@ 0x60
 8001e02:	af0e      	add	r7, sp, #56	@ 0x38
 8001e04:	6278      	str	r0, [r7, #36]	@ 0x24
	if(htim->Instance==TIM6)
 8001e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a3a      	ldr	r2, [pc, #232]	@ (8001ef4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d16b      	bne.n	8001ee8 <HAL_TIM_PeriodElapsedCallback+0xec>
	{
		uiMsCounter+=1;
 8001e10:	4b39      	ldr	r3, [pc, #228]	@ (8001ef8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	3301      	adds	r3, #1
 8001e16:	4a38      	ldr	r2, [pc, #224]	@ (8001ef8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001e18:	6013      	str	r3, [r2, #0]

		if(!(uiMsCounter%500)){
			//ELM327SendCommand("010C");

		}
		if(!(uiMsCounter%1000)){
 8001e1a:	4b37      	ldr	r3, [pc, #220]	@ (8001ef8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	4b37      	ldr	r3, [pc, #220]	@ (8001efc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001e20:	fba3 1302 	umull	r1, r3, r3, r2
 8001e24:	099b      	lsrs	r3, r3, #6
 8001e26:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e2a:	fb01 f303 	mul.w	r3, r1, r3
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d159      	bne.n	8001ee8 <HAL_TIM_PeriodElapsedCallback+0xec>
			IMU_Update(1);
 8001e34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001e38:	f000 fc8a 	bl	8002750 <IMU_Update>
            sprintf(sdLineBuffer,
 8001e3c:	4b30      	ldr	r3, [pc, #192]	@ (8001f00 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fba9 	bl	8000598 <__aeabi_f2d>
 8001e46:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001e4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001f04 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fba2 	bl	8000598 <__aeabi_f2d>
 8001e54:	4682      	mov	sl, r0
 8001e56:	468b      	mov	fp, r1
 8001e58:	4b2b      	ldr	r3, [pc, #172]	@ (8001f08 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb9b 	bl	8000598 <__aeabi_f2d>
 8001e62:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001e66:	4b29      	ldr	r3, [pc, #164]	@ (8001f0c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fb94 	bl	8000598 <__aeabi_f2d>
 8001e70:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e74:	4b26      	ldr	r3, [pc, #152]	@ (8001f10 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb8d 	bl	8000598 <__aeabi_f2d>
 8001e7e:	e9c7 0100 	strd	r0, r1, [r7]
 8001e82:	4b24      	ldr	r3, [pc, #144]	@ (8001f14 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fb86 	bl	8000598 <__aeabi_f2d>
 8001e8c:	4680      	mov	r8, r0
 8001e8e:	4689      	mov	r9, r1
                    "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f\r\n",
                    pitch_deg, roll_deg, yaw_deg,
                    linAx_ms2, linAy_ms2, linAz_ms2,
                    GPS.dec_latitude, GPS.dec_longitude);
 8001e90:	4b21      	ldr	r3, [pc, #132]	@ (8001f18 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001e92:	685b      	ldr	r3, [r3, #4]
            sprintf(sdLineBuffer,
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb7f 	bl	8000598 <__aeabi_f2d>
 8001e9a:	4604      	mov	r4, r0
 8001e9c:	460d      	mov	r5, r1
                    GPS.dec_latitude, GPS.dec_longitude);
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
            sprintf(sdLineBuffer,
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7fe fb78 	bl	8000598 <__aeabi_f2d>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8001eb0:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8001eb4:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8001eb8:	ed97 7b00 	vldr	d7, [r7]
 8001ebc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001ec0:	ed97 7b02 	vldr	d7, [r7, #8]
 8001ec4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001ec8:	ed97 7b04 	vldr	d7, [r7, #16]
 8001ecc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001ed0:	e9cd ab00 	strd	sl, fp, [sp]
 8001ed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ed8:	4910      	ldr	r1, [pc, #64]	@ (8001f1c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001eda:	4811      	ldr	r0, [pc, #68]	@ (8001f20 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001edc:	f00a f9a6 	bl	800c22c <siprintf>

            SDCyclic_AddLine(&SDLogger, sdLineBuffer);
 8001ee0:	490f      	ldr	r1, [pc, #60]	@ (8001f20 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001ee2:	4810      	ldr	r0, [pc, #64]	@ (8001f24 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001ee4:	f7ff fa92 	bl	800140c <SDCyclic_AddLine>


		}

	}
}
 8001ee8:	bf00      	nop
 8001eea:	3728      	adds	r7, #40	@ 0x28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40001000 	.word	0x40001000
 8001ef8:	20002ef4 	.word	0x20002ef4
 8001efc:	10624dd3 	.word	0x10624dd3
 8001f00:	20002f90 	.word	0x20002f90
 8001f04:	20002f94 	.word	0x20002f94
 8001f08:	20002f98 	.word	0x20002f98
 8001f0c:	20002f84 	.word	0x20002f84
 8001f10:	20002f88 	.word	0x20002f88
 8001f14:	20002f8c 	.word	0x20002f8c
 8001f18:	20002ef8 	.word	0x20002ef8
 8001f1c:	080107d0 	.word	0x080107d0
 8001f20:	20002e74 	.word	0x20002e74
 8001f24:	20000c3c 	.word	0x20000c3c

08001f28 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if (huart == &huart3) {
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a09      	ldr	r2, [pc, #36]	@ (8001f58 <HAL_UART_RxCpltCallback+0x30>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d101      	bne.n	8001f3c <HAL_UART_RxCpltCallback+0x14>
    GPS_UART_CallBack();
 8001f38:	f7ff fc06 	bl	8001748 <GPS_UART_CallBack>
	//ELM327UARTCallback();
	//HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
	//HAL_UART_Transmit_IT(&hlpuart1, &uart_rx_byte, 1);
  }

  if (huart == &hlpuart1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a07      	ldr	r2, [pc, #28]	@ (8001f5c <HAL_UART_RxCpltCallback+0x34>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d104      	bne.n	8001f4e <HAL_UART_RxCpltCallback+0x26>
  {
      // Para recepo do PC, apenas retransmite imediatamente para USART1
      //HAL_UART_Transmit(&huart1, &rxLPUART, 1, HAL_MAX_DELAY);

      // Reinicia a recepo
      HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8001f44:	2201      	movs	r2, #1
 8001f46:	4906      	ldr	r1, [pc, #24]	@ (8001f60 <HAL_UART_RxCpltCallback+0x38>)
 8001f48:	4804      	ldr	r0, [pc, #16]	@ (8001f5c <HAL_UART_RxCpltCallback+0x34>)
 8001f4a:	f004 fa6b 	bl	8006424 <HAL_UART_Receive_IT>
  }
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20003178 	.word	0x20003178
 8001f5c:	20003050 	.word	0x20003050
 8001f60:	20002f51 	.word	0x20002f51

08001f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f68:	b672      	cpsid	i
}
 8001f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <Error_Handler+0x8>

08001f70 <MadgwickAHRSupdateIMU>:
// Inputs: gx,gy,gz (rad/s) ; ax,ay,az (g, normalized approx)
// dt = intervalo em segundos
// ======================================================================
void MadgwickAHRSupdateIMU(float gx, float gy, float gz,
                           float ax, float ay, float az, float dt)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0a4      	sub	sp, #144	@ 0x90
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	ed87 0a07 	vstr	s0, [r7, #28]
 8001f7a:	edc7 0a06 	vstr	s1, [r7, #24]
 8001f7e:	ed87 1a05 	vstr	s2, [r7, #20]
 8001f82:	edc7 1a04 	vstr	s3, [r7, #16]
 8001f86:	ed87 2a03 	vstr	s4, [r7, #12]
 8001f8a:	edc7 2a02 	vstr	s5, [r7, #8]
 8001f8e:	ed87 3a01 	vstr	s6, [r7, #4]
    float recipNorm;
    float s0, s1, s2, s3;
    float qDot0, qDot1, qDot2, qDot3;
    float _2q0 = 2.0f * q0;
 8001f92:	4bea      	ldr	r3, [pc, #936]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 8001f94:	edd3 7a00 	vldr	s15, [r3]
 8001f98:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f9c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float _2q1 = 2.0f * q1;
 8001fa0:	4be7      	ldr	r3, [pc, #924]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8001fa2:	edd3 7a00 	vldr	s15, [r3]
 8001fa6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001faa:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float _2q2 = 2.0f * q2;
 8001fae:	4be5      	ldr	r3, [pc, #916]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8001fb0:	edd3 7a00 	vldr	s15, [r3]
 8001fb4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fb8:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float _2q3 = 2.0f * q3;
 8001fbc:	4be2      	ldr	r3, [pc, #904]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 8001fbe:	edd3 7a00 	vldr	s15, [r3]
 8001fc2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fc6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float _4q0 = 4.0f * q0;
 8001fca:	4bdc      	ldr	r3, [pc, #880]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 8001fcc:	edd3 7a00 	vldr	s15, [r3]
 8001fd0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001fd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fd8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float _4q1 = 4.0f * q1;
 8001fdc:	4bd8      	ldr	r3, [pc, #864]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8001fde:	edd3 7a00 	vldr	s15, [r3]
 8001fe2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001fe6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fea:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float _4q2 = 4.0f * q2;
 8001fee:	4bd5      	ldr	r3, [pc, #852]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001ff8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ffc:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float _8q1 = 8.0f * q1;
 8002000:	4bcf      	ldr	r3, [pc, #828]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8002002:	edd3 7a00 	vldr	s15, [r3]
 8002006:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800200a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800200e:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float _8q2 = 8.0f * q2;
 8002012:	4bcc      	ldr	r3, [pc, #816]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8002014:	edd3 7a00 	vldr	s15, [r3]
 8002018:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800201c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002020:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q0q0 = q0 * q0;
 8002024:	4bc5      	ldr	r3, [pc, #788]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 8002026:	ed93 7a00 	vldr	s14, [r3]
 800202a:	4bc4      	ldr	r3, [pc, #784]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 800202c:	edd3 7a00 	vldr	s15, [r3]
 8002030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002034:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q1q1 = q1 * q1;
 8002038:	4bc1      	ldr	r3, [pc, #772]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 800203a:	ed93 7a00 	vldr	s14, [r3]
 800203e:	4bc0      	ldr	r3, [pc, #768]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8002040:	edd3 7a00 	vldr	s15, [r3]
 8002044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002048:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float q2q2 = q2 * q2;
 800204c:	4bbd      	ldr	r3, [pc, #756]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 800204e:	ed93 7a00 	vldr	s14, [r3]
 8002052:	4bbc      	ldr	r3, [pc, #752]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8002054:	edd3 7a00 	vldr	s15, [r3]
 8002058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float q3q3 = q3 * q3;
 8002060:	4bb9      	ldr	r3, [pc, #740]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 8002062:	ed93 7a00 	vldr	s14, [r3]
 8002066:	4bb8      	ldr	r3, [pc, #736]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 8002068:	edd3 7a00 	vldr	s15, [r3]
 800206c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002070:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    // Rate of change from gyroscope
    qDot0 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002074:	4bb2      	ldr	r3, [pc, #712]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8002076:	edd3 7a00 	vldr	s15, [r3]
 800207a:	eeb1 7a67 	vneg.f32	s14, s15
 800207e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002082:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002086:	4baf      	ldr	r3, [pc, #700]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8002088:	edd3 6a00 	vldr	s13, [r3]
 800208c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002094:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002098:	4bab      	ldr	r3, [pc, #684]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 800209a:	edd3 6a00 	vldr	s13, [r3]
 800209e:	edd7 7a05 	vldr	s15, [r7, #20]
 80020a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80020ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    qDot1 = 0.5f * ( q0 * gx + q2 * gz - q3 * gy);
 80020b6:	4ba1      	ldr	r3, [pc, #644]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 80020b8:	ed93 7a00 	vldr	s14, [r3]
 80020bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80020c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c4:	4b9f      	ldr	r3, [pc, #636]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 80020c6:	edd3 6a00 	vldr	s13, [r3]
 80020ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80020ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020d6:	4b9c      	ldr	r3, [pc, #624]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 80020d8:	edd3 6a00 	vldr	s13, [r3]
 80020dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80020e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80020ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020f0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    qDot2 = 0.5f * ( q0 * gy - q1 * gz + q3 * gx);
 80020f4:	4b91      	ldr	r3, [pc, #580]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 80020f6:	ed93 7a00 	vldr	s14, [r3]
 80020fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80020fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002102:	4b8f      	ldr	r3, [pc, #572]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8002104:	edd3 6a00 	vldr	s13, [r3]
 8002108:	edd7 7a05 	vldr	s15, [r7, #20]
 800210c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002110:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002114:	4b8c      	ldr	r3, [pc, #560]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 8002116:	edd3 6a00 	vldr	s13, [r3]
 800211a:	edd7 7a07 	vldr	s15, [r7, #28]
 800211e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002126:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800212a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800212e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    qDot3 = 0.5f * ( q0 * gz + q1 * gy - q2 * gx);
 8002132:	4b82      	ldr	r3, [pc, #520]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 8002134:	ed93 7a00 	vldr	s14, [r3]
 8002138:	edd7 7a05 	vldr	s15, [r7, #20]
 800213c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002140:	4b7f      	ldr	r3, [pc, #508]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8002142:	edd3 6a00 	vldr	s13, [r3]
 8002146:	edd7 7a06 	vldr	s15, [r7, #24]
 800214a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800214e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002152:	4b7c      	ldr	r3, [pc, #496]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8002154:	edd3 6a00 	vldr	s13, [r3]
 8002158:	edd7 7a07 	vldr	s15, [r7, #28]
 800215c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002160:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002164:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800216c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Normalise accelerometer measurement
    recipNorm = sqrtf(ax * ax + ay * ay + az * az);
 8002170:	edd7 7a04 	vldr	s15, [r7, #16]
 8002174:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002178:	edd7 7a03 	vldr	s15, [r7, #12]
 800217c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002180:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002184:	edd7 7a02 	vldr	s15, [r7, #8]
 8002188:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800218c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002190:	eeb0 0a67 	vmov.f32	s0, s15
 8002194:	f00d ffc4 	bl	8010120 <sqrtf>
 8002198:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm == 0.0f) return; // evita diviso por zero
 800219c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80021a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a8:	f000 81f5 	beq.w	8002596 <MadgwickAHRSupdateIMU+0x626>
    recipNorm = 1.0f / recipNorm;
 80021ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021b0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80021b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021b8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    ax *= recipNorm;
 80021bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80021c0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80021c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c8:	edc7 7a04 	vstr	s15, [r7, #16]
    ay *= recipNorm;
 80021cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80021d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80021d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d8:	edc7 7a03 	vstr	s15, [r7, #12]
    az *= recipNorm;
 80021dc:	ed97 7a02 	vldr	s14, [r7, #8]
 80021e0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80021e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e8:	edc7 7a02 	vstr	s15, [r7, #8]

    // Gradient decent algorithm corrective step
    float _2q0q2 = 2.0f * q0 * q2;
 80021ec:	4b53      	ldr	r3, [pc, #332]	@ (800233c <MadgwickAHRSupdateIMU+0x3cc>)
 80021ee:	edd3 7a00 	vldr	s15, [r3]
 80021f2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80021f6:	4b53      	ldr	r3, [pc, #332]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 80021f8:	edd3 7a00 	vldr	s15, [r3]
 80021fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002200:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float _2q2q3 = 2.0f * q2 * q3;
 8002204:	4b4f      	ldr	r3, [pc, #316]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800220e:	4b4e      	ldr	r3, [pc, #312]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 8002210:	edd3 7a00 	vldr	s15, [r3]
 8002214:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002218:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float f1 = _2q1 * q3 - _2q0 * q2 - ax;
 800221c:	4b4a      	ldr	r3, [pc, #296]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 800221e:	ed93 7a00 	vldr	s14, [r3]
 8002222:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002226:	ee27 7a27 	vmul.f32	s14, s14, s15
 800222a:	4b46      	ldr	r3, [pc, #280]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 800222c:	edd3 6a00 	vldr	s13, [r3]
 8002230:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002234:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002238:	ee37 7a67 	vsub.f32	s14, s14, s15
 800223c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002244:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float f2 = _2q0 * q1 + _2q2 * q3 - ay;
 8002248:	4b3d      	ldr	r3, [pc, #244]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 800224a:	ed93 7a00 	vldr	s14, [r3]
 800224e:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002252:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002256:	4b3c      	ldr	r3, [pc, #240]	@ (8002348 <MadgwickAHRSupdateIMU+0x3d8>)
 8002258:	edd3 6a00 	vldr	s13, [r3]
 800225c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002264:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002268:	edd7 7a03 	vldr	s15, [r7, #12]
 800226c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002270:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float f3 = 1.0f - _2q1 * q1 - _2q2 * q2 - az;
 8002274:	4b32      	ldr	r3, [pc, #200]	@ (8002340 <MadgwickAHRSupdateIMU+0x3d0>)
 8002276:	ed93 7a00 	vldr	s14, [r3]
 800227a:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800227e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002282:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002286:	ee37 7a67 	vsub.f32	s14, s14, s15
 800228a:	4b2e      	ldr	r3, [pc, #184]	@ (8002344 <MadgwickAHRSupdateIMU+0x3d4>)
 800228c:	edd3 6a00 	vldr	s13, [r3]
 8002290:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800229c:	edd7 7a02 	vldr	s15, [r7, #8]
 80022a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // compute jacobian * f (approx)
    s0 = -_2q2 * f1 + _2q1 * f2;
 80022a8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80022ac:	eeb1 7a67 	vneg.f32	s14, s15
 80022b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80022b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022b8:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 80022bc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80022c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022c8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    s1 =  _2q3 * f1 + _2q0 * f2 - _4q1 * f3;
 80022cc:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80022d0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80022d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022d8:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 80022dc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80022e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022e8:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 80022ec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80022f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f8:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    s2 = -_2q0 * f1 + _2q3 * f2 - _4q2 * f3;
 80022fc:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002300:	eeb1 7a67 	vneg.f32	s14, s15
 8002304:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002308:	ee27 7a27 	vmul.f32	s14, s14, s15
 800230c:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8002310:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002314:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002318:	ee37 7a27 	vadd.f32	s14, s14, s15
 800231c:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8002320:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800232c:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    s3 =  _2q1 * f1 + _2q2 * f2;
 8002330:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002334:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002338:	e00a      	b.n	8002350 <MadgwickAHRSupdateIMU+0x3e0>
 800233a:	bf00      	nop
 800233c:	20000000 	.word	0x20000000
 8002340:	20002f54 	.word	0x20002f54
 8002344:	20002f58 	.word	0x20002f58
 8002348:	20002f5c 	.word	0x20002f5c
 800234c:	3da3d70a 	.word	0x3da3d70a
 8002350:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002354:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8002358:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800235c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002364:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

    // normalize step magnitude
    recipNorm = sqrtf(s0*s0 + s1*s1 + s2*s2 + s3*s3);
 8002368:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800236c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002370:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002374:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002378:	ee37 7a27 	vadd.f32	s14, s14, s15
 800237c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002380:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002384:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002388:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800238c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002394:	eeb0 0a67 	vmov.f32	s0, s15
 8002398:	f00d fec2 	bl	8010120 <sqrtf>
 800239c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm != 0.0f) {
 80023a0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ac:	d027      	beq.n	80023fe <MadgwickAHRSupdateIMU+0x48e>
        recipNorm = 1.0f / recipNorm;
 80023ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023b2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80023b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023ba:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        s0 *= recipNorm;
 80023be:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80023c2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ca:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
        s1 *= recipNorm;
 80023ce:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80023d2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023da:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
        s2 *= recipNorm;
 80023de:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80023e2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ea:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
        s3 *= recipNorm;
 80023ee:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80023f2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80023f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fa:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    }

    // Apply feedback step
    qDot0 -= MADGWICK_BETA * s0;
 80023fe:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002402:	ed1f 7a2e 	vldr	s14, [pc, #-184]	@ 800234c <MadgwickAHRSupdateIMU+0x3dc>
 8002406:	ee67 7a87 	vmul.f32	s15, s15, s14
 800240a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800240e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002412:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    qDot1 -= MADGWICK_BETA * s1;
 8002416:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800241a:	ed1f 7a34 	vldr	s14, [pc, #-208]	@ 800234c <MadgwickAHRSupdateIMU+0x3dc>
 800241e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002422:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002426:	ee77 7a67 	vsub.f32	s15, s14, s15
 800242a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    qDot2 -= MADGWICK_BETA * s2;
 800242e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002432:	ed1f 7a3a 	vldr	s14, [pc, #-232]	@ 800234c <MadgwickAHRSupdateIMU+0x3dc>
 8002436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800243a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800243e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002442:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    qDot3 -= MADGWICK_BETA * s3;
 8002446:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800244a:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800234c <MadgwickAHRSupdateIMU+0x3dc>
 800244e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002452:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002456:	ee77 7a67 	vsub.f32	s15, s14, s15
 800245a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Integrate rate of change of quaternion to yield quaternion
    q0 += qDot0 * dt;
 800245e:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002462:	edd7 7a01 	vldr	s15, [r7, #4]
 8002466:	ee27 7a27 	vmul.f32	s14, s14, s15
 800246a:	4b4e      	ldr	r3, [pc, #312]	@ (80025a4 <MadgwickAHRSupdateIMU+0x634>)
 800246c:	edd3 7a00 	vldr	s15, [r3]
 8002470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002474:	4b4b      	ldr	r3, [pc, #300]	@ (80025a4 <MadgwickAHRSupdateIMU+0x634>)
 8002476:	edc3 7a00 	vstr	s15, [r3]
    q1 += qDot1 * dt;
 800247a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800247e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002482:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002486:	4b48      	ldr	r3, [pc, #288]	@ (80025a8 <MadgwickAHRSupdateIMU+0x638>)
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002490:	4b45      	ldr	r3, [pc, #276]	@ (80025a8 <MadgwickAHRSupdateIMU+0x638>)
 8002492:	edc3 7a00 	vstr	s15, [r3]
    q2 += qDot2 * dt;
 8002496:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800249a:	edd7 7a01 	vldr	s15, [r7, #4]
 800249e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024a2:	4b42      	ldr	r3, [pc, #264]	@ (80025ac <MadgwickAHRSupdateIMU+0x63c>)
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ac:	4b3f      	ldr	r3, [pc, #252]	@ (80025ac <MadgwickAHRSupdateIMU+0x63c>)
 80024ae:	edc3 7a00 	vstr	s15, [r3]
    q3 += qDot3 * dt;
 80024b2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80024b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024be:	4b3c      	ldr	r3, [pc, #240]	@ (80025b0 <MadgwickAHRSupdateIMU+0x640>)
 80024c0:	edd3 7a00 	vldr	s15, [r3]
 80024c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c8:	4b39      	ldr	r3, [pc, #228]	@ (80025b0 <MadgwickAHRSupdateIMU+0x640>)
 80024ca:	edc3 7a00 	vstr	s15, [r3]

    // Normalise quaternion
    recipNorm = sqrtf(q0*q0 + q1*q1 + q2*q2 + q3*q3);
 80024ce:	4b35      	ldr	r3, [pc, #212]	@ (80025a4 <MadgwickAHRSupdateIMU+0x634>)
 80024d0:	ed93 7a00 	vldr	s14, [r3]
 80024d4:	4b33      	ldr	r3, [pc, #204]	@ (80025a4 <MadgwickAHRSupdateIMU+0x634>)
 80024d6:	edd3 7a00 	vldr	s15, [r3]
 80024da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024de:	4b32      	ldr	r3, [pc, #200]	@ (80025a8 <MadgwickAHRSupdateIMU+0x638>)
 80024e0:	edd3 6a00 	vldr	s13, [r3]
 80024e4:	4b30      	ldr	r3, [pc, #192]	@ (80025a8 <MadgwickAHRSupdateIMU+0x638>)
 80024e6:	edd3 7a00 	vldr	s15, [r3]
 80024ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f2:	4b2e      	ldr	r3, [pc, #184]	@ (80025ac <MadgwickAHRSupdateIMU+0x63c>)
 80024f4:	edd3 6a00 	vldr	s13, [r3]
 80024f8:	4b2c      	ldr	r3, [pc, #176]	@ (80025ac <MadgwickAHRSupdateIMU+0x63c>)
 80024fa:	edd3 7a00 	vldr	s15, [r3]
 80024fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002502:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002506:	4b2a      	ldr	r3, [pc, #168]	@ (80025b0 <MadgwickAHRSupdateIMU+0x640>)
 8002508:	edd3 6a00 	vldr	s13, [r3]
 800250c:	4b28      	ldr	r3, [pc, #160]	@ (80025b0 <MadgwickAHRSupdateIMU+0x640>)
 800250e:	edd3 7a00 	vldr	s15, [r3]
 8002512:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002516:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251a:	eeb0 0a67 	vmov.f32	s0, s15
 800251e:	f00d fdff 	bl	8010120 <sqrtf>
 8002522:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm == 0.0f) return;
 8002526:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800252a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800252e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002532:	d032      	beq.n	800259a <MadgwickAHRSupdateIMU+0x62a>
    recipNorm = 1.0f / recipNorm;
 8002534:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002538:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800253c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002540:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    q0 *= recipNorm;
 8002544:	4b17      	ldr	r3, [pc, #92]	@ (80025a4 <MadgwickAHRSupdateIMU+0x634>)
 8002546:	ed93 7a00 	vldr	s14, [r3]
 800254a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800254e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002552:	4b14      	ldr	r3, [pc, #80]	@ (80025a4 <MadgwickAHRSupdateIMU+0x634>)
 8002554:	edc3 7a00 	vstr	s15, [r3]
    q1 *= recipNorm;
 8002558:	4b13      	ldr	r3, [pc, #76]	@ (80025a8 <MadgwickAHRSupdateIMU+0x638>)
 800255a:	ed93 7a00 	vldr	s14, [r3]
 800255e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002566:	4b10      	ldr	r3, [pc, #64]	@ (80025a8 <MadgwickAHRSupdateIMU+0x638>)
 8002568:	edc3 7a00 	vstr	s15, [r3]
    q2 *= recipNorm;
 800256c:	4b0f      	ldr	r3, [pc, #60]	@ (80025ac <MadgwickAHRSupdateIMU+0x63c>)
 800256e:	ed93 7a00 	vldr	s14, [r3]
 8002572:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257a:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <MadgwickAHRSupdateIMU+0x63c>)
 800257c:	edc3 7a00 	vstr	s15, [r3]
    q3 *= recipNorm;
 8002580:	4b0b      	ldr	r3, [pc, #44]	@ (80025b0 <MadgwickAHRSupdateIMU+0x640>)
 8002582:	ed93 7a00 	vldr	s14, [r3]
 8002586:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800258a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258e:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <MadgwickAHRSupdateIMU+0x640>)
 8002590:	edc3 7a00 	vstr	s15, [r3]
 8002594:	e002      	b.n	800259c <MadgwickAHRSupdateIMU+0x62c>
    if (recipNorm == 0.0f) return; // evita diviso por zero
 8002596:	bf00      	nop
 8002598:	e000      	b.n	800259c <MadgwickAHRSupdateIMU+0x62c>
    if (recipNorm == 0.0f) return;
 800259a:	bf00      	nop
}
 800259c:	3790      	adds	r7, #144	@ 0x90
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000000 	.word	0x20000000
 80025a8:	20002f54 	.word	0x20002f54
 80025ac:	20002f58 	.word	0x20002f58
 80025b0:	20002f5c 	.word	0x20002f5c

080025b4 <QuaternionToEulerDegrees>:

// ======================================================================
// Quaternion -> Euler angles (deg). Returns roll, pitch, yaw
// ======================================================================
void QuaternionToEulerDegrees(float *roll, float *pitch, float *yaw)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	@ 0x28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
    // roll (x-axis rotation)
    float sinr_cosp = 2.0f * (q0 * q1 + q2 * q3);
 80025c0:	4b5d      	ldr	r3, [pc, #372]	@ (8002738 <QuaternionToEulerDegrees+0x184>)
 80025c2:	ed93 7a00 	vldr	s14, [r3]
 80025c6:	4b5d      	ldr	r3, [pc, #372]	@ (800273c <QuaternionToEulerDegrees+0x188>)
 80025c8:	edd3 7a00 	vldr	s15, [r3]
 80025cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025d0:	4b5b      	ldr	r3, [pc, #364]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 80025d2:	edd3 6a00 	vldr	s13, [r3]
 80025d6:	4b5b      	ldr	r3, [pc, #364]	@ (8002744 <QuaternionToEulerDegrees+0x190>)
 80025d8:	edd3 7a00 	vldr	s15, [r3]
 80025dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float cosr_cosp = 1.0f - 2.0f * (q1 * q1 + q2 * q2);
 80025ec:	4b53      	ldr	r3, [pc, #332]	@ (800273c <QuaternionToEulerDegrees+0x188>)
 80025ee:	ed93 7a00 	vldr	s14, [r3]
 80025f2:	4b52      	ldr	r3, [pc, #328]	@ (800273c <QuaternionToEulerDegrees+0x188>)
 80025f4:	edd3 7a00 	vldr	s15, [r3]
 80025f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025fc:	4b50      	ldr	r3, [pc, #320]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 80025fe:	edd3 6a00 	vldr	s13, [r3]
 8002602:	4b4f      	ldr	r3, [pc, #316]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 8002604:	edd3 7a00 	vldr	s15, [r3]
 8002608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800260c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002610:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002614:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800261c:	edc7 7a08 	vstr	s15, [r7, #32]
    *roll = atan2f(sinr_cosp, cosr_cosp) * RAD2DEG(1.0f);
 8002620:	edd7 0a08 	vldr	s1, [r7, #32]
 8002624:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002628:	f00d fd78 	bl	801011c <atan2f>
 800262c:	eef0 7a40 	vmov.f32	s15, s0
 8002630:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002748 <QuaternionToEulerDegrees+0x194>
 8002634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	edc3 7a00 	vstr	s15, [r3]

    // pitch (y-axis rotation)
    float sinp = 2.0f * (q0 * q2 - q3 * q1);
 800263e:	4b3e      	ldr	r3, [pc, #248]	@ (8002738 <QuaternionToEulerDegrees+0x184>)
 8002640:	ed93 7a00 	vldr	s14, [r3]
 8002644:	4b3e      	ldr	r3, [pc, #248]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 8002646:	edd3 7a00 	vldr	s15, [r3]
 800264a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800264e:	4b3d      	ldr	r3, [pc, #244]	@ (8002744 <QuaternionToEulerDegrees+0x190>)
 8002650:	edd3 6a00 	vldr	s13, [r3]
 8002654:	4b39      	ldr	r3, [pc, #228]	@ (800273c <QuaternionToEulerDegrees+0x188>)
 8002656:	edd3 7a00 	vldr	s15, [r3]
 800265a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800265e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002662:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002666:	edc7 7a07 	vstr	s15, [r7, #28]
    if (fabsf(sinp) >= 1)
 800266a:	edd7 7a07 	vldr	s15, [r7, #28]
 800266e:	eef0 7ae7 	vabs.f32	s15, s15
 8002672:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800267a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267e:	db0b      	blt.n	8002698 <QuaternionToEulerDegrees+0xe4>
        *pitch = copysignf(90.0f, sinp); // use 90 degrees if out of range
 8002680:	edd7 0a07 	vldr	s1, [r7, #28]
 8002684:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 800274c <QuaternionToEulerDegrees+0x198>
 8002688:	f009 ffa0 	bl	800c5cc <copysignf>
 800268c:	eef0 7a40 	vmov.f32	s15, s0
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	edc3 7a00 	vstr	s15, [r3]
 8002696:	e00c      	b.n	80026b2 <QuaternionToEulerDegrees+0xfe>
    else
        *pitch = asinf(sinp) * RAD2DEG(1.0f);
 8002698:	ed97 0a07 	vldr	s0, [r7, #28]
 800269c:	f00d fd12 	bl	80100c4 <asinf>
 80026a0:	eef0 7a40 	vmov.f32	s15, s0
 80026a4:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002748 <QuaternionToEulerDegrees+0x194>
 80026a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	edc3 7a00 	vstr	s15, [r3]

    // yaw (z-axis rotation)
    float siny_cosp = 2.0f * (q0 * q3 + q1 * q2);
 80026b2:	4b21      	ldr	r3, [pc, #132]	@ (8002738 <QuaternionToEulerDegrees+0x184>)
 80026b4:	ed93 7a00 	vldr	s14, [r3]
 80026b8:	4b22      	ldr	r3, [pc, #136]	@ (8002744 <QuaternionToEulerDegrees+0x190>)
 80026ba:	edd3 7a00 	vldr	s15, [r3]
 80026be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026c2:	4b1e      	ldr	r3, [pc, #120]	@ (800273c <QuaternionToEulerDegrees+0x188>)
 80026c4:	edd3 6a00 	vldr	s13, [r3]
 80026c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026da:	edc7 7a06 	vstr	s15, [r7, #24]
    float cosy_cosp = 1.0f - 2.0f * (q2 * q2 + q3 * q3);
 80026de:	4b18      	ldr	r3, [pc, #96]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 80026e0:	ed93 7a00 	vldr	s14, [r3]
 80026e4:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <QuaternionToEulerDegrees+0x18c>)
 80026e6:	edd3 7a00 	vldr	s15, [r3]
 80026ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ee:	4b15      	ldr	r3, [pc, #84]	@ (8002744 <QuaternionToEulerDegrees+0x190>)
 80026f0:	edd3 6a00 	vldr	s13, [r3]
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <QuaternionToEulerDegrees+0x190>)
 80026f6:	edd3 7a00 	vldr	s15, [r3]
 80026fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002702:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002706:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800270a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800270e:	edc7 7a05 	vstr	s15, [r7, #20]
    *yaw = atan2f(siny_cosp, cosy_cosp) * RAD2DEG(1.0f);
 8002712:	edd7 0a05 	vldr	s1, [r7, #20]
 8002716:	ed97 0a06 	vldr	s0, [r7, #24]
 800271a:	f00d fcff 	bl	801011c <atan2f>
 800271e:	eef0 7a40 	vmov.f32	s15, s0
 8002722:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002748 <QuaternionToEulerDegrees+0x194>
 8002726:	ee67 7a87 	vmul.f32	s15, s15, s14
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	edc3 7a00 	vstr	s15, [r3]
}
 8002730:	bf00      	nop
 8002732:	3728      	adds	r7, #40	@ 0x28
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000000 	.word	0x20000000
 800273c:	20002f54 	.word	0x20002f54
 8002740:	20002f58 	.word	0x20002f58
 8002744:	20002f5c 	.word	0x20002f5c
 8002748:	42652ee1 	.word	0x42652ee1
 800274c:	42b40000 	.word	0x42b40000

08002750 <IMU_Update>:
// ======================================================================
// Loop principal de atualizao: chama leitura, filtro, subtrai gravidade
// Preenchendo: linAx_ms2, linAy_ms2, linAz_ms2, pitch_deg, roll_deg, yaw_deg
// ======================================================================
void IMU_Update(float dt)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08c      	sub	sp, #48	@ 0x30
 8002754:	af00      	add	r7, sp, #0
 8002756:	ed87 0a01 	vstr	s0, [r7, #4]
    // 1) Leitura (Ax/Ay/Az em g; Gx/Gy/Gz em /s)
    MPU6050_Read_Accel(&Ax_g, &Ay_g, &Az_g);
 800275a:	4a83      	ldr	r2, [pc, #524]	@ (8002968 <IMU_Update+0x218>)
 800275c:	4983      	ldr	r1, [pc, #524]	@ (800296c <IMU_Update+0x21c>)
 800275e:	4884      	ldr	r0, [pc, #528]	@ (8002970 <IMU_Update+0x220>)
 8002760:	f7fe fd0c 	bl	800117c <MPU6050_Read_Accel>
    MPU6050_Read_Gyro(&Gx_dps, &Gy_dps, &Gz_dps);
 8002764:	4a83      	ldr	r2, [pc, #524]	@ (8002974 <IMU_Update+0x224>)
 8002766:	4984      	ldr	r1, [pc, #528]	@ (8002978 <IMU_Update+0x228>)
 8002768:	4884      	ldr	r0, [pc, #528]	@ (800297c <IMU_Update+0x22c>)
 800276a:	f7fe fd85 	bl	8001278 <MPU6050_Read_Gyro>

    // 2) Remover bias do giroscpio e converter para rad/s
    float gx = (Gx_dps - gyroBiasX) * (M_PI / 180.0f);
 800276e:	4b83      	ldr	r3, [pc, #524]	@ (800297c <IMU_Update+0x22c>)
 8002770:	ed93 7a00 	vldr	s14, [r3]
 8002774:	4b82      	ldr	r3, [pc, #520]	@ (8002980 <IMU_Update+0x230>)
 8002776:	edd3 7a00 	vldr	s15, [r3]
 800277a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800277e:	ee17 0a90 	vmov	r0, s15
 8002782:	f7fd ff09 	bl	8000598 <__aeabi_f2d>
 8002786:	a376      	add	r3, pc, #472	@ (adr r3, 8002960 <IMU_Update+0x210>)
 8002788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278c:	f7fd ff5c 	bl	8000648 <__aeabi_dmul>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	f7fe fa4e 	bl	8000c38 <__aeabi_d2f>
 800279c:	4603      	mov	r3, r0
 800279e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float gy = (Gy_dps - gyroBiasY) * (M_PI / 180.0f);
 80027a0:	4b75      	ldr	r3, [pc, #468]	@ (8002978 <IMU_Update+0x228>)
 80027a2:	ed93 7a00 	vldr	s14, [r3]
 80027a6:	4b77      	ldr	r3, [pc, #476]	@ (8002984 <IMU_Update+0x234>)
 80027a8:	edd3 7a00 	vldr	s15, [r3]
 80027ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b0:	ee17 0a90 	vmov	r0, s15
 80027b4:	f7fd fef0 	bl	8000598 <__aeabi_f2d>
 80027b8:	a369      	add	r3, pc, #420	@ (adr r3, 8002960 <IMU_Update+0x210>)
 80027ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027be:	f7fd ff43 	bl	8000648 <__aeabi_dmul>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4610      	mov	r0, r2
 80027c8:	4619      	mov	r1, r3
 80027ca:	f7fe fa35 	bl	8000c38 <__aeabi_d2f>
 80027ce:	4603      	mov	r3, r0
 80027d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    float gz = (Gz_dps - gyroBiasZ) * (M_PI / 180.0f);
 80027d2:	4b68      	ldr	r3, [pc, #416]	@ (8002974 <IMU_Update+0x224>)
 80027d4:	ed93 7a00 	vldr	s14, [r3]
 80027d8:	4b6b      	ldr	r3, [pc, #428]	@ (8002988 <IMU_Update+0x238>)
 80027da:	edd3 7a00 	vldr	s15, [r3]
 80027de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e2:	ee17 0a90 	vmov	r0, s15
 80027e6:	f7fd fed7 	bl	8000598 <__aeabi_f2d>
 80027ea:	a35d      	add	r3, pc, #372	@ (adr r3, 8002960 <IMU_Update+0x210>)
 80027ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f0:	f7fd ff2a 	bl	8000648 <__aeabi_dmul>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4610      	mov	r0, r2
 80027fa:	4619      	mov	r1, r3
 80027fc:	f7fe fa1c 	bl	8000c38 <__aeabi_d2f>
 8002800:	4603      	mov	r3, r0
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24

    // 3) Atualiza Madgwick (ax,ay,az em g)
    MadgwickAHRSupdateIMU(gx, gy, gz, Ax_g, Ay_g, Az_g, dt);
 8002804:	4b5a      	ldr	r3, [pc, #360]	@ (8002970 <IMU_Update+0x220>)
 8002806:	edd3 7a00 	vldr	s15, [r3]
 800280a:	4b58      	ldr	r3, [pc, #352]	@ (800296c <IMU_Update+0x21c>)
 800280c:	ed93 7a00 	vldr	s14, [r3]
 8002810:	4b55      	ldr	r3, [pc, #340]	@ (8002968 <IMU_Update+0x218>)
 8002812:	edd3 6a00 	vldr	s13, [r3]
 8002816:	ed97 3a01 	vldr	s6, [r7, #4]
 800281a:	eef0 2a66 	vmov.f32	s5, s13
 800281e:	eeb0 2a47 	vmov.f32	s4, s14
 8002822:	eef0 1a67 	vmov.f32	s3, s15
 8002826:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 800282a:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 800282e:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002832:	f7ff fb9d 	bl	8001f70 <MadgwickAHRSupdateIMU>

    // 4) Extrai Euler (graus)
    QuaternionToEulerDegrees(&roll_deg, &pitch_deg, &yaw_deg);
 8002836:	4a55      	ldr	r2, [pc, #340]	@ (800298c <IMU_Update+0x23c>)
 8002838:	4955      	ldr	r1, [pc, #340]	@ (8002990 <IMU_Update+0x240>)
 800283a:	4856      	ldr	r0, [pc, #344]	@ (8002994 <IMU_Update+0x244>)
 800283c:	f7ff feba 	bl	80025b4 <QuaternionToEulerDegrees>

    // 5) Estima vetor da gravidade no frame do sensor a partir do quaternion
    // vetor gravidade (g) no corpo = [2*(q1*q3 - q0*q2), 2*(q0*q1 + q2*q3), q0^2 - q1^2 - q2^2 + q3^2]
    float gX = 2.0f * (q1 * q3 - q0 * q2);
 8002840:	4b55      	ldr	r3, [pc, #340]	@ (8002998 <IMU_Update+0x248>)
 8002842:	ed93 7a00 	vldr	s14, [r3]
 8002846:	4b55      	ldr	r3, [pc, #340]	@ (800299c <IMU_Update+0x24c>)
 8002848:	edd3 7a00 	vldr	s15, [r3]
 800284c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002850:	4b53      	ldr	r3, [pc, #332]	@ (80029a0 <IMU_Update+0x250>)
 8002852:	edd3 6a00 	vldr	s13, [r3]
 8002856:	4b53      	ldr	r3, [pc, #332]	@ (80029a4 <IMU_Update+0x254>)
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002864:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002868:	edc7 7a08 	vstr	s15, [r7, #32]
    float gY = 2.0f * (q0 * q1 + q2 * q3);
 800286c:	4b4c      	ldr	r3, [pc, #304]	@ (80029a0 <IMU_Update+0x250>)
 800286e:	ed93 7a00 	vldr	s14, [r3]
 8002872:	4b49      	ldr	r3, [pc, #292]	@ (8002998 <IMU_Update+0x248>)
 8002874:	edd3 7a00 	vldr	s15, [r3]
 8002878:	ee27 7a27 	vmul.f32	s14, s14, s15
 800287c:	4b49      	ldr	r3, [pc, #292]	@ (80029a4 <IMU_Update+0x254>)
 800287e:	edd3 6a00 	vldr	s13, [r3]
 8002882:	4b46      	ldr	r3, [pc, #280]	@ (800299c <IMU_Update+0x24c>)
 8002884:	edd3 7a00 	vldr	s15, [r3]
 8002888:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800288c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002890:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002894:	edc7 7a07 	vstr	s15, [r7, #28]
    float gZ = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 8002898:	4b41      	ldr	r3, [pc, #260]	@ (80029a0 <IMU_Update+0x250>)
 800289a:	ed93 7a00 	vldr	s14, [r3]
 800289e:	4b40      	ldr	r3, [pc, #256]	@ (80029a0 <IMU_Update+0x250>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002998 <IMU_Update+0x248>)
 80028aa:	edd3 6a00 	vldr	s13, [r3]
 80028ae:	4b3a      	ldr	r3, [pc, #232]	@ (8002998 <IMU_Update+0x248>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028bc:	4b39      	ldr	r3, [pc, #228]	@ (80029a4 <IMU_Update+0x254>)
 80028be:	edd3 6a00 	vldr	s13, [r3]
 80028c2:	4b38      	ldr	r3, [pc, #224]	@ (80029a4 <IMU_Update+0x254>)
 80028c4:	edd3 7a00 	vldr	s15, [r3]
 80028c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028d0:	4b32      	ldr	r3, [pc, #200]	@ (800299c <IMU_Update+0x24c>)
 80028d2:	edd3 6a00 	vldr	s13, [r3]
 80028d6:	4b31      	ldr	r3, [pc, #196]	@ (800299c <IMU_Update+0x24c>)
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e4:	edc7 7a06 	vstr	s15, [r7, #24]

    // 6) Acelerao linear (g) = medida (g) - gravidade (g)
    float linax_g = Ax_g - gX;
 80028e8:	4b21      	ldr	r3, [pc, #132]	@ (8002970 <IMU_Update+0x220>)
 80028ea:	ed93 7a00 	vldr	s14, [r3]
 80028ee:	edd7 7a08 	vldr	s15, [r7, #32]
 80028f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028f6:	edc7 7a05 	vstr	s15, [r7, #20]
    float linay_g = Ay_g - gY;
 80028fa:	4b1c      	ldr	r3, [pc, #112]	@ (800296c <IMU_Update+0x21c>)
 80028fc:	ed93 7a00 	vldr	s14, [r3]
 8002900:	edd7 7a07 	vldr	s15, [r7, #28]
 8002904:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002908:	edc7 7a04 	vstr	s15, [r7, #16]
    float linaz_g = Az_g - gZ;
 800290c:	4b16      	ldr	r3, [pc, #88]	@ (8002968 <IMU_Update+0x218>)
 800290e:	ed93 7a00 	vldr	s14, [r3]
 8002912:	edd7 7a06 	vldr	s15, [r7, #24]
 8002916:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291a:	edc7 7a03 	vstr	s15, [r7, #12]

    // 7) Converter para m/s
    linAx_ms2 = linax_g * G;
 800291e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002922:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80029a8 <IMU_Update+0x258>
 8002926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800292a:	4b20      	ldr	r3, [pc, #128]	@ (80029ac <IMU_Update+0x25c>)
 800292c:	edc3 7a00 	vstr	s15, [r3]
    linAy_ms2 = linay_g * G;
 8002930:	edd7 7a04 	vldr	s15, [r7, #16]
 8002934:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80029a8 <IMU_Update+0x258>
 8002938:	ee67 7a87 	vmul.f32	s15, s15, s14
 800293c:	4b1c      	ldr	r3, [pc, #112]	@ (80029b0 <IMU_Update+0x260>)
 800293e:	edc3 7a00 	vstr	s15, [r3]
    linAz_ms2 = linaz_g * G;
 8002942:	edd7 7a03 	vldr	s15, [r7, #12]
 8002946:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80029a8 <IMU_Update+0x258>
 800294a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800294e:	4b19      	ldr	r3, [pc, #100]	@ (80029b4 <IMU_Update+0x264>)
 8002950:	edc3 7a00 	vstr	s15, [r3]
}
 8002954:	bf00      	nop
 8002956:	3730      	adds	r7, #48	@ 0x30
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	f3af 8000 	nop.w
 8002960:	a2529d39 	.word	0xa2529d39
 8002964:	3f91df46 	.word	0x3f91df46
 8002968:	20002f74 	.word	0x20002f74
 800296c:	20002f70 	.word	0x20002f70
 8002970:	20002f6c 	.word	0x20002f6c
 8002974:	20002f80 	.word	0x20002f80
 8002978:	20002f7c 	.word	0x20002f7c
 800297c:	20002f78 	.word	0x20002f78
 8002980:	20002f60 	.word	0x20002f60
 8002984:	20002f64 	.word	0x20002f64
 8002988:	20002f68 	.word	0x20002f68
 800298c:	20002f98 	.word	0x20002f98
 8002990:	20002f90 	.word	0x20002f90
 8002994:	20002f94 	.word	0x20002f94
 8002998:	20002f54 	.word	0x20002f54
 800299c:	20002f5c 	.word	0x20002f5c
 80029a0:	20000000 	.word	0x20000000
 80029a4:	20002f58 	.word	0x20002f58
 80029a8:	411ce80a 	.word	0x411ce80a
 80029ac:	20002f84 	.word	0x20002f84
 80029b0:	20002f88 	.word	0x20002f88
 80029b4:	20002f8c 	.word	0x20002f8c

080029b8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80029bc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029be:	4a1c      	ldr	r2, [pc, #112]	@ (8002a30 <MX_SPI2_Init+0x78>)
 80029c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80029c2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80029c8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80029ca:	4b18      	ldr	r3, [pc, #96]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80029d0:	4b16      	ldr	r3, [pc, #88]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80029d6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029d8:	4b14      	ldr	r3, [pc, #80]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029da:	2200      	movs	r2, #0
 80029dc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029de:	4b13      	ldr	r3, [pc, #76]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80029e4:	4b11      	ldr	r3, [pc, #68]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029ea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80029ec:	4b0f      	ldr	r3, [pc, #60]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029ee:	2228      	movs	r2, #40	@ 0x28
 80029f0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029f2:	4b0e      	ldr	r3, [pc, #56]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80029f8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <MX_SPI2_Init+0x74>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029fe:	4b0b      	ldr	r3, [pc, #44]	@ (8002a2c <MX_SPI2_Init+0x74>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002a04:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <MX_SPI2_Init+0x74>)
 8002a06:	2207      	movs	r2, #7
 8002a08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a0a:	4b08      	ldr	r3, [pc, #32]	@ (8002a2c <MX_SPI2_Init+0x74>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <MX_SPI2_Init+0x74>)
 8002a12:	2208      	movs	r2, #8
 8002a14:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002a16:	4805      	ldr	r0, [pc, #20]	@ (8002a2c <MX_SPI2_Init+0x74>)
 8002a18:	f002 ffa4 	bl	8005964 <HAL_SPI_Init>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002a22:	f7ff fa9f 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20002f9c 	.word	0x20002f9c
 8002a30:	40003800 	.word	0x40003800

08002a34 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08a      	sub	sp, #40	@ 0x28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a17      	ldr	r2, [pc, #92]	@ (8002ab0 <HAL_SPI_MspInit+0x7c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d128      	bne.n	8002aa8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a56:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <HAL_SPI_MspInit+0x80>)
 8002a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5a:	4a16      	ldr	r2, [pc, #88]	@ (8002ab4 <HAL_SPI_MspInit+0x80>)
 8002a5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a60:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a62:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <HAL_SPI_MspInit+0x80>)
 8002a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a6e:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <HAL_SPI_MspInit+0x80>)
 8002a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a72:	4a10      	ldr	r2, [pc, #64]	@ (8002ab4 <HAL_SPI_MspInit+0x80>)
 8002a74:	f043 0302 	orr.w	r3, r3, #2
 8002a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <HAL_SPI_MspInit+0x80>)
 8002a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002a86:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a98:	2305      	movs	r3, #5
 8002a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9c:	f107 0314 	add.w	r3, r7, #20
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4805      	ldr	r0, [pc, #20]	@ (8002ab8 <HAL_SPI_MspInit+0x84>)
 8002aa4:	f000 fe48 	bl	8003738 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002aa8:	bf00      	nop
 8002aaa:	3728      	adds	r7, #40	@ 0x28
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40003800 	.word	0x40003800
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	48000400 	.word	0x48000400

08002abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8002b00 <HAL_MspInit+0x44>)
 8002ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ac6:	4a0e      	ldr	r2, [pc, #56]	@ (8002b00 <HAL_MspInit+0x44>)
 8002ac8:	f043 0301 	orr.w	r3, r3, #1
 8002acc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ace:	4b0c      	ldr	r3, [pc, #48]	@ (8002b00 <HAL_MspInit+0x44>)
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	607b      	str	r3, [r7, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ada:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <HAL_MspInit+0x44>)
 8002adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ade:	4a08      	ldr	r2, [pc, #32]	@ (8002b00 <HAL_MspInit+0x44>)
 8002ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ae6:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_MspInit+0x44>)
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aee:	603b      	str	r3, [r7, #0]
 8002af0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002af2:	f001 ffab 	bl	8004a4c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40021000 	.word	0x40021000

08002b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b08:	bf00      	nop
 8002b0a:	e7fd      	b.n	8002b08 <NMI_Handler+0x4>

08002b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b10:	bf00      	nop
 8002b12:	e7fd      	b.n	8002b10 <HardFault_Handler+0x4>

08002b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b18:	bf00      	nop
 8002b1a:	e7fd      	b.n	8002b18 <MemManage_Handler+0x4>

08002b1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b20:	bf00      	nop
 8002b22:	e7fd      	b.n	8002b20 <BusFault_Handler+0x4>

08002b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <UsageFault_Handler+0x4>

08002b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b30:	bf00      	nop
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr

08002b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b3e:	bf00      	nop
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr

08002b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b5a:	f000 fbab 	bl	80032b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
	...

08002b64 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002b68:	4802      	ldr	r0, [pc, #8]	@ (8002b74 <I2C1_EV_IRQHandler+0x10>)
 8002b6a:	f001 fb57 	bl	800421c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000be8 	.word	0x20000be8

08002b78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b7c:	4802      	ldr	r0, [pc, #8]	@ (8002b88 <USART1_IRQHandler+0x10>)
 8002b7e:	f003 fc9d 	bl	80064bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200030e4 	.word	0x200030e4

08002b8c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b90:	4802      	ldr	r0, [pc, #8]	@ (8002b9c <USART3_IRQHandler+0x10>)
 8002b92:	f003 fc93 	bl	80064bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20003178 	.word	0x20003178

08002ba0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002ba4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002ba8:	f000 ff60 	bl	8003a6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002bb4:	4802      	ldr	r0, [pc, #8]	@ (8002bc0 <TIM6_DAC_IRQHandler+0x10>)
 8002bb6:	f003 f84f 	bl	8005c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002bba:	bf00      	nop
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20003004 	.word	0x20003004

08002bc4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002bc8:	4802      	ldr	r0, [pc, #8]	@ (8002bd4 <LPUART1_IRQHandler+0x10>)
 8002bca:	f003 fc77 	bl	80064bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20003050 	.word	0x20003050

08002bd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  return 1;
 8002bdc:	2301      	movs	r3, #1
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <_kill>:

int _kill(int pid, int sig)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bf2:	f009 fcb7 	bl	800c564 <__errno>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2216      	movs	r2, #22
 8002bfa:	601a      	str	r2, [r3, #0]
  return -1;
 8002bfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <_exit>:

void _exit (int status)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c10:	f04f 31ff 	mov.w	r1, #4294967295
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7ff ffe7 	bl	8002be8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c1a:	bf00      	nop
 8002c1c:	e7fd      	b.n	8002c1a <_exit+0x12>

08002c1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b086      	sub	sp, #24
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	60f8      	str	r0, [r7, #12]
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	e00a      	b.n	8002c46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c30:	f3af 8000 	nop.w
 8002c34:	4601      	mov	r1, r0
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	1c5a      	adds	r2, r3, #1
 8002c3a:	60ba      	str	r2, [r7, #8]
 8002c3c:	b2ca      	uxtb	r2, r1
 8002c3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	3301      	adds	r3, #1
 8002c44:	617b      	str	r3, [r7, #20]
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	dbf0      	blt.n	8002c30 <_read+0x12>
  }

  return len;
 8002c4e:	687b      	ldr	r3, [r7, #4]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c80:	605a      	str	r2, [r3, #4]
  return 0;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <_isatty>:

int _isatty(int file)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c98:	2301      	movs	r3, #1
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b085      	sub	sp, #20
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc8:	4a14      	ldr	r2, [pc, #80]	@ (8002d1c <_sbrk+0x5c>)
 8002cca:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <_sbrk+0x60>)
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd4:	4b13      	ldr	r3, [pc, #76]	@ (8002d24 <_sbrk+0x64>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d102      	bne.n	8002ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cdc:	4b11      	ldr	r3, [pc, #68]	@ (8002d24 <_sbrk+0x64>)
 8002cde:	4a12      	ldr	r2, [pc, #72]	@ (8002d28 <_sbrk+0x68>)
 8002ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ce2:	4b10      	ldr	r3, [pc, #64]	@ (8002d24 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d207      	bcs.n	8002d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cf0:	f009 fc38 	bl	800c564 <__errno>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	220c      	movs	r2, #12
 8002cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfe:	e009      	b.n	8002d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d00:	4b08      	ldr	r3, [pc, #32]	@ (8002d24 <_sbrk+0x64>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d06:	4b07      	ldr	r3, [pc, #28]	@ (8002d24 <_sbrk+0x64>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	4a05      	ldr	r2, [pc, #20]	@ (8002d24 <_sbrk+0x64>)
 8002d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d12:	68fb      	ldr	r3, [r7, #12]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20020000 	.word	0x20020000
 8002d20:	00000400 	.word	0x00000400
 8002d24:	20003000 	.word	0x20003000
 8002d28:	200035c8 	.word	0x200035c8

08002d2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d30:	4b06      	ldr	r3, [pc, #24]	@ (8002d4c <SystemInit+0x20>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d36:	4a05      	ldr	r2, [pc, #20]	@ (8002d4c <SystemInit+0x20>)
 8002d38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d56:	1d3b      	adds	r3, r7, #4
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002d60:	4b14      	ldr	r3, [pc, #80]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d62:	4a15      	ldr	r2, [pc, #84]	@ (8002db8 <MX_TIM6_Init+0x68>)
 8002d64:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 8002d66:	4b13      	ldr	r3, [pc, #76]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d68:	22a9      	movs	r2, #169	@ 0xa9
 8002d6a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d6c:	4b11      	ldr	r3, [pc, #68]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8002d72:	4b10      	ldr	r3, [pc, #64]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d78:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d80:	480c      	ldr	r0, [pc, #48]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d82:	f002 fe9a 	bl	8005aba <HAL_TIM_Base_Init>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002d8c:	f7ff f8ea 	bl	8001f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d90:	2300      	movs	r3, #0
 8002d92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4805      	ldr	r0, [pc, #20]	@ (8002db4 <MX_TIM6_Init+0x64>)
 8002d9e:	f003 f987 	bl	80060b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002da8:	f7ff f8dc 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002dac:	bf00      	nop
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	20003004 	.word	0x20003004
 8002db8:	40001000 	.word	0x40001000

08002dbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a0e      	ldr	r2, [pc, #56]	@ (8002e04 <HAL_TIM_Base_MspInit+0x48>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d116      	bne.n	8002dfc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002dce:	4b0e      	ldr	r3, [pc, #56]	@ (8002e08 <HAL_TIM_Base_MspInit+0x4c>)
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e08 <HAL_TIM_Base_MspInit+0x4c>)
 8002dd4:	f043 0310 	orr.w	r3, r3, #16
 8002dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dda:	4b0b      	ldr	r3, [pc, #44]	@ (8002e08 <HAL_TIM_Base_MspInit+0x4c>)
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dde:	f003 0310 	and.w	r3, r3, #16
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002de6:	2200      	movs	r2, #0
 8002de8:	2100      	movs	r1, #0
 8002dea:	2036      	movs	r0, #54	@ 0x36
 8002dec:	f000 fba1 	bl	8003532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002df0:	2036      	movs	r0, #54	@ 0x36
 8002df2:	f000 fbb8 	bl	8003566 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8002df6:	2036      	movs	r0, #54	@ 0x36
 8002df8:	f000 fbc3 	bl	8003582 <HAL_NVIC_DisableIRQ>
  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40001000 	.word	0x40001000
 8002e08:	40021000 	.word	0x40021000

08002e0c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002e10:	4b21      	ldr	r3, [pc, #132]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e12:	4a22      	ldr	r2, [pc, #136]	@ (8002e9c <MX_LPUART1_UART_Init+0x90>)
 8002e14:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002e16:	4b20      	ldr	r3, [pc, #128]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e1c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002e24:	4b1c      	ldr	r3, [pc, #112]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002e30:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e32:	220c      	movs	r2, #12
 8002e34:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e36:	4b18      	ldr	r3, [pc, #96]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e3c:	4b16      	ldr	r3, [pc, #88]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e42:	4b15      	ldr	r3, [pc, #84]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e48:	4b13      	ldr	r3, [pc, #76]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002e4e:	4812      	ldr	r0, [pc, #72]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e50:	f003 fa0a 	bl	8006268 <HAL_UART_Init>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002e5a:	f7ff f883 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e5e:	2100      	movs	r1, #0
 8002e60:	480d      	ldr	r0, [pc, #52]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e62:	f005 fa80 	bl	8008366 <HAL_UARTEx_SetTxFifoThreshold>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002e6c:	f7ff f87a 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e70:	2100      	movs	r1, #0
 8002e72:	4809      	ldr	r0, [pc, #36]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e74:	f005 fab5 	bl	80083e2 <HAL_UARTEx_SetRxFifoThreshold>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002e7e:	f7ff f871 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002e82:	4805      	ldr	r0, [pc, #20]	@ (8002e98 <MX_LPUART1_UART_Init+0x8c>)
 8002e84:	f005 fa36 	bl	80082f4 <HAL_UARTEx_DisableFifoMode>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002e8e:	f7ff f869 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20003050 	.word	0x20003050
 8002e9c:	40008000 	.word	0x40008000

08002ea0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ea4:	4b22      	ldr	r3, [pc, #136]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ea6:	4a23      	ldr	r2, [pc, #140]	@ (8002f34 <MX_USART1_UART_Init+0x94>)
 8002ea8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38600;
 8002eaa:	4b21      	ldr	r3, [pc, #132]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002eac:	f249 62c8 	movw	r2, #38600	@ 0x96c8
 8002eb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ec6:	220c      	movs	r2, #12
 8002ec8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eca:	4b19      	ldr	r3, [pc, #100]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ed0:	4b17      	ldr	r3, [pc, #92]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ed6:	4b16      	ldr	r3, [pc, #88]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002edc:	4b14      	ldr	r3, [pc, #80]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ee2:	4b13      	ldr	r3, [pc, #76]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ee8:	4811      	ldr	r0, [pc, #68]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002eea:	f003 f9bd 	bl	8006268 <HAL_UART_Init>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ef4:	f7ff f836 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ef8:	2100      	movs	r1, #0
 8002efa:	480d      	ldr	r0, [pc, #52]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002efc:	f005 fa33 	bl	8008366 <HAL_UARTEx_SetTxFifoThreshold>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002f06:	f7ff f82d 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	4808      	ldr	r0, [pc, #32]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002f0e:	f005 fa68 	bl	80083e2 <HAL_UARTEx_SetRxFifoThreshold>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002f18:	f7ff f824 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002f1c:	4804      	ldr	r0, [pc, #16]	@ (8002f30 <MX_USART1_UART_Init+0x90>)
 8002f1e:	f005 f9e9 	bl	80082f4 <HAL_UARTEx_DisableFifoMode>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f28:	f7ff f81c 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f2c:	bf00      	nop
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	200030e4 	.word	0x200030e4
 8002f34:	40013800 	.word	0x40013800

08002f38 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f3c:	4b22      	ldr	r3, [pc, #136]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f3e:	4a23      	ldr	r2, [pc, #140]	@ (8002fcc <MX_USART3_UART_Init+0x94>)
 8002f40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002f42:	4b21      	ldr	r3, [pc, #132]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f44:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002f48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f50:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f56:	4b1c      	ldr	r3, [pc, #112]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f5e:	220c      	movs	r2, #12
 8002f60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f62:	4b19      	ldr	r3, [pc, #100]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f68:	4b17      	ldr	r3, [pc, #92]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f6e:	4b16      	ldr	r3, [pc, #88]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f74:	4b14      	ldr	r3, [pc, #80]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f7a:	4b13      	ldr	r3, [pc, #76]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f80:	4811      	ldr	r0, [pc, #68]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f82:	f003 f971 	bl	8006268 <HAL_UART_Init>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002f8c:	f7fe ffea 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f90:	2100      	movs	r1, #0
 8002f92:	480d      	ldr	r0, [pc, #52]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002f94:	f005 f9e7 	bl	8008366 <HAL_UARTEx_SetTxFifoThreshold>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002f9e:	f7fe ffe1 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	4808      	ldr	r0, [pc, #32]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002fa6:	f005 fa1c 	bl	80083e2 <HAL_UARTEx_SetRxFifoThreshold>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002fb0:	f7fe ffd8 	bl	8001f64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002fb4:	4804      	ldr	r0, [pc, #16]	@ (8002fc8 <MX_USART3_UART_Init+0x90>)
 8002fb6:	f005 f99d 	bl	80082f4 <HAL_UARTEx_DisableFifoMode>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002fc0:	f7fe ffd0 	bl	8001f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fc4:	bf00      	nop
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	20003178 	.word	0x20003178
 8002fcc:	40004800 	.word	0x40004800

08002fd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b0a2      	sub	sp, #136	@ 0x88
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
 8002fe4:	60da      	str	r2, [r3, #12]
 8002fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fe8:	f107 0320 	add.w	r3, r7, #32
 8002fec:	2254      	movs	r2, #84	@ 0x54
 8002fee:	2100      	movs	r1, #0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f009 fa43 	bl	800c47c <memset>
  if(uartHandle->Instance==LPUART1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a6a      	ldr	r2, [pc, #424]	@ (80031a4 <HAL_UART_MspInit+0x1d4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d141      	bne.n	8003084 <HAL_UART_MspInit+0xb4>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003000:	2320      	movs	r3, #32
 8003002:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003004:	2300      	movs	r3, #0
 8003006:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003008:	f107 0320 	add.w	r3, r7, #32
 800300c:	4618      	mov	r0, r3
 800300e:	f002 fa5b 	bl	80054c8 <HAL_RCCEx_PeriphCLKConfig>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003018:	f7fe ffa4 	bl	8001f64 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800301c:	4b62      	ldr	r3, [pc, #392]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	4a61      	ldr	r2, [pc, #388]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003028:	4b5f      	ldr	r3, [pc, #380]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 800302a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	61fb      	str	r3, [r7, #28]
 8003032:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003034:	4b5c      	ldr	r3, [pc, #368]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003038:	4a5b      	ldr	r2, [pc, #364]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 800303a:	f043 0301 	orr.w	r3, r3, #1
 800303e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003040:	4b59      	ldr	r3, [pc, #356]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003042:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800304c:	230c      	movs	r3, #12
 800304e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003050:	2302      	movs	r3, #2
 8003052:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003054:	2300      	movs	r3, #0
 8003056:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003058:	2300      	movs	r3, #0
 800305a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800305e:	230c      	movs	r3, #12
 8003060:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003064:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003068:	4619      	mov	r1, r3
 800306a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800306e:	f000 fb63 	bl	8003738 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003072:	2200      	movs	r2, #0
 8003074:	2100      	movs	r1, #0
 8003076:	205b      	movs	r0, #91	@ 0x5b
 8003078:	f000 fa5b 	bl	8003532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800307c:	205b      	movs	r0, #91	@ 0x5b
 800307e:	f000 fa72 	bl	8003566 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003082:	e08b      	b.n	800319c <HAL_UART_MspInit+0x1cc>
  else if(uartHandle->Instance==USART1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a48      	ldr	r2, [pc, #288]	@ (80031ac <HAL_UART_MspInit+0x1dc>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d140      	bne.n	8003110 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800308e:	2301      	movs	r3, #1
 8003090:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003092:	2300      	movs	r3, #0
 8003094:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003096:	f107 0320 	add.w	r3, r7, #32
 800309a:	4618      	mov	r0, r3
 800309c:	f002 fa14 	bl	80054c8 <HAL_RCCEx_PeriphCLKConfig>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <HAL_UART_MspInit+0xda>
      Error_Handler();
 80030a6:	f7fe ff5d 	bl	8001f64 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80030aa:	4b3f      	ldr	r3, [pc, #252]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 80030ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ae:	4a3e      	ldr	r2, [pc, #248]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 80030b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80030b6:	4b3c      	ldr	r3, [pc, #240]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 80030b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030c2:	4b39      	ldr	r3, [pc, #228]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 80030c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030c6:	4a38      	ldr	r2, [pc, #224]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 80030c8:	f043 0304 	orr.w	r3, r3, #4
 80030cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030ce:	4b36      	ldr	r3, [pc, #216]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 80030d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d2:	f003 0304 	and.w	r3, r3, #4
 80030d6:	613b      	str	r3, [r7, #16]
 80030d8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80030da:	2330      	movs	r3, #48	@ 0x30
 80030dc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030de:	2302      	movs	r3, #2
 80030e0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e6:	2300      	movs	r3, #0
 80030e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030ec:	2307      	movs	r3, #7
 80030ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80030f6:	4619      	mov	r1, r3
 80030f8:	482d      	ldr	r0, [pc, #180]	@ (80031b0 <HAL_UART_MspInit+0x1e0>)
 80030fa:	f000 fb1d 	bl	8003738 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030fe:	2200      	movs	r2, #0
 8003100:	2100      	movs	r1, #0
 8003102:	2025      	movs	r0, #37	@ 0x25
 8003104:	f000 fa15 	bl	8003532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003108:	2025      	movs	r0, #37	@ 0x25
 800310a:	f000 fa2c 	bl	8003566 <HAL_NVIC_EnableIRQ>
}
 800310e:	e045      	b.n	800319c <HAL_UART_MspInit+0x1cc>
  else if(uartHandle->Instance==USART3)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a27      	ldr	r2, [pc, #156]	@ (80031b4 <HAL_UART_MspInit+0x1e4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d140      	bne.n	800319c <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800311a:	2304      	movs	r3, #4
 800311c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800311e:	2300      	movs	r3, #0
 8003120:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003122:	f107 0320 	add.w	r3, r7, #32
 8003126:	4618      	mov	r0, r3
 8003128:	f002 f9ce 	bl	80054c8 <HAL_RCCEx_PeriphCLKConfig>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_UART_MspInit+0x166>
      Error_Handler();
 8003132:	f7fe ff17 	bl	8001f64 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003136:	4b1c      	ldr	r3, [pc, #112]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	4a1b      	ldr	r2, [pc, #108]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 800313c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003140:	6593      	str	r3, [r2, #88]	@ 0x58
 8003142:	4b19      	ldr	r3, [pc, #100]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003146:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800314e:	4b16      	ldr	r3, [pc, #88]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003152:	4a15      	ldr	r2, [pc, #84]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 8003154:	f043 0302 	orr.w	r3, r3, #2
 8003158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800315a:	4b13      	ldr	r3, [pc, #76]	@ (80031a8 <HAL_UART_MspInit+0x1d8>)
 800315c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	60bb      	str	r3, [r7, #8]
 8003164:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003166:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800316a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316c:	2302      	movs	r3, #2
 800316e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003170:	2300      	movs	r3, #0
 8003172:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003174:	2300      	movs	r3, #0
 8003176:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800317a:	2307      	movs	r3, #7
 800317c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003180:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003184:	4619      	mov	r1, r3
 8003186:	480c      	ldr	r0, [pc, #48]	@ (80031b8 <HAL_UART_MspInit+0x1e8>)
 8003188:	f000 fad6 	bl	8003738 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800318c:	2200      	movs	r2, #0
 800318e:	2100      	movs	r1, #0
 8003190:	2027      	movs	r0, #39	@ 0x27
 8003192:	f000 f9ce 	bl	8003532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003196:	2027      	movs	r0, #39	@ 0x27
 8003198:	f000 f9e5 	bl	8003566 <HAL_NVIC_EnableIRQ>
}
 800319c:	bf00      	nop
 800319e:	3788      	adds	r7, #136	@ 0x88
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40008000 	.word	0x40008000
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40013800 	.word	0x40013800
 80031b0:	48000800 	.word	0x48000800
 80031b4:	40004800 	.word	0x40004800
 80031b8:	48000400 	.word	0x48000400

080031bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031bc:	480d      	ldr	r0, [pc, #52]	@ (80031f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031c0:	f7ff fdb4 	bl	8002d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031c4:	480c      	ldr	r0, [pc, #48]	@ (80031f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80031c6:	490d      	ldr	r1, [pc, #52]	@ (80031fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80031c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003200 <LoopForever+0xe>)
  movs r3, #0
 80031ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80031cc:	e002      	b.n	80031d4 <LoopCopyDataInit>

080031ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031d2:	3304      	adds	r3, #4

080031d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031d8:	d3f9      	bcc.n	80031ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031da:	4a0a      	ldr	r2, [pc, #40]	@ (8003204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003208 <LoopForever+0x16>)
  movs r3, #0
 80031de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031e0:	e001      	b.n	80031e6 <LoopFillZerobss>

080031e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031e4:	3204      	adds	r2, #4

080031e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031e8:	d3fb      	bcc.n	80031e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031ea:	f009 f9c1 	bl	800c570 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80031ee:	f7fe fd27 	bl	8001c40 <main>

080031f2 <LoopForever>:

LoopForever:
    b LoopForever
 80031f2:	e7fe      	b.n	80031f2 <LoopForever>
  ldr   r0, =_estack
 80031f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031fc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003200:	08011158 	.word	0x08011158
  ldr r2, =_sbss
 8003204:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003208:	200035c8 	.word	0x200035c8

0800320c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800320c:	e7fe      	b.n	800320c <ADC1_2_IRQHandler>

0800320e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003214:	2300      	movs	r3, #0
 8003216:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003218:	2003      	movs	r0, #3
 800321a:	f000 f97f 	bl	800351c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800321e:	2007      	movs	r0, #7
 8003220:	f000 f80e 	bl	8003240 <HAL_InitTick>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	71fb      	strb	r3, [r7, #7]
 800322e:	e001      	b.n	8003234 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003230:	f7ff fc44 	bl	8002abc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003234:	79fb      	ldrb	r3, [r7, #7]

}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003248:	2300      	movs	r3, #0
 800324a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800324c:	4b16      	ldr	r3, [pc, #88]	@ (80032a8 <HAL_InitTick+0x68>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d022      	beq.n	800329a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003254:	4b15      	ldr	r3, [pc, #84]	@ (80032ac <HAL_InitTick+0x6c>)
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	4b13      	ldr	r3, [pc, #76]	@ (80032a8 <HAL_InitTick+0x68>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003260:	fbb1 f3f3 	udiv	r3, r1, r3
 8003264:	fbb2 f3f3 	udiv	r3, r2, r3
 8003268:	4618      	mov	r0, r3
 800326a:	f000 f998 	bl	800359e <HAL_SYSTICK_Config>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10f      	bne.n	8003294 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b0f      	cmp	r3, #15
 8003278:	d809      	bhi.n	800328e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800327a:	2200      	movs	r2, #0
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	f04f 30ff 	mov.w	r0, #4294967295
 8003282:	f000 f956 	bl	8003532 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003286:	4a0a      	ldr	r2, [pc, #40]	@ (80032b0 <HAL_InitTick+0x70>)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	e007      	b.n	800329e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	73fb      	strb	r3, [r7, #15]
 8003292:	e004      	b.n	800329e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	e001      	b.n	800329e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800329e:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	2000000c 	.word	0x2000000c
 80032ac:	20000004 	.word	0x20000004
 80032b0:	20000008 	.word	0x20000008

080032b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032b8:	4b05      	ldr	r3, [pc, #20]	@ (80032d0 <HAL_IncTick+0x1c>)
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	4b05      	ldr	r3, [pc, #20]	@ (80032d4 <HAL_IncTick+0x20>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4413      	add	r3, r2
 80032c2:	4a03      	ldr	r2, [pc, #12]	@ (80032d0 <HAL_IncTick+0x1c>)
 80032c4:	6013      	str	r3, [r2, #0]
}
 80032c6:	bf00      	nop
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	2000320c 	.word	0x2000320c
 80032d4:	2000000c 	.word	0x2000000c

080032d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  return uwTick;
 80032dc:	4b03      	ldr	r3, [pc, #12]	@ (80032ec <HAL_GetTick+0x14>)
 80032de:	681b      	ldr	r3, [r3, #0]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	2000320c 	.word	0x2000320c

080032f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032f8:	f7ff ffee 	bl	80032d8 <HAL_GetTick>
 80032fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003308:	d004      	beq.n	8003314 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800330a:	4b09      	ldr	r3, [pc, #36]	@ (8003330 <HAL_Delay+0x40>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4413      	add	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003314:	bf00      	nop
 8003316:	f7ff ffdf 	bl	80032d8 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	429a      	cmp	r2, r3
 8003324:	d8f7      	bhi.n	8003316 <HAL_Delay+0x26>
  {
  }
}
 8003326:	bf00      	nop
 8003328:	bf00      	nop
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	2000000c 	.word	0x2000000c

08003334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003344:	4b0c      	ldr	r3, [pc, #48]	@ (8003378 <__NVIC_SetPriorityGrouping+0x44>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003350:	4013      	ands	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800335c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003366:	4a04      	ldr	r2, [pc, #16]	@ (8003378 <__NVIC_SetPriorityGrouping+0x44>)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	60d3      	str	r3, [r2, #12]
}
 800336c:	bf00      	nop
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000ed00 	.word	0xe000ed00

0800337c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003380:	4b04      	ldr	r3, [pc, #16]	@ (8003394 <__NVIC_GetPriorityGrouping+0x18>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	0a1b      	lsrs	r3, r3, #8
 8003386:	f003 0307 	and.w	r3, r3, #7
}
 800338a:	4618      	mov	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	db0b      	blt.n	80033c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	f003 021f 	and.w	r2, r3, #31
 80033b0:	4907      	ldr	r1, [pc, #28]	@ (80033d0 <__NVIC_EnableIRQ+0x38>)
 80033b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2001      	movs	r0, #1
 80033ba:	fa00 f202 	lsl.w	r2, r0, r2
 80033be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	e000e100 	.word	0xe000e100

080033d4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	db12      	blt.n	800340c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	f003 021f 	and.w	r2, r3, #31
 80033ec:	490a      	ldr	r1, [pc, #40]	@ (8003418 <__NVIC_DisableIRQ+0x44>)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	095b      	lsrs	r3, r3, #5
 80033f4:	2001      	movs	r0, #1
 80033f6:	fa00 f202 	lsl.w	r2, r0, r2
 80033fa:	3320      	adds	r3, #32
 80033fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003400:	f3bf 8f4f 	dsb	sy
}
 8003404:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003406:	f3bf 8f6f 	isb	sy
}
 800340a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	e000e100 	.word	0xe000e100

0800341c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	4603      	mov	r3, r0
 8003424:	6039      	str	r1, [r7, #0]
 8003426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342c:	2b00      	cmp	r3, #0
 800342e:	db0a      	blt.n	8003446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	b2da      	uxtb	r2, r3
 8003434:	490c      	ldr	r1, [pc, #48]	@ (8003468 <__NVIC_SetPriority+0x4c>)
 8003436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343a:	0112      	lsls	r2, r2, #4
 800343c:	b2d2      	uxtb	r2, r2
 800343e:	440b      	add	r3, r1
 8003440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003444:	e00a      	b.n	800345c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	b2da      	uxtb	r2, r3
 800344a:	4908      	ldr	r1, [pc, #32]	@ (800346c <__NVIC_SetPriority+0x50>)
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	3b04      	subs	r3, #4
 8003454:	0112      	lsls	r2, r2, #4
 8003456:	b2d2      	uxtb	r2, r2
 8003458:	440b      	add	r3, r1
 800345a:	761a      	strb	r2, [r3, #24]
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	e000e100 	.word	0xe000e100
 800346c:	e000ed00 	.word	0xe000ed00

08003470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003470:	b480      	push	{r7}
 8003472:	b089      	sub	sp, #36	@ 0x24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	f1c3 0307 	rsb	r3, r3, #7
 800348a:	2b04      	cmp	r3, #4
 800348c:	bf28      	it	cs
 800348e:	2304      	movcs	r3, #4
 8003490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	3304      	adds	r3, #4
 8003496:	2b06      	cmp	r3, #6
 8003498:	d902      	bls.n	80034a0 <NVIC_EncodePriority+0x30>
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3b03      	subs	r3, #3
 800349e:	e000      	b.n	80034a2 <NVIC_EncodePriority+0x32>
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a4:	f04f 32ff 	mov.w	r2, #4294967295
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43da      	mvns	r2, r3
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	401a      	ands	r2, r3
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034b8:	f04f 31ff 	mov.w	r1, #4294967295
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	43d9      	mvns	r1, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	4313      	orrs	r3, r2
         );
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3724      	adds	r7, #36	@ 0x24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
	...

080034d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034e8:	d301      	bcc.n	80034ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ea:	2301      	movs	r3, #1
 80034ec:	e00f      	b.n	800350e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003518 <SysTick_Config+0x40>)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3b01      	subs	r3, #1
 80034f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034f6:	210f      	movs	r1, #15
 80034f8:	f04f 30ff 	mov.w	r0, #4294967295
 80034fc:	f7ff ff8e 	bl	800341c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003500:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <SysTick_Config+0x40>)
 8003502:	2200      	movs	r2, #0
 8003504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003506:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <SysTick_Config+0x40>)
 8003508:	2207      	movs	r2, #7
 800350a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	e000e010 	.word	0xe000e010

0800351c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff05 	bl	8003334 <__NVIC_SetPriorityGrouping>
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b086      	sub	sp, #24
 8003536:	af00      	add	r7, sp, #0
 8003538:	4603      	mov	r3, r0
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
 800353e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003540:	f7ff ff1c 	bl	800337c <__NVIC_GetPriorityGrouping>
 8003544:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	68b9      	ldr	r1, [r7, #8]
 800354a:	6978      	ldr	r0, [r7, #20]
 800354c:	f7ff ff90 	bl	8003470 <NVIC_EncodePriority>
 8003550:	4602      	mov	r2, r0
 8003552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003556:	4611      	mov	r1, r2
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff ff5f 	bl	800341c <__NVIC_SetPriority>
}
 800355e:	bf00      	nop
 8003560:	3718      	adds	r7, #24
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b082      	sub	sp, #8
 800356a:	af00      	add	r7, sp, #0
 800356c:	4603      	mov	r3, r0
 800356e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff ff0f 	bl	8003398 <__NVIC_EnableIRQ>
}
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b082      	sub	sp, #8
 8003586:	af00      	add	r7, sp, #0
 8003588:	4603      	mov	r3, r0
 800358a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800358c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff ff1f 	bl	80033d4 <__NVIC_DisableIRQ>
}
 8003596:	bf00      	nop
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7ff ff96 	bl	80034d8 <SysTick_Config>
 80035ac:	4603      	mov	r3, r0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b085      	sub	sp, #20
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035be:	2300      	movs	r3, #0
 80035c0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d005      	beq.n	80035da <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2204      	movs	r2, #4
 80035d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
 80035d8:	e037      	b.n	800364a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 020e 	bic.w	r2, r2, #14
 80035e8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035f8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0201 	bic.w	r2, r2, #1
 8003608:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360e:	f003 021f 	and.w	r2, r3, #31
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	2101      	movs	r1, #1
 8003618:	fa01 f202 	lsl.w	r2, r1, r2
 800361c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003626:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00c      	beq.n	800364a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800363a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800363e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003648:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800365a:	7bfb      	ldrb	r3, [r7, #15]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003670:	2300      	movs	r3, #0
 8003672:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d00d      	beq.n	800369c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2204      	movs	r2, #4
 8003684:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	73fb      	strb	r3, [r7, #15]
 800369a:	e047      	b.n	800372c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 020e 	bic.w	r2, r2, #14
 80036aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 0201 	bic.w	r2, r2, #1
 80036ba:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d0:	f003 021f 	and.w	r2, r3, #31
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d8:	2101      	movs	r1, #1
 80036da:	fa01 f202 	lsl.w	r2, r1, r2
 80036de:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036e8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00c      	beq.n	800370c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003700:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800370a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003720:	2b00      	cmp	r3, #0
 8003722:	d003      	beq.n	800372c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	4798      	blx	r3
    }
  }
  return status;
 800372c:	7bfb      	ldrb	r3, [r7, #15]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003746:	e15a      	b.n	80039fe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	2101      	movs	r1, #1
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	fa01 f303 	lsl.w	r3, r1, r3
 8003754:	4013      	ands	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 814c 	beq.w	80039f8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f003 0303 	and.w	r3, r3, #3
 8003768:	2b01      	cmp	r3, #1
 800376a:	d005      	beq.n	8003778 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003774:	2b02      	cmp	r3, #2
 8003776:	d130      	bne.n	80037da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	2203      	movs	r2, #3
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4013      	ands	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4313      	orrs	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037ae:	2201      	movs	r2, #1
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43db      	mvns	r3, r3
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	4013      	ands	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	091b      	lsrs	r3, r3, #4
 80037c4:	f003 0201 	and.w	r2, r3, #1
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f003 0303 	and.w	r3, r3, #3
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	d017      	beq.n	8003816 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	2203      	movs	r2, #3
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d123      	bne.n	800386a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	08da      	lsrs	r2, r3, #3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3208      	adds	r2, #8
 800382a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800382e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	220f      	movs	r2, #15
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4013      	ands	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	691a      	ldr	r2, [r3, #16]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	08da      	lsrs	r2, r3, #3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3208      	adds	r2, #8
 8003864:	6939      	ldr	r1, [r7, #16]
 8003866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	2203      	movs	r2, #3
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	43db      	mvns	r3, r3
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f003 0203 	and.w	r2, r3, #3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	4313      	orrs	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80a6 	beq.w	80039f8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ac:	4b5b      	ldr	r3, [pc, #364]	@ (8003a1c <HAL_GPIO_Init+0x2e4>)
 80038ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b0:	4a5a      	ldr	r2, [pc, #360]	@ (8003a1c <HAL_GPIO_Init+0x2e4>)
 80038b2:	f043 0301 	orr.w	r3, r3, #1
 80038b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80038b8:	4b58      	ldr	r3, [pc, #352]	@ (8003a1c <HAL_GPIO_Init+0x2e4>)
 80038ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038c4:	4a56      	ldr	r2, [pc, #344]	@ (8003a20 <HAL_GPIO_Init+0x2e8>)
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	089b      	lsrs	r3, r3, #2
 80038ca:	3302      	adds	r3, #2
 80038cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f003 0303 	and.w	r3, r3, #3
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	220f      	movs	r2, #15
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4013      	ands	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038ee:	d01f      	beq.n	8003930 <HAL_GPIO_Init+0x1f8>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a4c      	ldr	r2, [pc, #304]	@ (8003a24 <HAL_GPIO_Init+0x2ec>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d019      	beq.n	800392c <HAL_GPIO_Init+0x1f4>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a4b      	ldr	r2, [pc, #300]	@ (8003a28 <HAL_GPIO_Init+0x2f0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d013      	beq.n	8003928 <HAL_GPIO_Init+0x1f0>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a4a      	ldr	r2, [pc, #296]	@ (8003a2c <HAL_GPIO_Init+0x2f4>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d00d      	beq.n	8003924 <HAL_GPIO_Init+0x1ec>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a49      	ldr	r2, [pc, #292]	@ (8003a30 <HAL_GPIO_Init+0x2f8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d007      	beq.n	8003920 <HAL_GPIO_Init+0x1e8>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a48      	ldr	r2, [pc, #288]	@ (8003a34 <HAL_GPIO_Init+0x2fc>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d101      	bne.n	800391c <HAL_GPIO_Init+0x1e4>
 8003918:	2305      	movs	r3, #5
 800391a:	e00a      	b.n	8003932 <HAL_GPIO_Init+0x1fa>
 800391c:	2306      	movs	r3, #6
 800391e:	e008      	b.n	8003932 <HAL_GPIO_Init+0x1fa>
 8003920:	2304      	movs	r3, #4
 8003922:	e006      	b.n	8003932 <HAL_GPIO_Init+0x1fa>
 8003924:	2303      	movs	r3, #3
 8003926:	e004      	b.n	8003932 <HAL_GPIO_Init+0x1fa>
 8003928:	2302      	movs	r3, #2
 800392a:	e002      	b.n	8003932 <HAL_GPIO_Init+0x1fa>
 800392c:	2301      	movs	r3, #1
 800392e:	e000      	b.n	8003932 <HAL_GPIO_Init+0x1fa>
 8003930:	2300      	movs	r3, #0
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	f002 0203 	and.w	r2, r2, #3
 8003938:	0092      	lsls	r2, r2, #2
 800393a:	4093      	lsls	r3, r2
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4313      	orrs	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003942:	4937      	ldr	r1, [pc, #220]	@ (8003a20 <HAL_GPIO_Init+0x2e8>)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	089b      	lsrs	r3, r3, #2
 8003948:	3302      	adds	r3, #2
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003950:	4b39      	ldr	r3, [pc, #228]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	43db      	mvns	r3, r3
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4013      	ands	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	4313      	orrs	r3, r2
 8003972:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003974:	4a30      	ldr	r2, [pc, #192]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800397a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	43db      	mvns	r3, r3
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4013      	ands	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800399e:	4a26      	ldr	r2, [pc, #152]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80039a4:	4b24      	ldr	r3, [pc, #144]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	43db      	mvns	r3, r3
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	4013      	ands	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d003      	beq.n	80039c8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80039ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	43db      	mvns	r3, r3
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	4013      	ands	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039f2:	4a11      	ldr	r2, [pc, #68]	@ (8003a38 <HAL_GPIO_Init+0x300>)
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	3301      	adds	r3, #1
 80039fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	fa22 f303 	lsr.w	r3, r2, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f47f ae9d 	bne.w	8003748 <HAL_GPIO_Init+0x10>
  }
}
 8003a0e:	bf00      	nop
 8003a10:	bf00      	nop
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	40010000 	.word	0x40010000
 8003a24:	48000400 	.word	0x48000400
 8003a28:	48000800 	.word	0x48000800
 8003a2c:	48000c00 	.word	0x48000c00
 8003a30:	48001000 	.word	0x48001000
 8003a34:	48001400 	.word	0x48001400
 8003a38:	40010400 	.word	0x40010400

08003a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	807b      	strh	r3, [r7, #2]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a4c:	787b      	ldrb	r3, [r7, #1]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a52:	887a      	ldrh	r2, [r7, #2]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a58:	e002      	b.n	8003a60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a5a:	887a      	ldrh	r2, [r7, #2]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a76:	4b08      	ldr	r3, [pc, #32]	@ (8003a98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a78:	695a      	ldr	r2, [r3, #20]
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d006      	beq.n	8003a90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a82:	4a05      	ldr	r2, [pc, #20]	@ (8003a98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a84:	88fb      	ldrh	r3, [r7, #6]
 8003a86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a88:	88fb      	ldrh	r3, [r7, #6]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 f806 	bl	8003a9c <HAL_GPIO_EXTI_Callback>
  }
}
 8003a90:	bf00      	nop
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40010400 	.word	0x40010400

08003a9c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003aa6:	bf00      	nop
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e08d      	b.n	8003be0 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d106      	bne.n	8003ade <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f7fe f833 	bl	8001b44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2224      	movs	r2, #36	@ 0x24
 8003ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 0201 	bic.w	r2, r2, #1
 8003af4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b02:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b12:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d107      	bne.n	8003b2c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b28:	609a      	str	r2, [r3, #8]
 8003b2a:	e006      	b.n	8003b3a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689a      	ldr	r2, [r3, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b38:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d108      	bne.n	8003b54 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b50:	605a      	str	r2, [r3, #4]
 8003b52:	e007      	b.n	8003b64 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b62:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b76:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b86:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69d9      	ldr	r1, [r3, #28]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1a      	ldr	r2, [r3, #32]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f042 0201 	orr.w	r2, r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3708      	adds	r7, #8
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	4608      	mov	r0, r1
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	817b      	strh	r3, [r7, #10]
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	813b      	strh	r3, [r7, #8]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b20      	cmp	r3, #32
 8003c0c:	f040 80f9 	bne.w	8003e02 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c10:	6a3b      	ldr	r3, [r7, #32]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <HAL_I2C_Mem_Write+0x34>
 8003c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d105      	bne.n	8003c28 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e0ed      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_I2C_Mem_Write+0x4e>
 8003c32:	2302      	movs	r3, #2
 8003c34:	e0e6      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c3e:	f7ff fb4b 	bl	80032d8 <HAL_GetTick>
 8003c42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	2319      	movs	r3, #25
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 fbc9 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e0d1      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2221      	movs	r2, #33	@ 0x21
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2240      	movs	r2, #64	@ 0x40
 8003c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6a3a      	ldr	r2, [r7, #32]
 8003c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c88:	88f8      	ldrh	r0, [r7, #6]
 8003c8a:	893a      	ldrh	r2, [r7, #8]
 8003c8c:	8979      	ldrh	r1, [r7, #10]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	9301      	str	r3, [sp, #4]
 8003c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c94:	9300      	str	r3, [sp, #0]
 8003c96:	4603      	mov	r3, r0
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 fad9 	bl	8004250 <I2C_RequestMemoryWrite>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d005      	beq.n	8003cb0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e0a9      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	2bff      	cmp	r3, #255	@ 0xff
 8003cb8:	d90e      	bls.n	8003cd8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	22ff      	movs	r2, #255	@ 0xff
 8003cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	8979      	ldrh	r1, [r7, #10]
 8003cc8:	2300      	movs	r3, #0
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fd4d 	bl	8004770 <I2C_TransferConfig>
 8003cd6:	e00f      	b.n	8003cf8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	8979      	ldrh	r1, [r7, #10]
 8003cea:	2300      	movs	r3, #0
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 fd3c 	bl	8004770 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 fbcc 	bl	800449a <I2C_WaitOnTXISFlagUntilTimeout>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e07b      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d10:	781a      	ldrb	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d34:	3b01      	subs	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d034      	beq.n	8003db0 <HAL_I2C_Mem_Write+0x1c8>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d130      	bne.n	8003db0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d54:	2200      	movs	r2, #0
 8003d56:	2180      	movs	r1, #128	@ 0x80
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 fb45 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e04d      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2bff      	cmp	r3, #255	@ 0xff
 8003d70:	d90e      	bls.n	8003d90 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	22ff      	movs	r2, #255	@ 0xff
 8003d76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	8979      	ldrh	r1, [r7, #10]
 8003d80:	2300      	movs	r3, #0
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 fcf1 	bl	8004770 <I2C_TransferConfig>
 8003d8e:	e00f      	b.n	8003db0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	8979      	ldrh	r1, [r7, #10]
 8003da2:	2300      	movs	r3, #0
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 fce0 	bl	8004770 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d19e      	bne.n	8003cf8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 fbb2 	bl	8004528 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e01a      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6859      	ldr	r1, [r3, #4]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_I2C_Mem_Write+0x224>)
 8003de2:	400b      	ands	r3, r1
 8003de4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2220      	movs	r2, #32
 8003dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	e000      	b.n	8003e04 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e02:	2302      	movs	r3, #2
  }
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3718      	adds	r7, #24
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	fe00e800 	.word	0xfe00e800

08003e10 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af02      	add	r7, sp, #8
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	4608      	mov	r0, r1
 8003e1a:	4611      	mov	r1, r2
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	4603      	mov	r3, r0
 8003e20:	817b      	strh	r3, [r7, #10]
 8003e22:	460b      	mov	r3, r1
 8003e24:	813b      	strh	r3, [r7, #8]
 8003e26:	4613      	mov	r3, r2
 8003e28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	f040 80fd 	bne.w	8004032 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_I2C_Mem_Read+0x34>
 8003e3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d105      	bne.n	8003e50 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e4a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0f1      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d101      	bne.n	8003e5e <HAL_I2C_Mem_Read+0x4e>
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	e0ea      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e66:	f7ff fa37 	bl	80032d8 <HAL_GetTick>
 8003e6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	2319      	movs	r3, #25
 8003e72:	2201      	movs	r2, #1
 8003e74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 fab5 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0d5      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2222      	movs	r2, #34	@ 0x22
 8003e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2240      	movs	r2, #64	@ 0x40
 8003e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a3a      	ldr	r2, [r7, #32]
 8003ea2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ea8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003eb0:	88f8      	ldrh	r0, [r7, #6]
 8003eb2:	893a      	ldrh	r2, [r7, #8]
 8003eb4:	8979      	ldrh	r1, [r7, #10]
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	9301      	str	r3, [sp, #4]
 8003eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 fa19 	bl	80042f8 <I2C_RequestMemoryRead>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d005      	beq.n	8003ed8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e0ad      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	2bff      	cmp	r3, #255	@ 0xff
 8003ee0:	d90e      	bls.n	8003f00 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	22ff      	movs	r2, #255	@ 0xff
 8003ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	8979      	ldrh	r1, [r7, #10]
 8003ef0:	4b52      	ldr	r3, [pc, #328]	@ (800403c <HAL_I2C_Mem_Read+0x22c>)
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f000 fc39 	bl	8004770 <I2C_TransferConfig>
 8003efe:	e00f      	b.n	8003f20 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	8979      	ldrh	r1, [r7, #10]
 8003f12:	4b4a      	ldr	r3, [pc, #296]	@ (800403c <HAL_I2C_Mem_Read+0x22c>)
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 fc28 	bl	8004770 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f26:	2200      	movs	r2, #0
 8003f28:	2104      	movs	r1, #4
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fa5c 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e07c      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	b2d2      	uxtb	r2, r2
 8003f46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f56:	3b01      	subs	r3, #1
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	3b01      	subs	r3, #1
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d034      	beq.n	8003fe0 <HAL_I2C_Mem_Read+0x1d0>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d130      	bne.n	8003fe0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f84:	2200      	movs	r2, #0
 8003f86:	2180      	movs	r1, #128	@ 0x80
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f000 fa2d 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e04d      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	2bff      	cmp	r3, #255	@ 0xff
 8003fa0:	d90e      	bls.n	8003fc0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	22ff      	movs	r2, #255	@ 0xff
 8003fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	8979      	ldrh	r1, [r7, #10]
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 fbd9 	bl	8004770 <I2C_TransferConfig>
 8003fbe:	e00f      	b.n	8003fe0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	8979      	ldrh	r1, [r7, #10]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 fbc8 	bl	8004770 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d19a      	bne.n	8003f20 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f000 fa9a 	bl	8004528 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e01a      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2220      	movs	r2, #32
 8004004:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6859      	ldr	r1, [r3, #4]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	4b0b      	ldr	r3, [pc, #44]	@ (8004040 <HAL_I2C_Mem_Read+0x230>)
 8004012:	400b      	ands	r3, r1
 8004014:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2220      	movs	r2, #32
 800401a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800402e:	2300      	movs	r3, #0
 8004030:	e000      	b.n	8004034 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004032:	2302      	movs	r3, #2
  }
}
 8004034:	4618      	mov	r0, r3
 8004036:	3718      	adds	r7, #24
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	80002400 	.word	0x80002400
 8004040:	fe00e800 	.word	0xfe00e800

08004044 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08a      	sub	sp, #40	@ 0x28
 8004048:	af02      	add	r7, sp, #8
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	607a      	str	r2, [r7, #4]
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	460b      	mov	r3, r1
 8004052:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004054:	2300      	movs	r3, #0
 8004056:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b20      	cmp	r3, #32
 8004062:	f040 80d6 	bne.w	8004212 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004074:	d101      	bne.n	800407a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004076:	2302      	movs	r3, #2
 8004078:	e0cc      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004080:	2b01      	cmp	r3, #1
 8004082:	d101      	bne.n	8004088 <HAL_I2C_IsDeviceReady+0x44>
 8004084:	2302      	movs	r3, #2
 8004086:	e0c5      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2224      	movs	r2, #36	@ 0x24
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d107      	bne.n	80040b6 <HAL_I2C_IsDeviceReady+0x72>
 80040a6:	897b      	ldrh	r3, [r7, #10]
 80040a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040b4:	e006      	b.n	80040c4 <HAL_I2C_IsDeviceReady+0x80>
 80040b6:	897b      	ldrh	r3, [r7, #10]
 80040b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040c0:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	6812      	ldr	r2, [r2, #0]
 80040c8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80040ca:	f7ff f905 	bl	80032d8 <HAL_GetTick>
 80040ce:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b20      	cmp	r3, #32
 80040dc:	bf0c      	ite	eq
 80040de:	2301      	moveq	r3, #1
 80040e0:	2300      	movne	r3, #0
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	f003 0310 	and.w	r3, r3, #16
 80040f0:	2b10      	cmp	r3, #16
 80040f2:	bf0c      	ite	eq
 80040f4:	2301      	moveq	r3, #1
 80040f6:	2300      	movne	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80040fc:	e034      	b.n	8004168 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004104:	d01a      	beq.n	800413c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004106:	f7ff f8e7 	bl	80032d8 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d302      	bcc.n	800411c <HAL_I2C_IsDeviceReady+0xd8>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10f      	bne.n	800413c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004128:	f043 0220 	orr.w	r2, r3, #32
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e06b      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b20      	cmp	r3, #32
 8004148:	bf0c      	ite	eq
 800414a:	2301      	moveq	r3, #1
 800414c:	2300      	movne	r3, #0
 800414e:	b2db      	uxtb	r3, r3
 8004150:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	2b10      	cmp	r3, #16
 800415e:	bf0c      	ite	eq
 8004160:	2301      	moveq	r3, #1
 8004162:	2300      	movne	r3, #0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004168:	7ffb      	ldrb	r3, [r7, #31]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d102      	bne.n	8004174 <HAL_I2C_IsDeviceReady+0x130>
 800416e:	7fbb      	ldrb	r3, [r7, #30]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0c4      	beq.n	80040fe <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	2b10      	cmp	r3, #16
 8004180:	d01a      	beq.n	80041b8 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2200      	movs	r2, #0
 800418a:	2120      	movs	r1, #32
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 f92b 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e03b      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2220      	movs	r2, #32
 80041a2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	e02d      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	2200      	movs	r2, #0
 80041c0:	2120      	movs	r1, #32
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 f910 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e020      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2210      	movs	r2, #16
 80041d8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2220      	movs	r2, #32
 80041e0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	3301      	adds	r3, #1
 80041e6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	f63f af56 	bhi.w	800409e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2220      	movs	r2, #32
 80041f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fe:	f043 0220 	orr.w	r2, r3, #32
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8004212:	2302      	movs	r3, #2
  }
}
 8004214:	4618      	mov	r0, r3
 8004216:	3720      	adds	r7, #32
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004240:	68ba      	ldr	r2, [r7, #8]
 8004242:	68f9      	ldr	r1, [r7, #12]
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	4798      	blx	r3
  }
}
 8004248:	bf00      	nop
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af02      	add	r7, sp, #8
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	4608      	mov	r0, r1
 800425a:	4611      	mov	r1, r2
 800425c:	461a      	mov	r2, r3
 800425e:	4603      	mov	r3, r0
 8004260:	817b      	strh	r3, [r7, #10]
 8004262:	460b      	mov	r3, r1
 8004264:	813b      	strh	r3, [r7, #8]
 8004266:	4613      	mov	r3, r2
 8004268:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800426a:	88fb      	ldrh	r3, [r7, #6]
 800426c:	b2da      	uxtb	r2, r3
 800426e:	8979      	ldrh	r1, [r7, #10]
 8004270:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <I2C_RequestMemoryWrite+0xa4>)
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 fa79 	bl	8004770 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427e:	69fa      	ldr	r2, [r7, #28]
 8004280:	69b9      	ldr	r1, [r7, #24]
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 f909 	bl	800449a <I2C_WaitOnTXISFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e02c      	b.n	80042ec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004292:	88fb      	ldrh	r3, [r7, #6]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d105      	bne.n	80042a4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004298:	893b      	ldrh	r3, [r7, #8]
 800429a:	b2da      	uxtb	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80042a2:	e015      	b.n	80042d0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80042a4:	893b      	ldrh	r3, [r7, #8]
 80042a6:	0a1b      	lsrs	r3, r3, #8
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042b2:	69fa      	ldr	r2, [r7, #28]
 80042b4:	69b9      	ldr	r1, [r7, #24]
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 f8ef 	bl	800449a <I2C_WaitOnTXISFlagUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e012      	b.n	80042ec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042c6:	893b      	ldrh	r3, [r7, #8]
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	2200      	movs	r2, #0
 80042d8:	2180      	movs	r1, #128	@ 0x80
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 f884 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e000      	b.n	80042ec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	80002000 	.word	0x80002000

080042f8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af02      	add	r7, sp, #8
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	4608      	mov	r0, r1
 8004302:	4611      	mov	r1, r2
 8004304:	461a      	mov	r2, r3
 8004306:	4603      	mov	r3, r0
 8004308:	817b      	strh	r3, [r7, #10]
 800430a:	460b      	mov	r3, r1
 800430c:	813b      	strh	r3, [r7, #8]
 800430e:	4613      	mov	r3, r2
 8004310:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	b2da      	uxtb	r2, r3
 8004316:	8979      	ldrh	r1, [r7, #10]
 8004318:	4b20      	ldr	r3, [pc, #128]	@ (800439c <I2C_RequestMemoryRead+0xa4>)
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	2300      	movs	r3, #0
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fa26 	bl	8004770 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004324:	69fa      	ldr	r2, [r7, #28]
 8004326:	69b9      	ldr	r1, [r7, #24]
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f000 f8b6 	bl	800449a <I2C_WaitOnTXISFlagUntilTimeout>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e02c      	b.n	8004392 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004338:	88fb      	ldrh	r3, [r7, #6]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d105      	bne.n	800434a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800433e:	893b      	ldrh	r3, [r7, #8]
 8004340:	b2da      	uxtb	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	629a      	str	r2, [r3, #40]	@ 0x28
 8004348:	e015      	b.n	8004376 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800434a:	893b      	ldrh	r3, [r7, #8]
 800434c:	0a1b      	lsrs	r3, r3, #8
 800434e:	b29b      	uxth	r3, r3
 8004350:	b2da      	uxtb	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004358:	69fa      	ldr	r2, [r7, #28]
 800435a:	69b9      	ldr	r1, [r7, #24]
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f89c 	bl	800449a <I2C_WaitOnTXISFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e012      	b.n	8004392 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800436c:	893b      	ldrh	r3, [r7, #8]
 800436e:	b2da      	uxtb	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	2200      	movs	r2, #0
 800437e:	2140      	movs	r1, #64	@ 0x40
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 f831 	bl	80043e8 <I2C_WaitOnFlagUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e000      	b.n	8004392 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	80002000 	.word	0x80002000

080043a0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d103      	bne.n	80043be <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2200      	movs	r2, #0
 80043bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d007      	beq.n	80043dc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	699a      	ldr	r2, [r3, #24]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0201 	orr.w	r2, r2, #1
 80043da:	619a      	str	r2, [r3, #24]
  }
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	603b      	str	r3, [r7, #0]
 80043f4:	4613      	mov	r3, r2
 80043f6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043f8:	e03b      	b.n	8004472 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	6839      	ldr	r1, [r7, #0]
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f8d6 	bl	80045b0 <I2C_IsErrorOccurred>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e041      	b.n	8004492 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004414:	d02d      	beq.n	8004472 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004416:	f7fe ff5f 	bl	80032d8 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d302      	bcc.n	800442c <I2C_WaitOnFlagUntilTimeout+0x44>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d122      	bne.n	8004472 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	699a      	ldr	r2, [r3, #24]
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	4013      	ands	r3, r2
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	429a      	cmp	r2, r3
 800443a:	bf0c      	ite	eq
 800443c:	2301      	moveq	r3, #1
 800443e:	2300      	movne	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	461a      	mov	r2, r3
 8004444:	79fb      	ldrb	r3, [r7, #7]
 8004446:	429a      	cmp	r2, r3
 8004448:	d113      	bne.n	8004472 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800444e:	f043 0220 	orr.w	r2, r3, #32
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e00f      	b.n	8004492 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	699a      	ldr	r2, [r3, #24]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	4013      	ands	r3, r2
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	429a      	cmp	r2, r3
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	79fb      	ldrb	r3, [r7, #7]
 800448c:	429a      	cmp	r2, r3
 800448e:	d0b4      	beq.n	80043fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b084      	sub	sp, #16
 800449e:	af00      	add	r7, sp, #0
 80044a0:	60f8      	str	r0, [r7, #12]
 80044a2:	60b9      	str	r1, [r7, #8]
 80044a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044a6:	e033      	b.n	8004510 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	68b9      	ldr	r1, [r7, #8]
 80044ac:	68f8      	ldr	r0, [r7, #12]
 80044ae:	f000 f87f 	bl	80045b0 <I2C_IsErrorOccurred>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d001      	beq.n	80044bc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e031      	b.n	8004520 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c2:	d025      	beq.n	8004510 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c4:	f7fe ff08 	bl	80032d8 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d302      	bcc.n	80044da <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d11a      	bne.n	8004510 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d013      	beq.n	8004510 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ec:	f043 0220 	orr.w	r2, r3, #32
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e007      	b.n	8004520 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b02      	cmp	r3, #2
 800451c:	d1c4      	bne.n	80044a8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004534:	e02f      	b.n	8004596 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	68b9      	ldr	r1, [r7, #8]
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 f838 	bl	80045b0 <I2C_IsErrorOccurred>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e02d      	b.n	80045a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454a:	f7fe fec5 	bl	80032d8 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	429a      	cmp	r2, r3
 8004558:	d302      	bcc.n	8004560 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d11a      	bne.n	8004596 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	2b20      	cmp	r3, #32
 800456c:	d013      	beq.n	8004596 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004572:	f043 0220 	orr.w	r2, r3, #32
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2220      	movs	r2, #32
 800457e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e007      	b.n	80045a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	f003 0320 	and.w	r3, r3, #32
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	d1c8      	bne.n	8004536 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b08a      	sub	sp, #40	@ 0x28
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80045ca:	2300      	movs	r3, #0
 80045cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	f003 0310 	and.w	r3, r3, #16
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d068      	beq.n	80046ae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2210      	movs	r2, #16
 80045e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045e4:	e049      	b.n	800467a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ec:	d045      	beq.n	800467a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045ee:	f7fe fe73 	bl	80032d8 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d302      	bcc.n	8004604 <I2C_IsErrorOccurred+0x54>
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d13a      	bne.n	800467a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800460e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004616:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004622:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004626:	d121      	bne.n	800466c <I2C_IsErrorOccurred+0xbc>
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800462e:	d01d      	beq.n	800466c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004630:	7cfb      	ldrb	r3, [r7, #19]
 8004632:	2b20      	cmp	r3, #32
 8004634:	d01a      	beq.n	800466c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004644:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004646:	f7fe fe47 	bl	80032d8 <HAL_GetTick>
 800464a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800464c:	e00e      	b.n	800466c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800464e:	f7fe fe43 	bl	80032d8 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b19      	cmp	r3, #25
 800465a:	d907      	bls.n	800466c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	f043 0320 	orr.w	r3, r3, #32
 8004662:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800466a:	e006      	b.n	800467a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	f003 0320 	and.w	r3, r3, #32
 8004676:	2b20      	cmp	r3, #32
 8004678:	d1e9      	bne.n	800464e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b20      	cmp	r3, #32
 8004686:	d003      	beq.n	8004690 <I2C_IsErrorOccurred+0xe0>
 8004688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0aa      	beq.n	80045e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004690:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004694:	2b00      	cmp	r3, #0
 8004696:	d103      	bne.n	80046a0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2220      	movs	r2, #32
 800469e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046a0:	6a3b      	ldr	r3, [r7, #32]
 80046a2:	f043 0304 	orr.w	r3, r3, #4
 80046a6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00b      	beq.n	80046d8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	f043 0301 	orr.w	r3, r3, #1
 80046c6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00b      	beq.n	80046fa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	f043 0308 	orr.w	r3, r3, #8
 80046e8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00b      	beq.n	800471c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004704:	6a3b      	ldr	r3, [r7, #32]
 8004706:	f043 0302 	orr.w	r3, r3, #2
 800470a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004714:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800471c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01c      	beq.n	800475e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f7ff fe3b 	bl	80043a0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6859      	ldr	r1, [r3, #4]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	4b0d      	ldr	r3, [pc, #52]	@ (800476c <I2C_IsErrorOccurred+0x1bc>)
 8004736:	400b      	ands	r3, r1
 8004738:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	431a      	orrs	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2220      	movs	r2, #32
 800474a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800475e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004762:	4618      	mov	r0, r3
 8004764:	3728      	adds	r7, #40	@ 0x28
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	fe00e800 	.word	0xfe00e800

08004770 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004770:	b480      	push	{r7}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	607b      	str	r3, [r7, #4]
 800477a:	460b      	mov	r3, r1
 800477c:	817b      	strh	r3, [r7, #10]
 800477e:	4613      	mov	r3, r2
 8004780:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004782:	897b      	ldrh	r3, [r7, #10]
 8004784:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004788:	7a7b      	ldrb	r3, [r7, #9]
 800478a:	041b      	lsls	r3, r3, #16
 800478c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004790:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004796:	6a3b      	ldr	r3, [r7, #32]
 8004798:	4313      	orrs	r3, r2
 800479a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800479e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685a      	ldr	r2, [r3, #4]
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	0d5b      	lsrs	r3, r3, #21
 80047aa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80047ae:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <I2C_TransferConfig+0x60>)
 80047b0:	430b      	orrs	r3, r1
 80047b2:	43db      	mvns	r3, r3
 80047b4:	ea02 0103 	and.w	r1, r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	430a      	orrs	r2, r1
 80047c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80047c2:	bf00      	nop
 80047c4:	371c      	adds	r7, #28
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	03ff63ff 	.word	0x03ff63ff

080047d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	d138      	bne.n	800485c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d101      	bne.n	80047f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047f4:	2302      	movs	r3, #2
 80047f6:	e032      	b.n	800485e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2224      	movs	r2, #36	@ 0x24
 8004804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0201 	bic.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004826:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6819      	ldr	r1, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f042 0201 	orr.w	r2, r2, #1
 8004846:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	e000      	b.n	800485e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800486a:	b480      	push	{r7}
 800486c:	b085      	sub	sp, #20
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
 8004872:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b20      	cmp	r3, #32
 800487e:	d139      	bne.n	80048f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004886:	2b01      	cmp	r3, #1
 8004888:	d101      	bne.n	800488e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800488a:	2302      	movs	r3, #2
 800488c:	e033      	b.n	80048f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2224      	movs	r2, #36	@ 0x24
 800489a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 0201 	bic.w	r2, r2, #1
 80048ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	021b      	lsls	r3, r3, #8
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0201 	orr.w	r2, r2, #1
 80048de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2220      	movs	r2, #32
 80048e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	e000      	b.n	80048f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048f4:	2302      	movs	r3, #2
  }
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d141      	bne.n	8004996 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004912:	4b4b      	ldr	r3, [pc, #300]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800491a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800491e:	d131      	bne.n	8004984 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004920:	4b47      	ldr	r3, [pc, #284]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004926:	4a46      	ldr	r2, [pc, #280]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800492c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004930:	4b43      	ldr	r3, [pc, #268]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004938:	4a41      	ldr	r2, [pc, #260]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800493a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800493e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004940:	4b40      	ldr	r3, [pc, #256]	@ (8004a44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2232      	movs	r2, #50	@ 0x32
 8004946:	fb02 f303 	mul.w	r3, r2, r3
 800494a:	4a3f      	ldr	r2, [pc, #252]	@ (8004a48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800494c:	fba2 2303 	umull	r2, r3, r2, r3
 8004950:	0c9b      	lsrs	r3, r3, #18
 8004952:	3301      	adds	r3, #1
 8004954:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004956:	e002      	b.n	800495e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	3b01      	subs	r3, #1
 800495c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800495e:	4b38      	ldr	r3, [pc, #224]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800496a:	d102      	bne.n	8004972 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f2      	bne.n	8004958 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004972:	4b33      	ldr	r3, [pc, #204]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800497a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800497e:	d158      	bne.n	8004a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e057      	b.n	8004a34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004984:	4b2e      	ldr	r3, [pc, #184]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800498a:	4a2d      	ldr	r2, [pc, #180]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800498c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004990:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004994:	e04d      	b.n	8004a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800499c:	d141      	bne.n	8004a22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800499e:	4b28      	ldr	r3, [pc, #160]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049aa:	d131      	bne.n	8004a10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80049ac:	4b24      	ldr	r3, [pc, #144]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049b2:	4a23      	ldr	r2, [pc, #140]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049bc:	4b20      	ldr	r3, [pc, #128]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049c4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004a44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2232      	movs	r2, #50	@ 0x32
 80049d2:	fb02 f303 	mul.w	r3, r2, r3
 80049d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80049d8:	fba2 2303 	umull	r2, r3, r2, r3
 80049dc:	0c9b      	lsrs	r3, r3, #18
 80049de:	3301      	adds	r3, #1
 80049e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049e2:	e002      	b.n	80049ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	3b01      	subs	r3, #1
 80049e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049ea:	4b15      	ldr	r3, [pc, #84]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049f6:	d102      	bne.n	80049fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f2      	bne.n	80049e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049fe:	4b10      	ldr	r3, [pc, #64]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a0a:	d112      	bne.n	8004a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e011      	b.n	8004a34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a10:	4b0b      	ldr	r3, [pc, #44]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a16:	4a0a      	ldr	r2, [pc, #40]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004a20:	e007      	b.n	8004a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a22:	4b07      	ldr	r3, [pc, #28]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a2a:	4a05      	ldr	r2, [pc, #20]	@ (8004a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a30:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3714      	adds	r7, #20
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	40007000 	.word	0x40007000
 8004a44:	20000004 	.word	0x20000004
 8004a48:	431bde83 	.word	0x431bde83

08004a4c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004a50:	4b05      	ldr	r3, [pc, #20]	@ (8004a68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	4a04      	ldr	r2, [pc, #16]	@ (8004a68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004a56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a5a:	6093      	str	r3, [r2, #8]
}
 8004a5c:	bf00      	nop
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	40007000 	.word	0x40007000

08004a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b088      	sub	sp, #32
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e2fe      	b.n	800507c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d075      	beq.n	8004b76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a8a:	4b97      	ldr	r3, [pc, #604]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a94:	4b94      	ldr	r3, [pc, #592]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 0303 	and.w	r3, r3, #3
 8004a9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b0c      	cmp	r3, #12
 8004aa2:	d102      	bne.n	8004aaa <HAL_RCC_OscConfig+0x3e>
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	2b03      	cmp	r3, #3
 8004aa8:	d002      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x44>
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d10b      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab0:	4b8d      	ldr	r3, [pc, #564]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d05b      	beq.n	8004b74 <HAL_RCC_OscConfig+0x108>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d157      	bne.n	8004b74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e2d9      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad0:	d106      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x74>
 8004ad2:	4b85      	ldr	r3, [pc, #532]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a84      	ldr	r2, [pc, #528]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	e01d      	b.n	8004b1c <HAL_RCC_OscConfig+0xb0>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ae8:	d10c      	bne.n	8004b04 <HAL_RCC_OscConfig+0x98>
 8004aea:	4b7f      	ldr	r3, [pc, #508]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a7e      	ldr	r2, [pc, #504]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004af0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	4b7c      	ldr	r3, [pc, #496]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a7b      	ldr	r2, [pc, #492]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e00b      	b.n	8004b1c <HAL_RCC_OscConfig+0xb0>
 8004b04:	4b78      	ldr	r3, [pc, #480]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a77      	ldr	r2, [pc, #476]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b0e:	6013      	str	r3, [r2, #0]
 8004b10:	4b75      	ldr	r3, [pc, #468]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a74      	ldr	r2, [pc, #464]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d013      	beq.n	8004b4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b24:	f7fe fbd8 	bl	80032d8 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b2c:	f7fe fbd4 	bl	80032d8 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	@ 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e29e      	b.n	800507c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b3e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCC_OscConfig+0xc0>
 8004b4a:	e014      	b.n	8004b76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4c:	f7fe fbc4 	bl	80032d8 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b54:	f7fe fbc0 	bl	80032d8 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b64      	cmp	r3, #100	@ 0x64
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e28a      	b.n	800507c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b66:	4b60      	ldr	r3, [pc, #384]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1f0      	bne.n	8004b54 <HAL_RCC_OscConfig+0xe8>
 8004b72:	e000      	b.n	8004b76 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d075      	beq.n	8004c6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b82:	4b59      	ldr	r3, [pc, #356]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b8c:	4b56      	ldr	r3, [pc, #344]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	f003 0303 	and.w	r3, r3, #3
 8004b94:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b0c      	cmp	r3, #12
 8004b9a:	d102      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x136>
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d002      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x13c>
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d11f      	bne.n	8004be8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x154>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e25d      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc0:	4b49      	ldr	r3, [pc, #292]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	061b      	lsls	r3, r3, #24
 8004bce:	4946      	ldr	r1, [pc, #280]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004bd4:	4b45      	ldr	r3, [pc, #276]	@ (8004cec <HAL_RCC_OscConfig+0x280>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fe fb31 	bl	8003240 <HAL_InitTick>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d043      	beq.n	8004c6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e249      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d023      	beq.n	8004c38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bf0:	4b3d      	ldr	r3, [pc, #244]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a3c      	ldr	r2, [pc, #240]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfc:	f7fe fb6c 	bl	80032d8 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c04:	f7fe fb68 	bl	80032d8 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e232      	b.n	800507c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c16:	4b34      	ldr	r3, [pc, #208]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c22:	4b31      	ldr	r3, [pc, #196]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	061b      	lsls	r3, r3, #24
 8004c30:	492d      	ldr	r1, [pc, #180]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	604b      	str	r3, [r1, #4]
 8004c36:	e01a      	b.n	8004c6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c44:	f7fe fb48 	bl	80032d8 <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c4c:	f7fe fb44 	bl	80032d8 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e20e      	b.n	800507c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c5e:	4b22      	ldr	r3, [pc, #136]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCC_OscConfig+0x1e0>
 8004c6a:	e000      	b.n	8004c6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d041      	beq.n	8004cfe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d01c      	beq.n	8004cbc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c82:	4b19      	ldr	r3, [pc, #100]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c88:	4a17      	ldr	r2, [pc, #92]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004c8a:	f043 0301 	orr.w	r3, r3, #1
 8004c8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c92:	f7fe fb21 	bl	80032d8 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c98:	e008      	b.n	8004cac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c9a:	f7fe fb1d 	bl	80032d8 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d901      	bls.n	8004cac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e1e7      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cac:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004cae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d0ef      	beq.n	8004c9a <HAL_RCC_OscConfig+0x22e>
 8004cba:	e020      	b.n	8004cfe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cc2:	4a09      	ldr	r2, [pc, #36]	@ (8004ce8 <HAL_RCC_OscConfig+0x27c>)
 8004cc4:	f023 0301 	bic.w	r3, r3, #1
 8004cc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ccc:	f7fe fb04 	bl	80032d8 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cd2:	e00d      	b.n	8004cf0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cd4:	f7fe fb00 	bl	80032d8 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d906      	bls.n	8004cf0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e1ca      	b.n	800507c <HAL_RCC_OscConfig+0x610>
 8004ce6:	bf00      	nop
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cf0:	4b8c      	ldr	r3, [pc, #560]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1ea      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0304 	and.w	r3, r3, #4
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f000 80a6 	beq.w	8004e58 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d10:	4b84      	ldr	r3, [pc, #528]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_RCC_OscConfig+0x2b4>
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e000      	b.n	8004d22 <HAL_RCC_OscConfig+0x2b6>
 8004d20:	2300      	movs	r3, #0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00d      	beq.n	8004d42 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d26:	4b7f      	ldr	r3, [pc, #508]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2a:	4a7e      	ldr	r2, [pc, #504]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004d2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d30:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d32:	4b7c      	ldr	r3, [pc, #496]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d42:	4b79      	ldr	r3, [pc, #484]	@ (8004f28 <HAL_RCC_OscConfig+0x4bc>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d118      	bne.n	8004d80 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d4e:	4b76      	ldr	r3, [pc, #472]	@ (8004f28 <HAL_RCC_OscConfig+0x4bc>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a75      	ldr	r2, [pc, #468]	@ (8004f28 <HAL_RCC_OscConfig+0x4bc>)
 8004d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d5a:	f7fe fabd 	bl	80032d8 <HAL_GetTick>
 8004d5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d60:	e008      	b.n	8004d74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d62:	f7fe fab9 	bl	80032d8 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d901      	bls.n	8004d74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e183      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d74:	4b6c      	ldr	r3, [pc, #432]	@ (8004f28 <HAL_RCC_OscConfig+0x4bc>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d0f0      	beq.n	8004d62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d108      	bne.n	8004d9a <HAL_RCC_OscConfig+0x32e>
 8004d88:	4b66      	ldr	r3, [pc, #408]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8e:	4a65      	ldr	r2, [pc, #404]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d98:	e024      	b.n	8004de4 <HAL_RCC_OscConfig+0x378>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	2b05      	cmp	r3, #5
 8004da0:	d110      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x358>
 8004da2:	4b60      	ldr	r3, [pc, #384]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004da8:	4a5e      	ldr	r2, [pc, #376]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004daa:	f043 0304 	orr.w	r3, r3, #4
 8004dae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004db2:	4b5c      	ldr	r3, [pc, #368]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db8:	4a5a      	ldr	r2, [pc, #360]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dc2:	e00f      	b.n	8004de4 <HAL_RCC_OscConfig+0x378>
 8004dc4:	4b57      	ldr	r3, [pc, #348]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dca:	4a56      	ldr	r2, [pc, #344]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004dcc:	f023 0301 	bic.w	r3, r3, #1
 8004dd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dd4:	4b53      	ldr	r3, [pc, #332]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dda:	4a52      	ldr	r2, [pc, #328]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004ddc:	f023 0304 	bic.w	r3, r3, #4
 8004de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d016      	beq.n	8004e1a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dec:	f7fe fa74 	bl	80032d8 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004df2:	e00a      	b.n	8004e0a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004df4:	f7fe fa70 	bl	80032d8 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e138      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e0a:	4b46      	ldr	r3, [pc, #280]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d0ed      	beq.n	8004df4 <HAL_RCC_OscConfig+0x388>
 8004e18:	e015      	b.n	8004e46 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e1a:	f7fe fa5d 	bl	80032d8 <HAL_GetTick>
 8004e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e20:	e00a      	b.n	8004e38 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e22:	f7fe fa59 	bl	80032d8 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e121      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e38:	4b3a      	ldr	r3, [pc, #232]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1ed      	bne.n	8004e22 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e46:	7ffb      	ldrb	r3, [r7, #31]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d105      	bne.n	8004e58 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e4c:	4b35      	ldr	r3, [pc, #212]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e50:	4a34      	ldr	r2, [pc, #208]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e56:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d03c      	beq.n	8004ede <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01c      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e72:	4a2c      	ldr	r2, [pc, #176]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e74:	f043 0301 	orr.w	r3, r3, #1
 8004e78:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e7c:	f7fe fa2c 	bl	80032d8 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e84:	f7fe fa28 	bl	80032d8 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e0f2      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e96:	4b23      	ldr	r3, [pc, #140]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004e98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0ef      	beq.n	8004e84 <HAL_RCC_OscConfig+0x418>
 8004ea4:	e01b      	b.n	8004ede <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004ea8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004eac:	4a1d      	ldr	r2, [pc, #116]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004eae:	f023 0301 	bic.w	r3, r3, #1
 8004eb2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb6:	f7fe fa0f 	bl	80032d8 <HAL_GetTick>
 8004eba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ebe:	f7fe fa0b 	bl	80032d8 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e0d5      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ed0:	4b14      	ldr	r3, [pc, #80]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004ed2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1ef      	bne.n	8004ebe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 80c9 	beq.w	800507a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 030c 	and.w	r3, r3, #12
 8004ef0:	2b0c      	cmp	r3, #12
 8004ef2:	f000 8083 	beq.w	8004ffc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	69db      	ldr	r3, [r3, #28]
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d15e      	bne.n	8004fbc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004efe:	4b09      	ldr	r3, [pc, #36]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a08      	ldr	r2, [pc, #32]	@ (8004f24 <HAL_RCC_OscConfig+0x4b8>)
 8004f04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f0a:	f7fe f9e5 	bl	80032d8 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f10:	e00c      	b.n	8004f2c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f12:	f7fe f9e1 	bl	80032d8 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d905      	bls.n	8004f2c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e0ab      	b.n	800507c <HAL_RCC_OscConfig+0x610>
 8004f24:	40021000 	.word	0x40021000
 8004f28:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f2c:	4b55      	ldr	r3, [pc, #340]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1ec      	bne.n	8004f12 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f38:	4b52      	ldr	r3, [pc, #328]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f3a:	68da      	ldr	r2, [r3, #12]
 8004f3c:	4b52      	ldr	r3, [pc, #328]	@ (8005088 <HAL_RCC_OscConfig+0x61c>)
 8004f3e:	4013      	ands	r3, r2
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6a11      	ldr	r1, [r2, #32]
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f48:	3a01      	subs	r2, #1
 8004f4a:	0112      	lsls	r2, r2, #4
 8004f4c:	4311      	orrs	r1, r2
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004f52:	0212      	lsls	r2, r2, #8
 8004f54:	4311      	orrs	r1, r2
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004f5a:	0852      	lsrs	r2, r2, #1
 8004f5c:	3a01      	subs	r2, #1
 8004f5e:	0552      	lsls	r2, r2, #21
 8004f60:	4311      	orrs	r1, r2
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004f66:	0852      	lsrs	r2, r2, #1
 8004f68:	3a01      	subs	r2, #1
 8004f6a:	0652      	lsls	r2, r2, #25
 8004f6c:	4311      	orrs	r1, r2
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004f72:	06d2      	lsls	r2, r2, #27
 8004f74:	430a      	orrs	r2, r1
 8004f76:	4943      	ldr	r1, [pc, #268]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f7c:	4b41      	ldr	r3, [pc, #260]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a40      	ldr	r2, [pc, #256]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f86:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f88:	4b3e      	ldr	r3, [pc, #248]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	4a3d      	ldr	r2, [pc, #244]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f92:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f94:	f7fe f9a0 	bl	80032d8 <HAL_GetTick>
 8004f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f9a:	e008      	b.n	8004fae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f9c:	f7fe f99c 	bl	80032d8 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e066      	b.n	800507c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fae:	4b35      	ldr	r3, [pc, #212]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d0f0      	beq.n	8004f9c <HAL_RCC_OscConfig+0x530>
 8004fba:	e05e      	b.n	800507a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fbc:	4b31      	ldr	r3, [pc, #196]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a30      	ldr	r2, [pc, #192]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc8:	f7fe f986 	bl	80032d8 <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd0:	f7fe f982 	bl	80032d8 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e04c      	b.n	800507c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fe2:	4b28      	ldr	r3, [pc, #160]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004fee:	4b25      	ldr	r3, [pc, #148]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	4924      	ldr	r1, [pc, #144]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 8004ff4:	4b25      	ldr	r3, [pc, #148]	@ (800508c <HAL_RCC_OscConfig+0x620>)
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	60cb      	str	r3, [r1, #12]
 8004ffa:	e03e      	b.n	800507a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	69db      	ldr	r3, [r3, #28]
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e039      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005008:	4b1e      	ldr	r3, [pc, #120]	@ (8005084 <HAL_RCC_OscConfig+0x618>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f003 0203 	and.w	r2, r3, #3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a1b      	ldr	r3, [r3, #32]
 8005018:	429a      	cmp	r2, r3
 800501a:	d12c      	bne.n	8005076 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005026:	3b01      	subs	r3, #1
 8005028:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502a:	429a      	cmp	r2, r3
 800502c:	d123      	bne.n	8005076 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005038:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800503a:	429a      	cmp	r2, r3
 800503c:	d11b      	bne.n	8005076 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005048:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800504a:	429a      	cmp	r2, r3
 800504c:	d113      	bne.n	8005076 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005058:	085b      	lsrs	r3, r3, #1
 800505a:	3b01      	subs	r3, #1
 800505c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800505e:	429a      	cmp	r2, r3
 8005060:	d109      	bne.n	8005076 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800506c:	085b      	lsrs	r3, r3, #1
 800506e:	3b01      	subs	r3, #1
 8005070:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005072:	429a      	cmp	r2, r3
 8005074:	d001      	beq.n	800507a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e000      	b.n	800507c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3720      	adds	r7, #32
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	40021000 	.word	0x40021000
 8005088:	019f800c 	.word	0x019f800c
 800508c:	feeefffc 	.word	0xfeeefffc

08005090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800509a:	2300      	movs	r3, #0
 800509c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e11e      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050a8:	4b91      	ldr	r3, [pc, #580]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 030f 	and.w	r3, r3, #15
 80050b0:	683a      	ldr	r2, [r7, #0]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d910      	bls.n	80050d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b6:	4b8e      	ldr	r3, [pc, #568]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f023 020f 	bic.w	r2, r3, #15
 80050be:	498c      	ldr	r1, [pc, #560]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050c6:	4b8a      	ldr	r3, [pc, #552]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 030f 	and.w	r3, r3, #15
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d001      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e106      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d073      	beq.n	80051cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b03      	cmp	r3, #3
 80050ea:	d129      	bne.n	8005140 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ec:	4b81      	ldr	r3, [pc, #516]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d101      	bne.n	80050fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e0f4      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80050fc:	f000 f99e 	bl	800543c <RCC_GetSysClockFreqFromPLLSource>
 8005100:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4a7c      	ldr	r2, [pc, #496]	@ (80052f8 <HAL_RCC_ClockConfig+0x268>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d93f      	bls.n	800518a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800510a:	4b7a      	ldr	r3, [pc, #488]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d009      	beq.n	800512a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800511e:	2b00      	cmp	r3, #0
 8005120:	d033      	beq.n	800518a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005126:	2b00      	cmp	r3, #0
 8005128:	d12f      	bne.n	800518a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800512a:	4b72      	ldr	r3, [pc, #456]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005132:	4a70      	ldr	r2, [pc, #448]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005138:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800513a:	2380      	movs	r3, #128	@ 0x80
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	e024      	b.n	800518a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d107      	bne.n	8005158 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005148:	4b6a      	ldr	r3, [pc, #424]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d109      	bne.n	8005168 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e0c6      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005158:	4b66      	ldr	r3, [pc, #408]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005160:	2b00      	cmp	r3, #0
 8005162:	d101      	bne.n	8005168 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e0be      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005168:	f000 f8ce 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 800516c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	4a61      	ldr	r2, [pc, #388]	@ (80052f8 <HAL_RCC_ClockConfig+0x268>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d909      	bls.n	800518a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005176:	4b5f      	ldr	r3, [pc, #380]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800517e:	4a5d      	ldr	r2, [pc, #372]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005184:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005186:	2380      	movs	r3, #128	@ 0x80
 8005188:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800518a:	4b5a      	ldr	r3, [pc, #360]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f023 0203 	bic.w	r2, r3, #3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	4957      	ldr	r1, [pc, #348]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005198:	4313      	orrs	r3, r2
 800519a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800519c:	f7fe f89c 	bl	80032d8 <HAL_GetTick>
 80051a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051a2:	e00a      	b.n	80051ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051a4:	f7fe f898 	bl	80032d8 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e095      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ba:	4b4e      	ldr	r3, [pc, #312]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f003 020c 	and.w	r2, r3, #12
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d1eb      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d023      	beq.n	8005220 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e4:	4b43      	ldr	r3, [pc, #268]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	4a42      	ldr	r2, [pc, #264]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80051ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80051ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0308 	and.w	r3, r3, #8
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d007      	beq.n	800520c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80051fc:	4b3d      	ldr	r3, [pc, #244]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005204:	4a3b      	ldr	r2, [pc, #236]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005206:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800520a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800520c:	4b39      	ldr	r3, [pc, #228]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	4936      	ldr	r1, [pc, #216]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800521a:	4313      	orrs	r3, r2
 800521c:	608b      	str	r3, [r1, #8]
 800521e:	e008      	b.n	8005232 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b80      	cmp	r3, #128	@ 0x80
 8005224:	d105      	bne.n	8005232 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005226:	4b33      	ldr	r3, [pc, #204]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	4a32      	ldr	r2, [pc, #200]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800522c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005230:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005232:	4b2f      	ldr	r3, [pc, #188]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	429a      	cmp	r2, r3
 800523e:	d21d      	bcs.n	800527c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005240:	4b2b      	ldr	r3, [pc, #172]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f023 020f 	bic.w	r2, r3, #15
 8005248:	4929      	ldr	r1, [pc, #164]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	4313      	orrs	r3, r2
 800524e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005250:	f7fe f842 	bl	80032d8 <HAL_GetTick>
 8005254:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005256:	e00a      	b.n	800526e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005258:	f7fe f83e 	bl	80032d8 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005266:	4293      	cmp	r3, r2
 8005268:	d901      	bls.n	800526e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e03b      	b.n	80052e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800526e:	4b20      	ldr	r3, [pc, #128]	@ (80052f0 <HAL_RCC_ClockConfig+0x260>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 030f 	and.w	r3, r3, #15
 8005276:	683a      	ldr	r2, [r7, #0]
 8005278:	429a      	cmp	r2, r3
 800527a:	d1ed      	bne.n	8005258 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b00      	cmp	r3, #0
 8005286:	d008      	beq.n	800529a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005288:	4b1a      	ldr	r3, [pc, #104]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4917      	ldr	r1, [pc, #92]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 8005296:	4313      	orrs	r3, r2
 8005298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0308 	and.w	r3, r3, #8
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d009      	beq.n	80052ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052a6:	4b13      	ldr	r3, [pc, #76]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	00db      	lsls	r3, r3, #3
 80052b4:	490f      	ldr	r1, [pc, #60]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052ba:	f000 f825 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80052be:	4602      	mov	r2, r0
 80052c0:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <HAL_RCC_ClockConfig+0x264>)
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	091b      	lsrs	r3, r3, #4
 80052c6:	f003 030f 	and.w	r3, r3, #15
 80052ca:	490c      	ldr	r1, [pc, #48]	@ (80052fc <HAL_RCC_ClockConfig+0x26c>)
 80052cc:	5ccb      	ldrb	r3, [r1, r3]
 80052ce:	f003 031f 	and.w	r3, r3, #31
 80052d2:	fa22 f303 	lsr.w	r3, r2, r3
 80052d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005300 <HAL_RCC_ClockConfig+0x270>)
 80052d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80052da:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <HAL_RCC_ClockConfig+0x274>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fd ffae 	bl	8003240 <HAL_InitTick>
 80052e4:	4603      	mov	r3, r0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3718      	adds	r7, #24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40022000 	.word	0x40022000
 80052f4:	40021000 	.word	0x40021000
 80052f8:	04c4b400 	.word	0x04c4b400
 80052fc:	08010850 	.word	0x08010850
 8005300:	20000004 	.word	0x20000004
 8005304:	20000008 	.word	0x20000008

08005308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005308:	b480      	push	{r7}
 800530a:	b087      	sub	sp, #28
 800530c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800530e:	4b2c      	ldr	r3, [pc, #176]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f003 030c 	and.w	r3, r3, #12
 8005316:	2b04      	cmp	r3, #4
 8005318:	d102      	bne.n	8005320 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800531a:	4b2a      	ldr	r3, [pc, #168]	@ (80053c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800531c:	613b      	str	r3, [r7, #16]
 800531e:	e047      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005320:	4b27      	ldr	r3, [pc, #156]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f003 030c 	and.w	r3, r3, #12
 8005328:	2b08      	cmp	r3, #8
 800532a:	d102      	bne.n	8005332 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800532c:	4b26      	ldr	r3, [pc, #152]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800532e:	613b      	str	r3, [r7, #16]
 8005330:	e03e      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005332:	4b23      	ldr	r3, [pc, #140]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	2b0c      	cmp	r3, #12
 800533c:	d136      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800533e:	4b20      	ldr	r3, [pc, #128]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	f003 0303 	and.w	r3, r3, #3
 8005346:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005348:	4b1d      	ldr	r3, [pc, #116]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	091b      	lsrs	r3, r3, #4
 800534e:	f003 030f 	and.w	r3, r3, #15
 8005352:	3301      	adds	r3, #1
 8005354:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2b03      	cmp	r3, #3
 800535a:	d10c      	bne.n	8005376 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800535c:	4a1a      	ldr	r2, [pc, #104]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	fbb2 f3f3 	udiv	r3, r2, r3
 8005364:	4a16      	ldr	r2, [pc, #88]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005366:	68d2      	ldr	r2, [r2, #12]
 8005368:	0a12      	lsrs	r2, r2, #8
 800536a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800536e:	fb02 f303 	mul.w	r3, r2, r3
 8005372:	617b      	str	r3, [r7, #20]
      break;
 8005374:	e00c      	b.n	8005390 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005376:	4a13      	ldr	r2, [pc, #76]	@ (80053c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	fbb2 f3f3 	udiv	r3, r2, r3
 800537e:	4a10      	ldr	r2, [pc, #64]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005380:	68d2      	ldr	r2, [r2, #12]
 8005382:	0a12      	lsrs	r2, r2, #8
 8005384:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005388:	fb02 f303 	mul.w	r3, r2, r3
 800538c:	617b      	str	r3, [r7, #20]
      break;
 800538e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005390:	4b0b      	ldr	r3, [pc, #44]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	0e5b      	lsrs	r3, r3, #25
 8005396:	f003 0303 	and.w	r3, r3, #3
 800539a:	3301      	adds	r3, #1
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	e001      	b.n	80053b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80053b0:	693b      	ldr	r3, [r7, #16]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40021000 	.word	0x40021000
 80053c4:	00f42400 	.word	0x00f42400
 80053c8:	016e3600 	.word	0x016e3600

080053cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053d0:	4b03      	ldr	r3, [pc, #12]	@ (80053e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80053d2:	681b      	ldr	r3, [r3, #0]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	20000004 	.word	0x20000004

080053e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053e8:	f7ff fff0 	bl	80053cc <HAL_RCC_GetHCLKFreq>
 80053ec:	4602      	mov	r2, r0
 80053ee:	4b06      	ldr	r3, [pc, #24]	@ (8005408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	0a1b      	lsrs	r3, r3, #8
 80053f4:	f003 0307 	and.w	r3, r3, #7
 80053f8:	4904      	ldr	r1, [pc, #16]	@ (800540c <HAL_RCC_GetPCLK1Freq+0x28>)
 80053fa:	5ccb      	ldrb	r3, [r1, r3]
 80053fc:	f003 031f 	and.w	r3, r3, #31
 8005400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005404:	4618      	mov	r0, r3
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40021000 	.word	0x40021000
 800540c:	08010860 	.word	0x08010860

08005410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005414:	f7ff ffda 	bl	80053cc <HAL_RCC_GetHCLKFreq>
 8005418:	4602      	mov	r2, r0
 800541a:	4b06      	ldr	r3, [pc, #24]	@ (8005434 <HAL_RCC_GetPCLK2Freq+0x24>)
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	0adb      	lsrs	r3, r3, #11
 8005420:	f003 0307 	and.w	r3, r3, #7
 8005424:	4904      	ldr	r1, [pc, #16]	@ (8005438 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005426:	5ccb      	ldrb	r3, [r1, r3]
 8005428:	f003 031f 	and.w	r3, r3, #31
 800542c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005430:	4618      	mov	r0, r3
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40021000 	.word	0x40021000
 8005438:	08010860 	.word	0x08010860

0800543c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800543c:	b480      	push	{r7}
 800543e:	b087      	sub	sp, #28
 8005440:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005442:	4b1e      	ldr	r3, [pc, #120]	@ (80054bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f003 0303 	and.w	r3, r3, #3
 800544a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800544c:	4b1b      	ldr	r3, [pc, #108]	@ (80054bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	091b      	lsrs	r3, r3, #4
 8005452:	f003 030f 	and.w	r3, r3, #15
 8005456:	3301      	adds	r3, #1
 8005458:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	2b03      	cmp	r3, #3
 800545e:	d10c      	bne.n	800547a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005460:	4a17      	ldr	r2, [pc, #92]	@ (80054c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	fbb2 f3f3 	udiv	r3, r2, r3
 8005468:	4a14      	ldr	r2, [pc, #80]	@ (80054bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800546a:	68d2      	ldr	r2, [r2, #12]
 800546c:	0a12      	lsrs	r2, r2, #8
 800546e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005472:	fb02 f303 	mul.w	r3, r2, r3
 8005476:	617b      	str	r3, [r7, #20]
    break;
 8005478:	e00c      	b.n	8005494 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800547a:	4a12      	ldr	r2, [pc, #72]	@ (80054c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005482:	4a0e      	ldr	r2, [pc, #56]	@ (80054bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005484:	68d2      	ldr	r2, [r2, #12]
 8005486:	0a12      	lsrs	r2, r2, #8
 8005488:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800548c:	fb02 f303 	mul.w	r3, r2, r3
 8005490:	617b      	str	r3, [r7, #20]
    break;
 8005492:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005494:	4b09      	ldr	r3, [pc, #36]	@ (80054bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	0e5b      	lsrs	r3, r3, #25
 800549a:	f003 0303 	and.w	r3, r3, #3
 800549e:	3301      	adds	r3, #1
 80054a0:	005b      	lsls	r3, r3, #1
 80054a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80054ae:	687b      	ldr	r3, [r7, #4]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	371c      	adds	r7, #28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	40021000 	.word	0x40021000
 80054c0:	016e3600 	.word	0x016e3600
 80054c4:	00f42400 	.word	0x00f42400

080054c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054d0:	2300      	movs	r3, #0
 80054d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054d4:	2300      	movs	r3, #0
 80054d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 8098 	beq.w	8005616 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054e6:	2300      	movs	r3, #0
 80054e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ea:	4b43      	ldr	r3, [pc, #268]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10d      	bne.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054f6:	4b40      	ldr	r3, [pc, #256]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054fa:	4a3f      	ldr	r2, [pc, #252]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005500:	6593      	str	r3, [r2, #88]	@ 0x58
 8005502:	4b3d      	ldr	r3, [pc, #244]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800550a:	60bb      	str	r3, [r7, #8]
 800550c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800550e:	2301      	movs	r3, #1
 8005510:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005512:	4b3a      	ldr	r3, [pc, #232]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a39      	ldr	r2, [pc, #228]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800551c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800551e:	f7fd fedb 	bl	80032d8 <HAL_GetTick>
 8005522:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005524:	e009      	b.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005526:	f7fd fed7 	bl	80032d8 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d902      	bls.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	74fb      	strb	r3, [r7, #19]
        break;
 8005538:	e005      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800553a:	4b30      	ldr	r3, [pc, #192]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0ef      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005546:	7cfb      	ldrb	r3, [r7, #19]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d159      	bne.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800554c:	4b2a      	ldr	r3, [pc, #168]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800554e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005556:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d01e      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	429a      	cmp	r2, r3
 8005566:	d019      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005568:	4b23      	ldr	r3, [pc, #140]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800556a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800556e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005572:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005574:	4b20      	ldr	r3, [pc, #128]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800557a:	4a1f      	ldr	r2, [pc, #124]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800557c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005580:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005584:	4b1c      	ldr	r3, [pc, #112]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800558a:	4a1b      	ldr	r2, [pc, #108]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800558c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005594:	4a18      	ldr	r2, [pc, #96]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d016      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a6:	f7fd fe97 	bl	80032d8 <HAL_GetTick>
 80055aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ac:	e00b      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ae:	f7fd fe93 	bl	80032d8 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055bc:	4293      	cmp	r3, r2
 80055be:	d902      	bls.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	74fb      	strb	r3, [r7, #19]
            break;
 80055c4:	e006      	b.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055c6:	4b0c      	ldr	r3, [pc, #48]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055cc:	f003 0302 	and.w	r3, r3, #2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0ec      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80055d4:	7cfb      	ldrb	r3, [r7, #19]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10b      	bne.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055da:	4b07      	ldr	r3, [pc, #28]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e8:	4903      	ldr	r1, [pc, #12]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80055f0:	e008      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055f2:	7cfb      	ldrb	r3, [r7, #19]
 80055f4:	74bb      	strb	r3, [r7, #18]
 80055f6:	e005      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80055f8:	40021000 	.word	0x40021000
 80055fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005600:	7cfb      	ldrb	r3, [r7, #19]
 8005602:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005604:	7c7b      	ldrb	r3, [r7, #17]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d105      	bne.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800560a:	4ba7      	ldr	r3, [pc, #668]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800560c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800560e:	4aa6      	ldr	r2, [pc, #664]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005610:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005614:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00a      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005622:	4ba1      	ldr	r3, [pc, #644]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005628:	f023 0203 	bic.w	r2, r3, #3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	499d      	ldr	r1, [pc, #628]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005632:	4313      	orrs	r3, r2
 8005634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0302 	and.w	r3, r3, #2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00a      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005644:	4b98      	ldr	r3, [pc, #608]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564a:	f023 020c 	bic.w	r2, r3, #12
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	4995      	ldr	r1, [pc, #596]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005654:	4313      	orrs	r3, r2
 8005656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 0304 	and.w	r3, r3, #4
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00a      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005666:	4b90      	ldr	r3, [pc, #576]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800566c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	498c      	ldr	r1, [pc, #560]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005676:	4313      	orrs	r3, r2
 8005678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0308 	and.w	r3, r3, #8
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00a      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005688:	4b87      	ldr	r3, [pc, #540]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800568a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800568e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	4984      	ldr	r1, [pc, #528]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005698:	4313      	orrs	r3, r2
 800569a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0310 	and.w	r3, r3, #16
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00a      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80056aa:	4b7f      	ldr	r3, [pc, #508]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	497b      	ldr	r1, [pc, #492]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00a      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056cc:	4b76      	ldr	r3, [pc, #472]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	4973      	ldr	r1, [pc, #460]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00a      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056ee:	4b6e      	ldr	r3, [pc, #440]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	496a      	ldr	r1, [pc, #424]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00a      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005710:	4b65      	ldr	r3, [pc, #404]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005716:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	4962      	ldr	r1, [pc, #392]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005720:	4313      	orrs	r3, r2
 8005722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005732:	4b5d      	ldr	r3, [pc, #372]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005738:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005740:	4959      	ldr	r1, [pc, #356]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005742:	4313      	orrs	r3, r2
 8005744:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00a      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005754:	4b54      	ldr	r3, [pc, #336]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005756:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800575a:	f023 0203 	bic.w	r2, r3, #3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005762:	4951      	ldr	r1, [pc, #324]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005764:	4313      	orrs	r3, r2
 8005766:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005776:	4b4c      	ldr	r3, [pc, #304]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005784:	4948      	ldr	r1, [pc, #288]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005786:	4313      	orrs	r3, r2
 8005788:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005794:	2b00      	cmp	r3, #0
 8005796:	d015      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005798:	4b43      	ldr	r3, [pc, #268]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800579a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800579e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a6:	4940      	ldr	r1, [pc, #256]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057b6:	d105      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057b8:	4b3b      	ldr	r3, [pc, #236]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	4a3a      	ldr	r2, [pc, #232]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057c2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d015      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80057d0:	4b35      	ldr	r3, [pc, #212]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057de:	4932      	ldr	r1, [pc, #200]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057ee:	d105      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057f0:	4b2d      	ldr	r3, [pc, #180]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	4a2c      	ldr	r2, [pc, #176]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057fa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d015      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005808:	4b27      	ldr	r3, [pc, #156]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005816:	4924      	ldr	r1, [pc, #144]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005818:	4313      	orrs	r3, r2
 800581a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005822:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005826:	d105      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005828:	4b1f      	ldr	r3, [pc, #124]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	4a1e      	ldr	r2, [pc, #120]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800582e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005832:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d015      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005840:	4b19      	ldr	r3, [pc, #100]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005846:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584e:	4916      	ldr	r1, [pc, #88]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800585e:	d105      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005860:	4b11      	ldr	r3, [pc, #68]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	4a10      	ldr	r2, [pc, #64]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800586a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d019      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005878:	4b0b      	ldr	r3, [pc, #44]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800587a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005886:	4908      	ldr	r1, [pc, #32]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005888:	4313      	orrs	r3, r2
 800588a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005896:	d109      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005898:	4b03      	ldr	r3, [pc, #12]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	4a02      	ldr	r2, [pc, #8]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800589e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058a2:	60d3      	str	r3, [r2, #12]
 80058a4:	e002      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80058a6:	bf00      	nop
 80058a8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d015      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80058b8:	4b29      	ldr	r3, [pc, #164]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058c6:	4926      	ldr	r1, [pc, #152]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058d6:	d105      	bne.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80058d8:	4b21      	ldr	r3, [pc, #132]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	4a20      	ldr	r2, [pc, #128]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058e2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d015      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80058f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058fe:	4918      	ldr	r1, [pc, #96]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800590a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800590e:	d105      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005910:	4b13      	ldr	r3, [pc, #76]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	4a12      	ldr	r2, [pc, #72]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005916:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800591a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d015      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005928:	4b0d      	ldr	r3, [pc, #52]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800592a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800592e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005936:	490a      	ldr	r1, [pc, #40]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005938:	4313      	orrs	r3, r2
 800593a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005942:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005946:	d105      	bne.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005948:	4b05      	ldr	r3, [pc, #20]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	4a04      	ldr	r2, [pc, #16]	@ (8005960 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800594e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005952:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005954:	7cbb      	ldrb	r3, [r7, #18]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40021000 	.word	0x40021000

08005964 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e09d      	b.n	8005ab2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	d108      	bne.n	8005990 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005986:	d009      	beq.n	800599c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	61da      	str	r2, [r3, #28]
 800598e:	e005      	b.n	800599c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d106      	bne.n	80059bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7fd f83c 	bl	8002a34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059dc:	d902      	bls.n	80059e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]
 80059e2:	e002      	b.n	80059ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80059e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80059f2:	d007      	beq.n	8005a04 <HAL_SPI_Init+0xa0>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059fc:	d002      	beq.n	8005a04 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a14:	431a      	orrs	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	f003 0301 	and.w	r3, r3, #1
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a46:	ea42 0103 	orr.w	r1, r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	0c1b      	lsrs	r3, r3, #16
 8005a60:	f003 0204 	and.w	r2, r3, #4
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	f003 0310 	and.w	r3, r3, #16
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a72:	f003 0308 	and.w	r3, r3, #8
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005a80:	ea42 0103 	orr.w	r1, r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	69da      	ldr	r2, [r3, #28]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005aa0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b082      	sub	sp, #8
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d101      	bne.n	8005acc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e049      	b.n	8005b60 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d106      	bne.n	8005ae6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f7fd f96b 	bl	8002dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2202      	movs	r2, #2
 8005aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3304      	adds	r3, #4
 8005af6:	4619      	mov	r1, r3
 8005af8:	4610      	mov	r0, r2
 8005afa:	f000 fa25 	bl	8005f48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2201      	movs	r2, #1
 8005b12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3708      	adds	r7, #8
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b085      	sub	sp, #20
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d001      	beq.n	8005b80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e054      	b.n	8005c2a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68da      	ldr	r2, [r3, #12]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 0201 	orr.w	r2, r2, #1
 8005b96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a26      	ldr	r2, [pc, #152]	@ (8005c38 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d022      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005baa:	d01d      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a22      	ldr	r2, [pc, #136]	@ (8005c3c <HAL_TIM_Base_Start_IT+0xd4>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d018      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a21      	ldr	r2, [pc, #132]	@ (8005c40 <HAL_TIM_Base_Start_IT+0xd8>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d013      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c44 <HAL_TIM_Base_Start_IT+0xdc>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d00e      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a1e      	ldr	r2, [pc, #120]	@ (8005c48 <HAL_TIM_Base_Start_IT+0xe0>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d009      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c4c <HAL_TIM_Base_Start_IT+0xe4>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d004      	beq.n	8005be8 <HAL_TIM_Base_Start_IT+0x80>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a1b      	ldr	r2, [pc, #108]	@ (8005c50 <HAL_TIM_Base_Start_IT+0xe8>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d115      	bne.n	8005c14 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	689a      	ldr	r2, [r3, #8]
 8005bee:	4b19      	ldr	r3, [pc, #100]	@ (8005c54 <HAL_TIM_Base_Start_IT+0xec>)
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2b06      	cmp	r3, #6
 8005bf8:	d015      	beq.n	8005c26 <HAL_TIM_Base_Start_IT+0xbe>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c00:	d011      	beq.n	8005c26 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f042 0201 	orr.w	r2, r2, #1
 8005c10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c12:	e008      	b.n	8005c26 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f042 0201 	orr.w	r2, r2, #1
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	e000      	b.n	8005c28 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40012c00 	.word	0x40012c00
 8005c3c:	40000400 	.word	0x40000400
 8005c40:	40000800 	.word	0x40000800
 8005c44:	40000c00 	.word	0x40000c00
 8005c48:	40013400 	.word	0x40013400
 8005c4c:	40014000 	.word	0x40014000
 8005c50:	40015000 	.word	0x40015000
 8005c54:	00010007 	.word	0x00010007

08005c58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d020      	beq.n	8005cbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d01b      	beq.n	8005cbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f06f 0202 	mvn.w	r2, #2
 8005c8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	f003 0303 	and.w	r3, r3, #3
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f931 	bl	8005f0a <HAL_TIM_IC_CaptureCallback>
 8005ca8:	e005      	b.n	8005cb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f923 	bl	8005ef6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f000 f934 	bl	8005f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	f003 0304 	and.w	r3, r3, #4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d020      	beq.n	8005d08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d01b      	beq.n	8005d08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f06f 0204 	mvn.w	r2, #4
 8005cd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2202      	movs	r2, #2
 8005cde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d003      	beq.n	8005cf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f90b 	bl	8005f0a <HAL_TIM_IC_CaptureCallback>
 8005cf4:	e005      	b.n	8005d02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f8fd 	bl	8005ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 f90e 	bl	8005f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f003 0308 	and.w	r3, r3, #8
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d020      	beq.n	8005d54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f003 0308 	and.w	r3, r3, #8
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d01b      	beq.n	8005d54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f06f 0208 	mvn.w	r2, #8
 8005d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2204      	movs	r2, #4
 8005d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f003 0303 	and.w	r3, r3, #3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f8e5 	bl	8005f0a <HAL_TIM_IC_CaptureCallback>
 8005d40:	e005      	b.n	8005d4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 f8d7 	bl	8005ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f8e8 	bl	8005f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 0310 	and.w	r3, r3, #16
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d020      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 0310 	and.w	r3, r3, #16
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01b      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f06f 0210 	mvn.w	r2, #16
 8005d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2208      	movs	r2, #8
 8005d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d003      	beq.n	8005d8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f8bf 	bl	8005f0a <HAL_TIM_IC_CaptureCallback>
 8005d8c:	e005      	b.n	8005d9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f8b1 	bl	8005ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f8c2 	bl	8005f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00c      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d007      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0201 	mvn.w	r2, #1
 8005dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7fc f81c 	bl	8001dfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d104      	bne.n	8005dd8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00c      	beq.n	8005df2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d007      	beq.n	8005df2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005dea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f9ff 	bl	80061f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d00c      	beq.n	8005e16 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d007      	beq.n	8005e16 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 f9f7 	bl	8006204 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d00c      	beq.n	8005e3a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d007      	beq.n	8005e3a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f87c 	bl	8005f32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f003 0320 	and.w	r3, r3, #32
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00c      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f003 0320 	and.w	r3, r3, #32
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f06f 0220 	mvn.w	r2, #32
 8005e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f9bf 	bl	80061dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d00c      	beq.n	8005e82 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d007      	beq.n	8005e82 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f9cb 	bl	8006218 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00c      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d007      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f9c3 	bl	800622c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00c      	beq.n	8005eca <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d007      	beq.n	8005eca <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005ec2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f9bb 	bl	8006240 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d00c      	beq.n	8005eee <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d007      	beq.n	8005eee <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 f9b3 	bl	8006254 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005eee:	bf00      	nop
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b083      	sub	sp, #12
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005efe:	bf00      	nop
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	b083      	sub	sp, #12
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f12:	bf00      	nop
 8005f14:	370c      	adds	r7, #12
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr

08005f1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f1e:	b480      	push	{r7}
 8005f20:	b083      	sub	sp, #12
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f26:	bf00      	nop
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f3a:	bf00      	nop
 8005f3c:	370c      	adds	r7, #12
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
	...

08005f48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a4c      	ldr	r2, [pc, #304]	@ (800608c <TIM_Base_SetConfig+0x144>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d017      	beq.n	8005f90 <TIM_Base_SetConfig+0x48>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f66:	d013      	beq.n	8005f90 <TIM_Base_SetConfig+0x48>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a49      	ldr	r2, [pc, #292]	@ (8006090 <TIM_Base_SetConfig+0x148>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d00f      	beq.n	8005f90 <TIM_Base_SetConfig+0x48>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a48      	ldr	r2, [pc, #288]	@ (8006094 <TIM_Base_SetConfig+0x14c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00b      	beq.n	8005f90 <TIM_Base_SetConfig+0x48>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a47      	ldr	r2, [pc, #284]	@ (8006098 <TIM_Base_SetConfig+0x150>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d007      	beq.n	8005f90 <TIM_Base_SetConfig+0x48>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a46      	ldr	r2, [pc, #280]	@ (800609c <TIM_Base_SetConfig+0x154>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d003      	beq.n	8005f90 <TIM_Base_SetConfig+0x48>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a45      	ldr	r2, [pc, #276]	@ (80060a0 <TIM_Base_SetConfig+0x158>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d108      	bne.n	8005fa2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a39      	ldr	r2, [pc, #228]	@ (800608c <TIM_Base_SetConfig+0x144>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d023      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb0:	d01f      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a36      	ldr	r2, [pc, #216]	@ (8006090 <TIM_Base_SetConfig+0x148>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d01b      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a35      	ldr	r2, [pc, #212]	@ (8006094 <TIM_Base_SetConfig+0x14c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d017      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a34      	ldr	r2, [pc, #208]	@ (8006098 <TIM_Base_SetConfig+0x150>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d013      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a33      	ldr	r2, [pc, #204]	@ (800609c <TIM_Base_SetConfig+0x154>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d00f      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a33      	ldr	r2, [pc, #204]	@ (80060a4 <TIM_Base_SetConfig+0x15c>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d00b      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a32      	ldr	r2, [pc, #200]	@ (80060a8 <TIM_Base_SetConfig+0x160>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d007      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a31      	ldr	r2, [pc, #196]	@ (80060ac <TIM_Base_SetConfig+0x164>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d003      	beq.n	8005ff2 <TIM_Base_SetConfig+0xaa>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a2c      	ldr	r2, [pc, #176]	@ (80060a0 <TIM_Base_SetConfig+0x158>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d108      	bne.n	8006004 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4313      	orrs	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a18      	ldr	r2, [pc, #96]	@ (800608c <TIM_Base_SetConfig+0x144>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d013      	beq.n	8006058 <TIM_Base_SetConfig+0x110>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a1a      	ldr	r2, [pc, #104]	@ (800609c <TIM_Base_SetConfig+0x154>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00f      	beq.n	8006058 <TIM_Base_SetConfig+0x110>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a1a      	ldr	r2, [pc, #104]	@ (80060a4 <TIM_Base_SetConfig+0x15c>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d00b      	beq.n	8006058 <TIM_Base_SetConfig+0x110>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a19      	ldr	r2, [pc, #100]	@ (80060a8 <TIM_Base_SetConfig+0x160>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d007      	beq.n	8006058 <TIM_Base_SetConfig+0x110>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a18      	ldr	r2, [pc, #96]	@ (80060ac <TIM_Base_SetConfig+0x164>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d003      	beq.n	8006058 <TIM_Base_SetConfig+0x110>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a13      	ldr	r2, [pc, #76]	@ (80060a0 <TIM_Base_SetConfig+0x158>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d103      	bne.n	8006060 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b01      	cmp	r3, #1
 8006070:	d105      	bne.n	800607e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	f023 0201 	bic.w	r2, r3, #1
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	611a      	str	r2, [r3, #16]
  }
}
 800607e:	bf00      	nop
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40012c00 	.word	0x40012c00
 8006090:	40000400 	.word	0x40000400
 8006094:	40000800 	.word	0x40000800
 8006098:	40000c00 	.word	0x40000c00
 800609c:	40013400 	.word	0x40013400
 80060a0:	40015000 	.word	0x40015000
 80060a4:	40014000 	.word	0x40014000
 80060a8:	40014400 	.word	0x40014400
 80060ac:	40014800 	.word	0x40014800

080060b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e074      	b.n	80061b2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a34      	ldr	r2, [pc, #208]	@ (80061c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d009      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a33      	ldr	r2, [pc, #204]	@ (80061c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d004      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a31      	ldr	r2, [pc, #196]	@ (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d108      	bne.n	8006118 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800610c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800611e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4313      	orrs	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a21      	ldr	r2, [pc, #132]	@ (80061c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d022      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006148:	d01d      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a1f      	ldr	r2, [pc, #124]	@ (80061cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d018      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1d      	ldr	r2, [pc, #116]	@ (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d013      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1c      	ldr	r2, [pc, #112]	@ (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d00e      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a15      	ldr	r2, [pc, #84]	@ (80061c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d009      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a18      	ldr	r2, [pc, #96]	@ (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d004      	beq.n	8006186 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a11      	ldr	r2, [pc, #68]	@ (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d10c      	bne.n	80061a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800618c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	4313      	orrs	r3, r2
 8006196:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40012c00 	.word	0x40012c00
 80061c4:	40013400 	.word	0x40013400
 80061c8:	40015000 	.word	0x40015000
 80061cc:	40000400 	.word	0x40000400
 80061d0:	40000800 	.word	0x40000800
 80061d4:	40000c00 	.word	0x40000c00
 80061d8:	40014000 	.word	0x40014000

080061dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e042      	b.n	8006300 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006280:	2b00      	cmp	r3, #0
 8006282:	d106      	bne.n	8006292 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f7fc fe9f 	bl	8002fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2224      	movs	r2, #36	@ 0x24
 8006296:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0201 	bic.w	r2, r2, #1
 80062a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d002      	beq.n	80062b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 ff60 	bl	8007178 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fc61 	bl	8006b80 <UART_SetConfig>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d101      	bne.n	80062c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e01b      	b.n	8006300 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	685a      	ldr	r2, [r3, #4]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689a      	ldr	r2, [r3, #8]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f042 0201 	orr.w	r2, r2, #1
 80062f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 ffdf 	bl	80072bc <UART_CheckIdleState>
 80062fe:	4603      	mov	r3, r0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3708      	adds	r7, #8
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08a      	sub	sp, #40	@ 0x28
 800630c:	af02      	add	r7, sp, #8
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	4613      	mov	r3, r2
 8006316:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800631e:	2b20      	cmp	r3, #32
 8006320:	d17b      	bne.n	800641a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <HAL_UART_Transmit+0x26>
 8006328:	88fb      	ldrh	r3, [r7, #6]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d101      	bne.n	8006332 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e074      	b.n	800641c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2221      	movs	r2, #33	@ 0x21
 800633e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006342:	f7fc ffc9 	bl	80032d8 <HAL_GetTick>
 8006346:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	88fa      	ldrh	r2, [r7, #6]
 800634c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	88fa      	ldrh	r2, [r7, #6]
 8006354:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006360:	d108      	bne.n	8006374 <HAL_UART_Transmit+0x6c>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d104      	bne.n	8006374 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800636a:	2300      	movs	r3, #0
 800636c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	61bb      	str	r3, [r7, #24]
 8006372:	e003      	b.n	800637c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006378:	2300      	movs	r3, #0
 800637a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800637c:	e030      	b.n	80063e0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	2200      	movs	r2, #0
 8006386:	2180      	movs	r1, #128	@ 0x80
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f001 f841 	bl	8007410 <UART_WaitOnFlagUntilTimeout>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d005      	beq.n	80063a0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2220      	movs	r2, #32
 8006398:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e03d      	b.n	800641c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d10b      	bne.n	80063be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	881b      	ldrh	r3, [r3, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063b4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	3302      	adds	r3, #2
 80063ba:	61bb      	str	r3, [r7, #24]
 80063bc:	e007      	b.n	80063ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	781a      	ldrb	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	3301      	adds	r3, #1
 80063cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1c8      	bne.n	800637e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	2200      	movs	r2, #0
 80063f4:	2140      	movs	r1, #64	@ 0x40
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f001 f80a 	bl	8007410 <UART_WaitOnFlagUntilTimeout>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d005      	beq.n	800640e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2220      	movs	r2, #32
 8006406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e006      	b.n	800641c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2220      	movs	r2, #32
 8006412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006416:	2300      	movs	r3, #0
 8006418:	e000      	b.n	800641c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800641a:	2302      	movs	r3, #2
  }
}
 800641c:	4618      	mov	r0, r3
 800641e:	3720      	adds	r7, #32
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b08a      	sub	sp, #40	@ 0x28
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	4613      	mov	r3, r2
 8006430:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006438:	2b20      	cmp	r3, #32
 800643a:	d137      	bne.n	80064ac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <HAL_UART_Receive_IT+0x24>
 8006442:	88fb      	ldrh	r3, [r7, #6]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e030      	b.n	80064ae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a18      	ldr	r2, [pc, #96]	@ (80064b8 <HAL_UART_Receive_IT+0x94>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d01f      	beq.n	800649c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d018      	beq.n	800649c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	e853 3f00 	ldrex	r3, [r3]
 8006476:	613b      	str	r3, [r7, #16]
   return(result);
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800647e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	461a      	mov	r2, r3
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	623b      	str	r3, [r7, #32]
 800648a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648c:	69f9      	ldr	r1, [r7, #28]
 800648e:	6a3a      	ldr	r2, [r7, #32]
 8006490:	e841 2300 	strex	r3, r2, [r1]
 8006494:	61bb      	str	r3, [r7, #24]
   return(result);
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1e6      	bne.n	800646a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800649c:	88fb      	ldrh	r3, [r7, #6]
 800649e:	461a      	mov	r2, r3
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	f001 f822 	bl	80074ec <UART_Start_Receive_IT>
 80064a8:	4603      	mov	r3, r0
 80064aa:	e000      	b.n	80064ae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80064ac:	2302      	movs	r3, #2
  }
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3728      	adds	r7, #40	@ 0x28
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	40008000 	.word	0x40008000

080064bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b0ba      	sub	sp, #232	@ 0xe8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80064e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80064ea:	4013      	ands	r3, r2
 80064ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80064f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d11b      	bne.n	8006530 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064fc:	f003 0320 	and.w	r3, r3, #32
 8006500:	2b00      	cmp	r3, #0
 8006502:	d015      	beq.n	8006530 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006510:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d009      	beq.n	8006530 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 8300 	beq.w	8006b26 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	4798      	blx	r3
      }
      return;
 800652e:	e2fa      	b.n	8006b26 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006530:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006534:	2b00      	cmp	r3, #0
 8006536:	f000 8123 	beq.w	8006780 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800653a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800653e:	4b8d      	ldr	r3, [pc, #564]	@ (8006774 <HAL_UART_IRQHandler+0x2b8>)
 8006540:	4013      	ands	r3, r2
 8006542:	2b00      	cmp	r3, #0
 8006544:	d106      	bne.n	8006554 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006546:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800654a:	4b8b      	ldr	r3, [pc, #556]	@ (8006778 <HAL_UART_IRQHandler+0x2bc>)
 800654c:	4013      	ands	r3, r2
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 8116 	beq.w	8006780 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	2b00      	cmp	r3, #0
 800655e:	d011      	beq.n	8006584 <HAL_UART_IRQHandler+0xc8>
 8006560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00b      	beq.n	8006584 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2201      	movs	r2, #1
 8006572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800657a:	f043 0201 	orr.w	r2, r3, #1
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006588:	f003 0302 	and.w	r3, r3, #2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d011      	beq.n	80065b4 <HAL_UART_IRQHandler+0xf8>
 8006590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2202      	movs	r2, #2
 80065a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065aa:	f043 0204 	orr.w	r2, r3, #4
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065b8:	f003 0304 	and.w	r3, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d011      	beq.n	80065e4 <HAL_UART_IRQHandler+0x128>
 80065c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00b      	beq.n	80065e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2204      	movs	r2, #4
 80065d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065da:	f043 0202 	orr.w	r2, r3, #2
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e8:	f003 0308 	and.w	r3, r3, #8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d017      	beq.n	8006620 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065f4:	f003 0320 	and.w	r3, r3, #32
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d105      	bne.n	8006608 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80065fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006600:	4b5c      	ldr	r3, [pc, #368]	@ (8006774 <HAL_UART_IRQHandler+0x2b8>)
 8006602:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00b      	beq.n	8006620 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2208      	movs	r2, #8
 800660e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006616:	f043 0208 	orr.w	r2, r3, #8
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006624:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006628:	2b00      	cmp	r3, #0
 800662a:	d012      	beq.n	8006652 <HAL_UART_IRQHandler+0x196>
 800662c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006630:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00c      	beq.n	8006652 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006640:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006648:	f043 0220 	orr.w	r2, r3, #32
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 8266 	beq.w	8006b2a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800665e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b00      	cmp	r3, #0
 8006668:	d013      	beq.n	8006692 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800666a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800666e:	f003 0320 	and.w	r3, r3, #32
 8006672:	2b00      	cmp	r3, #0
 8006674:	d105      	bne.n	8006682 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006676:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800667a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d007      	beq.n	8006692 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006686:	2b00      	cmp	r3, #0
 8006688:	d003      	beq.n	8006692 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006698:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a6:	2b40      	cmp	r3, #64	@ 0x40
 80066a8:	d005      	beq.n	80066b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80066aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d054      	beq.n	8006760 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f001 f83a 	bl	8007730 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c6:	2b40      	cmp	r3, #64	@ 0x40
 80066c8:	d146      	bne.n	8006758 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3308      	adds	r3, #8
 80066d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066d8:	e853 3f00 	ldrex	r3, [r3]
 80066dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3308      	adds	r3, #8
 80066f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006702:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006706:	e841 2300 	strex	r3, r2, [r1]
 800670a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800670e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1d9      	bne.n	80066ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800671c:	2b00      	cmp	r3, #0
 800671e:	d017      	beq.n	8006750 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006726:	4a15      	ldr	r2, [pc, #84]	@ (800677c <HAL_UART_IRQHandler+0x2c0>)
 8006728:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006730:	4618      	mov	r0, r3
 8006732:	f7fc ff99 	bl	8003668 <HAL_DMA_Abort_IT>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d019      	beq.n	8006770 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800674a:	4610      	mov	r0, r2
 800674c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800674e:	e00f      	b.n	8006770 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f9ff 	bl	8006b54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006756:	e00b      	b.n	8006770 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f9fb 	bl	8006b54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675e:	e007      	b.n	8006770 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f9f7 	bl	8006b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800676e:	e1dc      	b.n	8006b2a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006770:	bf00      	nop
    return;
 8006772:	e1da      	b.n	8006b2a <HAL_UART_IRQHandler+0x66e>
 8006774:	10000001 	.word	0x10000001
 8006778:	04000120 	.word	0x04000120
 800677c:	080077fd 	.word	0x080077fd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006784:	2b01      	cmp	r3, #1
 8006786:	f040 8170 	bne.w	8006a6a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800678a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800678e:	f003 0310 	and.w	r3, r3, #16
 8006792:	2b00      	cmp	r3, #0
 8006794:	f000 8169 	beq.w	8006a6a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800679c:	f003 0310 	and.w	r3, r3, #16
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	f000 8162 	beq.w	8006a6a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2210      	movs	r2, #16
 80067ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b8:	2b40      	cmp	r3, #64	@ 0x40
 80067ba:	f040 80d8 	bne.w	800696e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 80af 	beq.w	8006934 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067e0:	429a      	cmp	r2, r3
 80067e2:	f080 80a7 	bcs.w	8006934 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0320 	and.w	r3, r3, #32
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f040 8087 	bne.w	8006912 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006810:	e853 3f00 	ldrex	r3, [r3]
 8006814:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006818:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800681c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006820:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	461a      	mov	r2, r3
 800682a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800682e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006832:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006836:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800683a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800683e:	e841 2300 	strex	r3, r2, [r1]
 8006842:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006846:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800684a:	2b00      	cmp	r3, #0
 800684c:	d1da      	bne.n	8006804 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	3308      	adds	r3, #8
 8006854:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006856:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006858:	e853 3f00 	ldrex	r3, [r3]
 800685c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800685e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006860:	f023 0301 	bic.w	r3, r3, #1
 8006864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3308      	adds	r3, #8
 800686e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006872:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006876:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006878:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800687a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800687e:	e841 2300 	strex	r3, r2, [r1]
 8006882:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006884:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1e1      	bne.n	800684e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3308      	adds	r3, #8
 8006890:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006892:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006894:	e853 3f00 	ldrex	r3, [r3]
 8006898:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800689a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800689c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	3308      	adds	r3, #8
 80068aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80068ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80068b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80068b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80068b6:	e841 2300 	strex	r3, r2, [r1]
 80068ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80068bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1e3      	bne.n	800688a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2220      	movs	r2, #32
 80068c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068d8:	e853 3f00 	ldrex	r3, [r3]
 80068dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068e0:	f023 0310 	bic.w	r3, r3, #16
 80068e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	461a      	mov	r2, r3
 80068ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068fa:	e841 2300 	strex	r3, r2, [r1]
 80068fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006900:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1e4      	bne.n	80068d0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800690c:	4618      	mov	r0, r3
 800690e:	f7fc fe52 	bl	80035b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2202      	movs	r2, #2
 8006916:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006924:	b29b      	uxth	r3, r3
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	b29b      	uxth	r3, r3
 800692a:	4619      	mov	r1, r3
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f91b 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006932:	e0fc      	b.n	8006b2e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800693a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800693e:	429a      	cmp	r2, r3
 8006940:	f040 80f5 	bne.w	8006b2e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f003 0320 	and.w	r3, r3, #32
 8006952:	2b20      	cmp	r3, #32
 8006954:	f040 80eb 	bne.w	8006b2e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006964:	4619      	mov	r1, r3
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f8fe 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
      return;
 800696c:	e0df      	b.n	8006b2e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800697a:	b29b      	uxth	r3, r3
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006988:	b29b      	uxth	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 80d1 	beq.w	8006b32 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 80cc 	beq.w	8006b32 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a2:	e853 3f00 	ldrex	r3, [r3]
 80069a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80069bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80069be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069c4:	e841 2300 	strex	r3, r2, [r1]
 80069c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1e4      	bne.n	800699a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3308      	adds	r3, #8
 80069d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069da:	e853 3f00 	ldrex	r3, [r3]
 80069de:	623b      	str	r3, [r7, #32]
   return(result);
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069e6:	f023 0301 	bic.w	r3, r3, #1
 80069ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	3308      	adds	r3, #8
 80069f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80069fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a00:	e841 2300 	strex	r3, r2, [r1]
 8006a04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1e1      	bne.n	80069d0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	e853 3f00 	ldrex	r3, [r3]
 8006a2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f023 0310 	bic.w	r3, r3, #16
 8006a34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a42:	61fb      	str	r3, [r7, #28]
 8006a44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	69b9      	ldr	r1, [r7, #24]
 8006a48:	69fa      	ldr	r2, [r7, #28]
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	617b      	str	r3, [r7, #20]
   return(result);
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e4      	bne.n	8006a20 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2202      	movs	r2, #2
 8006a5a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a60:	4619      	mov	r1, r3
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f880 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a68:	e063      	b.n	8006b32 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00e      	beq.n	8006a94 <HAL_UART_IRQHandler+0x5d8>
 8006a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d008      	beq.n	8006a94 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006a8a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f001 fc13 	bl	80082b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a92:	e051      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d014      	beq.n	8006aca <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d105      	bne.n	8006ab8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006aac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ab0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d008      	beq.n	8006aca <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d03a      	beq.n	8006b36 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	4798      	blx	r3
    }
    return;
 8006ac8:	e035      	b.n	8006b36 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d009      	beq.n	8006aea <HAL_UART_IRQHandler+0x62e>
 8006ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d003      	beq.n	8006aea <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fe9c 	bl	8007820 <UART_EndTransmit_IT>
    return;
 8006ae8:	e026      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d009      	beq.n	8006b0a <HAL_UART_IRQHandler+0x64e>
 8006af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006afa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f001 fbec 	bl	80082e0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b08:	e016      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d010      	beq.n	8006b38 <HAL_UART_IRQHandler+0x67c>
 8006b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	da0c      	bge.n	8006b38 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f001 fbd4 	bl	80082cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b24:	e008      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b26:	bf00      	nop
 8006b28:	e006      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
    return;
 8006b2a:	bf00      	nop
 8006b2c:	e004      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b2e:	bf00      	nop
 8006b30:	e002      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b32:	bf00      	nop
 8006b34:	e000      	b.n	8006b38 <HAL_UART_IRQHandler+0x67c>
    return;
 8006b36:	bf00      	nop
  }
}
 8006b38:	37e8      	adds	r7, #232	@ 0xe8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop

08006b40 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	460b      	mov	r3, r1
 8006b72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b84:	b08c      	sub	sp, #48	@ 0x30
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	689a      	ldr	r2, [r3, #8]
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	69db      	ldr	r3, [r3, #28]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	4baa      	ldr	r3, [pc, #680]	@ (8006e58 <UART_SetConfig+0x2d8>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	6812      	ldr	r2, [r2, #0]
 8006bb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	68da      	ldr	r2, [r3, #12]
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a9f      	ldr	r2, [pc, #636]	@ (8006e5c <UART_SetConfig+0x2dc>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d004      	beq.n	8006bec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006be8:	4313      	orrs	r3, r2
 8006bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006bf6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	6812      	ldr	r2, [r2, #0]
 8006bfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c00:	430b      	orrs	r3, r1
 8006c02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0a:	f023 010f 	bic.w	r1, r3, #15
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	430a      	orrs	r2, r1
 8006c18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a90      	ldr	r2, [pc, #576]	@ (8006e60 <UART_SetConfig+0x2e0>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d125      	bne.n	8006c70 <UART_SetConfig+0xf0>
 8006c24:	4b8f      	ldr	r3, [pc, #572]	@ (8006e64 <UART_SetConfig+0x2e4>)
 8006c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c2a:	f003 0303 	and.w	r3, r3, #3
 8006c2e:	2b03      	cmp	r3, #3
 8006c30:	d81a      	bhi.n	8006c68 <UART_SetConfig+0xe8>
 8006c32:	a201      	add	r2, pc, #4	@ (adr r2, 8006c38 <UART_SetConfig+0xb8>)
 8006c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c38:	08006c49 	.word	0x08006c49
 8006c3c:	08006c59 	.word	0x08006c59
 8006c40:	08006c51 	.word	0x08006c51
 8006c44:	08006c61 	.word	0x08006c61
 8006c48:	2301      	movs	r3, #1
 8006c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c4e:	e116      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006c50:	2302      	movs	r3, #2
 8006c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c56:	e112      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006c58:	2304      	movs	r3, #4
 8006c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c5e:	e10e      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006c60:	2308      	movs	r3, #8
 8006c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c66:	e10a      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006c68:	2310      	movs	r3, #16
 8006c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c6e:	e106      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a7c      	ldr	r2, [pc, #496]	@ (8006e68 <UART_SetConfig+0x2e8>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d138      	bne.n	8006cec <UART_SetConfig+0x16c>
 8006c7a:	4b7a      	ldr	r3, [pc, #488]	@ (8006e64 <UART_SetConfig+0x2e4>)
 8006c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c80:	f003 030c 	and.w	r3, r3, #12
 8006c84:	2b0c      	cmp	r3, #12
 8006c86:	d82d      	bhi.n	8006ce4 <UART_SetConfig+0x164>
 8006c88:	a201      	add	r2, pc, #4	@ (adr r2, 8006c90 <UART_SetConfig+0x110>)
 8006c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8e:	bf00      	nop
 8006c90:	08006cc5 	.word	0x08006cc5
 8006c94:	08006ce5 	.word	0x08006ce5
 8006c98:	08006ce5 	.word	0x08006ce5
 8006c9c:	08006ce5 	.word	0x08006ce5
 8006ca0:	08006cd5 	.word	0x08006cd5
 8006ca4:	08006ce5 	.word	0x08006ce5
 8006ca8:	08006ce5 	.word	0x08006ce5
 8006cac:	08006ce5 	.word	0x08006ce5
 8006cb0:	08006ccd 	.word	0x08006ccd
 8006cb4:	08006ce5 	.word	0x08006ce5
 8006cb8:	08006ce5 	.word	0x08006ce5
 8006cbc:	08006ce5 	.word	0x08006ce5
 8006cc0:	08006cdd 	.word	0x08006cdd
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cca:	e0d8      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cd2:	e0d4      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006cd4:	2304      	movs	r3, #4
 8006cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cda:	e0d0      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006cdc:	2308      	movs	r3, #8
 8006cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ce2:	e0cc      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006ce4:	2310      	movs	r3, #16
 8006ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cea:	e0c8      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a5e      	ldr	r2, [pc, #376]	@ (8006e6c <UART_SetConfig+0x2ec>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d125      	bne.n	8006d42 <UART_SetConfig+0x1c2>
 8006cf6:	4b5b      	ldr	r3, [pc, #364]	@ (8006e64 <UART_SetConfig+0x2e4>)
 8006cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cfc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d00:	2b30      	cmp	r3, #48	@ 0x30
 8006d02:	d016      	beq.n	8006d32 <UART_SetConfig+0x1b2>
 8006d04:	2b30      	cmp	r3, #48	@ 0x30
 8006d06:	d818      	bhi.n	8006d3a <UART_SetConfig+0x1ba>
 8006d08:	2b20      	cmp	r3, #32
 8006d0a:	d00a      	beq.n	8006d22 <UART_SetConfig+0x1a2>
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	d814      	bhi.n	8006d3a <UART_SetConfig+0x1ba>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d002      	beq.n	8006d1a <UART_SetConfig+0x19a>
 8006d14:	2b10      	cmp	r3, #16
 8006d16:	d008      	beq.n	8006d2a <UART_SetConfig+0x1aa>
 8006d18:	e00f      	b.n	8006d3a <UART_SetConfig+0x1ba>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d20:	e0ad      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d22:	2302      	movs	r3, #2
 8006d24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d28:	e0a9      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d2a:	2304      	movs	r3, #4
 8006d2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d30:	e0a5      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d32:	2308      	movs	r3, #8
 8006d34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d38:	e0a1      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d3a:	2310      	movs	r3, #16
 8006d3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d40:	e09d      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a4a      	ldr	r2, [pc, #296]	@ (8006e70 <UART_SetConfig+0x2f0>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d125      	bne.n	8006d98 <UART_SetConfig+0x218>
 8006d4c:	4b45      	ldr	r3, [pc, #276]	@ (8006e64 <UART_SetConfig+0x2e4>)
 8006d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d56:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d58:	d016      	beq.n	8006d88 <UART_SetConfig+0x208>
 8006d5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d5c:	d818      	bhi.n	8006d90 <UART_SetConfig+0x210>
 8006d5e:	2b80      	cmp	r3, #128	@ 0x80
 8006d60:	d00a      	beq.n	8006d78 <UART_SetConfig+0x1f8>
 8006d62:	2b80      	cmp	r3, #128	@ 0x80
 8006d64:	d814      	bhi.n	8006d90 <UART_SetConfig+0x210>
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d002      	beq.n	8006d70 <UART_SetConfig+0x1f0>
 8006d6a:	2b40      	cmp	r3, #64	@ 0x40
 8006d6c:	d008      	beq.n	8006d80 <UART_SetConfig+0x200>
 8006d6e:	e00f      	b.n	8006d90 <UART_SetConfig+0x210>
 8006d70:	2300      	movs	r3, #0
 8006d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d76:	e082      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d78:	2302      	movs	r3, #2
 8006d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d7e:	e07e      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d80:	2304      	movs	r3, #4
 8006d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d86:	e07a      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d88:	2308      	movs	r3, #8
 8006d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d8e:	e076      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d90:	2310      	movs	r3, #16
 8006d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d96:	e072      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a35      	ldr	r2, [pc, #212]	@ (8006e74 <UART_SetConfig+0x2f4>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d12a      	bne.n	8006df8 <UART_SetConfig+0x278>
 8006da2:	4b30      	ldr	r3, [pc, #192]	@ (8006e64 <UART_SetConfig+0x2e4>)
 8006da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006db0:	d01a      	beq.n	8006de8 <UART_SetConfig+0x268>
 8006db2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006db6:	d81b      	bhi.n	8006df0 <UART_SetConfig+0x270>
 8006db8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dbc:	d00c      	beq.n	8006dd8 <UART_SetConfig+0x258>
 8006dbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dc2:	d815      	bhi.n	8006df0 <UART_SetConfig+0x270>
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d003      	beq.n	8006dd0 <UART_SetConfig+0x250>
 8006dc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dcc:	d008      	beq.n	8006de0 <UART_SetConfig+0x260>
 8006dce:	e00f      	b.n	8006df0 <UART_SetConfig+0x270>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd6:	e052      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dde:	e04e      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006de0:	2304      	movs	r3, #4
 8006de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006de6:	e04a      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006de8:	2308      	movs	r3, #8
 8006dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dee:	e046      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006df0:	2310      	movs	r3, #16
 8006df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006df6:	e042      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a17      	ldr	r2, [pc, #92]	@ (8006e5c <UART_SetConfig+0x2dc>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d13a      	bne.n	8006e78 <UART_SetConfig+0x2f8>
 8006e02:	4b18      	ldr	r3, [pc, #96]	@ (8006e64 <UART_SetConfig+0x2e4>)
 8006e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e10:	d01a      	beq.n	8006e48 <UART_SetConfig+0x2c8>
 8006e12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e16:	d81b      	bhi.n	8006e50 <UART_SetConfig+0x2d0>
 8006e18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e1c:	d00c      	beq.n	8006e38 <UART_SetConfig+0x2b8>
 8006e1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e22:	d815      	bhi.n	8006e50 <UART_SetConfig+0x2d0>
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <UART_SetConfig+0x2b0>
 8006e28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e2c:	d008      	beq.n	8006e40 <UART_SetConfig+0x2c0>
 8006e2e:	e00f      	b.n	8006e50 <UART_SetConfig+0x2d0>
 8006e30:	2300      	movs	r3, #0
 8006e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e36:	e022      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006e38:	2302      	movs	r3, #2
 8006e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3e:	e01e      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006e40:	2304      	movs	r3, #4
 8006e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e46:	e01a      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006e48:	2308      	movs	r3, #8
 8006e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e4e:	e016      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006e50:	2310      	movs	r3, #16
 8006e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e56:	e012      	b.n	8006e7e <UART_SetConfig+0x2fe>
 8006e58:	cfff69f3 	.word	0xcfff69f3
 8006e5c:	40008000 	.word	0x40008000
 8006e60:	40013800 	.word	0x40013800
 8006e64:	40021000 	.word	0x40021000
 8006e68:	40004400 	.word	0x40004400
 8006e6c:	40004800 	.word	0x40004800
 8006e70:	40004c00 	.word	0x40004c00
 8006e74:	40005000 	.word	0x40005000
 8006e78:	2310      	movs	r3, #16
 8006e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4aae      	ldr	r2, [pc, #696]	@ (800713c <UART_SetConfig+0x5bc>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	f040 8097 	bne.w	8006fb8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e8e:	2b08      	cmp	r3, #8
 8006e90:	d823      	bhi.n	8006eda <UART_SetConfig+0x35a>
 8006e92:	a201      	add	r2, pc, #4	@ (adr r2, 8006e98 <UART_SetConfig+0x318>)
 8006e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e98:	08006ebd 	.word	0x08006ebd
 8006e9c:	08006edb 	.word	0x08006edb
 8006ea0:	08006ec5 	.word	0x08006ec5
 8006ea4:	08006edb 	.word	0x08006edb
 8006ea8:	08006ecb 	.word	0x08006ecb
 8006eac:	08006edb 	.word	0x08006edb
 8006eb0:	08006edb 	.word	0x08006edb
 8006eb4:	08006edb 	.word	0x08006edb
 8006eb8:	08006ed3 	.word	0x08006ed3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ebc:	f7fe fa92 	bl	80053e4 <HAL_RCC_GetPCLK1Freq>
 8006ec0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ec2:	e010      	b.n	8006ee6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ec4:	4b9e      	ldr	r3, [pc, #632]	@ (8007140 <UART_SetConfig+0x5c0>)
 8006ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ec8:	e00d      	b.n	8006ee6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eca:	f7fe fa1d 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 8006ece:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ed0:	e009      	b.n	8006ee6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ed6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ed8:	e005      	b.n	8006ee6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006eda:	2300      	movs	r3, #0
 8006edc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ee4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 8130 	beq.w	800714e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef2:	4a94      	ldr	r2, [pc, #592]	@ (8007144 <UART_SetConfig+0x5c4>)
 8006ef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ef8:	461a      	mov	r2, r3
 8006efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f00:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4613      	mov	r3, r2
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	4413      	add	r3, r2
 8006f0c:	69ba      	ldr	r2, [r7, #24]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d305      	bcc.n	8006f1e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f18:	69ba      	ldr	r2, [r7, #24]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d903      	bls.n	8006f26 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f24:	e113      	b.n	800714e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	2200      	movs	r2, #0
 8006f2a:	60bb      	str	r3, [r7, #8]
 8006f2c:	60fa      	str	r2, [r7, #12]
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f32:	4a84      	ldr	r2, [pc, #528]	@ (8007144 <UART_SetConfig+0x5c4>)
 8006f34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	603b      	str	r3, [r7, #0]
 8006f3e:	607a      	str	r2, [r7, #4]
 8006f40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f48:	f7f9 fec6 	bl	8000cd8 <__aeabi_uldivmod>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4610      	mov	r0, r2
 8006f52:	4619      	mov	r1, r3
 8006f54:	f04f 0200 	mov.w	r2, #0
 8006f58:	f04f 0300 	mov.w	r3, #0
 8006f5c:	020b      	lsls	r3, r1, #8
 8006f5e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f62:	0202      	lsls	r2, r0, #8
 8006f64:	6979      	ldr	r1, [r7, #20]
 8006f66:	6849      	ldr	r1, [r1, #4]
 8006f68:	0849      	lsrs	r1, r1, #1
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	460c      	mov	r4, r1
 8006f6e:	4605      	mov	r5, r0
 8006f70:	eb12 0804 	adds.w	r8, r2, r4
 8006f74:	eb43 0905 	adc.w	r9, r3, r5
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	469a      	mov	sl, r3
 8006f80:	4693      	mov	fp, r2
 8006f82:	4652      	mov	r2, sl
 8006f84:	465b      	mov	r3, fp
 8006f86:	4640      	mov	r0, r8
 8006f88:	4649      	mov	r1, r9
 8006f8a:	f7f9 fea5 	bl	8000cd8 <__aeabi_uldivmod>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4613      	mov	r3, r2
 8006f94:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f96:	6a3b      	ldr	r3, [r7, #32]
 8006f98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f9c:	d308      	bcc.n	8006fb0 <UART_SetConfig+0x430>
 8006f9e:	6a3b      	ldr	r3, [r7, #32]
 8006fa0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fa4:	d204      	bcs.n	8006fb0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6a3a      	ldr	r2, [r7, #32]
 8006fac:	60da      	str	r2, [r3, #12]
 8006fae:	e0ce      	b.n	800714e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006fb6:	e0ca      	b.n	800714e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fc0:	d166      	bne.n	8007090 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006fc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006fc6:	2b08      	cmp	r3, #8
 8006fc8:	d827      	bhi.n	800701a <UART_SetConfig+0x49a>
 8006fca:	a201      	add	r2, pc, #4	@ (adr r2, 8006fd0 <UART_SetConfig+0x450>)
 8006fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fd0:	08006ff5 	.word	0x08006ff5
 8006fd4:	08006ffd 	.word	0x08006ffd
 8006fd8:	08007005 	.word	0x08007005
 8006fdc:	0800701b 	.word	0x0800701b
 8006fe0:	0800700b 	.word	0x0800700b
 8006fe4:	0800701b 	.word	0x0800701b
 8006fe8:	0800701b 	.word	0x0800701b
 8006fec:	0800701b 	.word	0x0800701b
 8006ff0:	08007013 	.word	0x08007013
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ff4:	f7fe f9f6 	bl	80053e4 <HAL_RCC_GetPCLK1Freq>
 8006ff8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ffa:	e014      	b.n	8007026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ffc:	f7fe fa08 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 8007000:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007002:	e010      	b.n	8007026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007004:	4b4e      	ldr	r3, [pc, #312]	@ (8007140 <UART_SetConfig+0x5c0>)
 8007006:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007008:	e00d      	b.n	8007026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800700a:	f7fe f97d 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 800700e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007010:	e009      	b.n	8007026 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007016:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007018:	e005      	b.n	8007026 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007024:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007028:	2b00      	cmp	r3, #0
 800702a:	f000 8090 	beq.w	800714e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007032:	4a44      	ldr	r2, [pc, #272]	@ (8007144 <UART_SetConfig+0x5c4>)
 8007034:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007038:	461a      	mov	r2, r3
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007040:	005a      	lsls	r2, r3, #1
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	085b      	lsrs	r3, r3, #1
 8007048:	441a      	add	r2, r3
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007052:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007054:	6a3b      	ldr	r3, [r7, #32]
 8007056:	2b0f      	cmp	r3, #15
 8007058:	d916      	bls.n	8007088 <UART_SetConfig+0x508>
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007060:	d212      	bcs.n	8007088 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	b29b      	uxth	r3, r3
 8007066:	f023 030f 	bic.w	r3, r3, #15
 800706a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	085b      	lsrs	r3, r3, #1
 8007070:	b29b      	uxth	r3, r3
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	b29a      	uxth	r2, r3
 8007078:	8bfb      	ldrh	r3, [r7, #30]
 800707a:	4313      	orrs	r3, r2
 800707c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	8bfa      	ldrh	r2, [r7, #30]
 8007084:	60da      	str	r2, [r3, #12]
 8007086:	e062      	b.n	800714e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800708e:	e05e      	b.n	800714e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007090:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007094:	2b08      	cmp	r3, #8
 8007096:	d828      	bhi.n	80070ea <UART_SetConfig+0x56a>
 8007098:	a201      	add	r2, pc, #4	@ (adr r2, 80070a0 <UART_SetConfig+0x520>)
 800709a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709e:	bf00      	nop
 80070a0:	080070c5 	.word	0x080070c5
 80070a4:	080070cd 	.word	0x080070cd
 80070a8:	080070d5 	.word	0x080070d5
 80070ac:	080070eb 	.word	0x080070eb
 80070b0:	080070db 	.word	0x080070db
 80070b4:	080070eb 	.word	0x080070eb
 80070b8:	080070eb 	.word	0x080070eb
 80070bc:	080070eb 	.word	0x080070eb
 80070c0:	080070e3 	.word	0x080070e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070c4:	f7fe f98e 	bl	80053e4 <HAL_RCC_GetPCLK1Freq>
 80070c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070ca:	e014      	b.n	80070f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070cc:	f7fe f9a0 	bl	8005410 <HAL_RCC_GetPCLK2Freq>
 80070d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070d2:	e010      	b.n	80070f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070d4:	4b1a      	ldr	r3, [pc, #104]	@ (8007140 <UART_SetConfig+0x5c0>)
 80070d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80070d8:	e00d      	b.n	80070f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070da:	f7fe f915 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80070de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070e0:	e009      	b.n	80070f6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80070e8:	e005      	b.n	80070f6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80070f4:	bf00      	nop
    }

    if (pclk != 0U)
 80070f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d028      	beq.n	800714e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007100:	4a10      	ldr	r2, [pc, #64]	@ (8007144 <UART_SetConfig+0x5c4>)
 8007102:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007106:	461a      	mov	r2, r3
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	fbb3 f2f2 	udiv	r2, r3, r2
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	085b      	lsrs	r3, r3, #1
 8007114:	441a      	add	r2, r3
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	fbb2 f3f3 	udiv	r3, r2, r3
 800711e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	2b0f      	cmp	r3, #15
 8007124:	d910      	bls.n	8007148 <UART_SetConfig+0x5c8>
 8007126:	6a3b      	ldr	r3, [r7, #32]
 8007128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800712c:	d20c      	bcs.n	8007148 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800712e:	6a3b      	ldr	r3, [r7, #32]
 8007130:	b29a      	uxth	r2, r3
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	60da      	str	r2, [r3, #12]
 8007138:	e009      	b.n	800714e <UART_SetConfig+0x5ce>
 800713a:	bf00      	nop
 800713c:	40008000 	.word	0x40008000
 8007140:	00f42400 	.word	0x00f42400
 8007144:	08010868 	.word	0x08010868
      }
      else
      {
        ret = HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2201      	movs	r2, #1
 8007152:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	2201      	movs	r2, #1
 800715a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2200      	movs	r2, #0
 8007162:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	2200      	movs	r2, #0
 8007168:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800716a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800716e:	4618      	mov	r0, r3
 8007170:	3730      	adds	r7, #48	@ 0x30
 8007172:	46bd      	mov	sp, r7
 8007174:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00a      	beq.n	80071c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	430a      	orrs	r2, r1
 80071c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c8:	f003 0302 	and.w	r3, r3, #2
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ea:	f003 0304 	and.w	r3, r3, #4
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800720c:	f003 0310 	and.w	r3, r3, #16
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00a      	beq.n	800722a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800722e:	f003 0320 	and.w	r3, r3, #32
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00a      	beq.n	800724c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	430a      	orrs	r2, r1
 800724a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007254:	2b00      	cmp	r3, #0
 8007256:	d01a      	beq.n	800728e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	430a      	orrs	r2, r1
 800726c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007276:	d10a      	bne.n	800728e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	430a      	orrs	r2, r1
 800728c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00a      	beq.n	80072b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	430a      	orrs	r2, r1
 80072ae:	605a      	str	r2, [r3, #4]
  }
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b098      	sub	sp, #96	@ 0x60
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072cc:	f7fc f804 	bl	80032d8 <HAL_GetTick>
 80072d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0308 	and.w	r3, r3, #8
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d12f      	bne.n	8007340 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072e8:	2200      	movs	r2, #0
 80072ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f88e 	bl	8007410 <UART_WaitOnFlagUntilTimeout>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d022      	beq.n	8007340 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007302:	e853 3f00 	ldrex	r3, [r3]
 8007306:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800730a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800730e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	461a      	mov	r2, r3
 8007316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007318:	647b      	str	r3, [r7, #68]	@ 0x44
 800731a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800731e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007320:	e841 2300 	strex	r3, r2, [r1]
 8007324:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1e6      	bne.n	80072fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2220      	movs	r2, #32
 8007330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e063      	b.n	8007408 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0304 	and.w	r3, r3, #4
 800734a:	2b04      	cmp	r3, #4
 800734c:	d149      	bne.n	80073e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800734e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007356:	2200      	movs	r2, #0
 8007358:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f857 	bl	8007410 <UART_WaitOnFlagUntilTimeout>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d03c      	beq.n	80073e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	623b      	str	r3, [r7, #32]
   return(result);
 8007376:	6a3b      	ldr	r3, [r7, #32]
 8007378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800737c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	461a      	mov	r2, r3
 8007384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007386:	633b      	str	r3, [r7, #48]	@ 0x30
 8007388:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800738c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800738e:	e841 2300 	strex	r3, r2, [r1]
 8007392:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1e6      	bne.n	8007368 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3308      	adds	r3, #8
 80073a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	e853 3f00 	ldrex	r3, [r3]
 80073a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f023 0301 	bic.w	r3, r3, #1
 80073b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3308      	adds	r3, #8
 80073b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073ba:	61fa      	str	r2, [r7, #28]
 80073bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	69b9      	ldr	r1, [r7, #24]
 80073c0:	69fa      	ldr	r2, [r7, #28]
 80073c2:	e841 2300 	strex	r3, r2, [r1]
 80073c6:	617b      	str	r3, [r7, #20]
   return(result);
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1e5      	bne.n	800739a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2220      	movs	r2, #32
 80073d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	e012      	b.n	8007408 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2220      	movs	r2, #32
 80073ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2200      	movs	r2, #0
 80073f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3758      	adds	r7, #88	@ 0x58
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	603b      	str	r3, [r7, #0]
 800741c:	4613      	mov	r3, r2
 800741e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007420:	e04f      	b.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007428:	d04b      	beq.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800742a:	f7fb ff55 	bl	80032d8 <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	69ba      	ldr	r2, [r7, #24]
 8007436:	429a      	cmp	r2, r3
 8007438:	d302      	bcc.n	8007440 <UART_WaitOnFlagUntilTimeout+0x30>
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d101      	bne.n	8007444 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e04e      	b.n	80074e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0304 	and.w	r3, r3, #4
 800744e:	2b00      	cmp	r3, #0
 8007450:	d037      	beq.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	2b80      	cmp	r3, #128	@ 0x80
 8007456:	d034      	beq.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	2b40      	cmp	r3, #64	@ 0x40
 800745c:	d031      	beq.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	69db      	ldr	r3, [r3, #28]
 8007464:	f003 0308 	and.w	r3, r3, #8
 8007468:	2b08      	cmp	r3, #8
 800746a:	d110      	bne.n	800748e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2208      	movs	r2, #8
 8007472:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007474:	68f8      	ldr	r0, [r7, #12]
 8007476:	f000 f95b 	bl	8007730 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2208      	movs	r2, #8
 800747e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e029      	b.n	80074e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	69db      	ldr	r3, [r3, #28]
 8007494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800749c:	d111      	bne.n	80074c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074a8:	68f8      	ldr	r0, [r7, #12]
 80074aa:	f000 f941 	bl	8007730 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2220      	movs	r2, #32
 80074b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e00f      	b.n	80074e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	69da      	ldr	r2, [r3, #28]
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	4013      	ands	r3, r2
 80074cc:	68ba      	ldr	r2, [r7, #8]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	bf0c      	ite	eq
 80074d2:	2301      	moveq	r3, #1
 80074d4:	2300      	movne	r3, #0
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	461a      	mov	r2, r3
 80074da:	79fb      	ldrb	r3, [r7, #7]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d0a0      	beq.n	8007422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
	...

080074ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b0a3      	sub	sp, #140	@ 0x8c
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	4613      	mov	r3, r2
 80074f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	88fa      	ldrh	r2, [r7, #6]
 8007504:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	88fa      	ldrh	r2, [r7, #6]
 800750c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800751e:	d10e      	bne.n	800753e <UART_Start_Receive_IT+0x52>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d105      	bne.n	8007534 <UART_Start_Receive_IT+0x48>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800752e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007532:	e02d      	b.n	8007590 <UART_Start_Receive_IT+0xa4>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	22ff      	movs	r2, #255	@ 0xff
 8007538:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800753c:	e028      	b.n	8007590 <UART_Start_Receive_IT+0xa4>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10d      	bne.n	8007562 <UART_Start_Receive_IT+0x76>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	691b      	ldr	r3, [r3, #16]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d104      	bne.n	8007558 <UART_Start_Receive_IT+0x6c>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	22ff      	movs	r2, #255	@ 0xff
 8007552:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007556:	e01b      	b.n	8007590 <UART_Start_Receive_IT+0xa4>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	227f      	movs	r2, #127	@ 0x7f
 800755c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007560:	e016      	b.n	8007590 <UART_Start_Receive_IT+0xa4>
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800756a:	d10d      	bne.n	8007588 <UART_Start_Receive_IT+0x9c>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	691b      	ldr	r3, [r3, #16]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d104      	bne.n	800757e <UART_Start_Receive_IT+0x92>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	227f      	movs	r2, #127	@ 0x7f
 8007578:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800757c:	e008      	b.n	8007590 <UART_Start_Receive_IT+0xa4>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	223f      	movs	r2, #63	@ 0x3f
 8007582:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007586:	e003      	b.n	8007590 <UART_Start_Receive_IT+0xa4>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2200      	movs	r2, #0
 800758c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2200      	movs	r2, #0
 8007594:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2222      	movs	r2, #34	@ 0x22
 800759c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3308      	adds	r3, #8
 80075a6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075aa:	e853 3f00 	ldrex	r3, [r3]
 80075ae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80075b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075b2:	f043 0301 	orr.w	r3, r3, #1
 80075b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3308      	adds	r3, #8
 80075c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80075c4:	673a      	str	r2, [r7, #112]	@ 0x70
 80075c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80075ca:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80075cc:	e841 2300 	strex	r3, r2, [r1]
 80075d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80075d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1e3      	bne.n	80075a0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075e0:	d14f      	bne.n	8007682 <UART_Start_Receive_IT+0x196>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d349      	bcc.n	8007682 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075f6:	d107      	bne.n	8007608 <UART_Start_Receive_IT+0x11c>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	691b      	ldr	r3, [r3, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d103      	bne.n	8007608 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4a47      	ldr	r2, [pc, #284]	@ (8007720 <UART_Start_Receive_IT+0x234>)
 8007604:	675a      	str	r2, [r3, #116]	@ 0x74
 8007606:	e002      	b.n	800760e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	4a46      	ldr	r2, [pc, #280]	@ (8007724 <UART_Start_Receive_IT+0x238>)
 800760c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d01a      	beq.n	800764c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800761e:	e853 3f00 	ldrex	r3, [r3]
 8007622:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800762a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	461a      	mov	r2, r3
 8007634:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007638:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800763a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800763e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007640:	e841 2300 	strex	r3, r2, [r1]
 8007644:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1e4      	bne.n	8007616 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3308      	adds	r3, #8
 8007652:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007656:	e853 3f00 	ldrex	r3, [r3]
 800765a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800765c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007662:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	3308      	adds	r3, #8
 800766a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800766c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800766e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007670:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007672:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007674:	e841 2300 	strex	r3, r2, [r1]
 8007678:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800767a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1e5      	bne.n	800764c <UART_Start_Receive_IT+0x160>
 8007680:	e046      	b.n	8007710 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800768a:	d107      	bne.n	800769c <UART_Start_Receive_IT+0x1b0>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d103      	bne.n	800769c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4a24      	ldr	r2, [pc, #144]	@ (8007728 <UART_Start_Receive_IT+0x23c>)
 8007698:	675a      	str	r2, [r3, #116]	@ 0x74
 800769a:	e002      	b.n	80076a2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	4a23      	ldr	r2, [pc, #140]	@ (800772c <UART_Start_Receive_IT+0x240>)
 80076a0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d019      	beq.n	80076de <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b2:	e853 3f00 	ldrex	r3, [r3]
 80076b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ba:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80076be:	677b      	str	r3, [r7, #116]	@ 0x74
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	461a      	mov	r2, r3
 80076c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80076ca:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80076ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076d0:	e841 2300 	strex	r3, r2, [r1]
 80076d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80076d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1e6      	bne.n	80076aa <UART_Start_Receive_IT+0x1be>
 80076dc:	e018      	b.n	8007710 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	e853 3f00 	ldrex	r3, [r3]
 80076ea:	613b      	str	r3, [r7, #16]
   return(result);
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	f043 0320 	orr.w	r3, r3, #32
 80076f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	461a      	mov	r2, r3
 80076fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076fc:	623b      	str	r3, [r7, #32]
 80076fe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	69f9      	ldr	r1, [r7, #28]
 8007702:	6a3a      	ldr	r2, [r7, #32]
 8007704:	e841 2300 	strex	r3, r2, [r1]
 8007708:	61bb      	str	r3, [r7, #24]
   return(result);
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1e6      	bne.n	80076de <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	378c      	adds	r7, #140	@ 0x8c
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	08007f4d 	.word	0x08007f4d
 8007724:	08007be9 	.word	0x08007be9
 8007728:	08007a31 	.word	0x08007a31
 800772c:	08007879 	.word	0x08007879

08007730 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007730:	b480      	push	{r7}
 8007732:	b095      	sub	sp, #84	@ 0x54
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007740:	e853 3f00 	ldrex	r3, [r3]
 8007744:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007748:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800774c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	461a      	mov	r2, r3
 8007754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007756:	643b      	str	r3, [r7, #64]	@ 0x40
 8007758:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800775c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800775e:	e841 2300 	strex	r3, r2, [r1]
 8007762:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1e6      	bne.n	8007738 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	3308      	adds	r3, #8
 8007770:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007772:	6a3b      	ldr	r3, [r7, #32]
 8007774:	e853 3f00 	ldrex	r3, [r3]
 8007778:	61fb      	str	r3, [r7, #28]
   return(result);
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007780:	f023 0301 	bic.w	r3, r3, #1
 8007784:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	3308      	adds	r3, #8
 800778c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800778e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007790:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007792:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800779c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e3      	bne.n	800776a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d118      	bne.n	80077dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	e853 3f00 	ldrex	r3, [r3]
 80077b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	f023 0310 	bic.w	r3, r3, #16
 80077be:	647b      	str	r3, [r7, #68]	@ 0x44
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	461a      	mov	r2, r3
 80077c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077c8:	61bb      	str	r3, [r7, #24]
 80077ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077cc:	6979      	ldr	r1, [r7, #20]
 80077ce:	69ba      	ldr	r2, [r7, #24]
 80077d0:	e841 2300 	strex	r3, r2, [r1]
 80077d4:	613b      	str	r3, [r7, #16]
   return(result);
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1e6      	bne.n	80077aa <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2220      	movs	r2, #32
 80077e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80077f0:	bf00      	nop
 80077f2:	3754      	adds	r7, #84	@ 0x54
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007808:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f7ff f99e 	bl	8006b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007818:	bf00      	nop
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b088      	sub	sp, #32
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	e853 3f00 	ldrex	r3, [r3]
 8007834:	60bb      	str	r3, [r7, #8]
   return(result);
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800783c:	61fb      	str	r3, [r7, #28]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	461a      	mov	r2, r3
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	61bb      	str	r3, [r7, #24]
 8007848:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784a:	6979      	ldr	r1, [r7, #20]
 800784c:	69ba      	ldr	r2, [r7, #24]
 800784e:	e841 2300 	strex	r3, r2, [r1]
 8007852:	613b      	str	r3, [r7, #16]
   return(result);
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1e6      	bne.n	8007828 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2220      	movs	r2, #32
 800785e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f7ff f969 	bl	8006b40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800786e:	bf00      	nop
 8007870:	3720      	adds	r7, #32
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
	...

08007878 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b09c      	sub	sp, #112	@ 0x70
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007886:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007890:	2b22      	cmp	r3, #34	@ 0x22
 8007892:	f040 80be 	bne.w	8007a12 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800789c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80078a4:	b2d9      	uxtb	r1, r3
 80078a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078b0:	400a      	ands	r2, r1
 80078b2:	b2d2      	uxtb	r2, r2
 80078b4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ba:	1c5a      	adds	r2, r3, #1
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	3b01      	subs	r3, #1
 80078ca:	b29a      	uxth	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078d8:	b29b      	uxth	r3, r3
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f040 80a1 	bne.w	8007a22 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078e8:	e853 3f00 	ldrex	r3, [r3]
 80078ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	461a      	mov	r2, r3
 80078fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007900:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007906:	e841 2300 	strex	r3, r2, [r1]
 800790a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800790c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e6      	bne.n	80078e0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3308      	adds	r3, #8
 8007918:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791c:	e853 3f00 	ldrex	r3, [r3]
 8007920:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007924:	f023 0301 	bic.w	r3, r3, #1
 8007928:	667b      	str	r3, [r7, #100]	@ 0x64
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3308      	adds	r3, #8
 8007930:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007932:	647a      	str	r2, [r7, #68]	@ 0x44
 8007934:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007936:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007938:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1e5      	bne.n	8007912 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2220      	movs	r2, #32
 800794a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a33      	ldr	r2, [pc, #204]	@ (8007a2c <UART_RxISR_8BIT+0x1b4>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d01f      	beq.n	80079a4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d018      	beq.n	80079a4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797a:	e853 3f00 	ldrex	r3, [r3]
 800797e:	623b      	str	r3, [r7, #32]
   return(result);
 8007980:	6a3b      	ldr	r3, [r7, #32]
 8007982:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007986:	663b      	str	r3, [r7, #96]	@ 0x60
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	461a      	mov	r2, r3
 800798e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007990:	633b      	str	r3, [r7, #48]	@ 0x30
 8007992:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007994:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007998:	e841 2300 	strex	r3, r2, [r1]
 800799c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1e6      	bne.n	8007972 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d12e      	bne.n	8007a0a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	e853 3f00 	ldrex	r3, [r3]
 80079be:	60fb      	str	r3, [r7, #12]
   return(result);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0310 	bic.w	r3, r3, #16
 80079c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	461a      	mov	r2, r3
 80079ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079d0:	61fb      	str	r3, [r7, #28]
 80079d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d4:	69b9      	ldr	r1, [r7, #24]
 80079d6:	69fa      	ldr	r2, [r7, #28]
 80079d8:	e841 2300 	strex	r3, r2, [r1]
 80079dc:	617b      	str	r3, [r7, #20]
   return(result);
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1e6      	bne.n	80079b2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	69db      	ldr	r3, [r3, #28]
 80079ea:	f003 0310 	and.w	r3, r3, #16
 80079ee:	2b10      	cmp	r3, #16
 80079f0:	d103      	bne.n	80079fa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2210      	movs	r2, #16
 80079f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a00:	4619      	mov	r1, r3
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f7ff f8b0 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a08:	e00b      	b.n	8007a22 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f7fa fa8c 	bl	8001f28 <HAL_UART_RxCpltCallback>
}
 8007a10:	e007      	b.n	8007a22 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	699a      	ldr	r2, [r3, #24]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f042 0208 	orr.w	r2, r2, #8
 8007a20:	619a      	str	r2, [r3, #24]
}
 8007a22:	bf00      	nop
 8007a24:	3770      	adds	r7, #112	@ 0x70
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	40008000 	.word	0x40008000

08007a30 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b09c      	sub	sp, #112	@ 0x70
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007a3e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a48:	2b22      	cmp	r3, #34	@ 0x22
 8007a4a:	f040 80be 	bne.w	8007bca <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a54:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a5e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007a62:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007a66:	4013      	ands	r3, r2
 8007a68:	b29a      	uxth	r2, r3
 8007a6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a6c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a72:	1c9a      	adds	r2, r3, #2
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	3b01      	subs	r3, #1
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f040 80a1 	bne.w	8007bda <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aa0:	e853 3f00 	ldrex	r3, [r3]
 8007aa4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007aa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007aac:	667b      	str	r3, [r7, #100]	@ 0x64
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ab6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ab8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007abc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007abe:	e841 2300 	strex	r3, r2, [r1]
 8007ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1e6      	bne.n	8007a98 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3308      	adds	r3, #8
 8007ad0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007adc:	f023 0301 	bic.w	r3, r3, #1
 8007ae0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3308      	adds	r3, #8
 8007ae8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007aea:	643a      	str	r2, [r7, #64]	@ 0x40
 8007aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007af0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e5      	bne.n	8007aca <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a33      	ldr	r2, [pc, #204]	@ (8007be4 <UART_RxISR_16BIT+0x1b4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d01f      	beq.n	8007b5c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d018      	beq.n	8007b5c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b30:	6a3b      	ldr	r3, [r7, #32]
 8007b32:	e853 3f00 	ldrex	r3, [r3]
 8007b36:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	461a      	mov	r2, r3
 8007b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b4a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b50:	e841 2300 	strex	r3, r2, [r1]
 8007b54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1e6      	bne.n	8007b2a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d12e      	bne.n	8007bc2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f023 0310 	bic.w	r3, r3, #16
 8007b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b88:	61bb      	str	r3, [r7, #24]
 8007b8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6979      	ldr	r1, [r7, #20]
 8007b8e:	69ba      	ldr	r2, [r7, #24]
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	613b      	str	r3, [r7, #16]
   return(result);
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f003 0310 	and.w	r3, r3, #16
 8007ba6:	2b10      	cmp	r3, #16
 8007ba8:	d103      	bne.n	8007bb2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2210      	movs	r2, #16
 8007bb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007bb8:	4619      	mov	r1, r3
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7fe ffd4 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bc0:	e00b      	b.n	8007bda <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7fa f9b0 	bl	8001f28 <HAL_UART_RxCpltCallback>
}
 8007bc8:	e007      	b.n	8007bda <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	699a      	ldr	r2, [r3, #24]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f042 0208 	orr.w	r2, r2, #8
 8007bd8:	619a      	str	r2, [r3, #24]
}
 8007bda:	bf00      	nop
 8007bdc:	3770      	adds	r7, #112	@ 0x70
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}
 8007be2:	bf00      	nop
 8007be4:	40008000 	.word	0x40008000

08007be8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b0ac      	sub	sp, #176	@ 0xb0
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007bf6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69db      	ldr	r3, [r3, #28]
 8007c00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c1e:	2b22      	cmp	r3, #34	@ 0x22
 8007c20:	f040 8183 	bne.w	8007f2a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007c2a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c2e:	e126      	b.n	8007e7e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c36:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c3a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007c3e:	b2d9      	uxtb	r1, r3
 8007c40:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007c44:	b2da      	uxtb	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c4a:	400a      	ands	r2, r1
 8007c4c:	b2d2      	uxtb	r2, r2
 8007c4e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c54:	1c5a      	adds	r2, r3, #1
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	3b01      	subs	r3, #1
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	69db      	ldr	r3, [r3, #28]
 8007c72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d053      	beq.n	8007d2a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c86:	f003 0301 	and.w	r3, r3, #1
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d011      	beq.n	8007cb2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007c8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00b      	beq.n	8007cb2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca8:	f043 0201 	orr.w	r2, r3, #1
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cb6:	f003 0302 	and.w	r3, r3, #2
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d011      	beq.n	8007ce2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007cbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00b      	beq.n	8007ce2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2202      	movs	r2, #2
 8007cd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cd8:	f043 0204 	orr.w	r2, r3, #4
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ce2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ce6:	f003 0304 	and.w	r3, r3, #4
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d011      	beq.n	8007d12 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007cee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00b      	beq.n	8007d12 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2204      	movs	r2, #4
 8007d00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d08:	f043 0202 	orr.w	r2, r3, #2
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d006      	beq.n	8007d2a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7fe ff19 	bl	8006b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f040 80a3 	bne.w	8007e7e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	461a      	mov	r2, r3
 8007d56:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d5c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007d60:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007d62:	e841 2300 	strex	r3, r2, [r1]
 8007d66:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007d68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1e4      	bne.n	8007d38 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	3308      	adds	r3, #8
 8007d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d78:	e853 3f00 	ldrex	r3, [r3]
 8007d7c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007d7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d84:	f023 0301 	bic.w	r3, r3, #1
 8007d88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	3308      	adds	r3, #8
 8007d92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d96:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007d98:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007d9c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007da4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e1      	bne.n	8007d6e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a60      	ldr	r2, [pc, #384]	@ (8007f44 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d021      	beq.n	8007e0c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d01a      	beq.n	8007e0c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ddc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dde:	e853 3f00 	ldrex	r3, [r3]
 8007de2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007de4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007de6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007dea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	461a      	mov	r2, r3
 8007df4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007df8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007dfa:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007dfe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e00:	e841 2300 	strex	r3, r2, [r1]
 8007e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1e4      	bne.n	8007dd6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d130      	bne.n	8007e76 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e22:	e853 3f00 	ldrex	r3, [r3]
 8007e26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2a:	f023 0310 	bic.w	r3, r3, #16
 8007e2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	461a      	mov	r2, r3
 8007e38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e3e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e44:	e841 2300 	strex	r3, r2, [r1]
 8007e48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d1e4      	bne.n	8007e1a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	69db      	ldr	r3, [r3, #28]
 8007e56:	f003 0310 	and.w	r3, r3, #16
 8007e5a:	2b10      	cmp	r3, #16
 8007e5c:	d103      	bne.n	8007e66 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2210      	movs	r2, #16
 8007e64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7fe fe7a 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007e74:	e00e      	b.n	8007e94 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f7fa f856 	bl	8001f28 <HAL_UART_RxCpltCallback>
        break;
 8007e7c:	e00a      	b.n	8007e94 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e7e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d006      	beq.n	8007e94 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e8a:	f003 0320 	and.w	r3, r3, #32
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f47f aece 	bne.w	8007c30 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e9a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e9e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d049      	beq.n	8007f3a <UART_RxISR_8BIT_FIFOEN+0x352>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007eac:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d242      	bcs.n	8007f3a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	3308      	adds	r3, #8
 8007eba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebc:	6a3b      	ldr	r3, [r7, #32]
 8007ebe:	e853 3f00 	ldrex	r3, [r3]
 8007ec2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007eca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	3308      	adds	r3, #8
 8007ed4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007ed8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007eda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007edc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ede:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ee0:	e841 2300 	strex	r3, r2, [r1]
 8007ee4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1e3      	bne.n	8007eb4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	4a16      	ldr	r2, [pc, #88]	@ (8007f48 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007ef0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	e853 3f00 	ldrex	r3, [r3]
 8007efe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	f043 0320 	orr.w	r3, r3, #32
 8007f06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007f14:	61bb      	str	r3, [r7, #24]
 8007f16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f18:	6979      	ldr	r1, [r7, #20]
 8007f1a:	69ba      	ldr	r2, [r7, #24]
 8007f1c:	e841 2300 	strex	r3, r2, [r1]
 8007f20:	613b      	str	r3, [r7, #16]
   return(result);
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d1e4      	bne.n	8007ef2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f28:	e007      	b.n	8007f3a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	699a      	ldr	r2, [r3, #24]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f042 0208 	orr.w	r2, r2, #8
 8007f38:	619a      	str	r2, [r3, #24]
}
 8007f3a:	bf00      	nop
 8007f3c:	37b0      	adds	r7, #176	@ 0xb0
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	40008000 	.word	0x40008000
 8007f48:	08007879 	.word	0x08007879

08007f4c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b0ae      	sub	sp, #184	@ 0xb8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007f5a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	69db      	ldr	r3, [r3, #28]
 8007f64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f82:	2b22      	cmp	r3, #34	@ 0x22
 8007f84:	f040 8187 	bne.w	8008296 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007f8e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f92:	e12a      	b.n	80081ea <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f9a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007fa6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007faa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007fae:	4013      	ands	r3, r2
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007fb6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fbc:	1c9a      	adds	r2, r3, #2
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	69db      	ldr	r3, [r3, #28]
 8007fda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007fde:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d053      	beq.n	8008092 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007fea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007fee:	f003 0301 	and.w	r3, r3, #1
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d011      	beq.n	800801a <UART_RxISR_16BIT_FIFOEN+0xce>
 8007ff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d00b      	beq.n	800801a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2201      	movs	r2, #1
 8008008:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008010:	f043 0201 	orr.w	r2, r3, #1
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800801a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800801e:	f003 0302 	and.w	r3, r3, #2
 8008022:	2b00      	cmp	r3, #0
 8008024:	d011      	beq.n	800804a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008026:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800802a:	f003 0301 	and.w	r3, r3, #1
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00b      	beq.n	800804a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2202      	movs	r2, #2
 8008038:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008040:	f043 0204 	orr.w	r2, r3, #4
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800804a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800804e:	f003 0304 	and.w	r3, r3, #4
 8008052:	2b00      	cmp	r3, #0
 8008054:	d011      	beq.n	800807a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008056:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00b      	beq.n	800807a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2204      	movs	r2, #4
 8008068:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008070:	f043 0202 	orr.w	r2, r3, #2
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008080:	2b00      	cmp	r3, #0
 8008082:	d006      	beq.n	8008092 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7fe fd65 	bl	8006b54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008098:	b29b      	uxth	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	f040 80a5 	bne.w	80081ea <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80080ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	461a      	mov	r2, r3
 80080be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80080c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80080ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80080ce:	e841 2300 	strex	r3, r2, [r1]
 80080d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80080d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e2      	bne.n	80080a0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3308      	adds	r3, #8
 80080e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80080ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080f0:	f023 0301 	bic.w	r3, r3, #1
 80080f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	3308      	adds	r3, #8
 80080fe:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008102:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008104:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008106:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008108:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800810a:	e841 2300 	strex	r3, r2, [r1]
 800810e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008110:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1e1      	bne.n	80080da <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2220      	movs	r2, #32
 800811a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a60      	ldr	r2, [pc, #384]	@ (80082b0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d021      	beq.n	8008178 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800813e:	2b00      	cmp	r3, #0
 8008140:	d01a      	beq.n	8008178 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800814a:	e853 3f00 	ldrex	r3, [r3]
 800814e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008150:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008152:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008156:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	461a      	mov	r2, r3
 8008160:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008164:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008166:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008168:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800816a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800816c:	e841 2300 	strex	r3, r2, [r1]
 8008170:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e4      	bne.n	8008142 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800817c:	2b01      	cmp	r3, #1
 800817e:	d130      	bne.n	80081e2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818e:	e853 3f00 	ldrex	r3, [r3]
 8008192:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008196:	f023 0310 	bic.w	r3, r3, #16
 800819a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80081a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80081aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081b0:	e841 2300 	strex	r3, r2, [r1]
 80081b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e4      	bne.n	8008186 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	69db      	ldr	r3, [r3, #28]
 80081c2:	f003 0310 	and.w	r3, r3, #16
 80081c6:	2b10      	cmp	r3, #16
 80081c8:	d103      	bne.n	80081d2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2210      	movs	r2, #16
 80081d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80081d8:	4619      	mov	r1, r3
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f7fe fcc4 	bl	8006b68 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80081e0:	e00e      	b.n	8008200 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f7f9 fea0 	bl	8001f28 <HAL_UART_RxCpltCallback>
        break;
 80081e8:	e00a      	b.n	8008200 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80081ea:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d006      	beq.n	8008200 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80081f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80081f6:	f003 0320 	and.w	r3, r3, #32
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f47f aeca 	bne.w	8007f94 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008206:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800820a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800820e:	2b00      	cmp	r3, #0
 8008210:	d049      	beq.n	80082a6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008218:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800821c:	429a      	cmp	r2, r3
 800821e:	d242      	bcs.n	80082a6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	3308      	adds	r3, #8
 8008226:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822a:	e853 3f00 	ldrex	r3, [r3]
 800822e:	623b      	str	r3, [r7, #32]
   return(result);
 8008230:	6a3b      	ldr	r3, [r7, #32]
 8008232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008236:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3308      	adds	r3, #8
 8008240:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008244:	633a      	str	r2, [r7, #48]	@ 0x30
 8008246:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008248:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800824a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800824c:	e841 2300 	strex	r3, r2, [r1]
 8008250:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1e3      	bne.n	8008220 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	4a16      	ldr	r2, [pc, #88]	@ (80082b4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800825c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	e853 3f00 	ldrex	r3, [r3]
 800826a:	60fb      	str	r3, [r7, #12]
   return(result);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f043 0320 	orr.w	r3, r3, #32
 8008272:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	461a      	mov	r2, r3
 800827c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008280:	61fb      	str	r3, [r7, #28]
 8008282:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008284:	69b9      	ldr	r1, [r7, #24]
 8008286:	69fa      	ldr	r2, [r7, #28]
 8008288:	e841 2300 	strex	r3, r2, [r1]
 800828c:	617b      	str	r3, [r7, #20]
   return(result);
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1e4      	bne.n	800825e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008294:	e007      	b.n	80082a6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	699a      	ldr	r2, [r3, #24]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f042 0208 	orr.w	r2, r2, #8
 80082a4:	619a      	str	r2, [r3, #24]
}
 80082a6:	bf00      	nop
 80082a8:	37b8      	adds	r7, #184	@ 0xb8
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	bf00      	nop
 80082b0:	40008000 	.word	0x40008000
 80082b4:	08007a31 	.word	0x08007a31

080082b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008302:	2b01      	cmp	r3, #1
 8008304:	d101      	bne.n	800830a <HAL_UARTEx_DisableFifoMode+0x16>
 8008306:	2302      	movs	r3, #2
 8008308:	e027      	b.n	800835a <HAL_UARTEx_DisableFifoMode+0x66>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2224      	movs	r2, #36	@ 0x24
 8008316:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f022 0201 	bic.w	r2, r2, #1
 8008330:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008338:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68fa      	ldr	r2, [r7, #12]
 8008346:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2220      	movs	r2, #32
 800834c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2200      	movs	r2, #0
 8008354:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3714      	adds	r7, #20
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr

08008366 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b084      	sub	sp, #16
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
 800836e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008376:	2b01      	cmp	r3, #1
 8008378:	d101      	bne.n	800837e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800837a:	2302      	movs	r3, #2
 800837c:	e02d      	b.n	80083da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2201      	movs	r2, #1
 8008382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2224      	movs	r2, #36	@ 0x24
 800838a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f022 0201 	bic.w	r2, r2, #1
 80083a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	683a      	ldr	r2, [r7, #0]
 80083b6:	430a      	orrs	r2, r1
 80083b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 f850 	bl	8008460 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	68fa      	ldr	r2, [r7, #12]
 80083c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2220      	movs	r2, #32
 80083cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d101      	bne.n	80083fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80083f6:	2302      	movs	r3, #2
 80083f8:	e02d      	b.n	8008456 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2224      	movs	r2, #36	@ 0x24
 8008406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f022 0201 	bic.w	r2, r2, #1
 8008420:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	683a      	ldr	r2, [r7, #0]
 8008432:	430a      	orrs	r2, r1
 8008434:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f812 	bl	8008460 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2220      	movs	r2, #32
 8008448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008454:	2300      	movs	r3, #0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800846c:	2b00      	cmp	r3, #0
 800846e:	d108      	bne.n	8008482 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008480:	e031      	b.n	80084e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008482:	2308      	movs	r3, #8
 8008484:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008486:	2308      	movs	r3, #8
 8008488:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	0e5b      	lsrs	r3, r3, #25
 8008492:	b2db      	uxtb	r3, r3
 8008494:	f003 0307 	and.w	r3, r3, #7
 8008498:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	0f5b      	lsrs	r3, r3, #29
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	f003 0307 	and.w	r3, r3, #7
 80084a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084aa:	7bbb      	ldrb	r3, [r7, #14]
 80084ac:	7b3a      	ldrb	r2, [r7, #12]
 80084ae:	4911      	ldr	r1, [pc, #68]	@ (80084f4 <UARTEx_SetNbDataToProcess+0x94>)
 80084b0:	5c8a      	ldrb	r2, [r1, r2]
 80084b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80084b6:	7b3a      	ldrb	r2, [r7, #12]
 80084b8:	490f      	ldr	r1, [pc, #60]	@ (80084f8 <UARTEx_SetNbDataToProcess+0x98>)
 80084ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80084c0:	b29a      	uxth	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
 80084ca:	7b7a      	ldrb	r2, [r7, #13]
 80084cc:	4909      	ldr	r1, [pc, #36]	@ (80084f4 <UARTEx_SetNbDataToProcess+0x94>)
 80084ce:	5c8a      	ldrb	r2, [r1, r2]
 80084d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80084d4:	7b7a      	ldrb	r2, [r7, #13]
 80084d6:	4908      	ldr	r1, [pc, #32]	@ (80084f8 <UARTEx_SetNbDataToProcess+0x98>)
 80084d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084da:	fb93 f3f2 	sdiv	r3, r3, r2
 80084de:	b29a      	uxth	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80084e6:	bf00      	nop
 80084e8:	3714      	adds	r7, #20
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
 80084f2:	bf00      	nop
 80084f4:	08010880 	.word	0x08010880
 80084f8:	08010888 	.word	0x08010888

080084fc <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80084fc:	b480      	push	{r7}
 80084fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008500:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008502:	4618      	mov	r0, r3
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	4603      	mov	r3, r0
 8008514:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008516:	79fb      	ldrb	r3, [r7, #7]
 8008518:	4a08      	ldr	r2, [pc, #32]	@ (800853c <disk_status+0x30>)
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	4413      	add	r3, r2
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	79fa      	ldrb	r2, [r7, #7]
 8008524:	4905      	ldr	r1, [pc, #20]	@ (800853c <disk_status+0x30>)
 8008526:	440a      	add	r2, r1
 8008528:	7a12      	ldrb	r2, [r2, #8]
 800852a:	4610      	mov	r0, r2
 800852c:	4798      	blx	r3
 800852e:	4603      	mov	r3, r0
 8008530:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008532:	7bfb      	ldrb	r3, [r7, #15]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3710      	adds	r7, #16
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}
 800853c:	20003470 	.word	0x20003470

08008540 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	4603      	mov	r3, r0
 8008548:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800854a:	2300      	movs	r3, #0
 800854c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800854e:	79fb      	ldrb	r3, [r7, #7]
 8008550:	4a0d      	ldr	r2, [pc, #52]	@ (8008588 <disk_initialize+0x48>)
 8008552:	5cd3      	ldrb	r3, [r2, r3]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d111      	bne.n	800857c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008558:	79fb      	ldrb	r3, [r7, #7]
 800855a:	4a0b      	ldr	r2, [pc, #44]	@ (8008588 <disk_initialize+0x48>)
 800855c:	2101      	movs	r1, #1
 800855e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008560:	79fb      	ldrb	r3, [r7, #7]
 8008562:	4a09      	ldr	r2, [pc, #36]	@ (8008588 <disk_initialize+0x48>)
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	4413      	add	r3, r2
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	79fa      	ldrb	r2, [r7, #7]
 800856e:	4906      	ldr	r1, [pc, #24]	@ (8008588 <disk_initialize+0x48>)
 8008570:	440a      	add	r2, r1
 8008572:	7a12      	ldrb	r2, [r2, #8]
 8008574:	4610      	mov	r0, r2
 8008576:	4798      	blx	r3
 8008578:	4603      	mov	r3, r0
 800857a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800857c:	7bfb      	ldrb	r3, [r7, #15]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	20003470 	.word	0x20003470

0800858c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800858c:	b590      	push	{r4, r7, lr}
 800858e:	b087      	sub	sp, #28
 8008590:	af00      	add	r7, sp, #0
 8008592:	60b9      	str	r1, [r7, #8]
 8008594:	607a      	str	r2, [r7, #4]
 8008596:	603b      	str	r3, [r7, #0]
 8008598:	4603      	mov	r3, r0
 800859a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800859c:	7bfb      	ldrb	r3, [r7, #15]
 800859e:	4a0a      	ldr	r2, [pc, #40]	@ (80085c8 <disk_read+0x3c>)
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	4413      	add	r3, r2
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	689c      	ldr	r4, [r3, #8]
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
 80085aa:	4a07      	ldr	r2, [pc, #28]	@ (80085c8 <disk_read+0x3c>)
 80085ac:	4413      	add	r3, r2
 80085ae:	7a18      	ldrb	r0, [r3, #8]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	68b9      	ldr	r1, [r7, #8]
 80085b6:	47a0      	blx	r4
 80085b8:	4603      	mov	r3, r0
 80085ba:	75fb      	strb	r3, [r7, #23]
  return res;
 80085bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	371c      	adds	r7, #28
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd90      	pop	{r4, r7, pc}
 80085c6:	bf00      	nop
 80085c8:	20003470 	.word	0x20003470

080085cc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80085cc:	b590      	push	{r4, r7, lr}
 80085ce:	b087      	sub	sp, #28
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	607a      	str	r2, [r7, #4]
 80085d6:	603b      	str	r3, [r7, #0]
 80085d8:	4603      	mov	r3, r0
 80085da:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	4a0a      	ldr	r2, [pc, #40]	@ (8008608 <disk_write+0x3c>)
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	68dc      	ldr	r4, [r3, #12]
 80085e8:	7bfb      	ldrb	r3, [r7, #15]
 80085ea:	4a07      	ldr	r2, [pc, #28]	@ (8008608 <disk_write+0x3c>)
 80085ec:	4413      	add	r3, r2
 80085ee:	7a18      	ldrb	r0, [r3, #8]
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	68b9      	ldr	r1, [r7, #8]
 80085f6:	47a0      	blx	r4
 80085f8:	4603      	mov	r3, r0
 80085fa:	75fb      	strb	r3, [r7, #23]
  return res;
 80085fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	371c      	adds	r7, #28
 8008602:	46bd      	mov	sp, r7
 8008604:	bd90      	pop	{r4, r7, pc}
 8008606:	bf00      	nop
 8008608:	20003470 	.word	0x20003470

0800860c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	4603      	mov	r3, r0
 8008614:	603a      	str	r2, [r7, #0]
 8008616:	71fb      	strb	r3, [r7, #7]
 8008618:	460b      	mov	r3, r1
 800861a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800861c:	79fb      	ldrb	r3, [r7, #7]
 800861e:	4a09      	ldr	r2, [pc, #36]	@ (8008644 <disk_ioctl+0x38>)
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	4413      	add	r3, r2
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	691b      	ldr	r3, [r3, #16]
 8008628:	79fa      	ldrb	r2, [r7, #7]
 800862a:	4906      	ldr	r1, [pc, #24]	@ (8008644 <disk_ioctl+0x38>)
 800862c:	440a      	add	r2, r1
 800862e:	7a10      	ldrb	r0, [r2, #8]
 8008630:	79b9      	ldrb	r1, [r7, #6]
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	4798      	blx	r3
 8008636:	4603      	mov	r3, r0
 8008638:	73fb      	strb	r3, [r7, #15]
  return res;
 800863a:	7bfb      	ldrb	r3, [r7, #15]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}
 8008644:	20003470 	.word	0x20003470

08008648 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008648:	b480      	push	{r7}
 800864a:	b085      	sub	sp, #20
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	3301      	adds	r3, #1
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008658:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800865c:	021b      	lsls	r3, r3, #8
 800865e:	b21a      	sxth	r2, r3
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	b21b      	sxth	r3, r3
 8008666:	4313      	orrs	r3, r2
 8008668:	b21b      	sxth	r3, r3
 800866a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800866c:	89fb      	ldrh	r3, [r7, #14]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800867a:	b480      	push	{r7}
 800867c:	b085      	sub	sp, #20
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	3303      	adds	r3, #3
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	021b      	lsls	r3, r3, #8
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	3202      	adds	r2, #2
 8008692:	7812      	ldrb	r2, [r2, #0]
 8008694:	4313      	orrs	r3, r2
 8008696:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	021b      	lsls	r3, r3, #8
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	3201      	adds	r2, #1
 80086a0:	7812      	ldrb	r2, [r2, #0]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	021b      	lsls	r3, r3, #8
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	7812      	ldrb	r2, [r2, #0]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	60fb      	str	r3, [r7, #12]
	return rv;
 80086b2:	68fb      	ldr	r3, [r7, #12]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	1c5a      	adds	r2, r3, #1
 80086d0:	607a      	str	r2, [r7, #4]
 80086d2:	887a      	ldrh	r2, [r7, #2]
 80086d4:	b2d2      	uxtb	r2, r2
 80086d6:	701a      	strb	r2, [r3, #0]
 80086d8:	887b      	ldrh	r3, [r7, #2]
 80086da:	0a1b      	lsrs	r3, r3, #8
 80086dc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	1c5a      	adds	r2, r3, #1
 80086e2:	607a      	str	r2, [r7, #4]
 80086e4:	887a      	ldrh	r2, [r7, #2]
 80086e6:	b2d2      	uxtb	r2, r2
 80086e8:	701a      	strb	r2, [r3, #0]
}
 80086ea:	bf00      	nop
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80086f6:	b480      	push	{r7}
 80086f8:	b083      	sub	sp, #12
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	1c5a      	adds	r2, r3, #1
 8008704:	607a      	str	r2, [r7, #4]
 8008706:	683a      	ldr	r2, [r7, #0]
 8008708:	b2d2      	uxtb	r2, r2
 800870a:	701a      	strb	r2, [r3, #0]
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	0a1b      	lsrs	r3, r3, #8
 8008710:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	1c5a      	adds	r2, r3, #1
 8008716:	607a      	str	r2, [r7, #4]
 8008718:	683a      	ldr	r2, [r7, #0]
 800871a:	b2d2      	uxtb	r2, r2
 800871c:	701a      	strb	r2, [r3, #0]
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	0a1b      	lsrs	r3, r3, #8
 8008722:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	1c5a      	adds	r2, r3, #1
 8008728:	607a      	str	r2, [r7, #4]
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	b2d2      	uxtb	r2, r2
 800872e:	701a      	strb	r2, [r3, #0]
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	1c5a      	adds	r2, r3, #1
 800873a:	607a      	str	r2, [r7, #4]
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	b2d2      	uxtb	r2, r2
 8008740:	701a      	strb	r2, [r3, #0]
}
 8008742:	bf00      	nop
 8008744:	370c      	adds	r7, #12
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800874e:	b480      	push	{r7}
 8008750:	b087      	sub	sp, #28
 8008752:	af00      	add	r7, sp, #0
 8008754:	60f8      	str	r0, [r7, #12]
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d00d      	beq.n	8008784 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	1c53      	adds	r3, r2, #1
 800876c:	613b      	str	r3, [r7, #16]
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	1c59      	adds	r1, r3, #1
 8008772:	6179      	str	r1, [r7, #20]
 8008774:	7812      	ldrb	r2, [r2, #0]
 8008776:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	3b01      	subs	r3, #1
 800877c:	607b      	str	r3, [r7, #4]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d1f1      	bne.n	8008768 <mem_cpy+0x1a>
	}
}
 8008784:	bf00      	nop
 8008786:	371c      	adds	r7, #28
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr

08008790 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	60b9      	str	r1, [r7, #8]
 800879a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	617a      	str	r2, [r7, #20]
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	b2d2      	uxtb	r2, r2
 80087aa:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	3b01      	subs	r3, #1
 80087b0:	607b      	str	r3, [r7, #4]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d1f3      	bne.n	80087a0 <mem_set+0x10>
}
 80087b8:	bf00      	nop
 80087ba:	bf00      	nop
 80087bc:	371c      	adds	r7, #28
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80087c6:	b480      	push	{r7}
 80087c8:	b089      	sub	sp, #36	@ 0x24
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	60f8      	str	r0, [r7, #12]
 80087ce:	60b9      	str	r1, [r7, #8]
 80087d0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	61fb      	str	r3, [r7, #28]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80087da:	2300      	movs	r3, #0
 80087dc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80087de:	69fb      	ldr	r3, [r7, #28]
 80087e0:	1c5a      	adds	r2, r3, #1
 80087e2:	61fa      	str	r2, [r7, #28]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	4619      	mov	r1, r3
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	1c5a      	adds	r2, r3, #1
 80087ec:	61ba      	str	r2, [r7, #24]
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	1acb      	subs	r3, r1, r3
 80087f2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	607b      	str	r3, [r7, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d002      	beq.n	8008806 <mem_cmp+0x40>
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d0eb      	beq.n	80087de <mem_cmp+0x18>

	return r;
 8008806:	697b      	ldr	r3, [r7, #20]
}
 8008808:	4618      	mov	r0, r3
 800880a:	3724      	adds	r7, #36	@ 0x24
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800881e:	e002      	b.n	8008826 <chk_chr+0x12>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	3301      	adds	r3, #1
 8008824:	607b      	str	r3, [r7, #4]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d005      	beq.n	800883a <chk_chr+0x26>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	461a      	mov	r2, r3
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	4293      	cmp	r3, r2
 8008838:	d1f2      	bne.n	8008820 <chk_chr+0xc>
	return *str;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	781b      	ldrb	r3, [r3, #0]
}
 800883e:	4618      	mov	r0, r3
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr
	...

0800884c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800884c:	b480      	push	{r7}
 800884e:	b085      	sub	sp, #20
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008856:	2300      	movs	r3, #0
 8008858:	60bb      	str	r3, [r7, #8]
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	60fb      	str	r3, [r7, #12]
 800885e:	e029      	b.n	80088b4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008860:	4a27      	ldr	r2, [pc, #156]	@ (8008900 <chk_lock+0xb4>)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	011b      	lsls	r3, r3, #4
 8008866:	4413      	add	r3, r2
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d01d      	beq.n	80088aa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800886e:	4a24      	ldr	r2, [pc, #144]	@ (8008900 <chk_lock+0xb4>)
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	011b      	lsls	r3, r3, #4
 8008874:	4413      	add	r3, r2
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	429a      	cmp	r2, r3
 800887e:	d116      	bne.n	80088ae <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008880:	4a1f      	ldr	r2, [pc, #124]	@ (8008900 <chk_lock+0xb4>)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	011b      	lsls	r3, r3, #4
 8008886:	4413      	add	r3, r2
 8008888:	3304      	adds	r3, #4
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008890:	429a      	cmp	r2, r3
 8008892:	d10c      	bne.n	80088ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008894:	4a1a      	ldr	r2, [pc, #104]	@ (8008900 <chk_lock+0xb4>)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	011b      	lsls	r3, r3, #4
 800889a:	4413      	add	r3, r2
 800889c:	3308      	adds	r3, #8
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d102      	bne.n	80088ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80088a8:	e007      	b.n	80088ba <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80088aa:	2301      	movs	r3, #1
 80088ac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	3301      	adds	r3, #1
 80088b2:	60fb      	str	r3, [r7, #12]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d9d2      	bls.n	8008860 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d109      	bne.n	80088d4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d102      	bne.n	80088cc <chk_lock+0x80>
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b02      	cmp	r3, #2
 80088ca:	d101      	bne.n	80088d0 <chk_lock+0x84>
 80088cc:	2300      	movs	r3, #0
 80088ce:	e010      	b.n	80088f2 <chk_lock+0xa6>
 80088d0:	2312      	movs	r3, #18
 80088d2:	e00e      	b.n	80088f2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d108      	bne.n	80088ec <chk_lock+0xa0>
 80088da:	4a09      	ldr	r2, [pc, #36]	@ (8008900 <chk_lock+0xb4>)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	011b      	lsls	r3, r3, #4
 80088e0:	4413      	add	r3, r2
 80088e2:	330c      	adds	r3, #12
 80088e4:	881b      	ldrh	r3, [r3, #0]
 80088e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088ea:	d101      	bne.n	80088f0 <chk_lock+0xa4>
 80088ec:	2310      	movs	r3, #16
 80088ee:	e000      	b.n	80088f2 <chk_lock+0xa6>
 80088f0:	2300      	movs	r3, #0
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3714      	adds	r7, #20
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr
 80088fe:	bf00      	nop
 8008900:	20003450 	.word	0x20003450

08008904 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800890a:	2300      	movs	r3, #0
 800890c:	607b      	str	r3, [r7, #4]
 800890e:	e002      	b.n	8008916 <enq_lock+0x12>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	3301      	adds	r3, #1
 8008914:	607b      	str	r3, [r7, #4]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d806      	bhi.n	800892a <enq_lock+0x26>
 800891c:	4a09      	ldr	r2, [pc, #36]	@ (8008944 <enq_lock+0x40>)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	011b      	lsls	r3, r3, #4
 8008922:	4413      	add	r3, r2
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1f2      	bne.n	8008910 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b02      	cmp	r3, #2
 800892e:	bf14      	ite	ne
 8008930:	2301      	movne	r3, #1
 8008932:	2300      	moveq	r3, #0
 8008934:	b2db      	uxtb	r3, r3
}
 8008936:	4618      	mov	r0, r3
 8008938:	370c      	adds	r7, #12
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	20003450 	.word	0x20003450

08008948 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008952:	2300      	movs	r3, #0
 8008954:	60fb      	str	r3, [r7, #12]
 8008956:	e01f      	b.n	8008998 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008958:	4a41      	ldr	r2, [pc, #260]	@ (8008a60 <inc_lock+0x118>)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	011b      	lsls	r3, r3, #4
 800895e:	4413      	add	r3, r2
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	429a      	cmp	r2, r3
 8008968:	d113      	bne.n	8008992 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800896a:	4a3d      	ldr	r2, [pc, #244]	@ (8008a60 <inc_lock+0x118>)
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	011b      	lsls	r3, r3, #4
 8008970:	4413      	add	r3, r2
 8008972:	3304      	adds	r3, #4
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800897a:	429a      	cmp	r2, r3
 800897c:	d109      	bne.n	8008992 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800897e:	4a38      	ldr	r2, [pc, #224]	@ (8008a60 <inc_lock+0x118>)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	011b      	lsls	r3, r3, #4
 8008984:	4413      	add	r3, r2
 8008986:	3308      	adds	r3, #8
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800898e:	429a      	cmp	r2, r3
 8008990:	d006      	beq.n	80089a0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3301      	adds	r3, #1
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d9dc      	bls.n	8008958 <inc_lock+0x10>
 800899e:	e000      	b.n	80089a2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80089a0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d132      	bne.n	8008a0e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80089a8:	2300      	movs	r3, #0
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	e002      	b.n	80089b4 <inc_lock+0x6c>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	3301      	adds	r3, #1
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d806      	bhi.n	80089c8 <inc_lock+0x80>
 80089ba:	4a29      	ldr	r2, [pc, #164]	@ (8008a60 <inc_lock+0x118>)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	011b      	lsls	r3, r3, #4
 80089c0:	4413      	add	r3, r2
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d1f2      	bne.n	80089ae <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d101      	bne.n	80089d2 <inc_lock+0x8a>
 80089ce:	2300      	movs	r3, #0
 80089d0:	e040      	b.n	8008a54 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	4922      	ldr	r1, [pc, #136]	@ (8008a60 <inc_lock+0x118>)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	011b      	lsls	r3, r3, #4
 80089dc:	440b      	add	r3, r1
 80089de:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	689a      	ldr	r2, [r3, #8]
 80089e4:	491e      	ldr	r1, [pc, #120]	@ (8008a60 <inc_lock+0x118>)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	011b      	lsls	r3, r3, #4
 80089ea:	440b      	add	r3, r1
 80089ec:	3304      	adds	r3, #4
 80089ee:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	695a      	ldr	r2, [r3, #20]
 80089f4:	491a      	ldr	r1, [pc, #104]	@ (8008a60 <inc_lock+0x118>)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	011b      	lsls	r3, r3, #4
 80089fa:	440b      	add	r3, r1
 80089fc:	3308      	adds	r3, #8
 80089fe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008a00:	4a17      	ldr	r2, [pc, #92]	@ (8008a60 <inc_lock+0x118>)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	011b      	lsls	r3, r3, #4
 8008a06:	4413      	add	r3, r2
 8008a08:	330c      	adds	r3, #12
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d009      	beq.n	8008a28 <inc_lock+0xe0>
 8008a14:	4a12      	ldr	r2, [pc, #72]	@ (8008a60 <inc_lock+0x118>)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	011b      	lsls	r3, r3, #4
 8008a1a:	4413      	add	r3, r2
 8008a1c:	330c      	adds	r3, #12
 8008a1e:	881b      	ldrh	r3, [r3, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d001      	beq.n	8008a28 <inc_lock+0xe0>
 8008a24:	2300      	movs	r3, #0
 8008a26:	e015      	b.n	8008a54 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d108      	bne.n	8008a40 <inc_lock+0xf8>
 8008a2e:	4a0c      	ldr	r2, [pc, #48]	@ (8008a60 <inc_lock+0x118>)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	011b      	lsls	r3, r3, #4
 8008a34:	4413      	add	r3, r2
 8008a36:	330c      	adds	r3, #12
 8008a38:	881b      	ldrh	r3, [r3, #0]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	e001      	b.n	8008a44 <inc_lock+0xfc>
 8008a40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008a44:	4906      	ldr	r1, [pc, #24]	@ (8008a60 <inc_lock+0x118>)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	011b      	lsls	r3, r3, #4
 8008a4a:	440b      	add	r3, r1
 8008a4c:	330c      	adds	r3, #12
 8008a4e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	3301      	adds	r3, #1
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr
 8008a60:	20003450 	.word	0x20003450

08008a64 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	60fb      	str	r3, [r7, #12]
 8008a70:	e010      	b.n	8008a94 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a72:	4a0d      	ldr	r2, [pc, #52]	@ (8008aa8 <clear_lock+0x44>)
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	011b      	lsls	r3, r3, #4
 8008a78:	4413      	add	r3, r2
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d105      	bne.n	8008a8e <clear_lock+0x2a>
 8008a82:	4a09      	ldr	r2, [pc, #36]	@ (8008aa8 <clear_lock+0x44>)
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	011b      	lsls	r3, r3, #4
 8008a88:	4413      	add	r3, r2
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	3301      	adds	r3, #1
 8008a92:	60fb      	str	r3, [r7, #12]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d9eb      	bls.n	8008a72 <clear_lock+0xe>
	}
}
 8008a9a:	bf00      	nop
 8008a9c:	bf00      	nop
 8008a9e:	3714      	adds	r7, #20
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	20003450 	.word	0x20003450

08008aac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	78db      	ldrb	r3, [r3, #3]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d034      	beq.n	8008b2a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	7858      	ldrb	r0, [r3, #1]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	697a      	ldr	r2, [r7, #20]
 8008ad4:	f7ff fd7a 	bl	80085cc <disk_write>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d002      	beq.n	8008ae4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	73fb      	strb	r3, [r7, #15]
 8008ae2:	e022      	b.n	8008b2a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	1ad2      	subs	r2, r2, r3
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	69db      	ldr	r3, [r3, #28]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d217      	bcs.n	8008b2a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	789b      	ldrb	r3, [r3, #2]
 8008afe:	613b      	str	r3, [r7, #16]
 8008b00:	e010      	b.n	8008b24 <sync_window+0x78>
					wsect += fs->fsize;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	69db      	ldr	r3, [r3, #28]
 8008b06:	697a      	ldr	r2, [r7, #20]
 8008b08:	4413      	add	r3, r2
 8008b0a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	7858      	ldrb	r0, [r3, #1]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008b16:	2301      	movs	r3, #1
 8008b18:	697a      	ldr	r2, [r7, #20]
 8008b1a:	f7ff fd57 	bl	80085cc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	3b01      	subs	r3, #1
 8008b22:	613b      	str	r3, [r7, #16]
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d8eb      	bhi.n	8008b02 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3718      	adds	r7, #24
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d01b      	beq.n	8008b84 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f7ff ffad 	bl	8008aac <sync_window>
 8008b52:	4603      	mov	r3, r0
 8008b54:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d113      	bne.n	8008b84 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	7858      	ldrb	r0, [r3, #1]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008b66:	2301      	movs	r3, #1
 8008b68:	683a      	ldr	r2, [r7, #0]
 8008b6a:	f7ff fd0f 	bl	800858c <disk_read>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d004      	beq.n	8008b7e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008b74:	f04f 33ff 	mov.w	r3, #4294967295
 8008b78:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	683a      	ldr	r2, [r7, #0]
 8008b82:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8008b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3710      	adds	r7, #16
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
	...

08008b90 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff ff87 	bl	8008aac <sync_window>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d158      	bne.n	8008c5a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	2b03      	cmp	r3, #3
 8008bae:	d148      	bne.n	8008c42 <sync_fs+0xb2>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	791b      	ldrb	r3, [r3, #4]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d144      	bne.n	8008c42 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3334      	adds	r3, #52	@ 0x34
 8008bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f7ff fde4 	bl	8008790 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	3334      	adds	r3, #52	@ 0x34
 8008bcc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008bd0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7ff fd73 	bl	80086c0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	3334      	adds	r3, #52	@ 0x34
 8008bde:	4921      	ldr	r1, [pc, #132]	@ (8008c64 <sync_fs+0xd4>)
 8008be0:	4618      	mov	r0, r3
 8008be2:	f7ff fd88 	bl	80086f6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	3334      	adds	r3, #52	@ 0x34
 8008bea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008bee:	491e      	ldr	r1, [pc, #120]	@ (8008c68 <sync_fs+0xd8>)
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7ff fd80 	bl	80086f6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	3334      	adds	r3, #52	@ 0x34
 8008bfa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	695b      	ldr	r3, [r3, #20]
 8008c02:	4619      	mov	r1, r3
 8008c04:	4610      	mov	r0, r2
 8008c06:	f7ff fd76 	bl	80086f6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	3334      	adds	r3, #52	@ 0x34
 8008c0e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	4619      	mov	r1, r3
 8008c18:	4610      	mov	r0, r2
 8008c1a:	f7ff fd6c 	bl	80086f6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a1b      	ldr	r3, [r3, #32]
 8008c22:	1c5a      	adds	r2, r3, #1
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	7858      	ldrb	r0, [r3, #1]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c36:	2301      	movs	r3, #1
 8008c38:	f7ff fcc8 	bl	80085cc <disk_write>
			fs->fsi_flag = 0;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	785b      	ldrb	r3, [r3, #1]
 8008c46:	2200      	movs	r2, #0
 8008c48:	2100      	movs	r1, #0
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7ff fcde 	bl	800860c <disk_ioctl>
 8008c50:	4603      	mov	r3, r0
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d001      	beq.n	8008c5a <sync_fs+0xca>
 8008c56:	2301      	movs	r3, #1
 8008c58:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3710      	adds	r7, #16
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}
 8008c64:	41615252 	.word	0x41615252
 8008c68:	61417272 	.word	0x61417272

08008c6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	3b02      	subs	r3, #2
 8008c7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	699b      	ldr	r3, [r3, #24]
 8008c80:	3b02      	subs	r3, #2
 8008c82:	683a      	ldr	r2, [r7, #0]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d301      	bcc.n	8008c8c <clust2sect+0x20>
 8008c88:	2300      	movs	r3, #0
 8008c8a:	e008      	b.n	8008c9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	895b      	ldrh	r3, [r3, #10]
 8008c90:	461a      	mov	r2, r3
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	fb03 f202 	mul.w	r2, r3, r2
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c9c:	4413      	add	r3, r2
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	370c      	adds	r7, #12
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr

08008caa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b086      	sub	sp, #24
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d904      	bls.n	8008cca <get_fat+0x20>
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	699b      	ldr	r3, [r3, #24]
 8008cc4:	683a      	ldr	r2, [r7, #0]
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d302      	bcc.n	8008cd0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008cca:	2301      	movs	r3, #1
 8008ccc:	617b      	str	r3, [r7, #20]
 8008cce:	e08e      	b.n	8008dee <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d061      	beq.n	8008da2 <get_fat+0xf8>
 8008cde:	2b03      	cmp	r3, #3
 8008ce0:	dc7b      	bgt.n	8008dda <get_fat+0x130>
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d002      	beq.n	8008cec <get_fat+0x42>
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d041      	beq.n	8008d6e <get_fat+0xc4>
 8008cea:	e076      	b.n	8008dda <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	085b      	lsrs	r3, r3, #1
 8008cf4:	68fa      	ldr	r2, [r7, #12]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	0a5b      	lsrs	r3, r3, #9
 8008d02:	4413      	add	r3, r2
 8008d04:	4619      	mov	r1, r3
 8008d06:	6938      	ldr	r0, [r7, #16]
 8008d08:	f7ff ff14 	bl	8008b34 <move_window>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d166      	bne.n	8008de0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	60fa      	str	r2, [r7, #12]
 8008d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	4413      	add	r3, r2
 8008d20:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008d24:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	0a5b      	lsrs	r3, r3, #9
 8008d2e:	4413      	add	r3, r2
 8008d30:	4619      	mov	r1, r3
 8008d32:	6938      	ldr	r0, [r7, #16]
 8008d34:	f7ff fefe 	bl	8008b34 <move_window>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d152      	bne.n	8008de4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d44:	693a      	ldr	r2, [r7, #16]
 8008d46:	4413      	add	r3, r2
 8008d48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008d4c:	021b      	lsls	r3, r3, #8
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d002      	beq.n	8008d64 <get_fat+0xba>
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	091b      	lsrs	r3, r3, #4
 8008d62:	e002      	b.n	8008d6a <get_fat+0xc0>
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d6a:	617b      	str	r3, [r7, #20]
			break;
 8008d6c:	e03f      	b.n	8008dee <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	0a1b      	lsrs	r3, r3, #8
 8008d76:	4413      	add	r3, r2
 8008d78:	4619      	mov	r1, r3
 8008d7a:	6938      	ldr	r0, [r7, #16]
 8008d7c:	f7ff feda 	bl	8008b34 <move_window>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d130      	bne.n	8008de8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	005b      	lsls	r3, r3, #1
 8008d90:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008d94:	4413      	add	r3, r2
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7ff fc56 	bl	8008648 <ld_word>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	617b      	str	r3, [r7, #20]
			break;
 8008da0:	e025      	b.n	8008dee <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	09db      	lsrs	r3, r3, #7
 8008daa:	4413      	add	r3, r2
 8008dac:	4619      	mov	r1, r3
 8008dae:	6938      	ldr	r0, [r7, #16]
 8008db0:	f7ff fec0 	bl	8008b34 <move_window>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d118      	bne.n	8008dec <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008dc8:	4413      	add	r3, r2
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7ff fc55 	bl	800867a <ld_dword>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008dd6:	617b      	str	r3, [r7, #20]
			break;
 8008dd8:	e009      	b.n	8008dee <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008dda:	2301      	movs	r3, #1
 8008ddc:	617b      	str	r3, [r7, #20]
 8008dde:	e006      	b.n	8008dee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008de0:	bf00      	nop
 8008de2:	e004      	b.n	8008dee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008de4:	bf00      	nop
 8008de6:	e002      	b.n	8008dee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008de8:	bf00      	nop
 8008dea:	e000      	b.n	8008dee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008dec:	bf00      	nop
		}
	}

	return val;
 8008dee:	697b      	ldr	r3, [r7, #20]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3718      	adds	r7, #24
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008df8:	b590      	push	{r4, r7, lr}
 8008dfa:	b089      	sub	sp, #36	@ 0x24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008e04:	2302      	movs	r3, #2
 8008e06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	f240 80d9 	bls.w	8008fc2 <put_fat+0x1ca>
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	68ba      	ldr	r2, [r7, #8]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	f080 80d3 	bcs.w	8008fc2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	2b03      	cmp	r3, #3
 8008e22:	f000 8096 	beq.w	8008f52 <put_fat+0x15a>
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	f300 80cb 	bgt.w	8008fc2 <put_fat+0x1ca>
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d002      	beq.n	8008e36 <put_fat+0x3e>
 8008e30:	2b02      	cmp	r3, #2
 8008e32:	d06e      	beq.n	8008f12 <put_fat+0x11a>
 8008e34:	e0c5      	b.n	8008fc2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	61bb      	str	r3, [r7, #24]
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	085b      	lsrs	r3, r3, #1
 8008e3e:	69ba      	ldr	r2, [r7, #24]
 8008e40:	4413      	add	r3, r2
 8008e42:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e48:	69bb      	ldr	r3, [r7, #24]
 8008e4a:	0a5b      	lsrs	r3, r3, #9
 8008e4c:	4413      	add	r3, r2
 8008e4e:	4619      	mov	r1, r3
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	f7ff fe6f 	bl	8008b34 <move_window>
 8008e56:	4603      	mov	r3, r0
 8008e58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e5a:	7ffb      	ldrb	r3, [r7, #31]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f040 80a9 	bne.w	8008fb4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	1c59      	adds	r1, r3, #1
 8008e6c:	61b9      	str	r1, [r7, #24]
 8008e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e72:	4413      	add	r3, r2
 8008e74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	f003 0301 	and.w	r3, r3, #1
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d00d      	beq.n	8008e9c <put_fat+0xa4>
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	b25b      	sxtb	r3, r3
 8008e86:	f003 030f 	and.w	r3, r3, #15
 8008e8a:	b25a      	sxtb	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	b25b      	sxtb	r3, r3
 8008e90:	011b      	lsls	r3, r3, #4
 8008e92:	b25b      	sxtb	r3, r3
 8008e94:	4313      	orrs	r3, r2
 8008e96:	b25b      	sxtb	r3, r3
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	e001      	b.n	8008ea0 <put_fat+0xa8>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	0a5b      	lsrs	r3, r3, #9
 8008eb2:	4413      	add	r3, r2
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	68f8      	ldr	r0, [r7, #12]
 8008eb8:	f7ff fe3c 	bl	8008b34 <move_window>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ec0:	7ffb      	ldrb	r3, [r7, #31]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d178      	bne.n	8008fb8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008ecc:	69bb      	ldr	r3, [r7, #24]
 8008ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ed2:	4413      	add	r3, r2
 8008ed4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d003      	beq.n	8008ee8 <put_fat+0xf0>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	091b      	lsrs	r3, r3, #4
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	e00e      	b.n	8008f06 <put_fat+0x10e>
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	b25b      	sxtb	r3, r3
 8008eee:	f023 030f 	bic.w	r3, r3, #15
 8008ef2:	b25a      	sxtb	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	0a1b      	lsrs	r3, r3, #8
 8008ef8:	b25b      	sxtb	r3, r3
 8008efa:	f003 030f 	and.w	r3, r3, #15
 8008efe:	b25b      	sxtb	r3, r3
 8008f00:	4313      	orrs	r3, r2
 8008f02:	b25b      	sxtb	r3, r3
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	70da      	strb	r2, [r3, #3]
			break;
 8008f10:	e057      	b.n	8008fc2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	0a1b      	lsrs	r3, r3, #8
 8008f1a:	4413      	add	r3, r2
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7ff fe08 	bl	8008b34 <move_window>
 8008f24:	4603      	mov	r3, r0
 8008f26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f28:	7ffb      	ldrb	r3, [r7, #31]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d146      	bne.n	8008fbc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	005b      	lsls	r3, r3, #1
 8008f38:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008f3c:	4413      	add	r3, r2
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	b292      	uxth	r2, r2
 8008f42:	4611      	mov	r1, r2
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7ff fbbb 	bl	80086c0 <st_word>
			fs->wflag = 1;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	70da      	strb	r2, [r3, #3]
			break;
 8008f50:	e037      	b.n	8008fc2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	09db      	lsrs	r3, r3, #7
 8008f5a:	4413      	add	r3, r2
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	68f8      	ldr	r0, [r7, #12]
 8008f60:	f7ff fde8 	bl	8008b34 <move_window>
 8008f64:	4603      	mov	r3, r0
 8008f66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f68:	7ffb      	ldrb	r3, [r7, #31]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d128      	bne.n	8008fc0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008f82:	4413      	add	r3, r2
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7ff fb78 	bl	800867a <ld_dword>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008f90:	4323      	orrs	r3, r4
 8008f92:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008fa2:	4413      	add	r3, r2
 8008fa4:	6879      	ldr	r1, [r7, #4]
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7ff fba5 	bl	80086f6 <st_dword>
			fs->wflag = 1;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	70da      	strb	r2, [r3, #3]
			break;
 8008fb2:	e006      	b.n	8008fc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008fb4:	bf00      	nop
 8008fb6:	e004      	b.n	8008fc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008fb8:	bf00      	nop
 8008fba:	e002      	b.n	8008fc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008fbc:	bf00      	nop
 8008fbe:	e000      	b.n	8008fc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008fc0:	bf00      	nop
		}
	}
	return res;
 8008fc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3724      	adds	r7, #36	@ 0x24
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd90      	pop	{r4, r7, pc}

08008fcc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b088      	sub	sp, #32
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d904      	bls.n	8008ff2 <remove_chain+0x26>
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	699b      	ldr	r3, [r3, #24]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d301      	bcc.n	8008ff6 <remove_chain+0x2a>
 8008ff2:	2302      	movs	r3, #2
 8008ff4:	e04b      	b.n	800908e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d00c      	beq.n	8009016 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	69b8      	ldr	r0, [r7, #24]
 8009004:	f7ff fef8 	bl	8008df8 <put_fat>
 8009008:	4603      	mov	r3, r0
 800900a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800900c:	7ffb      	ldrb	r3, [r7, #31]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d001      	beq.n	8009016 <remove_chain+0x4a>
 8009012:	7ffb      	ldrb	r3, [r7, #31]
 8009014:	e03b      	b.n	800908e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009016:	68b9      	ldr	r1, [r7, #8]
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f7ff fe46 	bl	8008caa <get_fat>
 800901e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d031      	beq.n	800908a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d101      	bne.n	8009030 <remove_chain+0x64>
 800902c:	2302      	movs	r3, #2
 800902e:	e02e      	b.n	800908e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009036:	d101      	bne.n	800903c <remove_chain+0x70>
 8009038:	2301      	movs	r3, #1
 800903a:	e028      	b.n	800908e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800903c:	2200      	movs	r2, #0
 800903e:	68b9      	ldr	r1, [r7, #8]
 8009040:	69b8      	ldr	r0, [r7, #24]
 8009042:	f7ff fed9 	bl	8008df8 <put_fat>
 8009046:	4603      	mov	r3, r0
 8009048:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800904a:	7ffb      	ldrb	r3, [r7, #31]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d001      	beq.n	8009054 <remove_chain+0x88>
 8009050:	7ffb      	ldrb	r3, [r7, #31]
 8009052:	e01c      	b.n	800908e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	695a      	ldr	r2, [r3, #20]
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	699b      	ldr	r3, [r3, #24]
 800905c:	3b02      	subs	r3, #2
 800905e:	429a      	cmp	r2, r3
 8009060:	d20b      	bcs.n	800907a <remove_chain+0xae>
			fs->free_clst++;
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	1c5a      	adds	r2, r3, #1
 8009068:	69bb      	ldr	r3, [r7, #24]
 800906a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	791b      	ldrb	r3, [r3, #4]
 8009070:	f043 0301 	orr.w	r3, r3, #1
 8009074:	b2da      	uxtb	r2, r3
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	429a      	cmp	r2, r3
 8009086:	d3c6      	bcc.n	8009016 <remove_chain+0x4a>
 8009088:	e000      	b.n	800908c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800908a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3720      	adds	r7, #32
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b088      	sub	sp, #32
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
 800909e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d10d      	bne.n	80090c8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	691b      	ldr	r3, [r3, #16]
 80090b0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d004      	beq.n	80090c2 <create_chain+0x2c>
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	69ba      	ldr	r2, [r7, #24]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d31b      	bcc.n	80090fa <create_chain+0x64>
 80090c2:	2301      	movs	r3, #1
 80090c4:	61bb      	str	r3, [r7, #24]
 80090c6:	e018      	b.n	80090fa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f7ff fded 	bl	8008caa <get_fat>
 80090d0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d801      	bhi.n	80090dc <create_chain+0x46>
 80090d8:	2301      	movs	r3, #1
 80090da:	e070      	b.n	80091be <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e2:	d101      	bne.n	80090e8 <create_chain+0x52>
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	e06a      	b.n	80091be <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	68fa      	ldr	r2, [r7, #12]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d201      	bcs.n	80090f6 <create_chain+0x60>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	e063      	b.n	80091be <create_chain+0x128>
		scl = clst;
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	3301      	adds	r3, #1
 8009102:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	69fa      	ldr	r2, [r7, #28]
 800910a:	429a      	cmp	r2, r3
 800910c:	d307      	bcc.n	800911e <create_chain+0x88>
				ncl = 2;
 800910e:	2302      	movs	r3, #2
 8009110:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009112:	69fa      	ldr	r2, [r7, #28]
 8009114:	69bb      	ldr	r3, [r7, #24]
 8009116:	429a      	cmp	r2, r3
 8009118:	d901      	bls.n	800911e <create_chain+0x88>
 800911a:	2300      	movs	r3, #0
 800911c:	e04f      	b.n	80091be <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800911e:	69f9      	ldr	r1, [r7, #28]
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7ff fdc2 	bl	8008caa <get_fat>
 8009126:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00e      	beq.n	800914c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d003      	beq.n	800913c <create_chain+0xa6>
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913a:	d101      	bne.n	8009140 <create_chain+0xaa>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	e03e      	b.n	80091be <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009140:	69fa      	ldr	r2, [r7, #28]
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	429a      	cmp	r2, r3
 8009146:	d1da      	bne.n	80090fe <create_chain+0x68>
 8009148:	2300      	movs	r3, #0
 800914a:	e038      	b.n	80091be <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800914c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800914e:	f04f 32ff 	mov.w	r2, #4294967295
 8009152:	69f9      	ldr	r1, [r7, #28]
 8009154:	6938      	ldr	r0, [r7, #16]
 8009156:	f7ff fe4f 	bl	8008df8 <put_fat>
 800915a:	4603      	mov	r3, r0
 800915c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800915e:	7dfb      	ldrb	r3, [r7, #23]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d109      	bne.n	8009178 <create_chain+0xe2>
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d006      	beq.n	8009178 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800916a:	69fa      	ldr	r2, [r7, #28]
 800916c:	6839      	ldr	r1, [r7, #0]
 800916e:	6938      	ldr	r0, [r7, #16]
 8009170:	f7ff fe42 	bl	8008df8 <put_fat>
 8009174:	4603      	mov	r3, r0
 8009176:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009178:	7dfb      	ldrb	r3, [r7, #23]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d116      	bne.n	80091ac <create_chain+0x116>
		fs->last_clst = ncl;
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	69fa      	ldr	r2, [r7, #28]
 8009182:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	695a      	ldr	r2, [r3, #20]
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	699b      	ldr	r3, [r3, #24]
 800918c:	3b02      	subs	r3, #2
 800918e:	429a      	cmp	r2, r3
 8009190:	d804      	bhi.n	800919c <create_chain+0x106>
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	695b      	ldr	r3, [r3, #20]
 8009196:	1e5a      	subs	r2, r3, #1
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	791b      	ldrb	r3, [r3, #4]
 80091a0:	f043 0301 	orr.w	r3, r3, #1
 80091a4:	b2da      	uxtb	r2, r3
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	711a      	strb	r2, [r3, #4]
 80091aa:	e007      	b.n	80091bc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80091ac:	7dfb      	ldrb	r3, [r7, #23]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d102      	bne.n	80091b8 <create_chain+0x122>
 80091b2:	f04f 33ff 	mov.w	r3, #4294967295
 80091b6:	e000      	b.n	80091ba <create_chain+0x124>
 80091b8:	2301      	movs	r3, #1
 80091ba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80091bc:	69fb      	ldr	r3, [r7, #28]
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3720      	adds	r7, #32
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}

080091c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80091c6:	b480      	push	{r7}
 80091c8:	b087      	sub	sp, #28
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091da:	3304      	adds	r3, #4
 80091dc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	0a5b      	lsrs	r3, r3, #9
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	8952      	ldrh	r2, [r2, #10]
 80091e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80091ea:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	1d1a      	adds	r2, r3, #4
 80091f0:	613a      	str	r2, [r7, #16]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d101      	bne.n	8009200 <clmt_clust+0x3a>
 80091fc:	2300      	movs	r3, #0
 80091fe:	e010      	b.n	8009222 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009200:	697a      	ldr	r2, [r7, #20]
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	429a      	cmp	r2, r3
 8009206:	d307      	bcc.n	8009218 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	1ad3      	subs	r3, r2, r3
 800920e:	617b      	str	r3, [r7, #20]
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	3304      	adds	r3, #4
 8009214:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009216:	e7e9      	b.n	80091ec <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009218:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	4413      	add	r3, r2
}
 8009222:	4618      	mov	r0, r3
 8009224:	371c      	adds	r7, #28
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr

0800922e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b086      	sub	sp, #24
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009244:	d204      	bcs.n	8009250 <dir_sdi+0x22>
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	f003 031f 	and.w	r3, r3, #31
 800924c:	2b00      	cmp	r3, #0
 800924e:	d001      	beq.n	8009254 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009250:	2302      	movs	r3, #2
 8009252:	e063      	b.n	800931c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	683a      	ldr	r2, [r7, #0]
 8009258:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d106      	bne.n	8009274 <dir_sdi+0x46>
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	2b02      	cmp	r3, #2
 800926c:	d902      	bls.n	8009274 <dir_sdi+0x46>
		clst = fs->dirbase;
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009272:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d10c      	bne.n	8009294 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	095b      	lsrs	r3, r3, #5
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	8912      	ldrh	r2, [r2, #8]
 8009282:	4293      	cmp	r3, r2
 8009284:	d301      	bcc.n	800928a <dir_sdi+0x5c>
 8009286:	2302      	movs	r3, #2
 8009288:	e048      	b.n	800931c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	61da      	str	r2, [r3, #28]
 8009292:	e029      	b.n	80092e8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	895b      	ldrh	r3, [r3, #10]
 8009298:	025b      	lsls	r3, r3, #9
 800929a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800929c:	e019      	b.n	80092d2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6979      	ldr	r1, [r7, #20]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7ff fd01 	bl	8008caa <get_fat>
 80092a8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b0:	d101      	bne.n	80092b6 <dir_sdi+0x88>
 80092b2:	2301      	movs	r3, #1
 80092b4:	e032      	b.n	800931c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d904      	bls.n	80092c6 <dir_sdi+0x98>
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	699b      	ldr	r3, [r3, #24]
 80092c0:	697a      	ldr	r2, [r7, #20]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d301      	bcc.n	80092ca <dir_sdi+0x9c>
 80092c6:	2302      	movs	r3, #2
 80092c8:	e028      	b.n	800931c <dir_sdi+0xee>
			ofs -= csz;
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	1ad3      	subs	r3, r2, r3
 80092d0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80092d2:	683a      	ldr	r2, [r7, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d2e1      	bcs.n	800929e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80092da:	6979      	ldr	r1, [r7, #20]
 80092dc:	6938      	ldr	r0, [r7, #16]
 80092de:	f7ff fcc5 	bl	8008c6c <clust2sect>
 80092e2:	4602      	mov	r2, r0
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	697a      	ldr	r2, [r7, #20]
 80092ec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d101      	bne.n	80092fa <dir_sdi+0xcc>
 80092f6:	2302      	movs	r3, #2
 80092f8:	e010      	b.n	800931c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	69da      	ldr	r2, [r3, #28]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	0a5b      	lsrs	r3, r3, #9
 8009302:	441a      	add	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009314:	441a      	add	r2, r3
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3718      	adds	r7, #24
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b086      	sub	sp, #24
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	695b      	ldr	r3, [r3, #20]
 8009338:	3320      	adds	r3, #32
 800933a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	69db      	ldr	r3, [r3, #28]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d003      	beq.n	800934c <dir_next+0x28>
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800934a:	d301      	bcc.n	8009350 <dir_next+0x2c>
 800934c:	2304      	movs	r3, #4
 800934e:	e0aa      	b.n	80094a6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009356:	2b00      	cmp	r3, #0
 8009358:	f040 8098 	bne.w	800948c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	69db      	ldr	r3, [r3, #28]
 8009360:	1c5a      	adds	r2, r3, #1
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	699b      	ldr	r3, [r3, #24]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d10b      	bne.n	8009386 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	095b      	lsrs	r3, r3, #5
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	8912      	ldrh	r2, [r2, #8]
 8009376:	4293      	cmp	r3, r2
 8009378:	f0c0 8088 	bcc.w	800948c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	61da      	str	r2, [r3, #28]
 8009382:	2304      	movs	r3, #4
 8009384:	e08f      	b.n	80094a6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	0a5b      	lsrs	r3, r3, #9
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	8952      	ldrh	r2, [r2, #10]
 800938e:	3a01      	subs	r2, #1
 8009390:	4013      	ands	r3, r2
 8009392:	2b00      	cmp	r3, #0
 8009394:	d17a      	bne.n	800948c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	699b      	ldr	r3, [r3, #24]
 800939c:	4619      	mov	r1, r3
 800939e:	4610      	mov	r0, r2
 80093a0:	f7ff fc83 	bl	8008caa <get_fat>
 80093a4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d801      	bhi.n	80093b0 <dir_next+0x8c>
 80093ac:	2302      	movs	r3, #2
 80093ae:	e07a      	b.n	80094a6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b6:	d101      	bne.n	80093bc <dir_next+0x98>
 80093b8:	2301      	movs	r3, #1
 80093ba:	e074      	b.n	80094a6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	697a      	ldr	r2, [r7, #20]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d358      	bcc.n	8009478 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d104      	bne.n	80093d6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	61da      	str	r2, [r3, #28]
 80093d2:	2304      	movs	r3, #4
 80093d4:	e067      	b.n	80094a6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	699b      	ldr	r3, [r3, #24]
 80093dc:	4619      	mov	r1, r3
 80093de:	4610      	mov	r0, r2
 80093e0:	f7ff fe59 	bl	8009096 <create_chain>
 80093e4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d101      	bne.n	80093f0 <dir_next+0xcc>
 80093ec:	2307      	movs	r3, #7
 80093ee:	e05a      	b.n	80094a6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d101      	bne.n	80093fa <dir_next+0xd6>
 80093f6:	2302      	movs	r3, #2
 80093f8:	e055      	b.n	80094a6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009400:	d101      	bne.n	8009406 <dir_next+0xe2>
 8009402:	2301      	movs	r3, #1
 8009404:	e04f      	b.n	80094a6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009406:	68f8      	ldr	r0, [r7, #12]
 8009408:	f7ff fb50 	bl	8008aac <sync_window>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d001      	beq.n	8009416 <dir_next+0xf2>
 8009412:	2301      	movs	r3, #1
 8009414:	e047      	b.n	80094a6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	3334      	adds	r3, #52	@ 0x34
 800941a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800941e:	2100      	movs	r1, #0
 8009420:	4618      	mov	r0, r3
 8009422:	f7ff f9b5 	bl	8008790 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009426:	2300      	movs	r3, #0
 8009428:	613b      	str	r3, [r7, #16]
 800942a:	6979      	ldr	r1, [r7, #20]
 800942c:	68f8      	ldr	r0, [r7, #12]
 800942e:	f7ff fc1d 	bl	8008c6c <clust2sect>
 8009432:	4602      	mov	r2, r0
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	631a      	str	r2, [r3, #48]	@ 0x30
 8009438:	e012      	b.n	8009460 <dir_next+0x13c>
						fs->wflag = 1;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2201      	movs	r2, #1
 800943e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009440:	68f8      	ldr	r0, [r7, #12]
 8009442:	f7ff fb33 	bl	8008aac <sync_window>
 8009446:	4603      	mov	r3, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	d001      	beq.n	8009450 <dir_next+0x12c>
 800944c:	2301      	movs	r3, #1
 800944e:	e02a      	b.n	80094a6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	3301      	adds	r3, #1
 8009454:	613b      	str	r3, [r7, #16]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	895b      	ldrh	r3, [r3, #10]
 8009464:	461a      	mov	r2, r3
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	4293      	cmp	r3, r2
 800946a:	d3e6      	bcc.n	800943a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	1ad2      	subs	r2, r2, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	697a      	ldr	r2, [r7, #20]
 800947c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800947e:	6979      	ldr	r1, [r7, #20]
 8009480:	68f8      	ldr	r0, [r7, #12]
 8009482:	f7ff fbf3 	bl	8008c6c <clust2sect>
 8009486:	4602      	mov	r2, r0
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	68ba      	ldr	r2, [r7, #8]
 8009490:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800949e:	441a      	add	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80094a4:	2300      	movs	r3, #0
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b086      	sub	sp, #24
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80094be:	2100      	movs	r1, #0
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f7ff feb4 	bl	800922e <dir_sdi>
 80094c6:	4603      	mov	r3, r0
 80094c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80094ca:	7dfb      	ldrb	r3, [r7, #23]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d12b      	bne.n	8009528 <dir_alloc+0x7a>
		n = 0;
 80094d0:	2300      	movs	r3, #0
 80094d2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	69db      	ldr	r3, [r3, #28]
 80094d8:	4619      	mov	r1, r3
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f7ff fb2a 	bl	8008b34 <move_window>
 80094e0:	4603      	mov	r3, r0
 80094e2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80094e4:	7dfb      	ldrb	r3, [r7, #23]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d11d      	bne.n	8009526 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6a1b      	ldr	r3, [r3, #32]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	2be5      	cmp	r3, #229	@ 0xe5
 80094f2:	d004      	beq.n	80094fe <dir_alloc+0x50>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6a1b      	ldr	r3, [r3, #32]
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d107      	bne.n	800950e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	3301      	adds	r3, #1
 8009502:	613b      	str	r3, [r7, #16]
 8009504:	693a      	ldr	r2, [r7, #16]
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	429a      	cmp	r2, r3
 800950a:	d102      	bne.n	8009512 <dir_alloc+0x64>
 800950c:	e00c      	b.n	8009528 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800950e:	2300      	movs	r3, #0
 8009510:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009512:	2101      	movs	r1, #1
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f7ff ff05 	bl	8009324 <dir_next>
 800951a:	4603      	mov	r3, r0
 800951c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800951e:	7dfb      	ldrb	r3, [r7, #23]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d0d7      	beq.n	80094d4 <dir_alloc+0x26>
 8009524:	e000      	b.n	8009528 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009526:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009528:	7dfb      	ldrb	r3, [r7, #23]
 800952a:	2b04      	cmp	r3, #4
 800952c:	d101      	bne.n	8009532 <dir_alloc+0x84>
 800952e:	2307      	movs	r3, #7
 8009530:	75fb      	strb	r3, [r7, #23]
	return res;
 8009532:	7dfb      	ldrb	r3, [r7, #23]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3718      	adds	r7, #24
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	331a      	adds	r3, #26
 800954a:	4618      	mov	r0, r3
 800954c:	f7ff f87c 	bl	8008648 <ld_word>
 8009550:	4603      	mov	r3, r0
 8009552:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	2b03      	cmp	r3, #3
 800955a:	d109      	bne.n	8009570 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	3314      	adds	r3, #20
 8009560:	4618      	mov	r0, r3
 8009562:	f7ff f871 	bl	8008648 <ld_word>
 8009566:	4603      	mov	r3, r0
 8009568:	041b      	lsls	r3, r3, #16
 800956a:	68fa      	ldr	r2, [r7, #12]
 800956c:	4313      	orrs	r3, r2
 800956e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009570:	68fb      	ldr	r3, [r7, #12]
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b084      	sub	sp, #16
 800957e:	af00      	add	r7, sp, #0
 8009580:	60f8      	str	r0, [r7, #12]
 8009582:	60b9      	str	r1, [r7, #8]
 8009584:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	331a      	adds	r3, #26
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	b292      	uxth	r2, r2
 800958e:	4611      	mov	r1, r2
 8009590:	4618      	mov	r0, r3
 8009592:	f7ff f895 	bl	80086c0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	2b03      	cmp	r3, #3
 800959c:	d109      	bne.n	80095b2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	f103 0214 	add.w	r2, r3, #20
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	0c1b      	lsrs	r3, r3, #16
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	4619      	mov	r1, r3
 80095ac:	4610      	mov	r0, r2
 80095ae:	f7ff f887 	bl	80086c0 <st_word>
	}
}
 80095b2:	bf00      	nop
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
	...

080095bc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80095bc:	b590      	push	{r4, r7, lr}
 80095be:	b087      	sub	sp, #28
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
 80095c4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	331a      	adds	r3, #26
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7ff f83c 	bl	8008648 <ld_word>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <cmp_lfn+0x1e>
 80095d6:	2300      	movs	r3, #0
 80095d8:	e059      	b.n	800968e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095e2:	1e5a      	subs	r2, r3, #1
 80095e4:	4613      	mov	r3, r2
 80095e6:	005b      	lsls	r3, r3, #1
 80095e8:	4413      	add	r3, r2
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	4413      	add	r3, r2
 80095ee:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80095f0:	2301      	movs	r3, #1
 80095f2:	81fb      	strh	r3, [r7, #14]
 80095f4:	2300      	movs	r3, #0
 80095f6:	613b      	str	r3, [r7, #16]
 80095f8:	e033      	b.n	8009662 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80095fa:	4a27      	ldr	r2, [pc, #156]	@ (8009698 <cmp_lfn+0xdc>)
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	4413      	add	r3, r2
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	461a      	mov	r2, r3
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	4413      	add	r3, r2
 8009608:	4618      	mov	r0, r3
 800960a:	f7ff f81d 	bl	8008648 <ld_word>
 800960e:	4603      	mov	r3, r0
 8009610:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009612:	89fb      	ldrh	r3, [r7, #14]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d01a      	beq.n	800964e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	2bfe      	cmp	r3, #254	@ 0xfe
 800961c:	d812      	bhi.n	8009644 <cmp_lfn+0x88>
 800961e:	89bb      	ldrh	r3, [r7, #12]
 8009620:	4618      	mov	r0, r3
 8009622:	f001 fc91 	bl	800af48 <ff_wtoupper>
 8009626:	4603      	mov	r3, r0
 8009628:	461c      	mov	r4, r3
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	1c5a      	adds	r2, r3, #1
 800962e:	617a      	str	r2, [r7, #20]
 8009630:	005b      	lsls	r3, r3, #1
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	4413      	add	r3, r2
 8009636:	881b      	ldrh	r3, [r3, #0]
 8009638:	4618      	mov	r0, r3
 800963a:	f001 fc85 	bl	800af48 <ff_wtoupper>
 800963e:	4603      	mov	r3, r0
 8009640:	429c      	cmp	r4, r3
 8009642:	d001      	beq.n	8009648 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009644:	2300      	movs	r3, #0
 8009646:	e022      	b.n	800968e <cmp_lfn+0xd2>
			}
			wc = uc;
 8009648:	89bb      	ldrh	r3, [r7, #12]
 800964a:	81fb      	strh	r3, [r7, #14]
 800964c:	e006      	b.n	800965c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800964e:	89bb      	ldrh	r3, [r7, #12]
 8009650:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009654:	4293      	cmp	r3, r2
 8009656:	d001      	beq.n	800965c <cmp_lfn+0xa0>
 8009658:	2300      	movs	r3, #0
 800965a:	e018      	b.n	800968e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	3301      	adds	r3, #1
 8009660:	613b      	str	r3, [r7, #16]
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	2b0c      	cmp	r3, #12
 8009666:	d9c8      	bls.n	80095fa <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00b      	beq.n	800968c <cmp_lfn+0xd0>
 8009674:	89fb      	ldrh	r3, [r7, #14]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d008      	beq.n	800968c <cmp_lfn+0xd0>
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	005b      	lsls	r3, r3, #1
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	4413      	add	r3, r2
 8009682:	881b      	ldrh	r3, [r3, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d001      	beq.n	800968c <cmp_lfn+0xd0>
 8009688:	2300      	movs	r3, #0
 800968a:	e000      	b.n	800968e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800968c:	2301      	movs	r3, #1
}
 800968e:	4618      	mov	r0, r3
 8009690:	371c      	adds	r7, #28
 8009692:	46bd      	mov	sp, r7
 8009694:	bd90      	pop	{r4, r7, pc}
 8009696:	bf00      	nop
 8009698:	08010910 	.word	0x08010910

0800969c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b088      	sub	sp, #32
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	4611      	mov	r1, r2
 80096a8:	461a      	mov	r2, r3
 80096aa:	460b      	mov	r3, r1
 80096ac:	71fb      	strb	r3, [r7, #7]
 80096ae:	4613      	mov	r3, r2
 80096b0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	330d      	adds	r3, #13
 80096b6:	79ba      	ldrb	r2, [r7, #6]
 80096b8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	330b      	adds	r3, #11
 80096be:	220f      	movs	r2, #15
 80096c0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	330c      	adds	r3, #12
 80096c6:	2200      	movs	r2, #0
 80096c8:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	331a      	adds	r3, #26
 80096ce:	2100      	movs	r1, #0
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7fe fff5 	bl	80086c0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80096d6:	79fb      	ldrb	r3, [r7, #7]
 80096d8:	1e5a      	subs	r2, r3, #1
 80096da:	4613      	mov	r3, r2
 80096dc:	005b      	lsls	r3, r3, #1
 80096de:	4413      	add	r3, r2
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	4413      	add	r3, r2
 80096e4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80096e6:	2300      	movs	r3, #0
 80096e8:	82fb      	strh	r3, [r7, #22]
 80096ea:	2300      	movs	r3, #0
 80096ec:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80096ee:	8afb      	ldrh	r3, [r7, #22]
 80096f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d007      	beq.n	8009708 <put_lfn+0x6c>
 80096f8:	69fb      	ldr	r3, [r7, #28]
 80096fa:	1c5a      	adds	r2, r3, #1
 80096fc:	61fa      	str	r2, [r7, #28]
 80096fe:	005b      	lsls	r3, r3, #1
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	4413      	add	r3, r2
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009708:	4a17      	ldr	r2, [pc, #92]	@ (8009768 <put_lfn+0xcc>)
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	4413      	add	r3, r2
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	461a      	mov	r2, r3
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	4413      	add	r3, r2
 8009716:	8afa      	ldrh	r2, [r7, #22]
 8009718:	4611      	mov	r1, r2
 800971a:	4618      	mov	r0, r3
 800971c:	f7fe ffd0 	bl	80086c0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009720:	8afb      	ldrh	r3, [r7, #22]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d102      	bne.n	800972c <put_lfn+0x90>
 8009726:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800972a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	3301      	adds	r3, #1
 8009730:	61bb      	str	r3, [r7, #24]
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	2b0c      	cmp	r3, #12
 8009736:	d9da      	bls.n	80096ee <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009738:	8afb      	ldrh	r3, [r7, #22]
 800973a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800973e:	4293      	cmp	r3, r2
 8009740:	d006      	beq.n	8009750 <put_lfn+0xb4>
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	005b      	lsls	r3, r3, #1
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	4413      	add	r3, r2
 800974a:	881b      	ldrh	r3, [r3, #0]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d103      	bne.n	8009758 <put_lfn+0xbc>
 8009750:	79fb      	ldrb	r3, [r7, #7]
 8009752:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009756:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	79fa      	ldrb	r2, [r7, #7]
 800975c:	701a      	strb	r2, [r3, #0]
}
 800975e:	bf00      	nop
 8009760:	3720      	adds	r7, #32
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	08010910 	.word	0x08010910

0800976c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b08c      	sub	sp, #48	@ 0x30
 8009770:	af00      	add	r7, sp, #0
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	607a      	str	r2, [r7, #4]
 8009778:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800977a:	220b      	movs	r2, #11
 800977c:	68b9      	ldr	r1, [r7, #8]
 800977e:	68f8      	ldr	r0, [r7, #12]
 8009780:	f7fe ffe5 	bl	800874e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	2b05      	cmp	r3, #5
 8009788:	d92b      	bls.n	80097e2 <gen_numname+0x76>
		sr = seq;
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800978e:	e022      	b.n	80097d6 <gen_numname+0x6a>
			wc = *lfn++;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	1c9a      	adds	r2, r3, #2
 8009794:	607a      	str	r2, [r7, #4]
 8009796:	881b      	ldrh	r3, [r3, #0]
 8009798:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800979a:	2300      	movs	r3, #0
 800979c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800979e:	e017      	b.n	80097d0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	005a      	lsls	r2, r3, #1
 80097a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80097a6:	f003 0301 	and.w	r3, r3, #1
 80097aa:	4413      	add	r3, r2
 80097ac:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80097ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80097b0:	085b      	lsrs	r3, r3, #1
 80097b2:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d005      	beq.n	80097ca <gen_numname+0x5e>
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80097c4:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80097c8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80097ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097cc:	3301      	adds	r3, #1
 80097ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d2:	2b0f      	cmp	r3, #15
 80097d4:	d9e4      	bls.n	80097a0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	881b      	ldrh	r3, [r3, #0]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d1d8      	bne.n	8009790 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80097e2:	2307      	movs	r3, #7
 80097e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	f003 030f 	and.w	r3, r3, #15
 80097ee:	b2db      	uxtb	r3, r3
 80097f0:	3330      	adds	r3, #48	@ 0x30
 80097f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80097f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80097fa:	2b39      	cmp	r3, #57	@ 0x39
 80097fc:	d904      	bls.n	8009808 <gen_numname+0x9c>
 80097fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009802:	3307      	adds	r3, #7
 8009804:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800980a:	1e5a      	subs	r2, r3, #1
 800980c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800980e:	3330      	adds	r3, #48	@ 0x30
 8009810:	443b      	add	r3, r7
 8009812:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009816:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	091b      	lsrs	r3, r3, #4
 800981e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d1df      	bne.n	80097e6 <gen_numname+0x7a>
	ns[i] = '~';
 8009826:	f107 0214 	add.w	r2, r7, #20
 800982a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982c:	4413      	add	r3, r2
 800982e:	227e      	movs	r2, #126	@ 0x7e
 8009830:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009832:	2300      	movs	r3, #0
 8009834:	627b      	str	r3, [r7, #36]	@ 0x24
 8009836:	e002      	b.n	800983e <gen_numname+0xd2>
 8009838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983a:	3301      	adds	r3, #1
 800983c:	627b      	str	r3, [r7, #36]	@ 0x24
 800983e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009842:	429a      	cmp	r2, r3
 8009844:	d205      	bcs.n	8009852 <gen_numname+0xe6>
 8009846:	68fa      	ldr	r2, [r7, #12]
 8009848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800984a:	4413      	add	r3, r2
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	2b20      	cmp	r3, #32
 8009850:	d1f2      	bne.n	8009838 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009854:	2b07      	cmp	r3, #7
 8009856:	d807      	bhi.n	8009868 <gen_numname+0xfc>
 8009858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985a:	1c5a      	adds	r2, r3, #1
 800985c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800985e:	3330      	adds	r3, #48	@ 0x30
 8009860:	443b      	add	r3, r7
 8009862:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009866:	e000      	b.n	800986a <gen_numname+0xfe>
 8009868:	2120      	movs	r1, #32
 800986a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986c:	1c5a      	adds	r2, r3, #1
 800986e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	4413      	add	r3, r2
 8009874:	460a      	mov	r2, r1
 8009876:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987a:	2b07      	cmp	r3, #7
 800987c:	d9e9      	bls.n	8009852 <gen_numname+0xe6>
}
 800987e:	bf00      	nop
 8009880:	bf00      	nop
 8009882:	3730      	adds	r7, #48	@ 0x30
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009888:	b480      	push	{r7}
 800988a:	b085      	sub	sp, #20
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009890:	2300      	movs	r3, #0
 8009892:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009894:	230b      	movs	r3, #11
 8009896:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009898:	7bfb      	ldrb	r3, [r7, #15]
 800989a:	b2da      	uxtb	r2, r3
 800989c:	0852      	lsrs	r2, r2, #1
 800989e:	01db      	lsls	r3, r3, #7
 80098a0:	4313      	orrs	r3, r2
 80098a2:	b2da      	uxtb	r2, r3
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	1c59      	adds	r1, r3, #1
 80098a8:	6079      	str	r1, [r7, #4]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	4413      	add	r3, r2
 80098ae:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	3b01      	subs	r3, #1
 80098b4:	60bb      	str	r3, [r7, #8]
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1ed      	bne.n	8009898 <sum_sfn+0x10>
	return sum;
 80098bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3714      	adds	r7, #20
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr

080098ca <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b086      	sub	sp, #24
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80098d8:	2100      	movs	r1, #0
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f7ff fca7 	bl	800922e <dir_sdi>
 80098e0:	4603      	mov	r3, r0
 80098e2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80098e4:	7dfb      	ldrb	r3, [r7, #23]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d001      	beq.n	80098ee <dir_find+0x24>
 80098ea:	7dfb      	ldrb	r3, [r7, #23]
 80098ec:	e0a9      	b.n	8009a42 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80098ee:	23ff      	movs	r3, #255	@ 0xff
 80098f0:	753b      	strb	r3, [r7, #20]
 80098f2:	7d3b      	ldrb	r3, [r7, #20]
 80098f4:	757b      	strb	r3, [r7, #21]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f04f 32ff 	mov.w	r2, #4294967295
 80098fc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	69db      	ldr	r3, [r3, #28]
 8009902:	4619      	mov	r1, r3
 8009904:	6938      	ldr	r0, [r7, #16]
 8009906:	f7ff f915 	bl	8008b34 <move_window>
 800990a:	4603      	mov	r3, r0
 800990c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800990e:	7dfb      	ldrb	r3, [r7, #23]
 8009910:	2b00      	cmp	r3, #0
 8009912:	f040 8090 	bne.w	8009a36 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6a1b      	ldr	r3, [r3, #32]
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800991e:	7dbb      	ldrb	r3, [r7, #22]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d102      	bne.n	800992a <dir_find+0x60>
 8009924:	2304      	movs	r3, #4
 8009926:	75fb      	strb	r3, [r7, #23]
 8009928:	e08a      	b.n	8009a40 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a1b      	ldr	r3, [r3, #32]
 800992e:	330b      	adds	r3, #11
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009936:	73fb      	strb	r3, [r7, #15]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	7bfa      	ldrb	r2, [r7, #15]
 800993c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800993e:	7dbb      	ldrb	r3, [r7, #22]
 8009940:	2be5      	cmp	r3, #229	@ 0xe5
 8009942:	d007      	beq.n	8009954 <dir_find+0x8a>
 8009944:	7bfb      	ldrb	r3, [r7, #15]
 8009946:	f003 0308 	and.w	r3, r3, #8
 800994a:	2b00      	cmp	r3, #0
 800994c:	d009      	beq.n	8009962 <dir_find+0x98>
 800994e:	7bfb      	ldrb	r3, [r7, #15]
 8009950:	2b0f      	cmp	r3, #15
 8009952:	d006      	beq.n	8009962 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009954:	23ff      	movs	r3, #255	@ 0xff
 8009956:	757b      	strb	r3, [r7, #21]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f04f 32ff 	mov.w	r2, #4294967295
 800995e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009960:	e05e      	b.n	8009a20 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009962:	7bfb      	ldrb	r3, [r7, #15]
 8009964:	2b0f      	cmp	r3, #15
 8009966:	d136      	bne.n	80099d6 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800996e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009972:	2b00      	cmp	r3, #0
 8009974:	d154      	bne.n	8009a20 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009976:	7dbb      	ldrb	r3, [r7, #22]
 8009978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800997c:	2b00      	cmp	r3, #0
 800997e:	d00d      	beq.n	800999c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6a1b      	ldr	r3, [r3, #32]
 8009984:	7b5b      	ldrb	r3, [r3, #13]
 8009986:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009988:	7dbb      	ldrb	r3, [r7, #22]
 800998a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800998e:	75bb      	strb	r3, [r7, #22]
 8009990:	7dbb      	ldrb	r3, [r7, #22]
 8009992:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	695a      	ldr	r2, [r3, #20]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800999c:	7dba      	ldrb	r2, [r7, #22]
 800999e:	7d7b      	ldrb	r3, [r7, #21]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d115      	bne.n	80099d0 <dir_find+0x106>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6a1b      	ldr	r3, [r3, #32]
 80099a8:	330d      	adds	r3, #13
 80099aa:	781b      	ldrb	r3, [r3, #0]
 80099ac:	7d3a      	ldrb	r2, [r7, #20]
 80099ae:	429a      	cmp	r2, r3
 80099b0:	d10e      	bne.n	80099d0 <dir_find+0x106>
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	68da      	ldr	r2, [r3, #12]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	4619      	mov	r1, r3
 80099bc:	4610      	mov	r0, r2
 80099be:	f7ff fdfd 	bl	80095bc <cmp_lfn>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d003      	beq.n	80099d0 <dir_find+0x106>
 80099c8:	7d7b      	ldrb	r3, [r7, #21]
 80099ca:	3b01      	subs	r3, #1
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	e000      	b.n	80099d2 <dir_find+0x108>
 80099d0:	23ff      	movs	r3, #255	@ 0xff
 80099d2:	757b      	strb	r3, [r7, #21]
 80099d4:	e024      	b.n	8009a20 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80099d6:	7d7b      	ldrb	r3, [r7, #21]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d109      	bne.n	80099f0 <dir_find+0x126>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6a1b      	ldr	r3, [r3, #32]
 80099e0:	4618      	mov	r0, r3
 80099e2:	f7ff ff51 	bl	8009888 <sum_sfn>
 80099e6:	4603      	mov	r3, r0
 80099e8:	461a      	mov	r2, r3
 80099ea:	7d3b      	ldrb	r3, [r7, #20]
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d024      	beq.n	8009a3a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80099f6:	f003 0301 	and.w	r3, r3, #1
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d10a      	bne.n	8009a14 <dir_find+0x14a>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6a18      	ldr	r0, [r3, #32]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	3324      	adds	r3, #36	@ 0x24
 8009a06:	220b      	movs	r2, #11
 8009a08:	4619      	mov	r1, r3
 8009a0a:	f7fe fedc 	bl	80087c6 <mem_cmp>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d014      	beq.n	8009a3e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a14:	23ff      	movs	r3, #255	@ 0xff
 8009a16:	757b      	strb	r3, [r7, #21]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a1e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009a20:	2100      	movs	r1, #0
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f7ff fc7e 	bl	8009324 <dir_next>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009a2c:	7dfb      	ldrb	r3, [r7, #23]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f43f af65 	beq.w	80098fe <dir_find+0x34>
 8009a34:	e004      	b.n	8009a40 <dir_find+0x176>
		if (res != FR_OK) break;
 8009a36:	bf00      	nop
 8009a38:	e002      	b.n	8009a40 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009a3a:	bf00      	nop
 8009a3c:	e000      	b.n	8009a40 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009a3e:	bf00      	nop

	return res;
 8009a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3718      	adds	r7, #24
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
	...

08009a4c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b08c      	sub	sp, #48	@ 0x30
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009a60:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d001      	beq.n	8009a6c <dir_register+0x20>
 8009a68:	2306      	movs	r3, #6
 8009a6a:	e0e0      	b.n	8009c2e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a70:	e002      	b.n	8009a78 <dir_register+0x2c>
 8009a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a74:	3301      	adds	r3, #1
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	68da      	ldr	r2, [r3, #12]
 8009a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7e:	005b      	lsls	r3, r3, #1
 8009a80:	4413      	add	r3, r2
 8009a82:	881b      	ldrh	r3, [r3, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d1f4      	bne.n	8009a72 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8009a8e:	f107 030c 	add.w	r3, r7, #12
 8009a92:	220c      	movs	r2, #12
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7fe fe5a 	bl	800874e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009a9a:	7dfb      	ldrb	r3, [r7, #23]
 8009a9c:	f003 0301 	and.w	r3, r3, #1
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d032      	beq.n	8009b0a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2240      	movs	r2, #64	@ 0x40
 8009aa8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8009aac:	2301      	movs	r3, #1
 8009aae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ab0:	e016      	b.n	8009ae0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	68da      	ldr	r2, [r3, #12]
 8009abc:	f107 010c 	add.w	r1, r7, #12
 8009ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac2:	f7ff fe53 	bl	800976c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7ff feff 	bl	80098ca <dir_find>
 8009acc:	4603      	mov	r3, r0
 8009ace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8009ad2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d106      	bne.n	8009ae8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009adc:	3301      	adds	r3, #1
 8009ade:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae2:	2b63      	cmp	r3, #99	@ 0x63
 8009ae4:	d9e5      	bls.n	8009ab2 <dir_register+0x66>
 8009ae6:	e000      	b.n	8009aea <dir_register+0x9e>
			if (res != FR_OK) break;
 8009ae8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aec:	2b64      	cmp	r3, #100	@ 0x64
 8009aee:	d101      	bne.n	8009af4 <dir_register+0xa8>
 8009af0:	2307      	movs	r3, #7
 8009af2:	e09c      	b.n	8009c2e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009af4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009af8:	2b04      	cmp	r3, #4
 8009afa:	d002      	beq.n	8009b02 <dir_register+0xb6>
 8009afc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b00:	e095      	b.n	8009c2e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009b02:	7dfa      	ldrb	r2, [r7, #23]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009b0a:	7dfb      	ldrb	r3, [r7, #23]
 8009b0c:	f003 0302 	and.w	r3, r3, #2
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d007      	beq.n	8009b24 <dir_register+0xd8>
 8009b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b16:	330c      	adds	r3, #12
 8009b18:	4a47      	ldr	r2, [pc, #284]	@ (8009c38 <dir_register+0x1ec>)
 8009b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b1e:	089b      	lsrs	r3, r3, #2
 8009b20:	3301      	adds	r3, #1
 8009b22:	e000      	b.n	8009b26 <dir_register+0xda>
 8009b24:	2301      	movs	r3, #1
 8009b26:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009b28:	6a39      	ldr	r1, [r7, #32]
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f7ff fcbf 	bl	80094ae <dir_alloc>
 8009b30:	4603      	mov	r3, r0
 8009b32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009b36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d148      	bne.n	8009bd0 <dir_register+0x184>
 8009b3e:	6a3b      	ldr	r3, [r7, #32]
 8009b40:	3b01      	subs	r3, #1
 8009b42:	623b      	str	r3, [r7, #32]
 8009b44:	6a3b      	ldr	r3, [r7, #32]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d042      	beq.n	8009bd0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	695a      	ldr	r2, [r3, #20]
 8009b4e:	6a3b      	ldr	r3, [r7, #32]
 8009b50:	015b      	lsls	r3, r3, #5
 8009b52:	1ad3      	subs	r3, r2, r3
 8009b54:	4619      	mov	r1, r3
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7ff fb69 	bl	800922e <dir_sdi>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009b62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d132      	bne.n	8009bd0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	3324      	adds	r3, #36	@ 0x24
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f7ff fe8a 	bl	8009888 <sum_sfn>
 8009b74:	4603      	mov	r3, r0
 8009b76:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	69db      	ldr	r3, [r3, #28]
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	69f8      	ldr	r0, [r7, #28]
 8009b80:	f7fe ffd8 	bl	8008b34 <move_window>
 8009b84:	4603      	mov	r3, r0
 8009b86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8009b8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d11d      	bne.n	8009bce <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	68d8      	ldr	r0, [r3, #12]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6a19      	ldr	r1, [r3, #32]
 8009b9a:	6a3b      	ldr	r3, [r7, #32]
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	7efb      	ldrb	r3, [r7, #27]
 8009ba0:	f7ff fd7c 	bl	800969c <put_lfn>
				fs->wflag = 1;
 8009ba4:	69fb      	ldr	r3, [r7, #28]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009baa:	2100      	movs	r1, #0
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f7ff fbb9 	bl	8009324 <dir_next>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8009bb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d107      	bne.n	8009bd0 <dir_register+0x184>
 8009bc0:	6a3b      	ldr	r3, [r7, #32]
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	623b      	str	r3, [r7, #32]
 8009bc6:	6a3b      	ldr	r3, [r7, #32]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1d5      	bne.n	8009b78 <dir_register+0x12c>
 8009bcc:	e000      	b.n	8009bd0 <dir_register+0x184>
				if (res != FR_OK) break;
 8009bce:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009bd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d128      	bne.n	8009c2a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	69db      	ldr	r3, [r3, #28]
 8009bdc:	4619      	mov	r1, r3
 8009bde:	69f8      	ldr	r0, [r7, #28]
 8009be0:	f7fe ffa8 	bl	8008b34 <move_window>
 8009be4:	4603      	mov	r3, r0
 8009be6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8009bea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d11b      	bne.n	8009c2a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a1b      	ldr	r3, [r3, #32]
 8009bf6:	2220      	movs	r2, #32
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fe fdc8 	bl	8008790 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6a18      	ldr	r0, [r3, #32]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	3324      	adds	r3, #36	@ 0x24
 8009c08:	220b      	movs	r2, #11
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	f7fe fd9f 	bl	800874e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6a1b      	ldr	r3, [r3, #32]
 8009c1a:	330c      	adds	r3, #12
 8009c1c:	f002 0218 	and.w	r2, r2, #24
 8009c20:	b2d2      	uxtb	r2, r2
 8009c22:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	2201      	movs	r2, #1
 8009c28:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009c2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3730      	adds	r7, #48	@ 0x30
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}
 8009c36:	bf00      	nop
 8009c38:	4ec4ec4f 	.word	0x4ec4ec4f

08009c3c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b08a      	sub	sp, #40	@ 0x28
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	613b      	str	r3, [r7, #16]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	60fb      	str	r3, [r7, #12]
 8009c54:	2300      	movs	r3, #0
 8009c56:	617b      	str	r3, [r7, #20]
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	1c5a      	adds	r2, r3, #1
 8009c60:	61ba      	str	r2, [r7, #24]
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	4413      	add	r3, r2
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009c6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c6c:	2b1f      	cmp	r3, #31
 8009c6e:	d940      	bls.n	8009cf2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009c70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c72:	2b2f      	cmp	r3, #47	@ 0x2f
 8009c74:	d006      	beq.n	8009c84 <create_name+0x48>
 8009c76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c78:	2b5c      	cmp	r3, #92	@ 0x5c
 8009c7a:	d110      	bne.n	8009c9e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009c7c:	e002      	b.n	8009c84 <create_name+0x48>
 8009c7e:	69bb      	ldr	r3, [r7, #24]
 8009c80:	3301      	adds	r3, #1
 8009c82:	61bb      	str	r3, [r7, #24]
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	69bb      	ldr	r3, [r7, #24]
 8009c88:	4413      	add	r3, r2
 8009c8a:	781b      	ldrb	r3, [r3, #0]
 8009c8c:	2b2f      	cmp	r3, #47	@ 0x2f
 8009c8e:	d0f6      	beq.n	8009c7e <create_name+0x42>
 8009c90:	693a      	ldr	r2, [r7, #16]
 8009c92:	69bb      	ldr	r3, [r7, #24]
 8009c94:	4413      	add	r3, r2
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b5c      	cmp	r3, #92	@ 0x5c
 8009c9a:	d0f0      	beq.n	8009c7e <create_name+0x42>
			break;
 8009c9c:	e02a      	b.n	8009cf4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	2bfe      	cmp	r3, #254	@ 0xfe
 8009ca2:	d901      	bls.n	8009ca8 <create_name+0x6c>
 8009ca4:	2306      	movs	r3, #6
 8009ca6:	e17d      	b.n	8009fa4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009ca8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009cae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cb0:	2101      	movs	r1, #1
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f001 f90c 	bl	800aed0 <ff_convert>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009cbc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d101      	bne.n	8009cc6 <create_name+0x8a>
 8009cc2:	2306      	movs	r3, #6
 8009cc4:	e16e      	b.n	8009fa4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009cc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8009cca:	d809      	bhi.n	8009ce0 <create_name+0xa4>
 8009ccc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009cce:	4619      	mov	r1, r3
 8009cd0:	488d      	ldr	r0, [pc, #564]	@ (8009f08 <create_name+0x2cc>)
 8009cd2:	f7fe fd9f 	bl	8008814 <chk_chr>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <create_name+0xa4>
 8009cdc:	2306      	movs	r3, #6
 8009cde:	e161      	b.n	8009fa4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	1c5a      	adds	r2, r3, #1
 8009ce4:	617a      	str	r2, [r7, #20]
 8009ce6:	005b      	lsls	r3, r3, #1
 8009ce8:	68fa      	ldr	r2, [r7, #12]
 8009cea:	4413      	add	r3, r2
 8009cec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009cee:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009cf0:	e7b4      	b.n	8009c5c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009cf2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009cf4:	693a      	ldr	r2, [r7, #16]
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	441a      	add	r2, r3
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009cfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d00:	2b1f      	cmp	r3, #31
 8009d02:	d801      	bhi.n	8009d08 <create_name+0xcc>
 8009d04:	2304      	movs	r3, #4
 8009d06:	e000      	b.n	8009d0a <create_name+0xce>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009d0e:	e011      	b.n	8009d34 <create_name+0xf8>
		w = lfn[di - 1];
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009d16:	3b01      	subs	r3, #1
 8009d18:	005b      	lsls	r3, r3, #1
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	4413      	add	r3, r2
 8009d1e:	881b      	ldrh	r3, [r3, #0]
 8009d20:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8009d22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d24:	2b20      	cmp	r3, #32
 8009d26:	d002      	beq.n	8009d2e <create_name+0xf2>
 8009d28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009d2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d2c:	d106      	bne.n	8009d3c <create_name+0x100>
		di--;
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	3b01      	subs	r3, #1
 8009d32:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d1ea      	bne.n	8009d10 <create_name+0xd4>
 8009d3a:	e000      	b.n	8009d3e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009d3c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	005b      	lsls	r3, r3, #1
 8009d42:	68fa      	ldr	r2, [r7, #12]
 8009d44:	4413      	add	r3, r2
 8009d46:	2200      	movs	r2, #0
 8009d48:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d101      	bne.n	8009d54 <create_name+0x118>
 8009d50:	2306      	movs	r3, #6
 8009d52:	e127      	b.n	8009fa4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	3324      	adds	r3, #36	@ 0x24
 8009d58:	220b      	movs	r2, #11
 8009d5a:	2120      	movs	r1, #32
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fe fd17 	bl	8008790 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009d62:	2300      	movs	r3, #0
 8009d64:	61bb      	str	r3, [r7, #24]
 8009d66:	e002      	b.n	8009d6e <create_name+0x132>
 8009d68:	69bb      	ldr	r3, [r7, #24]
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	61bb      	str	r3, [r7, #24]
 8009d6e:	69bb      	ldr	r3, [r7, #24]
 8009d70:	005b      	lsls	r3, r3, #1
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	4413      	add	r3, r2
 8009d76:	881b      	ldrh	r3, [r3, #0]
 8009d78:	2b20      	cmp	r3, #32
 8009d7a:	d0f5      	beq.n	8009d68 <create_name+0x12c>
 8009d7c:	69bb      	ldr	r3, [r7, #24]
 8009d7e:	005b      	lsls	r3, r3, #1
 8009d80:	68fa      	ldr	r2, [r7, #12]
 8009d82:	4413      	add	r3, r2
 8009d84:	881b      	ldrh	r3, [r3, #0]
 8009d86:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d88:	d0ee      	beq.n	8009d68 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d009      	beq.n	8009da4 <create_name+0x168>
 8009d90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d94:	f043 0303 	orr.w	r3, r3, #3
 8009d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009d9c:	e002      	b.n	8009da4 <create_name+0x168>
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	3b01      	subs	r3, #1
 8009da2:	617b      	str	r3, [r7, #20]
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d009      	beq.n	8009dbe <create_name+0x182>
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009db0:	3b01      	subs	r3, #1
 8009db2:	005b      	lsls	r3, r3, #1
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	4413      	add	r3, r2
 8009db8:	881b      	ldrh	r3, [r3, #0]
 8009dba:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dbc:	d1ef      	bne.n	8009d9e <create_name+0x162>

	i = b = 0; ni = 8;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	623b      	str	r3, [r7, #32]
 8009dc8:	2308      	movs	r3, #8
 8009dca:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	1c5a      	adds	r2, r3, #1
 8009dd0:	61ba      	str	r2, [r7, #24]
 8009dd2:	005b      	lsls	r3, r3, #1
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	881b      	ldrh	r3, [r3, #0]
 8009dda:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009ddc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 8090 	beq.w	8009f04 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009de4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009de6:	2b20      	cmp	r3, #32
 8009de8:	d006      	beq.n	8009df8 <create_name+0x1bc>
 8009dea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009dec:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dee:	d10a      	bne.n	8009e06 <create_name+0x1ca>
 8009df0:	69ba      	ldr	r2, [r7, #24]
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d006      	beq.n	8009e06 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009df8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009dfc:	f043 0303 	orr.w	r3, r3, #3
 8009e00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009e04:	e07d      	b.n	8009f02 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009e06:	6a3a      	ldr	r2, [r7, #32]
 8009e08:	69fb      	ldr	r3, [r7, #28]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d203      	bcs.n	8009e16 <create_name+0x1da>
 8009e0e:	69ba      	ldr	r2, [r7, #24]
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d123      	bne.n	8009e5e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009e16:	69fb      	ldr	r3, [r7, #28]
 8009e18:	2b0b      	cmp	r3, #11
 8009e1a:	d106      	bne.n	8009e2a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e20:	f043 0303 	orr.w	r3, r3, #3
 8009e24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009e28:	e075      	b.n	8009f16 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009e2a:	69ba      	ldr	r2, [r7, #24]
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d005      	beq.n	8009e3e <create_name+0x202>
 8009e32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e36:	f043 0303 	orr.w	r3, r3, #3
 8009e3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8009e3e:	69ba      	ldr	r2, [r7, #24]
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d866      	bhi.n	8009f14 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	61bb      	str	r3, [r7, #24]
 8009e4a:	2308      	movs	r3, #8
 8009e4c:	623b      	str	r3, [r7, #32]
 8009e4e:	230b      	movs	r3, #11
 8009e50:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009e52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009e5c:	e051      	b.n	8009f02 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009e5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e60:	2b7f      	cmp	r3, #127	@ 0x7f
 8009e62:	d914      	bls.n	8009e8e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009e64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e66:	2100      	movs	r1, #0
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f001 f831 	bl	800aed0 <ff_convert>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d004      	beq.n	8009e82 <create_name+0x246>
 8009e78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e7a:	3b80      	subs	r3, #128	@ 0x80
 8009e7c:	4a23      	ldr	r2, [pc, #140]	@ (8009f0c <create_name+0x2d0>)
 8009e7e:	5cd3      	ldrb	r3, [r2, r3]
 8009e80:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009e82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e86:	f043 0302 	orr.w	r3, r3, #2
 8009e8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009e8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d007      	beq.n	8009ea4 <create_name+0x268>
 8009e94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009e96:	4619      	mov	r1, r3
 8009e98:	481d      	ldr	r0, [pc, #116]	@ (8009f10 <create_name+0x2d4>)
 8009e9a:	f7fe fcbb 	bl	8008814 <chk_chr>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d008      	beq.n	8009eb6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009ea4:	235f      	movs	r3, #95	@ 0x5f
 8009ea6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009eac:	f043 0303 	orr.w	r3, r3, #3
 8009eb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009eb4:	e01b      	b.n	8009eee <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009eb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009eb8:	2b40      	cmp	r3, #64	@ 0x40
 8009eba:	d909      	bls.n	8009ed0 <create_name+0x294>
 8009ebc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ebe:	2b5a      	cmp	r3, #90	@ 0x5a
 8009ec0:	d806      	bhi.n	8009ed0 <create_name+0x294>
					b |= 2;
 8009ec2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009ec6:	f043 0302 	orr.w	r3, r3, #2
 8009eca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009ece:	e00e      	b.n	8009eee <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009ed0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ed2:	2b60      	cmp	r3, #96	@ 0x60
 8009ed4:	d90b      	bls.n	8009eee <create_name+0x2b2>
 8009ed6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ed8:	2b7a      	cmp	r3, #122	@ 0x7a
 8009eda:	d808      	bhi.n	8009eee <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009edc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009ee0:	f043 0301 	orr.w	r3, r3, #1
 8009ee4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009ee8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009eea:	3b20      	subs	r3, #32
 8009eec:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009eee:	6a3b      	ldr	r3, [r7, #32]
 8009ef0:	1c5a      	adds	r2, r3, #1
 8009ef2:	623a      	str	r2, [r7, #32]
 8009ef4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009ef6:	b2d1      	uxtb	r1, r2
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	4413      	add	r3, r2
 8009efc:	460a      	mov	r2, r1
 8009efe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009f02:	e763      	b.n	8009dcc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009f04:	bf00      	nop
 8009f06:	e006      	b.n	8009f16 <create_name+0x2da>
 8009f08:	080107fc 	.word	0x080107fc
 8009f0c:	08010890 	.word	0x08010890
 8009f10:	08010808 	.word	0x08010808
			if (si > di) break;			/* No extension */
 8009f14:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009f1c:	2be5      	cmp	r3, #229	@ 0xe5
 8009f1e:	d103      	bne.n	8009f28 <create_name+0x2ec>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2205      	movs	r2, #5
 8009f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	2b08      	cmp	r3, #8
 8009f2c:	d104      	bne.n	8009f38 <create_name+0x2fc>
 8009f2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009f38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f3c:	f003 030c 	and.w	r3, r3, #12
 8009f40:	2b0c      	cmp	r3, #12
 8009f42:	d005      	beq.n	8009f50 <create_name+0x314>
 8009f44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f48:	f003 0303 	and.w	r3, r3, #3
 8009f4c:	2b03      	cmp	r3, #3
 8009f4e:	d105      	bne.n	8009f5c <create_name+0x320>
 8009f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f54:	f043 0302 	orr.w	r3, r3, #2
 8009f58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f60:	f003 0302 	and.w	r3, r3, #2
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d117      	bne.n	8009f98 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009f68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f6c:	f003 0303 	and.w	r3, r3, #3
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d105      	bne.n	8009f80 <create_name+0x344>
 8009f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f78:	f043 0310 	orr.w	r3, r3, #16
 8009f7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009f80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f84:	f003 030c 	and.w	r3, r3, #12
 8009f88:	2b04      	cmp	r3, #4
 8009f8a:	d105      	bne.n	8009f98 <create_name+0x35c>
 8009f8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f90:	f043 0308 	orr.w	r3, r3, #8
 8009f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009f9e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8009fa2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3728      	adds	r7, #40	@ 0x28
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b086      	sub	sp, #24
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009fc0:	e002      	b.n	8009fc8 <follow_path+0x1c>
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	3301      	adds	r3, #1
 8009fc6:	603b      	str	r3, [r7, #0]
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	2b2f      	cmp	r3, #47	@ 0x2f
 8009fce:	d0f8      	beq.n	8009fc2 <follow_path+0x16>
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	781b      	ldrb	r3, [r3, #0]
 8009fd4:	2b5c      	cmp	r3, #92	@ 0x5c
 8009fd6:	d0f4      	beq.n	8009fc2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	2b1f      	cmp	r3, #31
 8009fe4:	d80a      	bhi.n	8009ffc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2280      	movs	r2, #128	@ 0x80
 8009fea:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009fee:	2100      	movs	r1, #0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f7ff f91c 	bl	800922e <dir_sdi>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	75fb      	strb	r3, [r7, #23]
 8009ffa:	e043      	b.n	800a084 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009ffc:	463b      	mov	r3, r7
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f7ff fe1b 	bl	8009c3c <create_name>
 800a006:	4603      	mov	r3, r0
 800a008:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a00a:	7dfb      	ldrb	r3, [r7, #23]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d134      	bne.n	800a07a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f7ff fc5a 	bl	80098ca <dir_find>
 800a016:	4603      	mov	r3, r0
 800a018:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a020:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a022:	7dfb      	ldrb	r3, [r7, #23]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d00a      	beq.n	800a03e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	2b04      	cmp	r3, #4
 800a02c:	d127      	bne.n	800a07e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a02e:	7afb      	ldrb	r3, [r7, #11]
 800a030:	f003 0304 	and.w	r3, r3, #4
 800a034:	2b00      	cmp	r3, #0
 800a036:	d122      	bne.n	800a07e <follow_path+0xd2>
 800a038:	2305      	movs	r3, #5
 800a03a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a03c:	e01f      	b.n	800a07e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a03e:	7afb      	ldrb	r3, [r7, #11]
 800a040:	f003 0304 	and.w	r3, r3, #4
 800a044:	2b00      	cmp	r3, #0
 800a046:	d11c      	bne.n	800a082 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	799b      	ldrb	r3, [r3, #6]
 800a04c:	f003 0310 	and.w	r3, r3, #16
 800a050:	2b00      	cmp	r3, #0
 800a052:	d102      	bne.n	800a05a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a054:	2305      	movs	r3, #5
 800a056:	75fb      	strb	r3, [r7, #23]
 800a058:	e014      	b.n	800a084 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	695b      	ldr	r3, [r3, #20]
 800a064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a068:	4413      	add	r3, r2
 800a06a:	4619      	mov	r1, r3
 800a06c:	68f8      	ldr	r0, [r7, #12]
 800a06e:	f7ff fa65 	bl	800953c <ld_clust>
 800a072:	4602      	mov	r2, r0
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a078:	e7c0      	b.n	8009ffc <follow_path+0x50>
			if (res != FR_OK) break;
 800a07a:	bf00      	nop
 800a07c:	e002      	b.n	800a084 <follow_path+0xd8>
				break;
 800a07e:	bf00      	nop
 800a080:	e000      	b.n	800a084 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a082:	bf00      	nop
			}
		}
	}

	return res;
 800a084:	7dfb      	ldrb	r3, [r7, #23]
}
 800a086:	4618      	mov	r0, r3
 800a088:	3718      	adds	r7, #24
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a08e:	b480      	push	{r7}
 800a090:	b087      	sub	sp, #28
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a096:	f04f 33ff 	mov.w	r3, #4294967295
 800a09a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d031      	beq.n	800a108 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	617b      	str	r3, [r7, #20]
 800a0aa:	e002      	b.n	800a0b2 <get_ldnumber+0x24>
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	617b      	str	r3, [r7, #20]
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	2b1f      	cmp	r3, #31
 800a0b8:	d903      	bls.n	800a0c2 <get_ldnumber+0x34>
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	2b3a      	cmp	r3, #58	@ 0x3a
 800a0c0:	d1f4      	bne.n	800a0ac <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	781b      	ldrb	r3, [r3, #0]
 800a0c6:	2b3a      	cmp	r3, #58	@ 0x3a
 800a0c8:	d11c      	bne.n	800a104 <get_ldnumber+0x76>
			tp = *path;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	1c5a      	adds	r2, r3, #1
 800a0d4:	60fa      	str	r2, [r7, #12]
 800a0d6:	781b      	ldrb	r3, [r3, #0]
 800a0d8:	3b30      	subs	r3, #48	@ 0x30
 800a0da:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	2b09      	cmp	r3, #9
 800a0e0:	d80e      	bhi.n	800a100 <get_ldnumber+0x72>
 800a0e2:	68fa      	ldr	r2, [r7, #12]
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d10a      	bne.n	800a100 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d107      	bne.n	800a100 <get_ldnumber+0x72>
					vol = (int)i;
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	617b      	str	r3, [r7, #20]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	697a      	ldr	r2, [r7, #20]
 800a0fe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	e002      	b.n	800a10a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a104:	2300      	movs	r3, #0
 800a106:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a108:	693b      	ldr	r3, [r7, #16]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	371c      	adds	r7, #28
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr
	...

0800a118 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b082      	sub	sp, #8
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	70da      	strb	r2, [r3, #3]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f04f 32ff 	mov.w	r2, #4294967295
 800a12e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a130:	6839      	ldr	r1, [r7, #0]
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f7fe fcfe 	bl	8008b34 <move_window>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <check_fs+0x2a>
 800a13e:	2304      	movs	r3, #4
 800a140:	e038      	b.n	800a1b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	3334      	adds	r3, #52	@ 0x34
 800a146:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7fe fa7c 	bl	8008648 <ld_word>
 800a150:	4603      	mov	r3, r0
 800a152:	461a      	mov	r2, r3
 800a154:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a158:	429a      	cmp	r2, r3
 800a15a:	d001      	beq.n	800a160 <check_fs+0x48>
 800a15c:	2303      	movs	r3, #3
 800a15e:	e029      	b.n	800a1b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a166:	2be9      	cmp	r3, #233	@ 0xe9
 800a168:	d009      	beq.n	800a17e <check_fs+0x66>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a170:	2beb      	cmp	r3, #235	@ 0xeb
 800a172:	d11e      	bne.n	800a1b2 <check_fs+0x9a>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a17a:	2b90      	cmp	r3, #144	@ 0x90
 800a17c:	d119      	bne.n	800a1b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	3334      	adds	r3, #52	@ 0x34
 800a182:	3336      	adds	r3, #54	@ 0x36
 800a184:	4618      	mov	r0, r3
 800a186:	f7fe fa78 	bl	800867a <ld_dword>
 800a18a:	4603      	mov	r3, r0
 800a18c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a190:	4a0a      	ldr	r2, [pc, #40]	@ (800a1bc <check_fs+0xa4>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d101      	bne.n	800a19a <check_fs+0x82>
 800a196:	2300      	movs	r3, #0
 800a198:	e00c      	b.n	800a1b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	3334      	adds	r3, #52	@ 0x34
 800a19e:	3352      	adds	r3, #82	@ 0x52
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f7fe fa6a 	bl	800867a <ld_dword>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	4a05      	ldr	r2, [pc, #20]	@ (800a1c0 <check_fs+0xa8>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d101      	bne.n	800a1b2 <check_fs+0x9a>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	e000      	b.n	800a1b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a1b2:	2302      	movs	r3, #2
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3708      	adds	r7, #8
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	00544146 	.word	0x00544146
 800a1c0:	33544146 	.word	0x33544146

0800a1c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b096      	sub	sp, #88	@ 0x58
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	60b9      	str	r1, [r7, #8]
 800a1ce:	4613      	mov	r3, r2
 800a1d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a1d8:	68f8      	ldr	r0, [r7, #12]
 800a1da:	f7ff ff58 	bl	800a08e <get_ldnumber>
 800a1de:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a1e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	da01      	bge.n	800a1ea <find_volume+0x26>
 800a1e6:	230b      	movs	r3, #11
 800a1e8:	e22d      	b.n	800a646 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a1ea:	4aa1      	ldr	r2, [pc, #644]	@ (800a470 <find_volume+0x2ac>)
 800a1ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1f2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <find_volume+0x3a>
 800a1fa:	230c      	movs	r3, #12
 800a1fc:	e223      	b.n	800a646 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a202:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a204:	79fb      	ldrb	r3, [r7, #7]
 800a206:	f023 0301 	bic.w	r3, r3, #1
 800a20a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a20c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d01a      	beq.n	800a24a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a216:	785b      	ldrb	r3, [r3, #1]
 800a218:	4618      	mov	r0, r3
 800a21a:	f7fe f977 	bl	800850c <disk_status>
 800a21e:	4603      	mov	r3, r0
 800a220:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a224:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a228:	f003 0301 	and.w	r3, r3, #1
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d10c      	bne.n	800a24a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a230:	79fb      	ldrb	r3, [r7, #7]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d007      	beq.n	800a246 <find_volume+0x82>
 800a236:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a23a:	f003 0304 	and.w	r3, r3, #4
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d001      	beq.n	800a246 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a242:	230a      	movs	r3, #10
 800a244:	e1ff      	b.n	800a646 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800a246:	2300      	movs	r3, #0
 800a248:	e1fd      	b.n	800a646 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24c:	2200      	movs	r2, #0
 800a24e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a252:	b2da      	uxtb	r2, r3
 800a254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a256:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a25a:	785b      	ldrb	r3, [r3, #1]
 800a25c:	4618      	mov	r0, r3
 800a25e:	f7fe f96f 	bl	8008540 <disk_initialize>
 800a262:	4603      	mov	r3, r0
 800a264:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a268:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	d001      	beq.n	800a278 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a274:	2303      	movs	r3, #3
 800a276:	e1e6      	b.n	800a646 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a278:	79fb      	ldrb	r3, [r7, #7]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d007      	beq.n	800a28e <find_volume+0xca>
 800a27e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a282:	f003 0304 	and.w	r3, r3, #4
 800a286:	2b00      	cmp	r3, #0
 800a288:	d001      	beq.n	800a28e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a28a:	230a      	movs	r3, #10
 800a28c:	e1db      	b.n	800a646 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a28e:	2300      	movs	r3, #0
 800a290:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a292:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a294:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a296:	f7ff ff3f 	bl	800a118 <check_fs>
 800a29a:	4603      	mov	r3, r0
 800a29c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a2a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a2a4:	2b02      	cmp	r3, #2
 800a2a6:	d149      	bne.n	800a33c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2ac:	e01e      	b.n	800a2ec <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a2ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a2b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2b6:	011b      	lsls	r3, r3, #4
 800a2b8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a2bc:	4413      	add	r3, r2
 800a2be:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c2:	3304      	adds	r3, #4
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d006      	beq.n	800a2d8 <find_volume+0x114>
 800a2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2cc:	3308      	adds	r3, #8
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7fe f9d3 	bl	800867a <ld_dword>
 800a2d4:	4602      	mov	r2, r0
 800a2d6:	e000      	b.n	800a2da <find_volume+0x116>
 800a2d8:	2200      	movs	r2, #0
 800a2da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	3358      	adds	r3, #88	@ 0x58
 800a2e0:	443b      	add	r3, r7
 800a2e2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a2e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e8:	3301      	adds	r3, #1
 800a2ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2ee:	2b03      	cmp	r3, #3
 800a2f0:	d9dd      	bls.n	800a2ae <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a2f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d002      	beq.n	800a302 <find_volume+0x13e>
 800a2fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2fe:	3b01      	subs	r3, #1
 800a300:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a304:	009b      	lsls	r3, r3, #2
 800a306:	3358      	adds	r3, #88	@ 0x58
 800a308:	443b      	add	r3, r7
 800a30a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a30e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a312:	2b00      	cmp	r3, #0
 800a314:	d005      	beq.n	800a322 <find_volume+0x15e>
 800a316:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a318:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a31a:	f7ff fefd 	bl	800a118 <check_fs>
 800a31e:	4603      	mov	r3, r0
 800a320:	e000      	b.n	800a324 <find_volume+0x160>
 800a322:	2303      	movs	r3, #3
 800a324:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a328:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d905      	bls.n	800a33c <find_volume+0x178>
 800a330:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a332:	3301      	adds	r3, #1
 800a334:	643b      	str	r3, [r7, #64]	@ 0x40
 800a336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d9e2      	bls.n	800a302 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a33c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a340:	2b04      	cmp	r3, #4
 800a342:	d101      	bne.n	800a348 <find_volume+0x184>
 800a344:	2301      	movs	r3, #1
 800a346:	e17e      	b.n	800a646 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a348:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d901      	bls.n	800a354 <find_volume+0x190>
 800a350:	230d      	movs	r3, #13
 800a352:	e178      	b.n	800a646 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a356:	3334      	adds	r3, #52	@ 0x34
 800a358:	330b      	adds	r3, #11
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7fe f974 	bl	8008648 <ld_word>
 800a360:	4603      	mov	r3, r0
 800a362:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a366:	d001      	beq.n	800a36c <find_volume+0x1a8>
 800a368:	230d      	movs	r3, #13
 800a36a:	e16c      	b.n	800a646 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a36e:	3334      	adds	r3, #52	@ 0x34
 800a370:	3316      	adds	r3, #22
 800a372:	4618      	mov	r0, r3
 800a374:	f7fe f968 	bl	8008648 <ld_word>
 800a378:	4603      	mov	r3, r0
 800a37a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a37c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d106      	bne.n	800a390 <find_volume+0x1cc>
 800a382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a384:	3334      	adds	r3, #52	@ 0x34
 800a386:	3324      	adds	r3, #36	@ 0x24
 800a388:	4618      	mov	r0, r3
 800a38a:	f7fe f976 	bl	800867a <ld_dword>
 800a38e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a392:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a394:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a398:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800a39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a39e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a2:	789b      	ldrb	r3, [r3, #2]
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d005      	beq.n	800a3b4 <find_volume+0x1f0>
 800a3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3aa:	789b      	ldrb	r3, [r3, #2]
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	d001      	beq.n	800a3b4 <find_volume+0x1f0>
 800a3b0:	230d      	movs	r3, #13
 800a3b2:	e148      	b.n	800a646 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3b6:	789b      	ldrb	r3, [r3, #2]
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3bc:	fb02 f303 	mul.w	r3, r2, r3
 800a3c0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a3c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3cc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a3ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3d0:	895b      	ldrh	r3, [r3, #10]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d008      	beq.n	800a3e8 <find_volume+0x224>
 800a3d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3d8:	895b      	ldrh	r3, [r3, #10]
 800a3da:	461a      	mov	r2, r3
 800a3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3de:	895b      	ldrh	r3, [r3, #10]
 800a3e0:	3b01      	subs	r3, #1
 800a3e2:	4013      	ands	r3, r2
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d001      	beq.n	800a3ec <find_volume+0x228>
 800a3e8:	230d      	movs	r3, #13
 800a3ea:	e12c      	b.n	800a646 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ee:	3334      	adds	r3, #52	@ 0x34
 800a3f0:	3311      	adds	r3, #17
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe f928 	bl	8008648 <ld_word>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3fe:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a402:	891b      	ldrh	r3, [r3, #8]
 800a404:	f003 030f 	and.w	r3, r3, #15
 800a408:	b29b      	uxth	r3, r3
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d001      	beq.n	800a412 <find_volume+0x24e>
 800a40e:	230d      	movs	r3, #13
 800a410:	e119      	b.n	800a646 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a414:	3334      	adds	r3, #52	@ 0x34
 800a416:	3313      	adds	r3, #19
 800a418:	4618      	mov	r0, r3
 800a41a:	f7fe f915 	bl	8008648 <ld_word>
 800a41e:	4603      	mov	r3, r0
 800a420:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a422:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a424:	2b00      	cmp	r3, #0
 800a426:	d106      	bne.n	800a436 <find_volume+0x272>
 800a428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a42a:	3334      	adds	r3, #52	@ 0x34
 800a42c:	3320      	adds	r3, #32
 800a42e:	4618      	mov	r0, r3
 800a430:	f7fe f923 	bl	800867a <ld_dword>
 800a434:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a438:	3334      	adds	r3, #52	@ 0x34
 800a43a:	330e      	adds	r3, #14
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7fe f903 	bl	8008648 <ld_word>
 800a442:	4603      	mov	r3, r0
 800a444:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a446:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d101      	bne.n	800a450 <find_volume+0x28c>
 800a44c:	230d      	movs	r3, #13
 800a44e:	e0fa      	b.n	800a646 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a450:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a452:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a454:	4413      	add	r3, r2
 800a456:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a458:	8912      	ldrh	r2, [r2, #8]
 800a45a:	0912      	lsrs	r2, r2, #4
 800a45c:	b292      	uxth	r2, r2
 800a45e:	4413      	add	r3, r2
 800a460:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a462:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a466:	429a      	cmp	r2, r3
 800a468:	d204      	bcs.n	800a474 <find_volume+0x2b0>
 800a46a:	230d      	movs	r3, #13
 800a46c:	e0eb      	b.n	800a646 <find_volume+0x482>
 800a46e:	bf00      	nop
 800a470:	20003448 	.word	0x20003448
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a474:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a478:	1ad3      	subs	r3, r2, r3
 800a47a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a47c:	8952      	ldrh	r2, [r2, #10]
 800a47e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a482:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a486:	2b00      	cmp	r3, #0
 800a488:	d101      	bne.n	800a48e <find_volume+0x2ca>
 800a48a:	230d      	movs	r3, #13
 800a48c:	e0db      	b.n	800a646 <find_volume+0x482>
		fmt = FS_FAT32;
 800a48e:	2303      	movs	r3, #3
 800a490:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a496:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d802      	bhi.n	800a4a4 <find_volume+0x2e0>
 800a49e:	2302      	movs	r3, #2
 800a4a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a4a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d802      	bhi.n	800a4b4 <find_volume+0x2f0>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b6:	1c9a      	adds	r2, r3, #2
 800a4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ba:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a4bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a4c0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a4c2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a4c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4c6:	441a      	add	r2, r3
 800a4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ca:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a4cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d0:	441a      	add	r2, r3
 800a4d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4d4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800a4d6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a4da:	2b03      	cmp	r3, #3
 800a4dc:	d11e      	bne.n	800a51c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a4de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e0:	3334      	adds	r3, #52	@ 0x34
 800a4e2:	332a      	adds	r3, #42	@ 0x2a
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7fe f8af 	bl	8008648 <ld_word>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d001      	beq.n	800a4f4 <find_volume+0x330>
 800a4f0:	230d      	movs	r3, #13
 800a4f2:	e0a8      	b.n	800a646 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a4f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4f6:	891b      	ldrh	r3, [r3, #8]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d001      	beq.n	800a500 <find_volume+0x33c>
 800a4fc:	230d      	movs	r3, #13
 800a4fe:	e0a2      	b.n	800a646 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a502:	3334      	adds	r3, #52	@ 0x34
 800a504:	332c      	adds	r3, #44	@ 0x2c
 800a506:	4618      	mov	r0, r3
 800a508:	f7fe f8b7 	bl	800867a <ld_dword>
 800a50c:	4602      	mov	r2, r0
 800a50e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a510:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a514:	699b      	ldr	r3, [r3, #24]
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	647b      	str	r3, [r7, #68]	@ 0x44
 800a51a:	e01f      	b.n	800a55c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51e:	891b      	ldrh	r3, [r3, #8]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d101      	bne.n	800a528 <find_volume+0x364>
 800a524:	230d      	movs	r3, #13
 800a526:	e08e      	b.n	800a646 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a52a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a52c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a52e:	441a      	add	r2, r3
 800a530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a532:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a534:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d103      	bne.n	800a544 <find_volume+0x380>
 800a53c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	005b      	lsls	r3, r3, #1
 800a542:	e00a      	b.n	800a55a <find_volume+0x396>
 800a544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a546:	699a      	ldr	r2, [r3, #24]
 800a548:	4613      	mov	r3, r2
 800a54a:	005b      	lsls	r3, r3, #1
 800a54c:	4413      	add	r3, r2
 800a54e:	085a      	lsrs	r2, r3, #1
 800a550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a552:	699b      	ldr	r3, [r3, #24]
 800a554:	f003 0301 	and.w	r3, r3, #1
 800a558:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a55a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a55c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a55e:	69da      	ldr	r2, [r3, #28]
 800a560:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a562:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800a566:	0a5b      	lsrs	r3, r3, #9
 800a568:	429a      	cmp	r2, r3
 800a56a:	d201      	bcs.n	800a570 <find_volume+0x3ac>
 800a56c:	230d      	movs	r3, #13
 800a56e:	e06a      	b.n	800a646 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a572:	f04f 32ff 	mov.w	r2, #4294967295
 800a576:	615a      	str	r2, [r3, #20]
 800a578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57a:	695a      	ldr	r2, [r3, #20]
 800a57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a582:	2280      	movs	r2, #128	@ 0x80
 800a584:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a586:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a58a:	2b03      	cmp	r3, #3
 800a58c:	d149      	bne.n	800a622 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a590:	3334      	adds	r3, #52	@ 0x34
 800a592:	3330      	adds	r3, #48	@ 0x30
 800a594:	4618      	mov	r0, r3
 800a596:	f7fe f857 	bl	8008648 <ld_word>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d140      	bne.n	800a622 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a5a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a5a8:	f7fe fac4 	bl	8008b34 <move_window>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d137      	bne.n	800a622 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a5b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ba:	3334      	adds	r3, #52	@ 0x34
 800a5bc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7fe f841 	bl	8008648 <ld_word>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d127      	bne.n	800a622 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a5d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5d4:	3334      	adds	r3, #52	@ 0x34
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7fe f84f 	bl	800867a <ld_dword>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	4a1c      	ldr	r2, [pc, #112]	@ (800a650 <find_volume+0x48c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d11e      	bne.n	800a622 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e6:	3334      	adds	r3, #52	@ 0x34
 800a5e8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7fe f844 	bl	800867a <ld_dword>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	4a17      	ldr	r2, [pc, #92]	@ (800a654 <find_volume+0x490>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d113      	bne.n	800a622 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a5fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5fc:	3334      	adds	r3, #52	@ 0x34
 800a5fe:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a602:	4618      	mov	r0, r3
 800a604:	f7fe f839 	bl	800867a <ld_dword>
 800a608:	4602      	mov	r2, r0
 800a60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a60c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a610:	3334      	adds	r3, #52	@ 0x34
 800a612:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a616:	4618      	mov	r0, r3
 800a618:	f7fe f82f 	bl	800867a <ld_dword>
 800a61c:	4602      	mov	r2, r0
 800a61e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a620:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a624:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a628:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a62a:	4b0b      	ldr	r3, [pc, #44]	@ (800a658 <find_volume+0x494>)
 800a62c:	881b      	ldrh	r3, [r3, #0]
 800a62e:	3301      	adds	r3, #1
 800a630:	b29a      	uxth	r2, r3
 800a632:	4b09      	ldr	r3, [pc, #36]	@ (800a658 <find_volume+0x494>)
 800a634:	801a      	strh	r2, [r3, #0]
 800a636:	4b08      	ldr	r3, [pc, #32]	@ (800a658 <find_volume+0x494>)
 800a638:	881a      	ldrh	r2, [r3, #0]
 800a63a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a63e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a640:	f7fe fa10 	bl	8008a64 <clear_lock>
#endif
	return FR_OK;
 800a644:	2300      	movs	r3, #0
}
 800a646:	4618      	mov	r0, r3
 800a648:	3758      	adds	r7, #88	@ 0x58
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	41615252 	.word	0x41615252
 800a654:	61417272 	.word	0x61417272
 800a658:	2000344c 	.word	0x2000344c

0800a65c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b084      	sub	sp, #16
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a666:	2309      	movs	r3, #9
 800a668:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d01c      	beq.n	800a6aa <validate+0x4e>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d018      	beq.n	800a6aa <validate+0x4e>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	781b      	ldrb	r3, [r3, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d013      	beq.n	800a6aa <validate+0x4e>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	889a      	ldrh	r2, [r3, #4]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	88db      	ldrh	r3, [r3, #6]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d10c      	bne.n	800a6aa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	785b      	ldrb	r3, [r3, #1]
 800a696:	4618      	mov	r0, r3
 800a698:	f7fd ff38 	bl	800850c <disk_status>
 800a69c:	4603      	mov	r3, r0
 800a69e:	f003 0301 	and.w	r3, r3, #1
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d101      	bne.n	800a6aa <validate+0x4e>
			res = FR_OK;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a6aa:	7bfb      	ldrb	r3, [r7, #15]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d102      	bne.n	800a6b6 <validate+0x5a>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	e000      	b.n	800a6b8 <validate+0x5c>
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	683a      	ldr	r2, [r7, #0]
 800a6ba:	6013      	str	r3, [r2, #0]
	return res;
 800a6bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3710      	adds	r7, #16
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
	...

0800a6c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b088      	sub	sp, #32
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	60b9      	str	r1, [r7, #8]
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a6da:	f107 0310 	add.w	r3, r7, #16
 800a6de:	4618      	mov	r0, r3
 800a6e0:	f7ff fcd5 	bl	800a08e <get_ldnumber>
 800a6e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a6e6:	69fb      	ldr	r3, [r7, #28]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	da01      	bge.n	800a6f0 <f_mount+0x28>
 800a6ec:	230b      	movs	r3, #11
 800a6ee:	e02b      	b.n	800a748 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a6f0:	4a17      	ldr	r2, [pc, #92]	@ (800a750 <f_mount+0x88>)
 800a6f2:	69fb      	ldr	r3, [r7, #28]
 800a6f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d005      	beq.n	800a70c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a700:	69b8      	ldr	r0, [r7, #24]
 800a702:	f7fe f9af 	bl	8008a64 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	2200      	movs	r2, #0
 800a70a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d002      	beq.n	800a718 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2200      	movs	r2, #0
 800a716:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	490d      	ldr	r1, [pc, #52]	@ (800a750 <f_mount+0x88>)
 800a71c:	69fb      	ldr	r3, [r7, #28]
 800a71e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d002      	beq.n	800a72e <f_mount+0x66>
 800a728:	79fb      	ldrb	r3, [r7, #7]
 800a72a:	2b01      	cmp	r3, #1
 800a72c:	d001      	beq.n	800a732 <f_mount+0x6a>
 800a72e:	2300      	movs	r3, #0
 800a730:	e00a      	b.n	800a748 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a732:	f107 010c 	add.w	r1, r7, #12
 800a736:	f107 0308 	add.w	r3, r7, #8
 800a73a:	2200      	movs	r2, #0
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7ff fd41 	bl	800a1c4 <find_volume>
 800a742:	4603      	mov	r3, r0
 800a744:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a746:	7dfb      	ldrb	r3, [r7, #23]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3720      	adds	r7, #32
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}
 800a750:	20003448 	.word	0x20003448

0800a754 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b09a      	sub	sp, #104	@ 0x68
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	4613      	mov	r3, r2
 800a760:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d101      	bne.n	800a76c <f_open+0x18>
 800a768:	2309      	movs	r3, #9
 800a76a:	e1b9      	b.n	800aae0 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a76c:	79fb      	ldrb	r3, [r7, #7]
 800a76e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a772:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a774:	79fa      	ldrb	r2, [r7, #7]
 800a776:	f107 0110 	add.w	r1, r7, #16
 800a77a:	f107 0308 	add.w	r3, r7, #8
 800a77e:	4618      	mov	r0, r3
 800a780:	f7ff fd20 	bl	800a1c4 <find_volume>
 800a784:	4603      	mov	r3, r0
 800a786:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800a78a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a78e:	2b00      	cmp	r3, #0
 800a790:	f040 819d 	bne.w	800aace <f_open+0x37a>
		dj.obj.fs = fs;
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800a798:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a79c:	f000 fc5e 	bl	800b05c <ff_memalloc>
 800a7a0:	65b8      	str	r0, [r7, #88]	@ 0x58
 800a7a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d101      	bne.n	800a7ac <f_open+0x58>
 800a7a8:	2311      	movs	r3, #17
 800a7aa:	e199      	b.n	800aae0 <f_open+0x38c>
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a7b0:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800a7b2:	68ba      	ldr	r2, [r7, #8]
 800a7b4:	f107 0314 	add.w	r3, r7, #20
 800a7b8:	4611      	mov	r1, r2
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7ff fbf6 	bl	8009fac <follow_path>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a7c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d118      	bne.n	800a800 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a7ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a7d2:	b25b      	sxtb	r3, r3
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	da03      	bge.n	800a7e0 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800a7d8:	2306      	movs	r3, #6
 800a7da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a7de:	e00f      	b.n	800a800 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a7e0:	79fb      	ldrb	r3, [r7, #7]
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	bf8c      	ite	hi
 800a7e6:	2301      	movhi	r3, #1
 800a7e8:	2300      	movls	r3, #0
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	f107 0314 	add.w	r3, r7, #20
 800a7f2:	4611      	mov	r1, r2
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f7fe f829 	bl	800884c <chk_lock>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a800:	79fb      	ldrb	r3, [r7, #7]
 800a802:	f003 031c 	and.w	r3, r3, #28
 800a806:	2b00      	cmp	r3, #0
 800a808:	d07f      	beq.n	800a90a <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800a80a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d017      	beq.n	800a842 <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a812:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a816:	2b04      	cmp	r3, #4
 800a818:	d10e      	bne.n	800a838 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a81a:	f7fe f873 	bl	8008904 <enq_lock>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d006      	beq.n	800a832 <f_open+0xde>
 800a824:	f107 0314 	add.w	r3, r7, #20
 800a828:	4618      	mov	r0, r3
 800a82a:	f7ff f90f 	bl	8009a4c <dir_register>
 800a82e:	4603      	mov	r3, r0
 800a830:	e000      	b.n	800a834 <f_open+0xe0>
 800a832:	2312      	movs	r3, #18
 800a834:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	f043 0308 	orr.w	r3, r3, #8
 800a83e:	71fb      	strb	r3, [r7, #7]
 800a840:	e010      	b.n	800a864 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a842:	7ebb      	ldrb	r3, [r7, #26]
 800a844:	f003 0311 	and.w	r3, r3, #17
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d003      	beq.n	800a854 <f_open+0x100>
					res = FR_DENIED;
 800a84c:	2307      	movs	r3, #7
 800a84e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a852:	e007      	b.n	800a864 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a854:	79fb      	ldrb	r3, [r7, #7]
 800a856:	f003 0304 	and.w	r3, r3, #4
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d002      	beq.n	800a864 <f_open+0x110>
 800a85e:	2308      	movs	r3, #8
 800a860:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a864:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d168      	bne.n	800a93e <f_open+0x1ea>
 800a86c:	79fb      	ldrb	r3, [r7, #7]
 800a86e:	f003 0308 	and.w	r3, r3, #8
 800a872:	2b00      	cmp	r3, #0
 800a874:	d063      	beq.n	800a93e <f_open+0x1ea>
				dw = GET_FATTIME();
 800a876:	f7fd fe41 	bl	80084fc <get_fattime>
 800a87a:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a87e:	330e      	adds	r3, #14
 800a880:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a882:	4618      	mov	r0, r3
 800a884:	f7fd ff37 	bl	80086f6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a88a:	3316      	adds	r3, #22
 800a88c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a88e:	4618      	mov	r0, r3
 800a890:	f7fd ff31 	bl	80086f6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a896:	330b      	adds	r3, #11
 800a898:	2220      	movs	r2, #32
 800a89a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8a0:	4611      	mov	r1, r2
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7fe fe4a 	bl	800953c <ld_clust>
 800a8a8:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f7fe fe62 	bl	800957a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a8b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8b8:	331c      	adds	r3, #28
 800a8ba:	2100      	movs	r1, #0
 800a8bc:	4618      	mov	r0, r3
 800a8be:	f7fd ff1a 	bl	80086f6 <st_dword>
					fs->wflag = 1;
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a8c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d037      	beq.n	800a93e <f_open+0x1ea>
						dw = fs->winsect;
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8d2:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800a8d4:	f107 0314 	add.w	r3, r7, #20
 800a8d8:	2200      	movs	r2, #0
 800a8da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fe fb75 	bl	8008fcc <remove_chain>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800a8e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d126      	bne.n	800a93e <f_open+0x1ea>
							res = move_window(fs, dw);
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fe f91d 	bl	8008b34 <move_window>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a904:	3a01      	subs	r2, #1
 800a906:	611a      	str	r2, [r3, #16]
 800a908:	e019      	b.n	800a93e <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a90a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d115      	bne.n	800a93e <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a912:	7ebb      	ldrb	r3, [r7, #26]
 800a914:	f003 0310 	and.w	r3, r3, #16
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d003      	beq.n	800a924 <f_open+0x1d0>
					res = FR_NO_FILE;
 800a91c:	2304      	movs	r3, #4
 800a91e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800a922:	e00c      	b.n	800a93e <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a924:	79fb      	ldrb	r3, [r7, #7]
 800a926:	f003 0302 	and.w	r3, r3, #2
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d007      	beq.n	800a93e <f_open+0x1ea>
 800a92e:	7ebb      	ldrb	r3, [r7, #26]
 800a930:	f003 0301 	and.w	r3, r3, #1
 800a934:	2b00      	cmp	r3, #0
 800a936:	d002      	beq.n	800a93e <f_open+0x1ea>
						res = FR_DENIED;
 800a938:	2307      	movs	r3, #7
 800a93a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a93e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a942:	2b00      	cmp	r3, #0
 800a944:	d126      	bne.n	800a994 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a946:	79fb      	ldrb	r3, [r7, #7]
 800a948:	f003 0308 	and.w	r3, r3, #8
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d003      	beq.n	800a958 <f_open+0x204>
				mode |= FA_MODIFIED;
 800a950:	79fb      	ldrb	r3, [r7, #7]
 800a952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a956:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800a960:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a966:	79fb      	ldrb	r3, [r7, #7]
 800a968:	2b01      	cmp	r3, #1
 800a96a:	bf8c      	ite	hi
 800a96c:	2301      	movhi	r3, #1
 800a96e:	2300      	movls	r3, #0
 800a970:	b2db      	uxtb	r3, r3
 800a972:	461a      	mov	r2, r3
 800a974:	f107 0314 	add.w	r3, r7, #20
 800a978:	4611      	mov	r1, r2
 800a97a:	4618      	mov	r0, r3
 800a97c:	f7fd ffe4 	bl	8008948 <inc_lock>
 800a980:	4602      	mov	r2, r0
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	691b      	ldr	r3, [r3, #16]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d102      	bne.n	800a994 <f_open+0x240>
 800a98e:	2302      	movs	r3, #2
 800a990:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a994:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a998:	2b00      	cmp	r3, #0
 800a99a:	f040 8095 	bne.w	800aac8 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f7fe fdc9 	bl	800953c <ld_clust>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a9b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9b2:	331c      	adds	r3, #28
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f7fd fe60 	bl	800867a <ld_dword>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a9c6:	693a      	ldr	r2, [r7, #16]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	88da      	ldrh	r2, [r3, #6]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	79fa      	ldrb	r2, [r7, #7]
 800a9d8:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	3330      	adds	r3, #48	@ 0x30
 800a9f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a9f4:	2100      	movs	r1, #0
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7fd feca 	bl	8008790 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a9fc:	79fb      	ldrb	r3, [r7, #7]
 800a9fe:	f003 0320 	and.w	r3, r3, #32
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d060      	beq.n	800aac8 <f_open+0x374>
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d05c      	beq.n	800aac8 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	68da      	ldr	r2, [r3, #12]
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	895b      	ldrh	r3, [r3, #10]
 800aa1a:	025b      	lsls	r3, r3, #9
 800aa1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa2a:	e016      	b.n	800aa5a <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7fe f93a 	bl	8008caa <get_fat>
 800aa36:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800aa38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d802      	bhi.n	800aa44 <f_open+0x2f0>
 800aa3e:	2302      	movs	r3, #2
 800aa40:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800aa44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa4a:	d102      	bne.n	800aa52 <f_open+0x2fe>
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aa52:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aa54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa56:	1ad3      	subs	r3, r2, r3
 800aa58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa5a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d103      	bne.n	800aa6a <f_open+0x316>
 800aa62:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aa64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d8e0      	bhi.n	800aa2c <f_open+0x2d8>
				}
				fp->clust = clst;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aa6e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800aa70:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d127      	bne.n	800aac8 <f_open+0x374>
 800aa78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d022      	beq.n	800aac8 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7fe f8f0 	bl	8008c6c <clust2sect>
 800aa8c:	64b8      	str	r0, [r7, #72]	@ 0x48
 800aa8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d103      	bne.n	800aa9c <f_open+0x348>
						res = FR_INT_ERR;
 800aa94:	2302      	movs	r3, #2
 800aa96:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800aa9a:	e015      	b.n	800aac8 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800aa9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa9e:	0a5a      	lsrs	r2, r3, #9
 800aaa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaa2:	441a      	add	r2, r3
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	7858      	ldrb	r0, [r3, #1]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	6a1a      	ldr	r2, [r3, #32]
 800aab6:	2301      	movs	r3, #1
 800aab8:	f7fd fd68 	bl	800858c <disk_read>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d002      	beq.n	800aac8 <f_open+0x374>
 800aac2:	2301      	movs	r3, #1
 800aac4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800aac8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800aaca:	f000 fad3 	bl	800b074 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800aace:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d002      	beq.n	800aadc <f_open+0x388>
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2200      	movs	r2, #0
 800aada:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800aadc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3768      	adds	r7, #104	@ 0x68
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}

0800aae8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b08c      	sub	sp, #48	@ 0x30
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	607a      	str	r2, [r7, #4]
 800aaf4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	2200      	movs	r2, #0
 800aafe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f107 0210 	add.w	r2, r7, #16
 800ab06:	4611      	mov	r1, r2
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f7ff fda7 	bl	800a65c <validate>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ab14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d107      	bne.n	800ab2c <f_write+0x44>
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	7d5b      	ldrb	r3, [r3, #21]
 800ab20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ab24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d002      	beq.n	800ab32 <f_write+0x4a>
 800ab2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ab30:	e14b      	b.n	800adca <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	7d1b      	ldrb	r3, [r3, #20]
 800ab36:	f003 0302 	and.w	r3, r3, #2
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d101      	bne.n	800ab42 <f_write+0x5a>
 800ab3e:	2307      	movs	r3, #7
 800ab40:	e143      	b.n	800adca <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	699a      	ldr	r2, [r3, #24]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	441a      	add	r2, r3
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	699b      	ldr	r3, [r3, #24]
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	f080 812d 	bcs.w	800adae <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	699b      	ldr	r3, [r3, #24]
 800ab58:	43db      	mvns	r3, r3
 800ab5a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ab5c:	e127      	b.n	800adae <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	699b      	ldr	r3, [r3, #24]
 800ab62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	f040 80e3 	bne.w	800ad32 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	699b      	ldr	r3, [r3, #24]
 800ab70:	0a5b      	lsrs	r3, r3, #9
 800ab72:	693a      	ldr	r2, [r7, #16]
 800ab74:	8952      	ldrh	r2, [r2, #10]
 800ab76:	3a01      	subs	r2, #1
 800ab78:	4013      	ands	r3, r2
 800ab7a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d143      	bne.n	800ac0a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	699b      	ldr	r3, [r3, #24]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10c      	bne.n	800aba4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ab90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d11a      	bne.n	800abcc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2100      	movs	r1, #0
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7fe fa7b 	bl	8009096 <create_chain>
 800aba0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800aba2:	e013      	b.n	800abcc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d007      	beq.n	800abbc <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	699b      	ldr	r3, [r3, #24]
 800abb0:	4619      	mov	r1, r3
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f7fe fb07 	bl	80091c6 <clmt_clust>
 800abb8:	62b8      	str	r0, [r7, #40]	@ 0x28
 800abba:	e007      	b.n	800abcc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	69db      	ldr	r3, [r3, #28]
 800abc2:	4619      	mov	r1, r3
 800abc4:	4610      	mov	r0, r2
 800abc6:	f7fe fa66 	bl	8009096 <create_chain>
 800abca:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800abcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abce:	2b00      	cmp	r3, #0
 800abd0:	f000 80f2 	beq.w	800adb8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800abd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d104      	bne.n	800abe4 <f_write+0xfc>
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2202      	movs	r2, #2
 800abde:	755a      	strb	r2, [r3, #21]
 800abe0:	2302      	movs	r3, #2
 800abe2:	e0f2      	b.n	800adca <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800abe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abea:	d104      	bne.n	800abf6 <f_write+0x10e>
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2201      	movs	r2, #1
 800abf0:	755a      	strb	r2, [r3, #21]
 800abf2:	2301      	movs	r3, #1
 800abf4:	e0e9      	b.n	800adca <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abfa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d102      	bne.n	800ac0a <f_write+0x122>
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac08:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	7d1b      	ldrb	r3, [r3, #20]
 800ac0e:	b25b      	sxtb	r3, r3
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	da18      	bge.n	800ac46 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	7858      	ldrb	r0, [r3, #1]
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	6a1a      	ldr	r2, [r3, #32]
 800ac22:	2301      	movs	r3, #1
 800ac24:	f7fd fcd2 	bl	80085cc <disk_write>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d004      	beq.n	800ac38 <f_write+0x150>
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	2201      	movs	r2, #1
 800ac32:	755a      	strb	r2, [r3, #21]
 800ac34:	2301      	movs	r3, #1
 800ac36:	e0c8      	b.n	800adca <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	7d1b      	ldrb	r3, [r3, #20]
 800ac3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac40:	b2da      	uxtb	r2, r3
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ac46:	693a      	ldr	r2, [r7, #16]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	69db      	ldr	r3, [r3, #28]
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	4610      	mov	r0, r2
 800ac50:	f7fe f80c 	bl	8008c6c <clust2sect>
 800ac54:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d104      	bne.n	800ac66 <f_write+0x17e>
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2202      	movs	r2, #2
 800ac60:	755a      	strb	r2, [r3, #21]
 800ac62:	2302      	movs	r3, #2
 800ac64:	e0b1      	b.n	800adca <f_write+0x2e2>
			sect += csect;
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	69bb      	ldr	r3, [r7, #24]
 800ac6a:	4413      	add	r3, r2
 800ac6c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	0a5b      	lsrs	r3, r3, #9
 800ac72:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ac74:	6a3b      	ldr	r3, [r7, #32]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d03c      	beq.n	800acf4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ac7a:	69ba      	ldr	r2, [r7, #24]
 800ac7c:	6a3b      	ldr	r3, [r7, #32]
 800ac7e:	4413      	add	r3, r2
 800ac80:	693a      	ldr	r2, [r7, #16]
 800ac82:	8952      	ldrh	r2, [r2, #10]
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d905      	bls.n	800ac94 <f_write+0x1ac>
					cc = fs->csize - csect;
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	895b      	ldrh	r3, [r3, #10]
 800ac8c:	461a      	mov	r2, r3
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	7858      	ldrb	r0, [r3, #1]
 800ac98:	6a3b      	ldr	r3, [r7, #32]
 800ac9a:	697a      	ldr	r2, [r7, #20]
 800ac9c:	69f9      	ldr	r1, [r7, #28]
 800ac9e:	f7fd fc95 	bl	80085cc <disk_write>
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d004      	beq.n	800acb2 <f_write+0x1ca>
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2201      	movs	r2, #1
 800acac:	755a      	strb	r2, [r3, #21]
 800acae:	2301      	movs	r3, #1
 800acb0:	e08b      	b.n	800adca <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6a1a      	ldr	r2, [r3, #32]
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	1ad3      	subs	r3, r2, r3
 800acba:	6a3a      	ldr	r2, [r7, #32]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d915      	bls.n	800acec <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6a1a      	ldr	r2, [r3, #32]
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	1ad3      	subs	r3, r2, r3
 800acce:	025b      	lsls	r3, r3, #9
 800acd0:	69fa      	ldr	r2, [r7, #28]
 800acd2:	4413      	add	r3, r2
 800acd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800acd8:	4619      	mov	r1, r3
 800acda:	f7fd fd38 	bl	800874e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	7d1b      	ldrb	r3, [r3, #20]
 800ace2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ace6:	b2da      	uxtb	r2, r3
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800acec:	6a3b      	ldr	r3, [r7, #32]
 800acee:	025b      	lsls	r3, r3, #9
 800acf0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800acf2:	e03f      	b.n	800ad74 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	6a1b      	ldr	r3, [r3, #32]
 800acf8:	697a      	ldr	r2, [r7, #20]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d016      	beq.n	800ad2c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	699a      	ldr	r2, [r3, #24]
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d210      	bcs.n	800ad2c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	7858      	ldrb	r0, [r3, #1]
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ad14:	2301      	movs	r3, #1
 800ad16:	697a      	ldr	r2, [r7, #20]
 800ad18:	f7fd fc38 	bl	800858c <disk_read>
 800ad1c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d004      	beq.n	800ad2c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2201      	movs	r2, #1
 800ad26:	755a      	strb	r2, [r3, #21]
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e04e      	b.n	800adca <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	697a      	ldr	r2, [r7, #20]
 800ad30:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	699b      	ldr	r3, [r3, #24]
 800ad36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad3a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ad3e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ad40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d901      	bls.n	800ad4c <f_write+0x264>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	699b      	ldr	r3, [r3, #24]
 800ad56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad5a:	4413      	add	r3, r2
 800ad5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad5e:	69f9      	ldr	r1, [r7, #28]
 800ad60:	4618      	mov	r0, r3
 800ad62:	f7fd fcf4 	bl	800874e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	7d1b      	ldrb	r3, [r3, #20]
 800ad6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ad6e:	b2da      	uxtb	r2, r3
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ad74:	69fa      	ldr	r2, [r7, #28]
 800ad76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad78:	4413      	add	r3, r2
 800ad7a:	61fb      	str	r3, [r7, #28]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	699a      	ldr	r2, [r3, #24]
 800ad80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad82:	441a      	add	r2, r3
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	619a      	str	r2, [r3, #24]
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	68da      	ldr	r2, [r3, #12]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	699b      	ldr	r3, [r3, #24]
 800ad90:	429a      	cmp	r2, r3
 800ad92:	bf38      	it	cc
 800ad94:	461a      	movcc	r2, r3
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	60da      	str	r2, [r3, #12]
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	681a      	ldr	r2, [r3, #0]
 800ad9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada0:	441a      	add	r2, r3
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	601a      	str	r2, [r3, #0]
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adaa:	1ad3      	subs	r3, r2, r3
 800adac:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	f47f aed4 	bne.w	800ab5e <f_write+0x76>
 800adb6:	e000      	b.n	800adba <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800adb8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	7d1b      	ldrb	r3, [r3, #20]
 800adbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adc2:	b2da      	uxtb	r2, r3
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3730      	adds	r7, #48	@ 0x30
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800add2:	b580      	push	{r7, lr}
 800add4:	b086      	sub	sp, #24
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f107 0208 	add.w	r2, r7, #8
 800ade0:	4611      	mov	r1, r2
 800ade2:	4618      	mov	r0, r3
 800ade4:	f7ff fc3a 	bl	800a65c <validate>
 800ade8:	4603      	mov	r3, r0
 800adea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800adec:	7dfb      	ldrb	r3, [r7, #23]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d168      	bne.n	800aec4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	7d1b      	ldrb	r3, [r3, #20]
 800adf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d062      	beq.n	800aec4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	7d1b      	ldrb	r3, [r3, #20]
 800ae02:	b25b      	sxtb	r3, r3
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	da15      	bge.n	800ae34 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	7858      	ldrb	r0, [r3, #1]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6a1a      	ldr	r2, [r3, #32]
 800ae16:	2301      	movs	r3, #1
 800ae18:	f7fd fbd8 	bl	80085cc <disk_write>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d001      	beq.n	800ae26 <f_sync+0x54>
 800ae22:	2301      	movs	r3, #1
 800ae24:	e04f      	b.n	800aec6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	7d1b      	ldrb	r3, [r3, #20]
 800ae2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae2e:	b2da      	uxtb	r2, r3
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ae34:	f7fd fb62 	bl	80084fc <get_fattime>
 800ae38:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ae3a:	68ba      	ldr	r2, [r7, #8]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae40:	4619      	mov	r1, r3
 800ae42:	4610      	mov	r0, r2
 800ae44:	f7fd fe76 	bl	8008b34 <move_window>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ae4c:	7dfb      	ldrb	r3, [r7, #23]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d138      	bne.n	800aec4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae56:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	330b      	adds	r3, #11
 800ae5c:	781a      	ldrb	r2, [r3, #0]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	330b      	adds	r3, #11
 800ae62:	f042 0220 	orr.w	r2, r2, #32
 800ae66:	b2d2      	uxtb	r2, r2
 800ae68:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6818      	ldr	r0, [r3, #0]
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	689b      	ldr	r3, [r3, #8]
 800ae72:	461a      	mov	r2, r3
 800ae74:	68f9      	ldr	r1, [r7, #12]
 800ae76:	f7fe fb80 	bl	800957a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	f103 021c 	add.w	r2, r3, #28
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	68db      	ldr	r3, [r3, #12]
 800ae84:	4619      	mov	r1, r3
 800ae86:	4610      	mov	r0, r2
 800ae88:	f7fd fc35 	bl	80086f6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	3316      	adds	r3, #22
 800ae90:	6939      	ldr	r1, [r7, #16]
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fd fc2f 	bl	80086f6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	3312      	adds	r3, #18
 800ae9c:	2100      	movs	r1, #0
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7fd fc0e 	bl	80086c0 <st_word>
					fs->wflag = 1;
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	2201      	movs	r2, #1
 800aea8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7fd fe6f 	bl	8008b90 <sync_fs>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	7d1b      	ldrb	r3, [r3, #20]
 800aeba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aebe:	b2da      	uxtb	r2, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800aec4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3718      	adds	r7, #24
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
	...

0800aed0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	4603      	mov	r3, r0
 800aed8:	6039      	str	r1, [r7, #0]
 800aeda:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800aedc:	88fb      	ldrh	r3, [r7, #6]
 800aede:	2b7f      	cmp	r3, #127	@ 0x7f
 800aee0:	d802      	bhi.n	800aee8 <ff_convert+0x18>
		c = chr;
 800aee2:	88fb      	ldrh	r3, [r7, #6]
 800aee4:	81fb      	strh	r3, [r7, #14]
 800aee6:	e025      	b.n	800af34 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00b      	beq.n	800af06 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800aeee:	88fb      	ldrh	r3, [r7, #6]
 800aef0:	2bff      	cmp	r3, #255	@ 0xff
 800aef2:	d805      	bhi.n	800af00 <ff_convert+0x30>
 800aef4:	88fb      	ldrh	r3, [r7, #6]
 800aef6:	3b80      	subs	r3, #128	@ 0x80
 800aef8:	4a12      	ldr	r2, [pc, #72]	@ (800af44 <ff_convert+0x74>)
 800aefa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aefe:	e000      	b.n	800af02 <ff_convert+0x32>
 800af00:	2300      	movs	r3, #0
 800af02:	81fb      	strh	r3, [r7, #14]
 800af04:	e016      	b.n	800af34 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800af06:	2300      	movs	r3, #0
 800af08:	81fb      	strh	r3, [r7, #14]
 800af0a:	e009      	b.n	800af20 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800af0c:	89fb      	ldrh	r3, [r7, #14]
 800af0e:	4a0d      	ldr	r2, [pc, #52]	@ (800af44 <ff_convert+0x74>)
 800af10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af14:	88fa      	ldrh	r2, [r7, #6]
 800af16:	429a      	cmp	r2, r3
 800af18:	d006      	beq.n	800af28 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800af1a:	89fb      	ldrh	r3, [r7, #14]
 800af1c:	3301      	adds	r3, #1
 800af1e:	81fb      	strh	r3, [r7, #14]
 800af20:	89fb      	ldrh	r3, [r7, #14]
 800af22:	2b7f      	cmp	r3, #127	@ 0x7f
 800af24:	d9f2      	bls.n	800af0c <ff_convert+0x3c>
 800af26:	e000      	b.n	800af2a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800af28:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800af2a:	89fb      	ldrh	r3, [r7, #14]
 800af2c:	3380      	adds	r3, #128	@ 0x80
 800af2e:	b29b      	uxth	r3, r3
 800af30:	b2db      	uxtb	r3, r3
 800af32:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800af34:	89fb      	ldrh	r3, [r7, #14]
}
 800af36:	4618      	mov	r0, r3
 800af38:	3714      	adds	r7, #20
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr
 800af42:	bf00      	nop
 800af44:	08010920 	.word	0x08010920

0800af48 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800af48:	b480      	push	{r7}
 800af4a:	b087      	sub	sp, #28
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	4603      	mov	r3, r0
 800af50:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800af52:	88fb      	ldrh	r3, [r7, #6]
 800af54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af58:	d201      	bcs.n	800af5e <ff_wtoupper+0x16>
 800af5a:	4b3e      	ldr	r3, [pc, #248]	@ (800b054 <ff_wtoupper+0x10c>)
 800af5c:	e000      	b.n	800af60 <ff_wtoupper+0x18>
 800af5e:	4b3e      	ldr	r3, [pc, #248]	@ (800b058 <ff_wtoupper+0x110>)
 800af60:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	1c9a      	adds	r2, r3, #2
 800af66:	617a      	str	r2, [r7, #20]
 800af68:	881b      	ldrh	r3, [r3, #0]
 800af6a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800af6c:	8a7b      	ldrh	r3, [r7, #18]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d068      	beq.n	800b044 <ff_wtoupper+0xfc>
 800af72:	88fa      	ldrh	r2, [r7, #6]
 800af74:	8a7b      	ldrh	r3, [r7, #18]
 800af76:	429a      	cmp	r2, r3
 800af78:	d364      	bcc.n	800b044 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	1c9a      	adds	r2, r3, #2
 800af7e:	617a      	str	r2, [r7, #20]
 800af80:	881b      	ldrh	r3, [r3, #0]
 800af82:	823b      	strh	r3, [r7, #16]
 800af84:	8a3b      	ldrh	r3, [r7, #16]
 800af86:	0a1b      	lsrs	r3, r3, #8
 800af88:	81fb      	strh	r3, [r7, #14]
 800af8a:	8a3b      	ldrh	r3, [r7, #16]
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800af90:	88fa      	ldrh	r2, [r7, #6]
 800af92:	8a79      	ldrh	r1, [r7, #18]
 800af94:	8a3b      	ldrh	r3, [r7, #16]
 800af96:	440b      	add	r3, r1
 800af98:	429a      	cmp	r2, r3
 800af9a:	da49      	bge.n	800b030 <ff_wtoupper+0xe8>
			switch (cmd) {
 800af9c:	89fb      	ldrh	r3, [r7, #14]
 800af9e:	2b08      	cmp	r3, #8
 800afa0:	d84f      	bhi.n	800b042 <ff_wtoupper+0xfa>
 800afa2:	a201      	add	r2, pc, #4	@ (adr r2, 800afa8 <ff_wtoupper+0x60>)
 800afa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afa8:	0800afcd 	.word	0x0800afcd
 800afac:	0800afdf 	.word	0x0800afdf
 800afb0:	0800aff5 	.word	0x0800aff5
 800afb4:	0800affd 	.word	0x0800affd
 800afb8:	0800b005 	.word	0x0800b005
 800afbc:	0800b00d 	.word	0x0800b00d
 800afc0:	0800b015 	.word	0x0800b015
 800afc4:	0800b01d 	.word	0x0800b01d
 800afc8:	0800b025 	.word	0x0800b025
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800afcc:	88fa      	ldrh	r2, [r7, #6]
 800afce:	8a7b      	ldrh	r3, [r7, #18]
 800afd0:	1ad3      	subs	r3, r2, r3
 800afd2:	005b      	lsls	r3, r3, #1
 800afd4:	697a      	ldr	r2, [r7, #20]
 800afd6:	4413      	add	r3, r2
 800afd8:	881b      	ldrh	r3, [r3, #0]
 800afda:	80fb      	strh	r3, [r7, #6]
 800afdc:	e027      	b.n	800b02e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800afde:	88fa      	ldrh	r2, [r7, #6]
 800afe0:	8a7b      	ldrh	r3, [r7, #18]
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	f003 0301 	and.w	r3, r3, #1
 800afea:	b29b      	uxth	r3, r3
 800afec:	88fa      	ldrh	r2, [r7, #6]
 800afee:	1ad3      	subs	r3, r2, r3
 800aff0:	80fb      	strh	r3, [r7, #6]
 800aff2:	e01c      	b.n	800b02e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800aff4:	88fb      	ldrh	r3, [r7, #6]
 800aff6:	3b10      	subs	r3, #16
 800aff8:	80fb      	strh	r3, [r7, #6]
 800affa:	e018      	b.n	800b02e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800affc:	88fb      	ldrh	r3, [r7, #6]
 800affe:	3b20      	subs	r3, #32
 800b000:	80fb      	strh	r3, [r7, #6]
 800b002:	e014      	b.n	800b02e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b004:	88fb      	ldrh	r3, [r7, #6]
 800b006:	3b30      	subs	r3, #48	@ 0x30
 800b008:	80fb      	strh	r3, [r7, #6]
 800b00a:	e010      	b.n	800b02e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b00c:	88fb      	ldrh	r3, [r7, #6]
 800b00e:	3b1a      	subs	r3, #26
 800b010:	80fb      	strh	r3, [r7, #6]
 800b012:	e00c      	b.n	800b02e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b014:	88fb      	ldrh	r3, [r7, #6]
 800b016:	3308      	adds	r3, #8
 800b018:	80fb      	strh	r3, [r7, #6]
 800b01a:	e008      	b.n	800b02e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b01c:	88fb      	ldrh	r3, [r7, #6]
 800b01e:	3b50      	subs	r3, #80	@ 0x50
 800b020:	80fb      	strh	r3, [r7, #6]
 800b022:	e004      	b.n	800b02e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b024:	88fb      	ldrh	r3, [r7, #6]
 800b026:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800b02a:	80fb      	strh	r3, [r7, #6]
 800b02c:	bf00      	nop
			}
			break;
 800b02e:	e008      	b.n	800b042 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b030:	89fb      	ldrh	r3, [r7, #14]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d195      	bne.n	800af62 <ff_wtoupper+0x1a>
 800b036:	8a3b      	ldrh	r3, [r7, #16]
 800b038:	005b      	lsls	r3, r3, #1
 800b03a:	697a      	ldr	r2, [r7, #20]
 800b03c:	4413      	add	r3, r2
 800b03e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b040:	e78f      	b.n	800af62 <ff_wtoupper+0x1a>
			break;
 800b042:	bf00      	nop
	}

	return chr;
 800b044:	88fb      	ldrh	r3, [r7, #6]
}
 800b046:	4618      	mov	r0, r3
 800b048:	371c      	adds	r7, #28
 800b04a:	46bd      	mov	sp, r7
 800b04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b050:	4770      	bx	lr
 800b052:	bf00      	nop
 800b054:	08010a20 	.word	0x08010a20
 800b058:	08010c14 	.word	0x08010c14

0800b05c <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b082      	sub	sp, #8
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 f811 	bl	800b08c <malloc>
 800b06a:	4603      	mov	r3, r0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3708      	adds	r7, #8
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 f80d 	bl	800b09c <free>
}
 800b082:	bf00      	nop
 800b084:	3708      	adds	r7, #8
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}
	...

0800b08c <malloc>:
 800b08c:	4b02      	ldr	r3, [pc, #8]	@ (800b098 <malloc+0xc>)
 800b08e:	4601      	mov	r1, r0
 800b090:	6818      	ldr	r0, [r3, #0]
 800b092:	f000 b82d 	b.w	800b0f0 <_malloc_r>
 800b096:	bf00      	nop
 800b098:	2000001c 	.word	0x2000001c

0800b09c <free>:
 800b09c:	4b02      	ldr	r3, [pc, #8]	@ (800b0a8 <free+0xc>)
 800b09e:	4601      	mov	r1, r0
 800b0a0:	6818      	ldr	r0, [r3, #0]
 800b0a2:	f002 b915 	b.w	800d2d0 <_free_r>
 800b0a6:	bf00      	nop
 800b0a8:	2000001c 	.word	0x2000001c

0800b0ac <sbrk_aligned>:
 800b0ac:	b570      	push	{r4, r5, r6, lr}
 800b0ae:	4e0f      	ldr	r6, [pc, #60]	@ (800b0ec <sbrk_aligned+0x40>)
 800b0b0:	460c      	mov	r4, r1
 800b0b2:	6831      	ldr	r1, [r6, #0]
 800b0b4:	4605      	mov	r5, r0
 800b0b6:	b911      	cbnz	r1, 800b0be <sbrk_aligned+0x12>
 800b0b8:	f001 fa32 	bl	800c520 <_sbrk_r>
 800b0bc:	6030      	str	r0, [r6, #0]
 800b0be:	4621      	mov	r1, r4
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	f001 fa2d 	bl	800c520 <_sbrk_r>
 800b0c6:	1c43      	adds	r3, r0, #1
 800b0c8:	d103      	bne.n	800b0d2 <sbrk_aligned+0x26>
 800b0ca:	f04f 34ff 	mov.w	r4, #4294967295
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	bd70      	pop	{r4, r5, r6, pc}
 800b0d2:	1cc4      	adds	r4, r0, #3
 800b0d4:	f024 0403 	bic.w	r4, r4, #3
 800b0d8:	42a0      	cmp	r0, r4
 800b0da:	d0f8      	beq.n	800b0ce <sbrk_aligned+0x22>
 800b0dc:	1a21      	subs	r1, r4, r0
 800b0de:	4628      	mov	r0, r5
 800b0e0:	f001 fa1e 	bl	800c520 <_sbrk_r>
 800b0e4:	3001      	adds	r0, #1
 800b0e6:	d1f2      	bne.n	800b0ce <sbrk_aligned+0x22>
 800b0e8:	e7ef      	b.n	800b0ca <sbrk_aligned+0x1e>
 800b0ea:	bf00      	nop
 800b0ec:	2000347c 	.word	0x2000347c

0800b0f0 <_malloc_r>:
 800b0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0f4:	1ccd      	adds	r5, r1, #3
 800b0f6:	f025 0503 	bic.w	r5, r5, #3
 800b0fa:	3508      	adds	r5, #8
 800b0fc:	2d0c      	cmp	r5, #12
 800b0fe:	bf38      	it	cc
 800b100:	250c      	movcc	r5, #12
 800b102:	2d00      	cmp	r5, #0
 800b104:	4606      	mov	r6, r0
 800b106:	db01      	blt.n	800b10c <_malloc_r+0x1c>
 800b108:	42a9      	cmp	r1, r5
 800b10a:	d904      	bls.n	800b116 <_malloc_r+0x26>
 800b10c:	230c      	movs	r3, #12
 800b10e:	6033      	str	r3, [r6, #0]
 800b110:	2000      	movs	r0, #0
 800b112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b116:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b1ec <_malloc_r+0xfc>
 800b11a:	f000 f869 	bl	800b1f0 <__malloc_lock>
 800b11e:	f8d8 3000 	ldr.w	r3, [r8]
 800b122:	461c      	mov	r4, r3
 800b124:	bb44      	cbnz	r4, 800b178 <_malloc_r+0x88>
 800b126:	4629      	mov	r1, r5
 800b128:	4630      	mov	r0, r6
 800b12a:	f7ff ffbf 	bl	800b0ac <sbrk_aligned>
 800b12e:	1c43      	adds	r3, r0, #1
 800b130:	4604      	mov	r4, r0
 800b132:	d158      	bne.n	800b1e6 <_malloc_r+0xf6>
 800b134:	f8d8 4000 	ldr.w	r4, [r8]
 800b138:	4627      	mov	r7, r4
 800b13a:	2f00      	cmp	r7, #0
 800b13c:	d143      	bne.n	800b1c6 <_malloc_r+0xd6>
 800b13e:	2c00      	cmp	r4, #0
 800b140:	d04b      	beq.n	800b1da <_malloc_r+0xea>
 800b142:	6823      	ldr	r3, [r4, #0]
 800b144:	4639      	mov	r1, r7
 800b146:	4630      	mov	r0, r6
 800b148:	eb04 0903 	add.w	r9, r4, r3
 800b14c:	f001 f9e8 	bl	800c520 <_sbrk_r>
 800b150:	4581      	cmp	r9, r0
 800b152:	d142      	bne.n	800b1da <_malloc_r+0xea>
 800b154:	6821      	ldr	r1, [r4, #0]
 800b156:	1a6d      	subs	r5, r5, r1
 800b158:	4629      	mov	r1, r5
 800b15a:	4630      	mov	r0, r6
 800b15c:	f7ff ffa6 	bl	800b0ac <sbrk_aligned>
 800b160:	3001      	adds	r0, #1
 800b162:	d03a      	beq.n	800b1da <_malloc_r+0xea>
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	442b      	add	r3, r5
 800b168:	6023      	str	r3, [r4, #0]
 800b16a:	f8d8 3000 	ldr.w	r3, [r8]
 800b16e:	685a      	ldr	r2, [r3, #4]
 800b170:	bb62      	cbnz	r2, 800b1cc <_malloc_r+0xdc>
 800b172:	f8c8 7000 	str.w	r7, [r8]
 800b176:	e00f      	b.n	800b198 <_malloc_r+0xa8>
 800b178:	6822      	ldr	r2, [r4, #0]
 800b17a:	1b52      	subs	r2, r2, r5
 800b17c:	d420      	bmi.n	800b1c0 <_malloc_r+0xd0>
 800b17e:	2a0b      	cmp	r2, #11
 800b180:	d917      	bls.n	800b1b2 <_malloc_r+0xc2>
 800b182:	1961      	adds	r1, r4, r5
 800b184:	42a3      	cmp	r3, r4
 800b186:	6025      	str	r5, [r4, #0]
 800b188:	bf18      	it	ne
 800b18a:	6059      	strne	r1, [r3, #4]
 800b18c:	6863      	ldr	r3, [r4, #4]
 800b18e:	bf08      	it	eq
 800b190:	f8c8 1000 	streq.w	r1, [r8]
 800b194:	5162      	str	r2, [r4, r5]
 800b196:	604b      	str	r3, [r1, #4]
 800b198:	4630      	mov	r0, r6
 800b19a:	f000 f82f 	bl	800b1fc <__malloc_unlock>
 800b19e:	f104 000b 	add.w	r0, r4, #11
 800b1a2:	1d23      	adds	r3, r4, #4
 800b1a4:	f020 0007 	bic.w	r0, r0, #7
 800b1a8:	1ac2      	subs	r2, r0, r3
 800b1aa:	bf1c      	itt	ne
 800b1ac:	1a1b      	subne	r3, r3, r0
 800b1ae:	50a3      	strne	r3, [r4, r2]
 800b1b0:	e7af      	b.n	800b112 <_malloc_r+0x22>
 800b1b2:	6862      	ldr	r2, [r4, #4]
 800b1b4:	42a3      	cmp	r3, r4
 800b1b6:	bf0c      	ite	eq
 800b1b8:	f8c8 2000 	streq.w	r2, [r8]
 800b1bc:	605a      	strne	r2, [r3, #4]
 800b1be:	e7eb      	b.n	800b198 <_malloc_r+0xa8>
 800b1c0:	4623      	mov	r3, r4
 800b1c2:	6864      	ldr	r4, [r4, #4]
 800b1c4:	e7ae      	b.n	800b124 <_malloc_r+0x34>
 800b1c6:	463c      	mov	r4, r7
 800b1c8:	687f      	ldr	r7, [r7, #4]
 800b1ca:	e7b6      	b.n	800b13a <_malloc_r+0x4a>
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	685b      	ldr	r3, [r3, #4]
 800b1d0:	42a3      	cmp	r3, r4
 800b1d2:	d1fb      	bne.n	800b1cc <_malloc_r+0xdc>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	6053      	str	r3, [r2, #4]
 800b1d8:	e7de      	b.n	800b198 <_malloc_r+0xa8>
 800b1da:	230c      	movs	r3, #12
 800b1dc:	6033      	str	r3, [r6, #0]
 800b1de:	4630      	mov	r0, r6
 800b1e0:	f000 f80c 	bl	800b1fc <__malloc_unlock>
 800b1e4:	e794      	b.n	800b110 <_malloc_r+0x20>
 800b1e6:	6005      	str	r5, [r0, #0]
 800b1e8:	e7d6      	b.n	800b198 <_malloc_r+0xa8>
 800b1ea:	bf00      	nop
 800b1ec:	20003480 	.word	0x20003480

0800b1f0 <__malloc_lock>:
 800b1f0:	4801      	ldr	r0, [pc, #4]	@ (800b1f8 <__malloc_lock+0x8>)
 800b1f2:	f001 b9e2 	b.w	800c5ba <__retarget_lock_acquire_recursive>
 800b1f6:	bf00      	nop
 800b1f8:	200035c4 	.word	0x200035c4

0800b1fc <__malloc_unlock>:
 800b1fc:	4801      	ldr	r0, [pc, #4]	@ (800b204 <__malloc_unlock+0x8>)
 800b1fe:	f001 b9dd 	b.w	800c5bc <__retarget_lock_release_recursive>
 800b202:	bf00      	nop
 800b204:	200035c4 	.word	0x200035c4

0800b208 <_strtol_l.isra.0>:
 800b208:	2b24      	cmp	r3, #36	@ 0x24
 800b20a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b20e:	4686      	mov	lr, r0
 800b210:	4690      	mov	r8, r2
 800b212:	d801      	bhi.n	800b218 <_strtol_l.isra.0+0x10>
 800b214:	2b01      	cmp	r3, #1
 800b216:	d106      	bne.n	800b226 <_strtol_l.isra.0+0x1e>
 800b218:	f001 f9a4 	bl	800c564 <__errno>
 800b21c:	2316      	movs	r3, #22
 800b21e:	6003      	str	r3, [r0, #0]
 800b220:	2000      	movs	r0, #0
 800b222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b226:	4834      	ldr	r0, [pc, #208]	@ (800b2f8 <_strtol_l.isra.0+0xf0>)
 800b228:	460d      	mov	r5, r1
 800b22a:	462a      	mov	r2, r5
 800b22c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b230:	5d06      	ldrb	r6, [r0, r4]
 800b232:	f016 0608 	ands.w	r6, r6, #8
 800b236:	d1f8      	bne.n	800b22a <_strtol_l.isra.0+0x22>
 800b238:	2c2d      	cmp	r4, #45	@ 0x2d
 800b23a:	d110      	bne.n	800b25e <_strtol_l.isra.0+0x56>
 800b23c:	782c      	ldrb	r4, [r5, #0]
 800b23e:	2601      	movs	r6, #1
 800b240:	1c95      	adds	r5, r2, #2
 800b242:	f033 0210 	bics.w	r2, r3, #16
 800b246:	d115      	bne.n	800b274 <_strtol_l.isra.0+0x6c>
 800b248:	2c30      	cmp	r4, #48	@ 0x30
 800b24a:	d10d      	bne.n	800b268 <_strtol_l.isra.0+0x60>
 800b24c:	782a      	ldrb	r2, [r5, #0]
 800b24e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b252:	2a58      	cmp	r2, #88	@ 0x58
 800b254:	d108      	bne.n	800b268 <_strtol_l.isra.0+0x60>
 800b256:	786c      	ldrb	r4, [r5, #1]
 800b258:	3502      	adds	r5, #2
 800b25a:	2310      	movs	r3, #16
 800b25c:	e00a      	b.n	800b274 <_strtol_l.isra.0+0x6c>
 800b25e:	2c2b      	cmp	r4, #43	@ 0x2b
 800b260:	bf04      	itt	eq
 800b262:	782c      	ldrbeq	r4, [r5, #0]
 800b264:	1c95      	addeq	r5, r2, #2
 800b266:	e7ec      	b.n	800b242 <_strtol_l.isra.0+0x3a>
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d1f6      	bne.n	800b25a <_strtol_l.isra.0+0x52>
 800b26c:	2c30      	cmp	r4, #48	@ 0x30
 800b26e:	bf14      	ite	ne
 800b270:	230a      	movne	r3, #10
 800b272:	2308      	moveq	r3, #8
 800b274:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b278:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b27c:	2200      	movs	r2, #0
 800b27e:	fbbc f9f3 	udiv	r9, ip, r3
 800b282:	4610      	mov	r0, r2
 800b284:	fb03 ca19 	mls	sl, r3, r9, ip
 800b288:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b28c:	2f09      	cmp	r7, #9
 800b28e:	d80f      	bhi.n	800b2b0 <_strtol_l.isra.0+0xa8>
 800b290:	463c      	mov	r4, r7
 800b292:	42a3      	cmp	r3, r4
 800b294:	dd1b      	ble.n	800b2ce <_strtol_l.isra.0+0xc6>
 800b296:	1c57      	adds	r7, r2, #1
 800b298:	d007      	beq.n	800b2aa <_strtol_l.isra.0+0xa2>
 800b29a:	4581      	cmp	r9, r0
 800b29c:	d314      	bcc.n	800b2c8 <_strtol_l.isra.0+0xc0>
 800b29e:	d101      	bne.n	800b2a4 <_strtol_l.isra.0+0x9c>
 800b2a0:	45a2      	cmp	sl, r4
 800b2a2:	db11      	blt.n	800b2c8 <_strtol_l.isra.0+0xc0>
 800b2a4:	fb00 4003 	mla	r0, r0, r3, r4
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2ae:	e7eb      	b.n	800b288 <_strtol_l.isra.0+0x80>
 800b2b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b2b4:	2f19      	cmp	r7, #25
 800b2b6:	d801      	bhi.n	800b2bc <_strtol_l.isra.0+0xb4>
 800b2b8:	3c37      	subs	r4, #55	@ 0x37
 800b2ba:	e7ea      	b.n	800b292 <_strtol_l.isra.0+0x8a>
 800b2bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b2c0:	2f19      	cmp	r7, #25
 800b2c2:	d804      	bhi.n	800b2ce <_strtol_l.isra.0+0xc6>
 800b2c4:	3c57      	subs	r4, #87	@ 0x57
 800b2c6:	e7e4      	b.n	800b292 <_strtol_l.isra.0+0x8a>
 800b2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2cc:	e7ed      	b.n	800b2aa <_strtol_l.isra.0+0xa2>
 800b2ce:	1c53      	adds	r3, r2, #1
 800b2d0:	d108      	bne.n	800b2e4 <_strtol_l.isra.0+0xdc>
 800b2d2:	2322      	movs	r3, #34	@ 0x22
 800b2d4:	f8ce 3000 	str.w	r3, [lr]
 800b2d8:	4660      	mov	r0, ip
 800b2da:	f1b8 0f00 	cmp.w	r8, #0
 800b2de:	d0a0      	beq.n	800b222 <_strtol_l.isra.0+0x1a>
 800b2e0:	1e69      	subs	r1, r5, #1
 800b2e2:	e006      	b.n	800b2f2 <_strtol_l.isra.0+0xea>
 800b2e4:	b106      	cbz	r6, 800b2e8 <_strtol_l.isra.0+0xe0>
 800b2e6:	4240      	negs	r0, r0
 800b2e8:	f1b8 0f00 	cmp.w	r8, #0
 800b2ec:	d099      	beq.n	800b222 <_strtol_l.isra.0+0x1a>
 800b2ee:	2a00      	cmp	r2, #0
 800b2f0:	d1f6      	bne.n	800b2e0 <_strtol_l.isra.0+0xd8>
 800b2f2:	f8c8 1000 	str.w	r1, [r8]
 800b2f6:	e794      	b.n	800b222 <_strtol_l.isra.0+0x1a>
 800b2f8:	08010cd1 	.word	0x08010cd1

0800b2fc <_strtol_r>:
 800b2fc:	f7ff bf84 	b.w	800b208 <_strtol_l.isra.0>

0800b300 <__cvt>:
 800b300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b304:	ec57 6b10 	vmov	r6, r7, d0
 800b308:	2f00      	cmp	r7, #0
 800b30a:	460c      	mov	r4, r1
 800b30c:	4619      	mov	r1, r3
 800b30e:	463b      	mov	r3, r7
 800b310:	bfbb      	ittet	lt
 800b312:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b316:	461f      	movlt	r7, r3
 800b318:	2300      	movge	r3, #0
 800b31a:	232d      	movlt	r3, #45	@ 0x2d
 800b31c:	700b      	strb	r3, [r1, #0]
 800b31e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b320:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b324:	4691      	mov	r9, r2
 800b326:	f023 0820 	bic.w	r8, r3, #32
 800b32a:	bfbc      	itt	lt
 800b32c:	4632      	movlt	r2, r6
 800b32e:	4616      	movlt	r6, r2
 800b330:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b334:	d005      	beq.n	800b342 <__cvt+0x42>
 800b336:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b33a:	d100      	bne.n	800b33e <__cvt+0x3e>
 800b33c:	3401      	adds	r4, #1
 800b33e:	2102      	movs	r1, #2
 800b340:	e000      	b.n	800b344 <__cvt+0x44>
 800b342:	2103      	movs	r1, #3
 800b344:	ab03      	add	r3, sp, #12
 800b346:	9301      	str	r3, [sp, #4]
 800b348:	ab02      	add	r3, sp, #8
 800b34a:	9300      	str	r3, [sp, #0]
 800b34c:	ec47 6b10 	vmov	d0, r6, r7
 800b350:	4653      	mov	r3, sl
 800b352:	4622      	mov	r2, r4
 800b354:	f001 f9ec 	bl	800c730 <_dtoa_r>
 800b358:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b35c:	4605      	mov	r5, r0
 800b35e:	d119      	bne.n	800b394 <__cvt+0x94>
 800b360:	f019 0f01 	tst.w	r9, #1
 800b364:	d00e      	beq.n	800b384 <__cvt+0x84>
 800b366:	eb00 0904 	add.w	r9, r0, r4
 800b36a:	2200      	movs	r2, #0
 800b36c:	2300      	movs	r3, #0
 800b36e:	4630      	mov	r0, r6
 800b370:	4639      	mov	r1, r7
 800b372:	f7f5 fbd1 	bl	8000b18 <__aeabi_dcmpeq>
 800b376:	b108      	cbz	r0, 800b37c <__cvt+0x7c>
 800b378:	f8cd 900c 	str.w	r9, [sp, #12]
 800b37c:	2230      	movs	r2, #48	@ 0x30
 800b37e:	9b03      	ldr	r3, [sp, #12]
 800b380:	454b      	cmp	r3, r9
 800b382:	d31e      	bcc.n	800b3c2 <__cvt+0xc2>
 800b384:	9b03      	ldr	r3, [sp, #12]
 800b386:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b388:	1b5b      	subs	r3, r3, r5
 800b38a:	4628      	mov	r0, r5
 800b38c:	6013      	str	r3, [r2, #0]
 800b38e:	b004      	add	sp, #16
 800b390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b394:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b398:	eb00 0904 	add.w	r9, r0, r4
 800b39c:	d1e5      	bne.n	800b36a <__cvt+0x6a>
 800b39e:	7803      	ldrb	r3, [r0, #0]
 800b3a0:	2b30      	cmp	r3, #48	@ 0x30
 800b3a2:	d10a      	bne.n	800b3ba <__cvt+0xba>
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	4639      	mov	r1, r7
 800b3ac:	f7f5 fbb4 	bl	8000b18 <__aeabi_dcmpeq>
 800b3b0:	b918      	cbnz	r0, 800b3ba <__cvt+0xba>
 800b3b2:	f1c4 0401 	rsb	r4, r4, #1
 800b3b6:	f8ca 4000 	str.w	r4, [sl]
 800b3ba:	f8da 3000 	ldr.w	r3, [sl]
 800b3be:	4499      	add	r9, r3
 800b3c0:	e7d3      	b.n	800b36a <__cvt+0x6a>
 800b3c2:	1c59      	adds	r1, r3, #1
 800b3c4:	9103      	str	r1, [sp, #12]
 800b3c6:	701a      	strb	r2, [r3, #0]
 800b3c8:	e7d9      	b.n	800b37e <__cvt+0x7e>

0800b3ca <__exponent>:
 800b3ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3cc:	2900      	cmp	r1, #0
 800b3ce:	bfba      	itte	lt
 800b3d0:	4249      	neglt	r1, r1
 800b3d2:	232d      	movlt	r3, #45	@ 0x2d
 800b3d4:	232b      	movge	r3, #43	@ 0x2b
 800b3d6:	2909      	cmp	r1, #9
 800b3d8:	7002      	strb	r2, [r0, #0]
 800b3da:	7043      	strb	r3, [r0, #1]
 800b3dc:	dd29      	ble.n	800b432 <__exponent+0x68>
 800b3de:	f10d 0307 	add.w	r3, sp, #7
 800b3e2:	461d      	mov	r5, r3
 800b3e4:	270a      	movs	r7, #10
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	fbb1 f6f7 	udiv	r6, r1, r7
 800b3ec:	fb07 1416 	mls	r4, r7, r6, r1
 800b3f0:	3430      	adds	r4, #48	@ 0x30
 800b3f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b3f6:	460c      	mov	r4, r1
 800b3f8:	2c63      	cmp	r4, #99	@ 0x63
 800b3fa:	f103 33ff 	add.w	r3, r3, #4294967295
 800b3fe:	4631      	mov	r1, r6
 800b400:	dcf1      	bgt.n	800b3e6 <__exponent+0x1c>
 800b402:	3130      	adds	r1, #48	@ 0x30
 800b404:	1e94      	subs	r4, r2, #2
 800b406:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b40a:	1c41      	adds	r1, r0, #1
 800b40c:	4623      	mov	r3, r4
 800b40e:	42ab      	cmp	r3, r5
 800b410:	d30a      	bcc.n	800b428 <__exponent+0x5e>
 800b412:	f10d 0309 	add.w	r3, sp, #9
 800b416:	1a9b      	subs	r3, r3, r2
 800b418:	42ac      	cmp	r4, r5
 800b41a:	bf88      	it	hi
 800b41c:	2300      	movhi	r3, #0
 800b41e:	3302      	adds	r3, #2
 800b420:	4403      	add	r3, r0
 800b422:	1a18      	subs	r0, r3, r0
 800b424:	b003      	add	sp, #12
 800b426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b428:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b42c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b430:	e7ed      	b.n	800b40e <__exponent+0x44>
 800b432:	2330      	movs	r3, #48	@ 0x30
 800b434:	3130      	adds	r1, #48	@ 0x30
 800b436:	7083      	strb	r3, [r0, #2]
 800b438:	70c1      	strb	r1, [r0, #3]
 800b43a:	1d03      	adds	r3, r0, #4
 800b43c:	e7f1      	b.n	800b422 <__exponent+0x58>
	...

0800b440 <_printf_float>:
 800b440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b444:	b08d      	sub	sp, #52	@ 0x34
 800b446:	460c      	mov	r4, r1
 800b448:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b44c:	4616      	mov	r6, r2
 800b44e:	461f      	mov	r7, r3
 800b450:	4605      	mov	r5, r0
 800b452:	f001 f82d 	bl	800c4b0 <_localeconv_r>
 800b456:	6803      	ldr	r3, [r0, #0]
 800b458:	9304      	str	r3, [sp, #16]
 800b45a:	4618      	mov	r0, r3
 800b45c:	f7f4 ff30 	bl	80002c0 <strlen>
 800b460:	2300      	movs	r3, #0
 800b462:	930a      	str	r3, [sp, #40]	@ 0x28
 800b464:	f8d8 3000 	ldr.w	r3, [r8]
 800b468:	9005      	str	r0, [sp, #20]
 800b46a:	3307      	adds	r3, #7
 800b46c:	f023 0307 	bic.w	r3, r3, #7
 800b470:	f103 0208 	add.w	r2, r3, #8
 800b474:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b478:	f8d4 b000 	ldr.w	fp, [r4]
 800b47c:	f8c8 2000 	str.w	r2, [r8]
 800b480:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b484:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b488:	9307      	str	r3, [sp, #28]
 800b48a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b48e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b492:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b496:	4b9c      	ldr	r3, [pc, #624]	@ (800b708 <_printf_float+0x2c8>)
 800b498:	f04f 32ff 	mov.w	r2, #4294967295
 800b49c:	f7f5 fb6e 	bl	8000b7c <__aeabi_dcmpun>
 800b4a0:	bb70      	cbnz	r0, 800b500 <_printf_float+0xc0>
 800b4a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4a6:	4b98      	ldr	r3, [pc, #608]	@ (800b708 <_printf_float+0x2c8>)
 800b4a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ac:	f7f5 fb48 	bl	8000b40 <__aeabi_dcmple>
 800b4b0:	bb30      	cbnz	r0, 800b500 <_printf_float+0xc0>
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	4640      	mov	r0, r8
 800b4b8:	4649      	mov	r1, r9
 800b4ba:	f7f5 fb37 	bl	8000b2c <__aeabi_dcmplt>
 800b4be:	b110      	cbz	r0, 800b4c6 <_printf_float+0x86>
 800b4c0:	232d      	movs	r3, #45	@ 0x2d
 800b4c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4c6:	4a91      	ldr	r2, [pc, #580]	@ (800b70c <_printf_float+0x2cc>)
 800b4c8:	4b91      	ldr	r3, [pc, #580]	@ (800b710 <_printf_float+0x2d0>)
 800b4ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b4ce:	bf8c      	ite	hi
 800b4d0:	4690      	movhi	r8, r2
 800b4d2:	4698      	movls	r8, r3
 800b4d4:	2303      	movs	r3, #3
 800b4d6:	6123      	str	r3, [r4, #16]
 800b4d8:	f02b 0304 	bic.w	r3, fp, #4
 800b4dc:	6023      	str	r3, [r4, #0]
 800b4de:	f04f 0900 	mov.w	r9, #0
 800b4e2:	9700      	str	r7, [sp, #0]
 800b4e4:	4633      	mov	r3, r6
 800b4e6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b4e8:	4621      	mov	r1, r4
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f000 f9d2 	bl	800b894 <_printf_common>
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	f040 808d 	bne.w	800b610 <_printf_float+0x1d0>
 800b4f6:	f04f 30ff 	mov.w	r0, #4294967295
 800b4fa:	b00d      	add	sp, #52	@ 0x34
 800b4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b500:	4642      	mov	r2, r8
 800b502:	464b      	mov	r3, r9
 800b504:	4640      	mov	r0, r8
 800b506:	4649      	mov	r1, r9
 800b508:	f7f5 fb38 	bl	8000b7c <__aeabi_dcmpun>
 800b50c:	b140      	cbz	r0, 800b520 <_printf_float+0xe0>
 800b50e:	464b      	mov	r3, r9
 800b510:	2b00      	cmp	r3, #0
 800b512:	bfbc      	itt	lt
 800b514:	232d      	movlt	r3, #45	@ 0x2d
 800b516:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b51a:	4a7e      	ldr	r2, [pc, #504]	@ (800b714 <_printf_float+0x2d4>)
 800b51c:	4b7e      	ldr	r3, [pc, #504]	@ (800b718 <_printf_float+0x2d8>)
 800b51e:	e7d4      	b.n	800b4ca <_printf_float+0x8a>
 800b520:	6863      	ldr	r3, [r4, #4]
 800b522:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b526:	9206      	str	r2, [sp, #24]
 800b528:	1c5a      	adds	r2, r3, #1
 800b52a:	d13b      	bne.n	800b5a4 <_printf_float+0x164>
 800b52c:	2306      	movs	r3, #6
 800b52e:	6063      	str	r3, [r4, #4]
 800b530:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b534:	2300      	movs	r3, #0
 800b536:	6022      	str	r2, [r4, #0]
 800b538:	9303      	str	r3, [sp, #12]
 800b53a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b53c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b540:	ab09      	add	r3, sp, #36	@ 0x24
 800b542:	9300      	str	r3, [sp, #0]
 800b544:	6861      	ldr	r1, [r4, #4]
 800b546:	ec49 8b10 	vmov	d0, r8, r9
 800b54a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b54e:	4628      	mov	r0, r5
 800b550:	f7ff fed6 	bl	800b300 <__cvt>
 800b554:	9b06      	ldr	r3, [sp, #24]
 800b556:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b558:	2b47      	cmp	r3, #71	@ 0x47
 800b55a:	4680      	mov	r8, r0
 800b55c:	d129      	bne.n	800b5b2 <_printf_float+0x172>
 800b55e:	1cc8      	adds	r0, r1, #3
 800b560:	db02      	blt.n	800b568 <_printf_float+0x128>
 800b562:	6863      	ldr	r3, [r4, #4]
 800b564:	4299      	cmp	r1, r3
 800b566:	dd41      	ble.n	800b5ec <_printf_float+0x1ac>
 800b568:	f1aa 0a02 	sub.w	sl, sl, #2
 800b56c:	fa5f fa8a 	uxtb.w	sl, sl
 800b570:	3901      	subs	r1, #1
 800b572:	4652      	mov	r2, sl
 800b574:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b578:	9109      	str	r1, [sp, #36]	@ 0x24
 800b57a:	f7ff ff26 	bl	800b3ca <__exponent>
 800b57e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b580:	1813      	adds	r3, r2, r0
 800b582:	2a01      	cmp	r2, #1
 800b584:	4681      	mov	r9, r0
 800b586:	6123      	str	r3, [r4, #16]
 800b588:	dc02      	bgt.n	800b590 <_printf_float+0x150>
 800b58a:	6822      	ldr	r2, [r4, #0]
 800b58c:	07d2      	lsls	r2, r2, #31
 800b58e:	d501      	bpl.n	800b594 <_printf_float+0x154>
 800b590:	3301      	adds	r3, #1
 800b592:	6123      	str	r3, [r4, #16]
 800b594:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d0a2      	beq.n	800b4e2 <_printf_float+0xa2>
 800b59c:	232d      	movs	r3, #45	@ 0x2d
 800b59e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5a2:	e79e      	b.n	800b4e2 <_printf_float+0xa2>
 800b5a4:	9a06      	ldr	r2, [sp, #24]
 800b5a6:	2a47      	cmp	r2, #71	@ 0x47
 800b5a8:	d1c2      	bne.n	800b530 <_printf_float+0xf0>
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d1c0      	bne.n	800b530 <_printf_float+0xf0>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e7bd      	b.n	800b52e <_printf_float+0xee>
 800b5b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b5b6:	d9db      	bls.n	800b570 <_printf_float+0x130>
 800b5b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b5bc:	d118      	bne.n	800b5f0 <_printf_float+0x1b0>
 800b5be:	2900      	cmp	r1, #0
 800b5c0:	6863      	ldr	r3, [r4, #4]
 800b5c2:	dd0b      	ble.n	800b5dc <_printf_float+0x19c>
 800b5c4:	6121      	str	r1, [r4, #16]
 800b5c6:	b913      	cbnz	r3, 800b5ce <_printf_float+0x18e>
 800b5c8:	6822      	ldr	r2, [r4, #0]
 800b5ca:	07d0      	lsls	r0, r2, #31
 800b5cc:	d502      	bpl.n	800b5d4 <_printf_float+0x194>
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	440b      	add	r3, r1
 800b5d2:	6123      	str	r3, [r4, #16]
 800b5d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b5d6:	f04f 0900 	mov.w	r9, #0
 800b5da:	e7db      	b.n	800b594 <_printf_float+0x154>
 800b5dc:	b913      	cbnz	r3, 800b5e4 <_printf_float+0x1a4>
 800b5de:	6822      	ldr	r2, [r4, #0]
 800b5e0:	07d2      	lsls	r2, r2, #31
 800b5e2:	d501      	bpl.n	800b5e8 <_printf_float+0x1a8>
 800b5e4:	3302      	adds	r3, #2
 800b5e6:	e7f4      	b.n	800b5d2 <_printf_float+0x192>
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	e7f2      	b.n	800b5d2 <_printf_float+0x192>
 800b5ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b5f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5f2:	4299      	cmp	r1, r3
 800b5f4:	db05      	blt.n	800b602 <_printf_float+0x1c2>
 800b5f6:	6823      	ldr	r3, [r4, #0]
 800b5f8:	6121      	str	r1, [r4, #16]
 800b5fa:	07d8      	lsls	r0, r3, #31
 800b5fc:	d5ea      	bpl.n	800b5d4 <_printf_float+0x194>
 800b5fe:	1c4b      	adds	r3, r1, #1
 800b600:	e7e7      	b.n	800b5d2 <_printf_float+0x192>
 800b602:	2900      	cmp	r1, #0
 800b604:	bfd4      	ite	le
 800b606:	f1c1 0202 	rsble	r2, r1, #2
 800b60a:	2201      	movgt	r2, #1
 800b60c:	4413      	add	r3, r2
 800b60e:	e7e0      	b.n	800b5d2 <_printf_float+0x192>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	055a      	lsls	r2, r3, #21
 800b614:	d407      	bmi.n	800b626 <_printf_float+0x1e6>
 800b616:	6923      	ldr	r3, [r4, #16]
 800b618:	4642      	mov	r2, r8
 800b61a:	4631      	mov	r1, r6
 800b61c:	4628      	mov	r0, r5
 800b61e:	47b8      	blx	r7
 800b620:	3001      	adds	r0, #1
 800b622:	d12b      	bne.n	800b67c <_printf_float+0x23c>
 800b624:	e767      	b.n	800b4f6 <_printf_float+0xb6>
 800b626:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b62a:	f240 80dd 	bls.w	800b7e8 <_printf_float+0x3a8>
 800b62e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b632:	2200      	movs	r2, #0
 800b634:	2300      	movs	r3, #0
 800b636:	f7f5 fa6f 	bl	8000b18 <__aeabi_dcmpeq>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d033      	beq.n	800b6a6 <_printf_float+0x266>
 800b63e:	4a37      	ldr	r2, [pc, #220]	@ (800b71c <_printf_float+0x2dc>)
 800b640:	2301      	movs	r3, #1
 800b642:	4631      	mov	r1, r6
 800b644:	4628      	mov	r0, r5
 800b646:	47b8      	blx	r7
 800b648:	3001      	adds	r0, #1
 800b64a:	f43f af54 	beq.w	800b4f6 <_printf_float+0xb6>
 800b64e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b652:	4543      	cmp	r3, r8
 800b654:	db02      	blt.n	800b65c <_printf_float+0x21c>
 800b656:	6823      	ldr	r3, [r4, #0]
 800b658:	07d8      	lsls	r0, r3, #31
 800b65a:	d50f      	bpl.n	800b67c <_printf_float+0x23c>
 800b65c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b660:	4631      	mov	r1, r6
 800b662:	4628      	mov	r0, r5
 800b664:	47b8      	blx	r7
 800b666:	3001      	adds	r0, #1
 800b668:	f43f af45 	beq.w	800b4f6 <_printf_float+0xb6>
 800b66c:	f04f 0900 	mov.w	r9, #0
 800b670:	f108 38ff 	add.w	r8, r8, #4294967295
 800b674:	f104 0a1a 	add.w	sl, r4, #26
 800b678:	45c8      	cmp	r8, r9
 800b67a:	dc09      	bgt.n	800b690 <_printf_float+0x250>
 800b67c:	6823      	ldr	r3, [r4, #0]
 800b67e:	079b      	lsls	r3, r3, #30
 800b680:	f100 8103 	bmi.w	800b88a <_printf_float+0x44a>
 800b684:	68e0      	ldr	r0, [r4, #12]
 800b686:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b688:	4298      	cmp	r0, r3
 800b68a:	bfb8      	it	lt
 800b68c:	4618      	movlt	r0, r3
 800b68e:	e734      	b.n	800b4fa <_printf_float+0xba>
 800b690:	2301      	movs	r3, #1
 800b692:	4652      	mov	r2, sl
 800b694:	4631      	mov	r1, r6
 800b696:	4628      	mov	r0, r5
 800b698:	47b8      	blx	r7
 800b69a:	3001      	adds	r0, #1
 800b69c:	f43f af2b 	beq.w	800b4f6 <_printf_float+0xb6>
 800b6a0:	f109 0901 	add.w	r9, r9, #1
 800b6a4:	e7e8      	b.n	800b678 <_printf_float+0x238>
 800b6a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	dc39      	bgt.n	800b720 <_printf_float+0x2e0>
 800b6ac:	4a1b      	ldr	r2, [pc, #108]	@ (800b71c <_printf_float+0x2dc>)
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	4631      	mov	r1, r6
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	47b8      	blx	r7
 800b6b6:	3001      	adds	r0, #1
 800b6b8:	f43f af1d 	beq.w	800b4f6 <_printf_float+0xb6>
 800b6bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b6c0:	ea59 0303 	orrs.w	r3, r9, r3
 800b6c4:	d102      	bne.n	800b6cc <_printf_float+0x28c>
 800b6c6:	6823      	ldr	r3, [r4, #0]
 800b6c8:	07d9      	lsls	r1, r3, #31
 800b6ca:	d5d7      	bpl.n	800b67c <_printf_float+0x23c>
 800b6cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6d0:	4631      	mov	r1, r6
 800b6d2:	4628      	mov	r0, r5
 800b6d4:	47b8      	blx	r7
 800b6d6:	3001      	adds	r0, #1
 800b6d8:	f43f af0d 	beq.w	800b4f6 <_printf_float+0xb6>
 800b6dc:	f04f 0a00 	mov.w	sl, #0
 800b6e0:	f104 0b1a 	add.w	fp, r4, #26
 800b6e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6e6:	425b      	negs	r3, r3
 800b6e8:	4553      	cmp	r3, sl
 800b6ea:	dc01      	bgt.n	800b6f0 <_printf_float+0x2b0>
 800b6ec:	464b      	mov	r3, r9
 800b6ee:	e793      	b.n	800b618 <_printf_float+0x1d8>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	465a      	mov	r2, fp
 800b6f4:	4631      	mov	r1, r6
 800b6f6:	4628      	mov	r0, r5
 800b6f8:	47b8      	blx	r7
 800b6fa:	3001      	adds	r0, #1
 800b6fc:	f43f aefb 	beq.w	800b4f6 <_printf_float+0xb6>
 800b700:	f10a 0a01 	add.w	sl, sl, #1
 800b704:	e7ee      	b.n	800b6e4 <_printf_float+0x2a4>
 800b706:	bf00      	nop
 800b708:	7fefffff 	.word	0x7fefffff
 800b70c:	08010dd5 	.word	0x08010dd5
 800b710:	08010dd1 	.word	0x08010dd1
 800b714:	08010ddd 	.word	0x08010ddd
 800b718:	08010dd9 	.word	0x08010dd9
 800b71c:	08010f53 	.word	0x08010f53
 800b720:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b722:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b726:	4553      	cmp	r3, sl
 800b728:	bfa8      	it	ge
 800b72a:	4653      	movge	r3, sl
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	4699      	mov	r9, r3
 800b730:	dc36      	bgt.n	800b7a0 <_printf_float+0x360>
 800b732:	f04f 0b00 	mov.w	fp, #0
 800b736:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b73a:	f104 021a 	add.w	r2, r4, #26
 800b73e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b740:	9306      	str	r3, [sp, #24]
 800b742:	eba3 0309 	sub.w	r3, r3, r9
 800b746:	455b      	cmp	r3, fp
 800b748:	dc31      	bgt.n	800b7ae <_printf_float+0x36e>
 800b74a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b74c:	459a      	cmp	sl, r3
 800b74e:	dc3a      	bgt.n	800b7c6 <_printf_float+0x386>
 800b750:	6823      	ldr	r3, [r4, #0]
 800b752:	07da      	lsls	r2, r3, #31
 800b754:	d437      	bmi.n	800b7c6 <_printf_float+0x386>
 800b756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b758:	ebaa 0903 	sub.w	r9, sl, r3
 800b75c:	9b06      	ldr	r3, [sp, #24]
 800b75e:	ebaa 0303 	sub.w	r3, sl, r3
 800b762:	4599      	cmp	r9, r3
 800b764:	bfa8      	it	ge
 800b766:	4699      	movge	r9, r3
 800b768:	f1b9 0f00 	cmp.w	r9, #0
 800b76c:	dc33      	bgt.n	800b7d6 <_printf_float+0x396>
 800b76e:	f04f 0800 	mov.w	r8, #0
 800b772:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b776:	f104 0b1a 	add.w	fp, r4, #26
 800b77a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b77c:	ebaa 0303 	sub.w	r3, sl, r3
 800b780:	eba3 0309 	sub.w	r3, r3, r9
 800b784:	4543      	cmp	r3, r8
 800b786:	f77f af79 	ble.w	800b67c <_printf_float+0x23c>
 800b78a:	2301      	movs	r3, #1
 800b78c:	465a      	mov	r2, fp
 800b78e:	4631      	mov	r1, r6
 800b790:	4628      	mov	r0, r5
 800b792:	47b8      	blx	r7
 800b794:	3001      	adds	r0, #1
 800b796:	f43f aeae 	beq.w	800b4f6 <_printf_float+0xb6>
 800b79a:	f108 0801 	add.w	r8, r8, #1
 800b79e:	e7ec      	b.n	800b77a <_printf_float+0x33a>
 800b7a0:	4642      	mov	r2, r8
 800b7a2:	4631      	mov	r1, r6
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	47b8      	blx	r7
 800b7a8:	3001      	adds	r0, #1
 800b7aa:	d1c2      	bne.n	800b732 <_printf_float+0x2f2>
 800b7ac:	e6a3      	b.n	800b4f6 <_printf_float+0xb6>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	4631      	mov	r1, r6
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	9206      	str	r2, [sp, #24]
 800b7b6:	47b8      	blx	r7
 800b7b8:	3001      	adds	r0, #1
 800b7ba:	f43f ae9c 	beq.w	800b4f6 <_printf_float+0xb6>
 800b7be:	9a06      	ldr	r2, [sp, #24]
 800b7c0:	f10b 0b01 	add.w	fp, fp, #1
 800b7c4:	e7bb      	b.n	800b73e <_printf_float+0x2fe>
 800b7c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7ca:	4631      	mov	r1, r6
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	47b8      	blx	r7
 800b7d0:	3001      	adds	r0, #1
 800b7d2:	d1c0      	bne.n	800b756 <_printf_float+0x316>
 800b7d4:	e68f      	b.n	800b4f6 <_printf_float+0xb6>
 800b7d6:	9a06      	ldr	r2, [sp, #24]
 800b7d8:	464b      	mov	r3, r9
 800b7da:	4442      	add	r2, r8
 800b7dc:	4631      	mov	r1, r6
 800b7de:	4628      	mov	r0, r5
 800b7e0:	47b8      	blx	r7
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d1c3      	bne.n	800b76e <_printf_float+0x32e>
 800b7e6:	e686      	b.n	800b4f6 <_printf_float+0xb6>
 800b7e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b7ec:	f1ba 0f01 	cmp.w	sl, #1
 800b7f0:	dc01      	bgt.n	800b7f6 <_printf_float+0x3b6>
 800b7f2:	07db      	lsls	r3, r3, #31
 800b7f4:	d536      	bpl.n	800b864 <_printf_float+0x424>
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	4642      	mov	r2, r8
 800b7fa:	4631      	mov	r1, r6
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	47b8      	blx	r7
 800b800:	3001      	adds	r0, #1
 800b802:	f43f ae78 	beq.w	800b4f6 <_printf_float+0xb6>
 800b806:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b80a:	4631      	mov	r1, r6
 800b80c:	4628      	mov	r0, r5
 800b80e:	47b8      	blx	r7
 800b810:	3001      	adds	r0, #1
 800b812:	f43f ae70 	beq.w	800b4f6 <_printf_float+0xb6>
 800b816:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b81a:	2200      	movs	r2, #0
 800b81c:	2300      	movs	r3, #0
 800b81e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b822:	f7f5 f979 	bl	8000b18 <__aeabi_dcmpeq>
 800b826:	b9c0      	cbnz	r0, 800b85a <_printf_float+0x41a>
 800b828:	4653      	mov	r3, sl
 800b82a:	f108 0201 	add.w	r2, r8, #1
 800b82e:	4631      	mov	r1, r6
 800b830:	4628      	mov	r0, r5
 800b832:	47b8      	blx	r7
 800b834:	3001      	adds	r0, #1
 800b836:	d10c      	bne.n	800b852 <_printf_float+0x412>
 800b838:	e65d      	b.n	800b4f6 <_printf_float+0xb6>
 800b83a:	2301      	movs	r3, #1
 800b83c:	465a      	mov	r2, fp
 800b83e:	4631      	mov	r1, r6
 800b840:	4628      	mov	r0, r5
 800b842:	47b8      	blx	r7
 800b844:	3001      	adds	r0, #1
 800b846:	f43f ae56 	beq.w	800b4f6 <_printf_float+0xb6>
 800b84a:	f108 0801 	add.w	r8, r8, #1
 800b84e:	45d0      	cmp	r8, sl
 800b850:	dbf3      	blt.n	800b83a <_printf_float+0x3fa>
 800b852:	464b      	mov	r3, r9
 800b854:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b858:	e6df      	b.n	800b61a <_printf_float+0x1da>
 800b85a:	f04f 0800 	mov.w	r8, #0
 800b85e:	f104 0b1a 	add.w	fp, r4, #26
 800b862:	e7f4      	b.n	800b84e <_printf_float+0x40e>
 800b864:	2301      	movs	r3, #1
 800b866:	4642      	mov	r2, r8
 800b868:	e7e1      	b.n	800b82e <_printf_float+0x3ee>
 800b86a:	2301      	movs	r3, #1
 800b86c:	464a      	mov	r2, r9
 800b86e:	4631      	mov	r1, r6
 800b870:	4628      	mov	r0, r5
 800b872:	47b8      	blx	r7
 800b874:	3001      	adds	r0, #1
 800b876:	f43f ae3e 	beq.w	800b4f6 <_printf_float+0xb6>
 800b87a:	f108 0801 	add.w	r8, r8, #1
 800b87e:	68e3      	ldr	r3, [r4, #12]
 800b880:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b882:	1a5b      	subs	r3, r3, r1
 800b884:	4543      	cmp	r3, r8
 800b886:	dcf0      	bgt.n	800b86a <_printf_float+0x42a>
 800b888:	e6fc      	b.n	800b684 <_printf_float+0x244>
 800b88a:	f04f 0800 	mov.w	r8, #0
 800b88e:	f104 0919 	add.w	r9, r4, #25
 800b892:	e7f4      	b.n	800b87e <_printf_float+0x43e>

0800b894 <_printf_common>:
 800b894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b898:	4616      	mov	r6, r2
 800b89a:	4698      	mov	r8, r3
 800b89c:	688a      	ldr	r2, [r1, #8]
 800b89e:	690b      	ldr	r3, [r1, #16]
 800b8a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	bfb8      	it	lt
 800b8a8:	4613      	movlt	r3, r2
 800b8aa:	6033      	str	r3, [r6, #0]
 800b8ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b8b0:	4607      	mov	r7, r0
 800b8b2:	460c      	mov	r4, r1
 800b8b4:	b10a      	cbz	r2, 800b8ba <_printf_common+0x26>
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	6033      	str	r3, [r6, #0]
 800b8ba:	6823      	ldr	r3, [r4, #0]
 800b8bc:	0699      	lsls	r1, r3, #26
 800b8be:	bf42      	ittt	mi
 800b8c0:	6833      	ldrmi	r3, [r6, #0]
 800b8c2:	3302      	addmi	r3, #2
 800b8c4:	6033      	strmi	r3, [r6, #0]
 800b8c6:	6825      	ldr	r5, [r4, #0]
 800b8c8:	f015 0506 	ands.w	r5, r5, #6
 800b8cc:	d106      	bne.n	800b8dc <_printf_common+0x48>
 800b8ce:	f104 0a19 	add.w	sl, r4, #25
 800b8d2:	68e3      	ldr	r3, [r4, #12]
 800b8d4:	6832      	ldr	r2, [r6, #0]
 800b8d6:	1a9b      	subs	r3, r3, r2
 800b8d8:	42ab      	cmp	r3, r5
 800b8da:	dc26      	bgt.n	800b92a <_printf_common+0x96>
 800b8dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8e0:	6822      	ldr	r2, [r4, #0]
 800b8e2:	3b00      	subs	r3, #0
 800b8e4:	bf18      	it	ne
 800b8e6:	2301      	movne	r3, #1
 800b8e8:	0692      	lsls	r2, r2, #26
 800b8ea:	d42b      	bmi.n	800b944 <_printf_common+0xb0>
 800b8ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8f0:	4641      	mov	r1, r8
 800b8f2:	4638      	mov	r0, r7
 800b8f4:	47c8      	blx	r9
 800b8f6:	3001      	adds	r0, #1
 800b8f8:	d01e      	beq.n	800b938 <_printf_common+0xa4>
 800b8fa:	6823      	ldr	r3, [r4, #0]
 800b8fc:	6922      	ldr	r2, [r4, #16]
 800b8fe:	f003 0306 	and.w	r3, r3, #6
 800b902:	2b04      	cmp	r3, #4
 800b904:	bf02      	ittt	eq
 800b906:	68e5      	ldreq	r5, [r4, #12]
 800b908:	6833      	ldreq	r3, [r6, #0]
 800b90a:	1aed      	subeq	r5, r5, r3
 800b90c:	68a3      	ldr	r3, [r4, #8]
 800b90e:	bf0c      	ite	eq
 800b910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b914:	2500      	movne	r5, #0
 800b916:	4293      	cmp	r3, r2
 800b918:	bfc4      	itt	gt
 800b91a:	1a9b      	subgt	r3, r3, r2
 800b91c:	18ed      	addgt	r5, r5, r3
 800b91e:	2600      	movs	r6, #0
 800b920:	341a      	adds	r4, #26
 800b922:	42b5      	cmp	r5, r6
 800b924:	d11a      	bne.n	800b95c <_printf_common+0xc8>
 800b926:	2000      	movs	r0, #0
 800b928:	e008      	b.n	800b93c <_printf_common+0xa8>
 800b92a:	2301      	movs	r3, #1
 800b92c:	4652      	mov	r2, sl
 800b92e:	4641      	mov	r1, r8
 800b930:	4638      	mov	r0, r7
 800b932:	47c8      	blx	r9
 800b934:	3001      	adds	r0, #1
 800b936:	d103      	bne.n	800b940 <_printf_common+0xac>
 800b938:	f04f 30ff 	mov.w	r0, #4294967295
 800b93c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b940:	3501      	adds	r5, #1
 800b942:	e7c6      	b.n	800b8d2 <_printf_common+0x3e>
 800b944:	18e1      	adds	r1, r4, r3
 800b946:	1c5a      	adds	r2, r3, #1
 800b948:	2030      	movs	r0, #48	@ 0x30
 800b94a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b94e:	4422      	add	r2, r4
 800b950:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b954:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b958:	3302      	adds	r3, #2
 800b95a:	e7c7      	b.n	800b8ec <_printf_common+0x58>
 800b95c:	2301      	movs	r3, #1
 800b95e:	4622      	mov	r2, r4
 800b960:	4641      	mov	r1, r8
 800b962:	4638      	mov	r0, r7
 800b964:	47c8      	blx	r9
 800b966:	3001      	adds	r0, #1
 800b968:	d0e6      	beq.n	800b938 <_printf_common+0xa4>
 800b96a:	3601      	adds	r6, #1
 800b96c:	e7d9      	b.n	800b922 <_printf_common+0x8e>
	...

0800b970 <_printf_i>:
 800b970:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b974:	7e0f      	ldrb	r7, [r1, #24]
 800b976:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b978:	2f78      	cmp	r7, #120	@ 0x78
 800b97a:	4691      	mov	r9, r2
 800b97c:	4680      	mov	r8, r0
 800b97e:	460c      	mov	r4, r1
 800b980:	469a      	mov	sl, r3
 800b982:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b986:	d807      	bhi.n	800b998 <_printf_i+0x28>
 800b988:	2f62      	cmp	r7, #98	@ 0x62
 800b98a:	d80a      	bhi.n	800b9a2 <_printf_i+0x32>
 800b98c:	2f00      	cmp	r7, #0
 800b98e:	f000 80d1 	beq.w	800bb34 <_printf_i+0x1c4>
 800b992:	2f58      	cmp	r7, #88	@ 0x58
 800b994:	f000 80b8 	beq.w	800bb08 <_printf_i+0x198>
 800b998:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b99c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b9a0:	e03a      	b.n	800ba18 <_printf_i+0xa8>
 800b9a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b9a6:	2b15      	cmp	r3, #21
 800b9a8:	d8f6      	bhi.n	800b998 <_printf_i+0x28>
 800b9aa:	a101      	add	r1, pc, #4	@ (adr r1, 800b9b0 <_printf_i+0x40>)
 800b9ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9b0:	0800ba09 	.word	0x0800ba09
 800b9b4:	0800ba1d 	.word	0x0800ba1d
 800b9b8:	0800b999 	.word	0x0800b999
 800b9bc:	0800b999 	.word	0x0800b999
 800b9c0:	0800b999 	.word	0x0800b999
 800b9c4:	0800b999 	.word	0x0800b999
 800b9c8:	0800ba1d 	.word	0x0800ba1d
 800b9cc:	0800b999 	.word	0x0800b999
 800b9d0:	0800b999 	.word	0x0800b999
 800b9d4:	0800b999 	.word	0x0800b999
 800b9d8:	0800b999 	.word	0x0800b999
 800b9dc:	0800bb1b 	.word	0x0800bb1b
 800b9e0:	0800ba47 	.word	0x0800ba47
 800b9e4:	0800bad5 	.word	0x0800bad5
 800b9e8:	0800b999 	.word	0x0800b999
 800b9ec:	0800b999 	.word	0x0800b999
 800b9f0:	0800bb3d 	.word	0x0800bb3d
 800b9f4:	0800b999 	.word	0x0800b999
 800b9f8:	0800ba47 	.word	0x0800ba47
 800b9fc:	0800b999 	.word	0x0800b999
 800ba00:	0800b999 	.word	0x0800b999
 800ba04:	0800badd 	.word	0x0800badd
 800ba08:	6833      	ldr	r3, [r6, #0]
 800ba0a:	1d1a      	adds	r2, r3, #4
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	6032      	str	r2, [r6, #0]
 800ba10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba18:	2301      	movs	r3, #1
 800ba1a:	e09c      	b.n	800bb56 <_printf_i+0x1e6>
 800ba1c:	6833      	ldr	r3, [r6, #0]
 800ba1e:	6820      	ldr	r0, [r4, #0]
 800ba20:	1d19      	adds	r1, r3, #4
 800ba22:	6031      	str	r1, [r6, #0]
 800ba24:	0606      	lsls	r6, r0, #24
 800ba26:	d501      	bpl.n	800ba2c <_printf_i+0xbc>
 800ba28:	681d      	ldr	r5, [r3, #0]
 800ba2a:	e003      	b.n	800ba34 <_printf_i+0xc4>
 800ba2c:	0645      	lsls	r5, r0, #25
 800ba2e:	d5fb      	bpl.n	800ba28 <_printf_i+0xb8>
 800ba30:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba34:	2d00      	cmp	r5, #0
 800ba36:	da03      	bge.n	800ba40 <_printf_i+0xd0>
 800ba38:	232d      	movs	r3, #45	@ 0x2d
 800ba3a:	426d      	negs	r5, r5
 800ba3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba40:	4858      	ldr	r0, [pc, #352]	@ (800bba4 <_printf_i+0x234>)
 800ba42:	230a      	movs	r3, #10
 800ba44:	e011      	b.n	800ba6a <_printf_i+0xfa>
 800ba46:	6821      	ldr	r1, [r4, #0]
 800ba48:	6833      	ldr	r3, [r6, #0]
 800ba4a:	0608      	lsls	r0, r1, #24
 800ba4c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba50:	d402      	bmi.n	800ba58 <_printf_i+0xe8>
 800ba52:	0649      	lsls	r1, r1, #25
 800ba54:	bf48      	it	mi
 800ba56:	b2ad      	uxthmi	r5, r5
 800ba58:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba5a:	4852      	ldr	r0, [pc, #328]	@ (800bba4 <_printf_i+0x234>)
 800ba5c:	6033      	str	r3, [r6, #0]
 800ba5e:	bf14      	ite	ne
 800ba60:	230a      	movne	r3, #10
 800ba62:	2308      	moveq	r3, #8
 800ba64:	2100      	movs	r1, #0
 800ba66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba6a:	6866      	ldr	r6, [r4, #4]
 800ba6c:	60a6      	str	r6, [r4, #8]
 800ba6e:	2e00      	cmp	r6, #0
 800ba70:	db05      	blt.n	800ba7e <_printf_i+0x10e>
 800ba72:	6821      	ldr	r1, [r4, #0]
 800ba74:	432e      	orrs	r6, r5
 800ba76:	f021 0104 	bic.w	r1, r1, #4
 800ba7a:	6021      	str	r1, [r4, #0]
 800ba7c:	d04b      	beq.n	800bb16 <_printf_i+0x1a6>
 800ba7e:	4616      	mov	r6, r2
 800ba80:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba84:	fb03 5711 	mls	r7, r3, r1, r5
 800ba88:	5dc7      	ldrb	r7, [r0, r7]
 800ba8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba8e:	462f      	mov	r7, r5
 800ba90:	42bb      	cmp	r3, r7
 800ba92:	460d      	mov	r5, r1
 800ba94:	d9f4      	bls.n	800ba80 <_printf_i+0x110>
 800ba96:	2b08      	cmp	r3, #8
 800ba98:	d10b      	bne.n	800bab2 <_printf_i+0x142>
 800ba9a:	6823      	ldr	r3, [r4, #0]
 800ba9c:	07df      	lsls	r7, r3, #31
 800ba9e:	d508      	bpl.n	800bab2 <_printf_i+0x142>
 800baa0:	6923      	ldr	r3, [r4, #16]
 800baa2:	6861      	ldr	r1, [r4, #4]
 800baa4:	4299      	cmp	r1, r3
 800baa6:	bfde      	ittt	le
 800baa8:	2330      	movle	r3, #48	@ 0x30
 800baaa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800baae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bab2:	1b92      	subs	r2, r2, r6
 800bab4:	6122      	str	r2, [r4, #16]
 800bab6:	f8cd a000 	str.w	sl, [sp]
 800baba:	464b      	mov	r3, r9
 800babc:	aa03      	add	r2, sp, #12
 800babe:	4621      	mov	r1, r4
 800bac0:	4640      	mov	r0, r8
 800bac2:	f7ff fee7 	bl	800b894 <_printf_common>
 800bac6:	3001      	adds	r0, #1
 800bac8:	d14a      	bne.n	800bb60 <_printf_i+0x1f0>
 800baca:	f04f 30ff 	mov.w	r0, #4294967295
 800bace:	b004      	add	sp, #16
 800bad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bad4:	6823      	ldr	r3, [r4, #0]
 800bad6:	f043 0320 	orr.w	r3, r3, #32
 800bada:	6023      	str	r3, [r4, #0]
 800badc:	4832      	ldr	r0, [pc, #200]	@ (800bba8 <_printf_i+0x238>)
 800bade:	2778      	movs	r7, #120	@ 0x78
 800bae0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bae4:	6823      	ldr	r3, [r4, #0]
 800bae6:	6831      	ldr	r1, [r6, #0]
 800bae8:	061f      	lsls	r7, r3, #24
 800baea:	f851 5b04 	ldr.w	r5, [r1], #4
 800baee:	d402      	bmi.n	800baf6 <_printf_i+0x186>
 800baf0:	065f      	lsls	r7, r3, #25
 800baf2:	bf48      	it	mi
 800baf4:	b2ad      	uxthmi	r5, r5
 800baf6:	6031      	str	r1, [r6, #0]
 800baf8:	07d9      	lsls	r1, r3, #31
 800bafa:	bf44      	itt	mi
 800bafc:	f043 0320 	orrmi.w	r3, r3, #32
 800bb00:	6023      	strmi	r3, [r4, #0]
 800bb02:	b11d      	cbz	r5, 800bb0c <_printf_i+0x19c>
 800bb04:	2310      	movs	r3, #16
 800bb06:	e7ad      	b.n	800ba64 <_printf_i+0xf4>
 800bb08:	4826      	ldr	r0, [pc, #152]	@ (800bba4 <_printf_i+0x234>)
 800bb0a:	e7e9      	b.n	800bae0 <_printf_i+0x170>
 800bb0c:	6823      	ldr	r3, [r4, #0]
 800bb0e:	f023 0320 	bic.w	r3, r3, #32
 800bb12:	6023      	str	r3, [r4, #0]
 800bb14:	e7f6      	b.n	800bb04 <_printf_i+0x194>
 800bb16:	4616      	mov	r6, r2
 800bb18:	e7bd      	b.n	800ba96 <_printf_i+0x126>
 800bb1a:	6833      	ldr	r3, [r6, #0]
 800bb1c:	6825      	ldr	r5, [r4, #0]
 800bb1e:	6961      	ldr	r1, [r4, #20]
 800bb20:	1d18      	adds	r0, r3, #4
 800bb22:	6030      	str	r0, [r6, #0]
 800bb24:	062e      	lsls	r6, r5, #24
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	d501      	bpl.n	800bb2e <_printf_i+0x1be>
 800bb2a:	6019      	str	r1, [r3, #0]
 800bb2c:	e002      	b.n	800bb34 <_printf_i+0x1c4>
 800bb2e:	0668      	lsls	r0, r5, #25
 800bb30:	d5fb      	bpl.n	800bb2a <_printf_i+0x1ba>
 800bb32:	8019      	strh	r1, [r3, #0]
 800bb34:	2300      	movs	r3, #0
 800bb36:	6123      	str	r3, [r4, #16]
 800bb38:	4616      	mov	r6, r2
 800bb3a:	e7bc      	b.n	800bab6 <_printf_i+0x146>
 800bb3c:	6833      	ldr	r3, [r6, #0]
 800bb3e:	1d1a      	adds	r2, r3, #4
 800bb40:	6032      	str	r2, [r6, #0]
 800bb42:	681e      	ldr	r6, [r3, #0]
 800bb44:	6862      	ldr	r2, [r4, #4]
 800bb46:	2100      	movs	r1, #0
 800bb48:	4630      	mov	r0, r6
 800bb4a:	f7f4 fb69 	bl	8000220 <memchr>
 800bb4e:	b108      	cbz	r0, 800bb54 <_printf_i+0x1e4>
 800bb50:	1b80      	subs	r0, r0, r6
 800bb52:	6060      	str	r0, [r4, #4]
 800bb54:	6863      	ldr	r3, [r4, #4]
 800bb56:	6123      	str	r3, [r4, #16]
 800bb58:	2300      	movs	r3, #0
 800bb5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb5e:	e7aa      	b.n	800bab6 <_printf_i+0x146>
 800bb60:	6923      	ldr	r3, [r4, #16]
 800bb62:	4632      	mov	r2, r6
 800bb64:	4649      	mov	r1, r9
 800bb66:	4640      	mov	r0, r8
 800bb68:	47d0      	blx	sl
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	d0ad      	beq.n	800baca <_printf_i+0x15a>
 800bb6e:	6823      	ldr	r3, [r4, #0]
 800bb70:	079b      	lsls	r3, r3, #30
 800bb72:	d413      	bmi.n	800bb9c <_printf_i+0x22c>
 800bb74:	68e0      	ldr	r0, [r4, #12]
 800bb76:	9b03      	ldr	r3, [sp, #12]
 800bb78:	4298      	cmp	r0, r3
 800bb7a:	bfb8      	it	lt
 800bb7c:	4618      	movlt	r0, r3
 800bb7e:	e7a6      	b.n	800bace <_printf_i+0x15e>
 800bb80:	2301      	movs	r3, #1
 800bb82:	4632      	mov	r2, r6
 800bb84:	4649      	mov	r1, r9
 800bb86:	4640      	mov	r0, r8
 800bb88:	47d0      	blx	sl
 800bb8a:	3001      	adds	r0, #1
 800bb8c:	d09d      	beq.n	800baca <_printf_i+0x15a>
 800bb8e:	3501      	adds	r5, #1
 800bb90:	68e3      	ldr	r3, [r4, #12]
 800bb92:	9903      	ldr	r1, [sp, #12]
 800bb94:	1a5b      	subs	r3, r3, r1
 800bb96:	42ab      	cmp	r3, r5
 800bb98:	dcf2      	bgt.n	800bb80 <_printf_i+0x210>
 800bb9a:	e7eb      	b.n	800bb74 <_printf_i+0x204>
 800bb9c:	2500      	movs	r5, #0
 800bb9e:	f104 0619 	add.w	r6, r4, #25
 800bba2:	e7f5      	b.n	800bb90 <_printf_i+0x220>
 800bba4:	08010de1 	.word	0x08010de1
 800bba8:	08010df2 	.word	0x08010df2

0800bbac <_scanf_float>:
 800bbac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb0:	b087      	sub	sp, #28
 800bbb2:	4691      	mov	r9, r2
 800bbb4:	9303      	str	r3, [sp, #12]
 800bbb6:	688b      	ldr	r3, [r1, #8]
 800bbb8:	1e5a      	subs	r2, r3, #1
 800bbba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bbbe:	bf81      	itttt	hi
 800bbc0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bbc4:	eb03 0b05 	addhi.w	fp, r3, r5
 800bbc8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bbcc:	608b      	strhi	r3, [r1, #8]
 800bbce:	680b      	ldr	r3, [r1, #0]
 800bbd0:	460a      	mov	r2, r1
 800bbd2:	f04f 0500 	mov.w	r5, #0
 800bbd6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bbda:	f842 3b1c 	str.w	r3, [r2], #28
 800bbde:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bbe2:	4680      	mov	r8, r0
 800bbe4:	460c      	mov	r4, r1
 800bbe6:	bf98      	it	ls
 800bbe8:	f04f 0b00 	movls.w	fp, #0
 800bbec:	9201      	str	r2, [sp, #4]
 800bbee:	4616      	mov	r6, r2
 800bbf0:	46aa      	mov	sl, r5
 800bbf2:	462f      	mov	r7, r5
 800bbf4:	9502      	str	r5, [sp, #8]
 800bbf6:	68a2      	ldr	r2, [r4, #8]
 800bbf8:	b15a      	cbz	r2, 800bc12 <_scanf_float+0x66>
 800bbfa:	f8d9 3000 	ldr.w	r3, [r9]
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	2b4e      	cmp	r3, #78	@ 0x4e
 800bc02:	d863      	bhi.n	800bccc <_scanf_float+0x120>
 800bc04:	2b40      	cmp	r3, #64	@ 0x40
 800bc06:	d83b      	bhi.n	800bc80 <_scanf_float+0xd4>
 800bc08:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bc0c:	b2c8      	uxtb	r0, r1
 800bc0e:	280e      	cmp	r0, #14
 800bc10:	d939      	bls.n	800bc86 <_scanf_float+0xda>
 800bc12:	b11f      	cbz	r7, 800bc1c <_scanf_float+0x70>
 800bc14:	6823      	ldr	r3, [r4, #0]
 800bc16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc1a:	6023      	str	r3, [r4, #0]
 800bc1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bc20:	f1ba 0f01 	cmp.w	sl, #1
 800bc24:	f200 8114 	bhi.w	800be50 <_scanf_float+0x2a4>
 800bc28:	9b01      	ldr	r3, [sp, #4]
 800bc2a:	429e      	cmp	r6, r3
 800bc2c:	f200 8105 	bhi.w	800be3a <_scanf_float+0x28e>
 800bc30:	2001      	movs	r0, #1
 800bc32:	b007      	add	sp, #28
 800bc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc38:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bc3c:	2a0d      	cmp	r2, #13
 800bc3e:	d8e8      	bhi.n	800bc12 <_scanf_float+0x66>
 800bc40:	a101      	add	r1, pc, #4	@ (adr r1, 800bc48 <_scanf_float+0x9c>)
 800bc42:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bc46:	bf00      	nop
 800bc48:	0800bd91 	.word	0x0800bd91
 800bc4c:	0800bc13 	.word	0x0800bc13
 800bc50:	0800bc13 	.word	0x0800bc13
 800bc54:	0800bc13 	.word	0x0800bc13
 800bc58:	0800bded 	.word	0x0800bded
 800bc5c:	0800bdc7 	.word	0x0800bdc7
 800bc60:	0800bc13 	.word	0x0800bc13
 800bc64:	0800bc13 	.word	0x0800bc13
 800bc68:	0800bd9f 	.word	0x0800bd9f
 800bc6c:	0800bc13 	.word	0x0800bc13
 800bc70:	0800bc13 	.word	0x0800bc13
 800bc74:	0800bc13 	.word	0x0800bc13
 800bc78:	0800bc13 	.word	0x0800bc13
 800bc7c:	0800bd5b 	.word	0x0800bd5b
 800bc80:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800bc84:	e7da      	b.n	800bc3c <_scanf_float+0x90>
 800bc86:	290e      	cmp	r1, #14
 800bc88:	d8c3      	bhi.n	800bc12 <_scanf_float+0x66>
 800bc8a:	a001      	add	r0, pc, #4	@ (adr r0, 800bc90 <_scanf_float+0xe4>)
 800bc8c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bc90:	0800bd4b 	.word	0x0800bd4b
 800bc94:	0800bc13 	.word	0x0800bc13
 800bc98:	0800bd4b 	.word	0x0800bd4b
 800bc9c:	0800bddb 	.word	0x0800bddb
 800bca0:	0800bc13 	.word	0x0800bc13
 800bca4:	0800bced 	.word	0x0800bced
 800bca8:	0800bd31 	.word	0x0800bd31
 800bcac:	0800bd31 	.word	0x0800bd31
 800bcb0:	0800bd31 	.word	0x0800bd31
 800bcb4:	0800bd31 	.word	0x0800bd31
 800bcb8:	0800bd31 	.word	0x0800bd31
 800bcbc:	0800bd31 	.word	0x0800bd31
 800bcc0:	0800bd31 	.word	0x0800bd31
 800bcc4:	0800bd31 	.word	0x0800bd31
 800bcc8:	0800bd31 	.word	0x0800bd31
 800bccc:	2b6e      	cmp	r3, #110	@ 0x6e
 800bcce:	d809      	bhi.n	800bce4 <_scanf_float+0x138>
 800bcd0:	2b60      	cmp	r3, #96	@ 0x60
 800bcd2:	d8b1      	bhi.n	800bc38 <_scanf_float+0x8c>
 800bcd4:	2b54      	cmp	r3, #84	@ 0x54
 800bcd6:	d07b      	beq.n	800bdd0 <_scanf_float+0x224>
 800bcd8:	2b59      	cmp	r3, #89	@ 0x59
 800bcda:	d19a      	bne.n	800bc12 <_scanf_float+0x66>
 800bcdc:	2d07      	cmp	r5, #7
 800bcde:	d198      	bne.n	800bc12 <_scanf_float+0x66>
 800bce0:	2508      	movs	r5, #8
 800bce2:	e02f      	b.n	800bd44 <_scanf_float+0x198>
 800bce4:	2b74      	cmp	r3, #116	@ 0x74
 800bce6:	d073      	beq.n	800bdd0 <_scanf_float+0x224>
 800bce8:	2b79      	cmp	r3, #121	@ 0x79
 800bcea:	e7f6      	b.n	800bcda <_scanf_float+0x12e>
 800bcec:	6821      	ldr	r1, [r4, #0]
 800bcee:	05c8      	lsls	r0, r1, #23
 800bcf0:	d51e      	bpl.n	800bd30 <_scanf_float+0x184>
 800bcf2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bcf6:	6021      	str	r1, [r4, #0]
 800bcf8:	3701      	adds	r7, #1
 800bcfa:	f1bb 0f00 	cmp.w	fp, #0
 800bcfe:	d003      	beq.n	800bd08 <_scanf_float+0x15c>
 800bd00:	3201      	adds	r2, #1
 800bd02:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bd06:	60a2      	str	r2, [r4, #8]
 800bd08:	68a3      	ldr	r3, [r4, #8]
 800bd0a:	3b01      	subs	r3, #1
 800bd0c:	60a3      	str	r3, [r4, #8]
 800bd0e:	6923      	ldr	r3, [r4, #16]
 800bd10:	3301      	adds	r3, #1
 800bd12:	6123      	str	r3, [r4, #16]
 800bd14:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	f8c9 3004 	str.w	r3, [r9, #4]
 800bd20:	f340 8082 	ble.w	800be28 <_scanf_float+0x27c>
 800bd24:	f8d9 3000 	ldr.w	r3, [r9]
 800bd28:	3301      	adds	r3, #1
 800bd2a:	f8c9 3000 	str.w	r3, [r9]
 800bd2e:	e762      	b.n	800bbf6 <_scanf_float+0x4a>
 800bd30:	eb1a 0105 	adds.w	r1, sl, r5
 800bd34:	f47f af6d 	bne.w	800bc12 <_scanf_float+0x66>
 800bd38:	6822      	ldr	r2, [r4, #0]
 800bd3a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bd3e:	6022      	str	r2, [r4, #0]
 800bd40:	460d      	mov	r5, r1
 800bd42:	468a      	mov	sl, r1
 800bd44:	f806 3b01 	strb.w	r3, [r6], #1
 800bd48:	e7de      	b.n	800bd08 <_scanf_float+0x15c>
 800bd4a:	6822      	ldr	r2, [r4, #0]
 800bd4c:	0610      	lsls	r0, r2, #24
 800bd4e:	f57f af60 	bpl.w	800bc12 <_scanf_float+0x66>
 800bd52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bd56:	6022      	str	r2, [r4, #0]
 800bd58:	e7f4      	b.n	800bd44 <_scanf_float+0x198>
 800bd5a:	f1ba 0f00 	cmp.w	sl, #0
 800bd5e:	d10c      	bne.n	800bd7a <_scanf_float+0x1ce>
 800bd60:	b977      	cbnz	r7, 800bd80 <_scanf_float+0x1d4>
 800bd62:	6822      	ldr	r2, [r4, #0]
 800bd64:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bd68:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bd6c:	d108      	bne.n	800bd80 <_scanf_float+0x1d4>
 800bd6e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bd72:	6022      	str	r2, [r4, #0]
 800bd74:	f04f 0a01 	mov.w	sl, #1
 800bd78:	e7e4      	b.n	800bd44 <_scanf_float+0x198>
 800bd7a:	f1ba 0f02 	cmp.w	sl, #2
 800bd7e:	d050      	beq.n	800be22 <_scanf_float+0x276>
 800bd80:	2d01      	cmp	r5, #1
 800bd82:	d002      	beq.n	800bd8a <_scanf_float+0x1de>
 800bd84:	2d04      	cmp	r5, #4
 800bd86:	f47f af44 	bne.w	800bc12 <_scanf_float+0x66>
 800bd8a:	3501      	adds	r5, #1
 800bd8c:	b2ed      	uxtb	r5, r5
 800bd8e:	e7d9      	b.n	800bd44 <_scanf_float+0x198>
 800bd90:	f1ba 0f01 	cmp.w	sl, #1
 800bd94:	f47f af3d 	bne.w	800bc12 <_scanf_float+0x66>
 800bd98:	f04f 0a02 	mov.w	sl, #2
 800bd9c:	e7d2      	b.n	800bd44 <_scanf_float+0x198>
 800bd9e:	b975      	cbnz	r5, 800bdbe <_scanf_float+0x212>
 800bda0:	2f00      	cmp	r7, #0
 800bda2:	f47f af37 	bne.w	800bc14 <_scanf_float+0x68>
 800bda6:	6822      	ldr	r2, [r4, #0]
 800bda8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bdac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bdb0:	f040 8103 	bne.w	800bfba <_scanf_float+0x40e>
 800bdb4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bdb8:	6022      	str	r2, [r4, #0]
 800bdba:	2501      	movs	r5, #1
 800bdbc:	e7c2      	b.n	800bd44 <_scanf_float+0x198>
 800bdbe:	2d03      	cmp	r5, #3
 800bdc0:	d0e3      	beq.n	800bd8a <_scanf_float+0x1de>
 800bdc2:	2d05      	cmp	r5, #5
 800bdc4:	e7df      	b.n	800bd86 <_scanf_float+0x1da>
 800bdc6:	2d02      	cmp	r5, #2
 800bdc8:	f47f af23 	bne.w	800bc12 <_scanf_float+0x66>
 800bdcc:	2503      	movs	r5, #3
 800bdce:	e7b9      	b.n	800bd44 <_scanf_float+0x198>
 800bdd0:	2d06      	cmp	r5, #6
 800bdd2:	f47f af1e 	bne.w	800bc12 <_scanf_float+0x66>
 800bdd6:	2507      	movs	r5, #7
 800bdd8:	e7b4      	b.n	800bd44 <_scanf_float+0x198>
 800bdda:	6822      	ldr	r2, [r4, #0]
 800bddc:	0591      	lsls	r1, r2, #22
 800bdde:	f57f af18 	bpl.w	800bc12 <_scanf_float+0x66>
 800bde2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800bde6:	6022      	str	r2, [r4, #0]
 800bde8:	9702      	str	r7, [sp, #8]
 800bdea:	e7ab      	b.n	800bd44 <_scanf_float+0x198>
 800bdec:	6822      	ldr	r2, [r4, #0]
 800bdee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800bdf2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800bdf6:	d005      	beq.n	800be04 <_scanf_float+0x258>
 800bdf8:	0550      	lsls	r0, r2, #21
 800bdfa:	f57f af0a 	bpl.w	800bc12 <_scanf_float+0x66>
 800bdfe:	2f00      	cmp	r7, #0
 800be00:	f000 80db 	beq.w	800bfba <_scanf_float+0x40e>
 800be04:	0591      	lsls	r1, r2, #22
 800be06:	bf58      	it	pl
 800be08:	9902      	ldrpl	r1, [sp, #8]
 800be0a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800be0e:	bf58      	it	pl
 800be10:	1a79      	subpl	r1, r7, r1
 800be12:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800be16:	bf58      	it	pl
 800be18:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800be1c:	6022      	str	r2, [r4, #0]
 800be1e:	2700      	movs	r7, #0
 800be20:	e790      	b.n	800bd44 <_scanf_float+0x198>
 800be22:	f04f 0a03 	mov.w	sl, #3
 800be26:	e78d      	b.n	800bd44 <_scanf_float+0x198>
 800be28:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800be2c:	4649      	mov	r1, r9
 800be2e:	4640      	mov	r0, r8
 800be30:	4798      	blx	r3
 800be32:	2800      	cmp	r0, #0
 800be34:	f43f aedf 	beq.w	800bbf6 <_scanf_float+0x4a>
 800be38:	e6eb      	b.n	800bc12 <_scanf_float+0x66>
 800be3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800be42:	464a      	mov	r2, r9
 800be44:	4640      	mov	r0, r8
 800be46:	4798      	blx	r3
 800be48:	6923      	ldr	r3, [r4, #16]
 800be4a:	3b01      	subs	r3, #1
 800be4c:	6123      	str	r3, [r4, #16]
 800be4e:	e6eb      	b.n	800bc28 <_scanf_float+0x7c>
 800be50:	1e6b      	subs	r3, r5, #1
 800be52:	2b06      	cmp	r3, #6
 800be54:	d824      	bhi.n	800bea0 <_scanf_float+0x2f4>
 800be56:	2d02      	cmp	r5, #2
 800be58:	d836      	bhi.n	800bec8 <_scanf_float+0x31c>
 800be5a:	9b01      	ldr	r3, [sp, #4]
 800be5c:	429e      	cmp	r6, r3
 800be5e:	f67f aee7 	bls.w	800bc30 <_scanf_float+0x84>
 800be62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800be6a:	464a      	mov	r2, r9
 800be6c:	4640      	mov	r0, r8
 800be6e:	4798      	blx	r3
 800be70:	6923      	ldr	r3, [r4, #16]
 800be72:	3b01      	subs	r3, #1
 800be74:	6123      	str	r3, [r4, #16]
 800be76:	e7f0      	b.n	800be5a <_scanf_float+0x2ae>
 800be78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800be7c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800be80:	464a      	mov	r2, r9
 800be82:	4640      	mov	r0, r8
 800be84:	4798      	blx	r3
 800be86:	6923      	ldr	r3, [r4, #16]
 800be88:	3b01      	subs	r3, #1
 800be8a:	6123      	str	r3, [r4, #16]
 800be8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be90:	fa5f fa8a 	uxtb.w	sl, sl
 800be94:	f1ba 0f02 	cmp.w	sl, #2
 800be98:	d1ee      	bne.n	800be78 <_scanf_float+0x2cc>
 800be9a:	3d03      	subs	r5, #3
 800be9c:	b2ed      	uxtb	r5, r5
 800be9e:	1b76      	subs	r6, r6, r5
 800bea0:	6823      	ldr	r3, [r4, #0]
 800bea2:	05da      	lsls	r2, r3, #23
 800bea4:	d530      	bpl.n	800bf08 <_scanf_float+0x35c>
 800bea6:	055b      	lsls	r3, r3, #21
 800bea8:	d511      	bpl.n	800bece <_scanf_float+0x322>
 800beaa:	9b01      	ldr	r3, [sp, #4]
 800beac:	429e      	cmp	r6, r3
 800beae:	f67f aebf 	bls.w	800bc30 <_scanf_float+0x84>
 800beb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800beb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800beba:	464a      	mov	r2, r9
 800bebc:	4640      	mov	r0, r8
 800bebe:	4798      	blx	r3
 800bec0:	6923      	ldr	r3, [r4, #16]
 800bec2:	3b01      	subs	r3, #1
 800bec4:	6123      	str	r3, [r4, #16]
 800bec6:	e7f0      	b.n	800beaa <_scanf_float+0x2fe>
 800bec8:	46aa      	mov	sl, r5
 800beca:	46b3      	mov	fp, r6
 800becc:	e7de      	b.n	800be8c <_scanf_float+0x2e0>
 800bece:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bed2:	6923      	ldr	r3, [r4, #16]
 800bed4:	2965      	cmp	r1, #101	@ 0x65
 800bed6:	f103 33ff 	add.w	r3, r3, #4294967295
 800beda:	f106 35ff 	add.w	r5, r6, #4294967295
 800bede:	6123      	str	r3, [r4, #16]
 800bee0:	d00c      	beq.n	800befc <_scanf_float+0x350>
 800bee2:	2945      	cmp	r1, #69	@ 0x45
 800bee4:	d00a      	beq.n	800befc <_scanf_float+0x350>
 800bee6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800beea:	464a      	mov	r2, r9
 800beec:	4640      	mov	r0, r8
 800beee:	4798      	blx	r3
 800bef0:	6923      	ldr	r3, [r4, #16]
 800bef2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bef6:	3b01      	subs	r3, #1
 800bef8:	1eb5      	subs	r5, r6, #2
 800befa:	6123      	str	r3, [r4, #16]
 800befc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bf00:	464a      	mov	r2, r9
 800bf02:	4640      	mov	r0, r8
 800bf04:	4798      	blx	r3
 800bf06:	462e      	mov	r6, r5
 800bf08:	6822      	ldr	r2, [r4, #0]
 800bf0a:	f012 0210 	ands.w	r2, r2, #16
 800bf0e:	d001      	beq.n	800bf14 <_scanf_float+0x368>
 800bf10:	2000      	movs	r0, #0
 800bf12:	e68e      	b.n	800bc32 <_scanf_float+0x86>
 800bf14:	7032      	strb	r2, [r6, #0]
 800bf16:	6823      	ldr	r3, [r4, #0]
 800bf18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bf1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf20:	d125      	bne.n	800bf6e <_scanf_float+0x3c2>
 800bf22:	9b02      	ldr	r3, [sp, #8]
 800bf24:	429f      	cmp	r7, r3
 800bf26:	d00a      	beq.n	800bf3e <_scanf_float+0x392>
 800bf28:	1bda      	subs	r2, r3, r7
 800bf2a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bf2e:	429e      	cmp	r6, r3
 800bf30:	bf28      	it	cs
 800bf32:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bf36:	4922      	ldr	r1, [pc, #136]	@ (800bfc0 <_scanf_float+0x414>)
 800bf38:	4630      	mov	r0, r6
 800bf3a:	f000 f977 	bl	800c22c <siprintf>
 800bf3e:	9901      	ldr	r1, [sp, #4]
 800bf40:	2200      	movs	r2, #0
 800bf42:	4640      	mov	r0, r8
 800bf44:	f002 fcbc 	bl	800e8c0 <_strtod_r>
 800bf48:	9b03      	ldr	r3, [sp, #12]
 800bf4a:	6821      	ldr	r1, [r4, #0]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f011 0f02 	tst.w	r1, #2
 800bf52:	ec57 6b10 	vmov	r6, r7, d0
 800bf56:	f103 0204 	add.w	r2, r3, #4
 800bf5a:	d015      	beq.n	800bf88 <_scanf_float+0x3dc>
 800bf5c:	9903      	ldr	r1, [sp, #12]
 800bf5e:	600a      	str	r2, [r1, #0]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	e9c3 6700 	strd	r6, r7, [r3]
 800bf66:	68e3      	ldr	r3, [r4, #12]
 800bf68:	3301      	adds	r3, #1
 800bf6a:	60e3      	str	r3, [r4, #12]
 800bf6c:	e7d0      	b.n	800bf10 <_scanf_float+0x364>
 800bf6e:	9b04      	ldr	r3, [sp, #16]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d0e4      	beq.n	800bf3e <_scanf_float+0x392>
 800bf74:	9905      	ldr	r1, [sp, #20]
 800bf76:	230a      	movs	r3, #10
 800bf78:	3101      	adds	r1, #1
 800bf7a:	4640      	mov	r0, r8
 800bf7c:	f7ff f9be 	bl	800b2fc <_strtol_r>
 800bf80:	9b04      	ldr	r3, [sp, #16]
 800bf82:	9e05      	ldr	r6, [sp, #20]
 800bf84:	1ac2      	subs	r2, r0, r3
 800bf86:	e7d0      	b.n	800bf2a <_scanf_float+0x37e>
 800bf88:	f011 0f04 	tst.w	r1, #4
 800bf8c:	9903      	ldr	r1, [sp, #12]
 800bf8e:	600a      	str	r2, [r1, #0]
 800bf90:	d1e6      	bne.n	800bf60 <_scanf_float+0x3b4>
 800bf92:	681d      	ldr	r5, [r3, #0]
 800bf94:	4632      	mov	r2, r6
 800bf96:	463b      	mov	r3, r7
 800bf98:	4630      	mov	r0, r6
 800bf9a:	4639      	mov	r1, r7
 800bf9c:	f7f4 fdee 	bl	8000b7c <__aeabi_dcmpun>
 800bfa0:	b128      	cbz	r0, 800bfae <_scanf_float+0x402>
 800bfa2:	4808      	ldr	r0, [pc, #32]	@ (800bfc4 <_scanf_float+0x418>)
 800bfa4:	f000 fb0c 	bl	800c5c0 <nanf>
 800bfa8:	ed85 0a00 	vstr	s0, [r5]
 800bfac:	e7db      	b.n	800bf66 <_scanf_float+0x3ba>
 800bfae:	4630      	mov	r0, r6
 800bfb0:	4639      	mov	r1, r7
 800bfb2:	f7f4 fe41 	bl	8000c38 <__aeabi_d2f>
 800bfb6:	6028      	str	r0, [r5, #0]
 800bfb8:	e7d5      	b.n	800bf66 <_scanf_float+0x3ba>
 800bfba:	2700      	movs	r7, #0
 800bfbc:	e62e      	b.n	800bc1c <_scanf_float+0x70>
 800bfbe:	bf00      	nop
 800bfc0:	08010e03 	.word	0x08010e03
 800bfc4:	08010e43 	.word	0x08010e43

0800bfc8 <std>:
 800bfc8:	2300      	movs	r3, #0
 800bfca:	b510      	push	{r4, lr}
 800bfcc:	4604      	mov	r4, r0
 800bfce:	e9c0 3300 	strd	r3, r3, [r0]
 800bfd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bfd6:	6083      	str	r3, [r0, #8]
 800bfd8:	8181      	strh	r1, [r0, #12]
 800bfda:	6643      	str	r3, [r0, #100]	@ 0x64
 800bfdc:	81c2      	strh	r2, [r0, #14]
 800bfde:	6183      	str	r3, [r0, #24]
 800bfe0:	4619      	mov	r1, r3
 800bfe2:	2208      	movs	r2, #8
 800bfe4:	305c      	adds	r0, #92	@ 0x5c
 800bfe6:	f000 fa49 	bl	800c47c <memset>
 800bfea:	4b0d      	ldr	r3, [pc, #52]	@ (800c020 <std+0x58>)
 800bfec:	6263      	str	r3, [r4, #36]	@ 0x24
 800bfee:	4b0d      	ldr	r3, [pc, #52]	@ (800c024 <std+0x5c>)
 800bff0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bff2:	4b0d      	ldr	r3, [pc, #52]	@ (800c028 <std+0x60>)
 800bff4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bff6:	4b0d      	ldr	r3, [pc, #52]	@ (800c02c <std+0x64>)
 800bff8:	6323      	str	r3, [r4, #48]	@ 0x30
 800bffa:	4b0d      	ldr	r3, [pc, #52]	@ (800c030 <std+0x68>)
 800bffc:	6224      	str	r4, [r4, #32]
 800bffe:	429c      	cmp	r4, r3
 800c000:	d006      	beq.n	800c010 <std+0x48>
 800c002:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c006:	4294      	cmp	r4, r2
 800c008:	d002      	beq.n	800c010 <std+0x48>
 800c00a:	33d0      	adds	r3, #208	@ 0xd0
 800c00c:	429c      	cmp	r4, r3
 800c00e:	d105      	bne.n	800c01c <std+0x54>
 800c010:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c018:	f000 bace 	b.w	800c5b8 <__retarget_lock_init_recursive>
 800c01c:	bd10      	pop	{r4, pc}
 800c01e:	bf00      	nop
 800c020:	0800c2c9 	.word	0x0800c2c9
 800c024:	0800c2ef 	.word	0x0800c2ef
 800c028:	0800c327 	.word	0x0800c327
 800c02c:	0800c34b 	.word	0x0800c34b
 800c030:	20003484 	.word	0x20003484

0800c034 <stdio_exit_handler>:
 800c034:	4a02      	ldr	r2, [pc, #8]	@ (800c040 <stdio_exit_handler+0xc>)
 800c036:	4903      	ldr	r1, [pc, #12]	@ (800c044 <stdio_exit_handler+0x10>)
 800c038:	4803      	ldr	r0, [pc, #12]	@ (800c048 <stdio_exit_handler+0x14>)
 800c03a:	f000 b869 	b.w	800c110 <_fwalk_sglue>
 800c03e:	bf00      	nop
 800c040:	20000010 	.word	0x20000010
 800c044:	0800f545 	.word	0x0800f545
 800c048:	20000020 	.word	0x20000020

0800c04c <cleanup_stdio>:
 800c04c:	6841      	ldr	r1, [r0, #4]
 800c04e:	4b0c      	ldr	r3, [pc, #48]	@ (800c080 <cleanup_stdio+0x34>)
 800c050:	4299      	cmp	r1, r3
 800c052:	b510      	push	{r4, lr}
 800c054:	4604      	mov	r4, r0
 800c056:	d001      	beq.n	800c05c <cleanup_stdio+0x10>
 800c058:	f003 fa74 	bl	800f544 <_fflush_r>
 800c05c:	68a1      	ldr	r1, [r4, #8]
 800c05e:	4b09      	ldr	r3, [pc, #36]	@ (800c084 <cleanup_stdio+0x38>)
 800c060:	4299      	cmp	r1, r3
 800c062:	d002      	beq.n	800c06a <cleanup_stdio+0x1e>
 800c064:	4620      	mov	r0, r4
 800c066:	f003 fa6d 	bl	800f544 <_fflush_r>
 800c06a:	68e1      	ldr	r1, [r4, #12]
 800c06c:	4b06      	ldr	r3, [pc, #24]	@ (800c088 <cleanup_stdio+0x3c>)
 800c06e:	4299      	cmp	r1, r3
 800c070:	d004      	beq.n	800c07c <cleanup_stdio+0x30>
 800c072:	4620      	mov	r0, r4
 800c074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c078:	f003 ba64 	b.w	800f544 <_fflush_r>
 800c07c:	bd10      	pop	{r4, pc}
 800c07e:	bf00      	nop
 800c080:	20003484 	.word	0x20003484
 800c084:	200034ec 	.word	0x200034ec
 800c088:	20003554 	.word	0x20003554

0800c08c <global_stdio_init.part.0>:
 800c08c:	b510      	push	{r4, lr}
 800c08e:	4b0b      	ldr	r3, [pc, #44]	@ (800c0bc <global_stdio_init.part.0+0x30>)
 800c090:	4c0b      	ldr	r4, [pc, #44]	@ (800c0c0 <global_stdio_init.part.0+0x34>)
 800c092:	4a0c      	ldr	r2, [pc, #48]	@ (800c0c4 <global_stdio_init.part.0+0x38>)
 800c094:	601a      	str	r2, [r3, #0]
 800c096:	4620      	mov	r0, r4
 800c098:	2200      	movs	r2, #0
 800c09a:	2104      	movs	r1, #4
 800c09c:	f7ff ff94 	bl	800bfc8 <std>
 800c0a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	2109      	movs	r1, #9
 800c0a8:	f7ff ff8e 	bl	800bfc8 <std>
 800c0ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c0b0:	2202      	movs	r2, #2
 800c0b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0b6:	2112      	movs	r1, #18
 800c0b8:	f7ff bf86 	b.w	800bfc8 <std>
 800c0bc:	200035bc 	.word	0x200035bc
 800c0c0:	20003484 	.word	0x20003484
 800c0c4:	0800c035 	.word	0x0800c035

0800c0c8 <__sfp_lock_acquire>:
 800c0c8:	4801      	ldr	r0, [pc, #4]	@ (800c0d0 <__sfp_lock_acquire+0x8>)
 800c0ca:	f000 ba76 	b.w	800c5ba <__retarget_lock_acquire_recursive>
 800c0ce:	bf00      	nop
 800c0d0:	200035c5 	.word	0x200035c5

0800c0d4 <__sfp_lock_release>:
 800c0d4:	4801      	ldr	r0, [pc, #4]	@ (800c0dc <__sfp_lock_release+0x8>)
 800c0d6:	f000 ba71 	b.w	800c5bc <__retarget_lock_release_recursive>
 800c0da:	bf00      	nop
 800c0dc:	200035c5 	.word	0x200035c5

0800c0e0 <__sinit>:
 800c0e0:	b510      	push	{r4, lr}
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	f7ff fff0 	bl	800c0c8 <__sfp_lock_acquire>
 800c0e8:	6a23      	ldr	r3, [r4, #32]
 800c0ea:	b11b      	cbz	r3, 800c0f4 <__sinit+0x14>
 800c0ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0f0:	f7ff bff0 	b.w	800c0d4 <__sfp_lock_release>
 800c0f4:	4b04      	ldr	r3, [pc, #16]	@ (800c108 <__sinit+0x28>)
 800c0f6:	6223      	str	r3, [r4, #32]
 800c0f8:	4b04      	ldr	r3, [pc, #16]	@ (800c10c <__sinit+0x2c>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d1f5      	bne.n	800c0ec <__sinit+0xc>
 800c100:	f7ff ffc4 	bl	800c08c <global_stdio_init.part.0>
 800c104:	e7f2      	b.n	800c0ec <__sinit+0xc>
 800c106:	bf00      	nop
 800c108:	0800c04d 	.word	0x0800c04d
 800c10c:	200035bc 	.word	0x200035bc

0800c110 <_fwalk_sglue>:
 800c110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c114:	4607      	mov	r7, r0
 800c116:	4688      	mov	r8, r1
 800c118:	4614      	mov	r4, r2
 800c11a:	2600      	movs	r6, #0
 800c11c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c120:	f1b9 0901 	subs.w	r9, r9, #1
 800c124:	d505      	bpl.n	800c132 <_fwalk_sglue+0x22>
 800c126:	6824      	ldr	r4, [r4, #0]
 800c128:	2c00      	cmp	r4, #0
 800c12a:	d1f7      	bne.n	800c11c <_fwalk_sglue+0xc>
 800c12c:	4630      	mov	r0, r6
 800c12e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c132:	89ab      	ldrh	r3, [r5, #12]
 800c134:	2b01      	cmp	r3, #1
 800c136:	d907      	bls.n	800c148 <_fwalk_sglue+0x38>
 800c138:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c13c:	3301      	adds	r3, #1
 800c13e:	d003      	beq.n	800c148 <_fwalk_sglue+0x38>
 800c140:	4629      	mov	r1, r5
 800c142:	4638      	mov	r0, r7
 800c144:	47c0      	blx	r8
 800c146:	4306      	orrs	r6, r0
 800c148:	3568      	adds	r5, #104	@ 0x68
 800c14a:	e7e9      	b.n	800c120 <_fwalk_sglue+0x10>

0800c14c <iprintf>:
 800c14c:	b40f      	push	{r0, r1, r2, r3}
 800c14e:	b507      	push	{r0, r1, r2, lr}
 800c150:	4906      	ldr	r1, [pc, #24]	@ (800c16c <iprintf+0x20>)
 800c152:	ab04      	add	r3, sp, #16
 800c154:	6808      	ldr	r0, [r1, #0]
 800c156:	f853 2b04 	ldr.w	r2, [r3], #4
 800c15a:	6881      	ldr	r1, [r0, #8]
 800c15c:	9301      	str	r3, [sp, #4]
 800c15e:	f002 ff07 	bl	800ef70 <_vfiprintf_r>
 800c162:	b003      	add	sp, #12
 800c164:	f85d eb04 	ldr.w	lr, [sp], #4
 800c168:	b004      	add	sp, #16
 800c16a:	4770      	bx	lr
 800c16c:	2000001c 	.word	0x2000001c

0800c170 <_puts_r>:
 800c170:	6a03      	ldr	r3, [r0, #32]
 800c172:	b570      	push	{r4, r5, r6, lr}
 800c174:	6884      	ldr	r4, [r0, #8]
 800c176:	4605      	mov	r5, r0
 800c178:	460e      	mov	r6, r1
 800c17a:	b90b      	cbnz	r3, 800c180 <_puts_r+0x10>
 800c17c:	f7ff ffb0 	bl	800c0e0 <__sinit>
 800c180:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c182:	07db      	lsls	r3, r3, #31
 800c184:	d405      	bmi.n	800c192 <_puts_r+0x22>
 800c186:	89a3      	ldrh	r3, [r4, #12]
 800c188:	0598      	lsls	r0, r3, #22
 800c18a:	d402      	bmi.n	800c192 <_puts_r+0x22>
 800c18c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c18e:	f000 fa14 	bl	800c5ba <__retarget_lock_acquire_recursive>
 800c192:	89a3      	ldrh	r3, [r4, #12]
 800c194:	0719      	lsls	r1, r3, #28
 800c196:	d502      	bpl.n	800c19e <_puts_r+0x2e>
 800c198:	6923      	ldr	r3, [r4, #16]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d135      	bne.n	800c20a <_puts_r+0x9a>
 800c19e:	4621      	mov	r1, r4
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	f000 f915 	bl	800c3d0 <__swsetup_r>
 800c1a6:	b380      	cbz	r0, 800c20a <_puts_r+0x9a>
 800c1a8:	f04f 35ff 	mov.w	r5, #4294967295
 800c1ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c1ae:	07da      	lsls	r2, r3, #31
 800c1b0:	d405      	bmi.n	800c1be <_puts_r+0x4e>
 800c1b2:	89a3      	ldrh	r3, [r4, #12]
 800c1b4:	059b      	lsls	r3, r3, #22
 800c1b6:	d402      	bmi.n	800c1be <_puts_r+0x4e>
 800c1b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1ba:	f000 f9ff 	bl	800c5bc <__retarget_lock_release_recursive>
 800c1be:	4628      	mov	r0, r5
 800c1c0:	bd70      	pop	{r4, r5, r6, pc}
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	da04      	bge.n	800c1d0 <_puts_r+0x60>
 800c1c6:	69a2      	ldr	r2, [r4, #24]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	dc17      	bgt.n	800c1fc <_puts_r+0x8c>
 800c1cc:	290a      	cmp	r1, #10
 800c1ce:	d015      	beq.n	800c1fc <_puts_r+0x8c>
 800c1d0:	6823      	ldr	r3, [r4, #0]
 800c1d2:	1c5a      	adds	r2, r3, #1
 800c1d4:	6022      	str	r2, [r4, #0]
 800c1d6:	7019      	strb	r1, [r3, #0]
 800c1d8:	68a3      	ldr	r3, [r4, #8]
 800c1da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	60a3      	str	r3, [r4, #8]
 800c1e2:	2900      	cmp	r1, #0
 800c1e4:	d1ed      	bne.n	800c1c2 <_puts_r+0x52>
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	da11      	bge.n	800c20e <_puts_r+0x9e>
 800c1ea:	4622      	mov	r2, r4
 800c1ec:	210a      	movs	r1, #10
 800c1ee:	4628      	mov	r0, r5
 800c1f0:	f000 f8af 	bl	800c352 <__swbuf_r>
 800c1f4:	3001      	adds	r0, #1
 800c1f6:	d0d7      	beq.n	800c1a8 <_puts_r+0x38>
 800c1f8:	250a      	movs	r5, #10
 800c1fa:	e7d7      	b.n	800c1ac <_puts_r+0x3c>
 800c1fc:	4622      	mov	r2, r4
 800c1fe:	4628      	mov	r0, r5
 800c200:	f000 f8a7 	bl	800c352 <__swbuf_r>
 800c204:	3001      	adds	r0, #1
 800c206:	d1e7      	bne.n	800c1d8 <_puts_r+0x68>
 800c208:	e7ce      	b.n	800c1a8 <_puts_r+0x38>
 800c20a:	3e01      	subs	r6, #1
 800c20c:	e7e4      	b.n	800c1d8 <_puts_r+0x68>
 800c20e:	6823      	ldr	r3, [r4, #0]
 800c210:	1c5a      	adds	r2, r3, #1
 800c212:	6022      	str	r2, [r4, #0]
 800c214:	220a      	movs	r2, #10
 800c216:	701a      	strb	r2, [r3, #0]
 800c218:	e7ee      	b.n	800c1f8 <_puts_r+0x88>
	...

0800c21c <puts>:
 800c21c:	4b02      	ldr	r3, [pc, #8]	@ (800c228 <puts+0xc>)
 800c21e:	4601      	mov	r1, r0
 800c220:	6818      	ldr	r0, [r3, #0]
 800c222:	f7ff bfa5 	b.w	800c170 <_puts_r>
 800c226:	bf00      	nop
 800c228:	2000001c 	.word	0x2000001c

0800c22c <siprintf>:
 800c22c:	b40e      	push	{r1, r2, r3}
 800c22e:	b510      	push	{r4, lr}
 800c230:	b09d      	sub	sp, #116	@ 0x74
 800c232:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c234:	9002      	str	r0, [sp, #8]
 800c236:	9006      	str	r0, [sp, #24]
 800c238:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c23c:	480a      	ldr	r0, [pc, #40]	@ (800c268 <siprintf+0x3c>)
 800c23e:	9107      	str	r1, [sp, #28]
 800c240:	9104      	str	r1, [sp, #16]
 800c242:	490a      	ldr	r1, [pc, #40]	@ (800c26c <siprintf+0x40>)
 800c244:	f853 2b04 	ldr.w	r2, [r3], #4
 800c248:	9105      	str	r1, [sp, #20]
 800c24a:	2400      	movs	r4, #0
 800c24c:	a902      	add	r1, sp, #8
 800c24e:	6800      	ldr	r0, [r0, #0]
 800c250:	9301      	str	r3, [sp, #4]
 800c252:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c254:	f002 fb96 	bl	800e984 <_svfiprintf_r>
 800c258:	9b02      	ldr	r3, [sp, #8]
 800c25a:	701c      	strb	r4, [r3, #0]
 800c25c:	b01d      	add	sp, #116	@ 0x74
 800c25e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c262:	b003      	add	sp, #12
 800c264:	4770      	bx	lr
 800c266:	bf00      	nop
 800c268:	2000001c 	.word	0x2000001c
 800c26c:	ffff0208 	.word	0xffff0208

0800c270 <siscanf>:
 800c270:	b40e      	push	{r1, r2, r3}
 800c272:	b570      	push	{r4, r5, r6, lr}
 800c274:	b09d      	sub	sp, #116	@ 0x74
 800c276:	ac21      	add	r4, sp, #132	@ 0x84
 800c278:	2500      	movs	r5, #0
 800c27a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800c27e:	f854 6b04 	ldr.w	r6, [r4], #4
 800c282:	f8ad 2014 	strh.w	r2, [sp, #20]
 800c286:	951b      	str	r5, [sp, #108]	@ 0x6c
 800c288:	9002      	str	r0, [sp, #8]
 800c28a:	9006      	str	r0, [sp, #24]
 800c28c:	f7f4 f818 	bl	80002c0 <strlen>
 800c290:	4b0b      	ldr	r3, [pc, #44]	@ (800c2c0 <siscanf+0x50>)
 800c292:	9003      	str	r0, [sp, #12]
 800c294:	9007      	str	r0, [sp, #28]
 800c296:	480b      	ldr	r0, [pc, #44]	@ (800c2c4 <siscanf+0x54>)
 800c298:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c29a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c29e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c2a2:	4632      	mov	r2, r6
 800c2a4:	4623      	mov	r3, r4
 800c2a6:	a902      	add	r1, sp, #8
 800c2a8:	6800      	ldr	r0, [r0, #0]
 800c2aa:	950f      	str	r5, [sp, #60]	@ 0x3c
 800c2ac:	9514      	str	r5, [sp, #80]	@ 0x50
 800c2ae:	9401      	str	r4, [sp, #4]
 800c2b0:	f002 fcbe 	bl	800ec30 <__ssvfiscanf_r>
 800c2b4:	b01d      	add	sp, #116	@ 0x74
 800c2b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c2ba:	b003      	add	sp, #12
 800c2bc:	4770      	bx	lr
 800c2be:	bf00      	nop
 800c2c0:	0800c2eb 	.word	0x0800c2eb
 800c2c4:	2000001c 	.word	0x2000001c

0800c2c8 <__sread>:
 800c2c8:	b510      	push	{r4, lr}
 800c2ca:	460c      	mov	r4, r1
 800c2cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2d0:	f000 f914 	bl	800c4fc <_read_r>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	bfab      	itete	ge
 800c2d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c2da:	89a3      	ldrhlt	r3, [r4, #12]
 800c2dc:	181b      	addge	r3, r3, r0
 800c2de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c2e2:	bfac      	ite	ge
 800c2e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c2e6:	81a3      	strhlt	r3, [r4, #12]
 800c2e8:	bd10      	pop	{r4, pc}

0800c2ea <__seofread>:
 800c2ea:	2000      	movs	r0, #0
 800c2ec:	4770      	bx	lr

0800c2ee <__swrite>:
 800c2ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2f2:	461f      	mov	r7, r3
 800c2f4:	898b      	ldrh	r3, [r1, #12]
 800c2f6:	05db      	lsls	r3, r3, #23
 800c2f8:	4605      	mov	r5, r0
 800c2fa:	460c      	mov	r4, r1
 800c2fc:	4616      	mov	r6, r2
 800c2fe:	d505      	bpl.n	800c30c <__swrite+0x1e>
 800c300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c304:	2302      	movs	r3, #2
 800c306:	2200      	movs	r2, #0
 800c308:	f000 f8e6 	bl	800c4d8 <_lseek_r>
 800c30c:	89a3      	ldrh	r3, [r4, #12]
 800c30e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c312:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	4632      	mov	r2, r6
 800c31a:	463b      	mov	r3, r7
 800c31c:	4628      	mov	r0, r5
 800c31e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c322:	f000 b90d 	b.w	800c540 <_write_r>

0800c326 <__sseek>:
 800c326:	b510      	push	{r4, lr}
 800c328:	460c      	mov	r4, r1
 800c32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c32e:	f000 f8d3 	bl	800c4d8 <_lseek_r>
 800c332:	1c43      	adds	r3, r0, #1
 800c334:	89a3      	ldrh	r3, [r4, #12]
 800c336:	bf15      	itete	ne
 800c338:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c33a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c33e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c342:	81a3      	strheq	r3, [r4, #12]
 800c344:	bf18      	it	ne
 800c346:	81a3      	strhne	r3, [r4, #12]
 800c348:	bd10      	pop	{r4, pc}

0800c34a <__sclose>:
 800c34a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c34e:	f000 b8b3 	b.w	800c4b8 <_close_r>

0800c352 <__swbuf_r>:
 800c352:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c354:	460e      	mov	r6, r1
 800c356:	4614      	mov	r4, r2
 800c358:	4605      	mov	r5, r0
 800c35a:	b118      	cbz	r0, 800c364 <__swbuf_r+0x12>
 800c35c:	6a03      	ldr	r3, [r0, #32]
 800c35e:	b90b      	cbnz	r3, 800c364 <__swbuf_r+0x12>
 800c360:	f7ff febe 	bl	800c0e0 <__sinit>
 800c364:	69a3      	ldr	r3, [r4, #24]
 800c366:	60a3      	str	r3, [r4, #8]
 800c368:	89a3      	ldrh	r3, [r4, #12]
 800c36a:	071a      	lsls	r2, r3, #28
 800c36c:	d501      	bpl.n	800c372 <__swbuf_r+0x20>
 800c36e:	6923      	ldr	r3, [r4, #16]
 800c370:	b943      	cbnz	r3, 800c384 <__swbuf_r+0x32>
 800c372:	4621      	mov	r1, r4
 800c374:	4628      	mov	r0, r5
 800c376:	f000 f82b 	bl	800c3d0 <__swsetup_r>
 800c37a:	b118      	cbz	r0, 800c384 <__swbuf_r+0x32>
 800c37c:	f04f 37ff 	mov.w	r7, #4294967295
 800c380:	4638      	mov	r0, r7
 800c382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c384:	6823      	ldr	r3, [r4, #0]
 800c386:	6922      	ldr	r2, [r4, #16]
 800c388:	1a98      	subs	r0, r3, r2
 800c38a:	6963      	ldr	r3, [r4, #20]
 800c38c:	b2f6      	uxtb	r6, r6
 800c38e:	4283      	cmp	r3, r0
 800c390:	4637      	mov	r7, r6
 800c392:	dc05      	bgt.n	800c3a0 <__swbuf_r+0x4e>
 800c394:	4621      	mov	r1, r4
 800c396:	4628      	mov	r0, r5
 800c398:	f003 f8d4 	bl	800f544 <_fflush_r>
 800c39c:	2800      	cmp	r0, #0
 800c39e:	d1ed      	bne.n	800c37c <__swbuf_r+0x2a>
 800c3a0:	68a3      	ldr	r3, [r4, #8]
 800c3a2:	3b01      	subs	r3, #1
 800c3a4:	60a3      	str	r3, [r4, #8]
 800c3a6:	6823      	ldr	r3, [r4, #0]
 800c3a8:	1c5a      	adds	r2, r3, #1
 800c3aa:	6022      	str	r2, [r4, #0]
 800c3ac:	701e      	strb	r6, [r3, #0]
 800c3ae:	6962      	ldr	r2, [r4, #20]
 800c3b0:	1c43      	adds	r3, r0, #1
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d004      	beq.n	800c3c0 <__swbuf_r+0x6e>
 800c3b6:	89a3      	ldrh	r3, [r4, #12]
 800c3b8:	07db      	lsls	r3, r3, #31
 800c3ba:	d5e1      	bpl.n	800c380 <__swbuf_r+0x2e>
 800c3bc:	2e0a      	cmp	r6, #10
 800c3be:	d1df      	bne.n	800c380 <__swbuf_r+0x2e>
 800c3c0:	4621      	mov	r1, r4
 800c3c2:	4628      	mov	r0, r5
 800c3c4:	f003 f8be 	bl	800f544 <_fflush_r>
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	d0d9      	beq.n	800c380 <__swbuf_r+0x2e>
 800c3cc:	e7d6      	b.n	800c37c <__swbuf_r+0x2a>
	...

0800c3d0 <__swsetup_r>:
 800c3d0:	b538      	push	{r3, r4, r5, lr}
 800c3d2:	4b29      	ldr	r3, [pc, #164]	@ (800c478 <__swsetup_r+0xa8>)
 800c3d4:	4605      	mov	r5, r0
 800c3d6:	6818      	ldr	r0, [r3, #0]
 800c3d8:	460c      	mov	r4, r1
 800c3da:	b118      	cbz	r0, 800c3e4 <__swsetup_r+0x14>
 800c3dc:	6a03      	ldr	r3, [r0, #32]
 800c3de:	b90b      	cbnz	r3, 800c3e4 <__swsetup_r+0x14>
 800c3e0:	f7ff fe7e 	bl	800c0e0 <__sinit>
 800c3e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3e8:	0719      	lsls	r1, r3, #28
 800c3ea:	d422      	bmi.n	800c432 <__swsetup_r+0x62>
 800c3ec:	06da      	lsls	r2, r3, #27
 800c3ee:	d407      	bmi.n	800c400 <__swsetup_r+0x30>
 800c3f0:	2209      	movs	r2, #9
 800c3f2:	602a      	str	r2, [r5, #0]
 800c3f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3f8:	81a3      	strh	r3, [r4, #12]
 800c3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c3fe:	e033      	b.n	800c468 <__swsetup_r+0x98>
 800c400:	0758      	lsls	r0, r3, #29
 800c402:	d512      	bpl.n	800c42a <__swsetup_r+0x5a>
 800c404:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c406:	b141      	cbz	r1, 800c41a <__swsetup_r+0x4a>
 800c408:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c40c:	4299      	cmp	r1, r3
 800c40e:	d002      	beq.n	800c416 <__swsetup_r+0x46>
 800c410:	4628      	mov	r0, r5
 800c412:	f000 ff5d 	bl	800d2d0 <_free_r>
 800c416:	2300      	movs	r3, #0
 800c418:	6363      	str	r3, [r4, #52]	@ 0x34
 800c41a:	89a3      	ldrh	r3, [r4, #12]
 800c41c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c420:	81a3      	strh	r3, [r4, #12]
 800c422:	2300      	movs	r3, #0
 800c424:	6063      	str	r3, [r4, #4]
 800c426:	6923      	ldr	r3, [r4, #16]
 800c428:	6023      	str	r3, [r4, #0]
 800c42a:	89a3      	ldrh	r3, [r4, #12]
 800c42c:	f043 0308 	orr.w	r3, r3, #8
 800c430:	81a3      	strh	r3, [r4, #12]
 800c432:	6923      	ldr	r3, [r4, #16]
 800c434:	b94b      	cbnz	r3, 800c44a <__swsetup_r+0x7a>
 800c436:	89a3      	ldrh	r3, [r4, #12]
 800c438:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c43c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c440:	d003      	beq.n	800c44a <__swsetup_r+0x7a>
 800c442:	4621      	mov	r1, r4
 800c444:	4628      	mov	r0, r5
 800c446:	f003 f8dd 	bl	800f604 <__smakebuf_r>
 800c44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c44e:	f013 0201 	ands.w	r2, r3, #1
 800c452:	d00a      	beq.n	800c46a <__swsetup_r+0x9a>
 800c454:	2200      	movs	r2, #0
 800c456:	60a2      	str	r2, [r4, #8]
 800c458:	6962      	ldr	r2, [r4, #20]
 800c45a:	4252      	negs	r2, r2
 800c45c:	61a2      	str	r2, [r4, #24]
 800c45e:	6922      	ldr	r2, [r4, #16]
 800c460:	b942      	cbnz	r2, 800c474 <__swsetup_r+0xa4>
 800c462:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c466:	d1c5      	bne.n	800c3f4 <__swsetup_r+0x24>
 800c468:	bd38      	pop	{r3, r4, r5, pc}
 800c46a:	0799      	lsls	r1, r3, #30
 800c46c:	bf58      	it	pl
 800c46e:	6962      	ldrpl	r2, [r4, #20]
 800c470:	60a2      	str	r2, [r4, #8]
 800c472:	e7f4      	b.n	800c45e <__swsetup_r+0x8e>
 800c474:	2000      	movs	r0, #0
 800c476:	e7f7      	b.n	800c468 <__swsetup_r+0x98>
 800c478:	2000001c 	.word	0x2000001c

0800c47c <memset>:
 800c47c:	4402      	add	r2, r0
 800c47e:	4603      	mov	r3, r0
 800c480:	4293      	cmp	r3, r2
 800c482:	d100      	bne.n	800c486 <memset+0xa>
 800c484:	4770      	bx	lr
 800c486:	f803 1b01 	strb.w	r1, [r3], #1
 800c48a:	e7f9      	b.n	800c480 <memset+0x4>

0800c48c <strncmp>:
 800c48c:	b510      	push	{r4, lr}
 800c48e:	b16a      	cbz	r2, 800c4ac <strncmp+0x20>
 800c490:	3901      	subs	r1, #1
 800c492:	1884      	adds	r4, r0, r2
 800c494:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c498:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c49c:	429a      	cmp	r2, r3
 800c49e:	d103      	bne.n	800c4a8 <strncmp+0x1c>
 800c4a0:	42a0      	cmp	r0, r4
 800c4a2:	d001      	beq.n	800c4a8 <strncmp+0x1c>
 800c4a4:	2a00      	cmp	r2, #0
 800c4a6:	d1f5      	bne.n	800c494 <strncmp+0x8>
 800c4a8:	1ad0      	subs	r0, r2, r3
 800c4aa:	bd10      	pop	{r4, pc}
 800c4ac:	4610      	mov	r0, r2
 800c4ae:	e7fc      	b.n	800c4aa <strncmp+0x1e>

0800c4b0 <_localeconv_r>:
 800c4b0:	4800      	ldr	r0, [pc, #0]	@ (800c4b4 <_localeconv_r+0x4>)
 800c4b2:	4770      	bx	lr
 800c4b4:	2000015c 	.word	0x2000015c

0800c4b8 <_close_r>:
 800c4b8:	b538      	push	{r3, r4, r5, lr}
 800c4ba:	4d06      	ldr	r5, [pc, #24]	@ (800c4d4 <_close_r+0x1c>)
 800c4bc:	2300      	movs	r3, #0
 800c4be:	4604      	mov	r4, r0
 800c4c0:	4608      	mov	r0, r1
 800c4c2:	602b      	str	r3, [r5, #0]
 800c4c4:	f7f6 fbc8 	bl	8002c58 <_close>
 800c4c8:	1c43      	adds	r3, r0, #1
 800c4ca:	d102      	bne.n	800c4d2 <_close_r+0x1a>
 800c4cc:	682b      	ldr	r3, [r5, #0]
 800c4ce:	b103      	cbz	r3, 800c4d2 <_close_r+0x1a>
 800c4d0:	6023      	str	r3, [r4, #0]
 800c4d2:	bd38      	pop	{r3, r4, r5, pc}
 800c4d4:	200035c0 	.word	0x200035c0

0800c4d8 <_lseek_r>:
 800c4d8:	b538      	push	{r3, r4, r5, lr}
 800c4da:	4d07      	ldr	r5, [pc, #28]	@ (800c4f8 <_lseek_r+0x20>)
 800c4dc:	4604      	mov	r4, r0
 800c4de:	4608      	mov	r0, r1
 800c4e0:	4611      	mov	r1, r2
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	602a      	str	r2, [r5, #0]
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	f7f6 fbdd 	bl	8002ca6 <_lseek>
 800c4ec:	1c43      	adds	r3, r0, #1
 800c4ee:	d102      	bne.n	800c4f6 <_lseek_r+0x1e>
 800c4f0:	682b      	ldr	r3, [r5, #0]
 800c4f2:	b103      	cbz	r3, 800c4f6 <_lseek_r+0x1e>
 800c4f4:	6023      	str	r3, [r4, #0]
 800c4f6:	bd38      	pop	{r3, r4, r5, pc}
 800c4f8:	200035c0 	.word	0x200035c0

0800c4fc <_read_r>:
 800c4fc:	b538      	push	{r3, r4, r5, lr}
 800c4fe:	4d07      	ldr	r5, [pc, #28]	@ (800c51c <_read_r+0x20>)
 800c500:	4604      	mov	r4, r0
 800c502:	4608      	mov	r0, r1
 800c504:	4611      	mov	r1, r2
 800c506:	2200      	movs	r2, #0
 800c508:	602a      	str	r2, [r5, #0]
 800c50a:	461a      	mov	r2, r3
 800c50c:	f7f6 fb87 	bl	8002c1e <_read>
 800c510:	1c43      	adds	r3, r0, #1
 800c512:	d102      	bne.n	800c51a <_read_r+0x1e>
 800c514:	682b      	ldr	r3, [r5, #0]
 800c516:	b103      	cbz	r3, 800c51a <_read_r+0x1e>
 800c518:	6023      	str	r3, [r4, #0]
 800c51a:	bd38      	pop	{r3, r4, r5, pc}
 800c51c:	200035c0 	.word	0x200035c0

0800c520 <_sbrk_r>:
 800c520:	b538      	push	{r3, r4, r5, lr}
 800c522:	4d06      	ldr	r5, [pc, #24]	@ (800c53c <_sbrk_r+0x1c>)
 800c524:	2300      	movs	r3, #0
 800c526:	4604      	mov	r4, r0
 800c528:	4608      	mov	r0, r1
 800c52a:	602b      	str	r3, [r5, #0]
 800c52c:	f7f6 fbc8 	bl	8002cc0 <_sbrk>
 800c530:	1c43      	adds	r3, r0, #1
 800c532:	d102      	bne.n	800c53a <_sbrk_r+0x1a>
 800c534:	682b      	ldr	r3, [r5, #0]
 800c536:	b103      	cbz	r3, 800c53a <_sbrk_r+0x1a>
 800c538:	6023      	str	r3, [r4, #0]
 800c53a:	bd38      	pop	{r3, r4, r5, pc}
 800c53c:	200035c0 	.word	0x200035c0

0800c540 <_write_r>:
 800c540:	b538      	push	{r3, r4, r5, lr}
 800c542:	4d07      	ldr	r5, [pc, #28]	@ (800c560 <_write_r+0x20>)
 800c544:	4604      	mov	r4, r0
 800c546:	4608      	mov	r0, r1
 800c548:	4611      	mov	r1, r2
 800c54a:	2200      	movs	r2, #0
 800c54c:	602a      	str	r2, [r5, #0]
 800c54e:	461a      	mov	r2, r3
 800c550:	f7f5 fb5a 	bl	8001c08 <_write>
 800c554:	1c43      	adds	r3, r0, #1
 800c556:	d102      	bne.n	800c55e <_write_r+0x1e>
 800c558:	682b      	ldr	r3, [r5, #0]
 800c55a:	b103      	cbz	r3, 800c55e <_write_r+0x1e>
 800c55c:	6023      	str	r3, [r4, #0]
 800c55e:	bd38      	pop	{r3, r4, r5, pc}
 800c560:	200035c0 	.word	0x200035c0

0800c564 <__errno>:
 800c564:	4b01      	ldr	r3, [pc, #4]	@ (800c56c <__errno+0x8>)
 800c566:	6818      	ldr	r0, [r3, #0]
 800c568:	4770      	bx	lr
 800c56a:	bf00      	nop
 800c56c:	2000001c 	.word	0x2000001c

0800c570 <__libc_init_array>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	4d0d      	ldr	r5, [pc, #52]	@ (800c5a8 <__libc_init_array+0x38>)
 800c574:	4c0d      	ldr	r4, [pc, #52]	@ (800c5ac <__libc_init_array+0x3c>)
 800c576:	1b64      	subs	r4, r4, r5
 800c578:	10a4      	asrs	r4, r4, #2
 800c57a:	2600      	movs	r6, #0
 800c57c:	42a6      	cmp	r6, r4
 800c57e:	d109      	bne.n	800c594 <__libc_init_array+0x24>
 800c580:	4d0b      	ldr	r5, [pc, #44]	@ (800c5b0 <__libc_init_array+0x40>)
 800c582:	4c0c      	ldr	r4, [pc, #48]	@ (800c5b4 <__libc_init_array+0x44>)
 800c584:	f004 f84c 	bl	8010620 <_init>
 800c588:	1b64      	subs	r4, r4, r5
 800c58a:	10a4      	asrs	r4, r4, #2
 800c58c:	2600      	movs	r6, #0
 800c58e:	42a6      	cmp	r6, r4
 800c590:	d105      	bne.n	800c59e <__libc_init_array+0x2e>
 800c592:	bd70      	pop	{r4, r5, r6, pc}
 800c594:	f855 3b04 	ldr.w	r3, [r5], #4
 800c598:	4798      	blx	r3
 800c59a:	3601      	adds	r6, #1
 800c59c:	e7ee      	b.n	800c57c <__libc_init_array+0xc>
 800c59e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5a2:	4798      	blx	r3
 800c5a4:	3601      	adds	r6, #1
 800c5a6:	e7f2      	b.n	800c58e <__libc_init_array+0x1e>
 800c5a8:	08011150 	.word	0x08011150
 800c5ac:	08011150 	.word	0x08011150
 800c5b0:	08011150 	.word	0x08011150
 800c5b4:	08011154 	.word	0x08011154

0800c5b8 <__retarget_lock_init_recursive>:
 800c5b8:	4770      	bx	lr

0800c5ba <__retarget_lock_acquire_recursive>:
 800c5ba:	4770      	bx	lr

0800c5bc <__retarget_lock_release_recursive>:
 800c5bc:	4770      	bx	lr
	...

0800c5c0 <nanf>:
 800c5c0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c5c8 <nanf+0x8>
 800c5c4:	4770      	bx	lr
 800c5c6:	bf00      	nop
 800c5c8:	7fc00000 	.word	0x7fc00000

0800c5cc <copysignf>:
 800c5cc:	ee10 2a10 	vmov	r2, s0
 800c5d0:	ee10 3a90 	vmov	r3, s1
 800c5d4:	f362 031e 	bfi	r3, r2, #0, #31
 800c5d8:	ee00 3a90 	vmov	s1, r3
 800c5dc:	eeb0 0a60 	vmov.f32	s0, s1
 800c5e0:	4770      	bx	lr
	...

0800c5e4 <__assert_func>:
 800c5e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c5e6:	4614      	mov	r4, r2
 800c5e8:	461a      	mov	r2, r3
 800c5ea:	4b09      	ldr	r3, [pc, #36]	@ (800c610 <__assert_func+0x2c>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	4605      	mov	r5, r0
 800c5f0:	68d8      	ldr	r0, [r3, #12]
 800c5f2:	b14c      	cbz	r4, 800c608 <__assert_func+0x24>
 800c5f4:	4b07      	ldr	r3, [pc, #28]	@ (800c614 <__assert_func+0x30>)
 800c5f6:	9100      	str	r1, [sp, #0]
 800c5f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c5fc:	4906      	ldr	r1, [pc, #24]	@ (800c618 <__assert_func+0x34>)
 800c5fe:	462b      	mov	r3, r5
 800c600:	f002 ffc8 	bl	800f594 <fiprintf>
 800c604:	f003 f900 	bl	800f808 <abort>
 800c608:	4b04      	ldr	r3, [pc, #16]	@ (800c61c <__assert_func+0x38>)
 800c60a:	461c      	mov	r4, r3
 800c60c:	e7f3      	b.n	800c5f6 <__assert_func+0x12>
 800c60e:	bf00      	nop
 800c610:	2000001c 	.word	0x2000001c
 800c614:	08010e08 	.word	0x08010e08
 800c618:	08010e15 	.word	0x08010e15
 800c61c:	08010e43 	.word	0x08010e43

0800c620 <quorem>:
 800c620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	6903      	ldr	r3, [r0, #16]
 800c626:	690c      	ldr	r4, [r1, #16]
 800c628:	42a3      	cmp	r3, r4
 800c62a:	4607      	mov	r7, r0
 800c62c:	db7e      	blt.n	800c72c <quorem+0x10c>
 800c62e:	3c01      	subs	r4, #1
 800c630:	f101 0814 	add.w	r8, r1, #20
 800c634:	00a3      	lsls	r3, r4, #2
 800c636:	f100 0514 	add.w	r5, r0, #20
 800c63a:	9300      	str	r3, [sp, #0]
 800c63c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c640:	9301      	str	r3, [sp, #4]
 800c642:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c646:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c64a:	3301      	adds	r3, #1
 800c64c:	429a      	cmp	r2, r3
 800c64e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c652:	fbb2 f6f3 	udiv	r6, r2, r3
 800c656:	d32e      	bcc.n	800c6b6 <quorem+0x96>
 800c658:	f04f 0a00 	mov.w	sl, #0
 800c65c:	46c4      	mov	ip, r8
 800c65e:	46ae      	mov	lr, r5
 800c660:	46d3      	mov	fp, sl
 800c662:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c666:	b298      	uxth	r0, r3
 800c668:	fb06 a000 	mla	r0, r6, r0, sl
 800c66c:	0c02      	lsrs	r2, r0, #16
 800c66e:	0c1b      	lsrs	r3, r3, #16
 800c670:	fb06 2303 	mla	r3, r6, r3, r2
 800c674:	f8de 2000 	ldr.w	r2, [lr]
 800c678:	b280      	uxth	r0, r0
 800c67a:	b292      	uxth	r2, r2
 800c67c:	1a12      	subs	r2, r2, r0
 800c67e:	445a      	add	r2, fp
 800c680:	f8de 0000 	ldr.w	r0, [lr]
 800c684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c688:	b29b      	uxth	r3, r3
 800c68a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c68e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c692:	b292      	uxth	r2, r2
 800c694:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c698:	45e1      	cmp	r9, ip
 800c69a:	f84e 2b04 	str.w	r2, [lr], #4
 800c69e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c6a2:	d2de      	bcs.n	800c662 <quorem+0x42>
 800c6a4:	9b00      	ldr	r3, [sp, #0]
 800c6a6:	58eb      	ldr	r3, [r5, r3]
 800c6a8:	b92b      	cbnz	r3, 800c6b6 <quorem+0x96>
 800c6aa:	9b01      	ldr	r3, [sp, #4]
 800c6ac:	3b04      	subs	r3, #4
 800c6ae:	429d      	cmp	r5, r3
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	d32f      	bcc.n	800c714 <quorem+0xf4>
 800c6b4:	613c      	str	r4, [r7, #16]
 800c6b6:	4638      	mov	r0, r7
 800c6b8:	f001 f910 	bl	800d8dc <__mcmp>
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	db25      	blt.n	800c70c <quorem+0xec>
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	2000      	movs	r0, #0
 800c6c4:	f858 2b04 	ldr.w	r2, [r8], #4
 800c6c8:	f8d1 c000 	ldr.w	ip, [r1]
 800c6cc:	fa1f fe82 	uxth.w	lr, r2
 800c6d0:	fa1f f38c 	uxth.w	r3, ip
 800c6d4:	eba3 030e 	sub.w	r3, r3, lr
 800c6d8:	4403      	add	r3, r0
 800c6da:	0c12      	lsrs	r2, r2, #16
 800c6dc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c6e0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c6e4:	b29b      	uxth	r3, r3
 800c6e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6ea:	45c1      	cmp	r9, r8
 800c6ec:	f841 3b04 	str.w	r3, [r1], #4
 800c6f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c6f4:	d2e6      	bcs.n	800c6c4 <quorem+0xa4>
 800c6f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c6fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6fe:	b922      	cbnz	r2, 800c70a <quorem+0xea>
 800c700:	3b04      	subs	r3, #4
 800c702:	429d      	cmp	r5, r3
 800c704:	461a      	mov	r2, r3
 800c706:	d30b      	bcc.n	800c720 <quorem+0x100>
 800c708:	613c      	str	r4, [r7, #16]
 800c70a:	3601      	adds	r6, #1
 800c70c:	4630      	mov	r0, r6
 800c70e:	b003      	add	sp, #12
 800c710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c714:	6812      	ldr	r2, [r2, #0]
 800c716:	3b04      	subs	r3, #4
 800c718:	2a00      	cmp	r2, #0
 800c71a:	d1cb      	bne.n	800c6b4 <quorem+0x94>
 800c71c:	3c01      	subs	r4, #1
 800c71e:	e7c6      	b.n	800c6ae <quorem+0x8e>
 800c720:	6812      	ldr	r2, [r2, #0]
 800c722:	3b04      	subs	r3, #4
 800c724:	2a00      	cmp	r2, #0
 800c726:	d1ef      	bne.n	800c708 <quorem+0xe8>
 800c728:	3c01      	subs	r4, #1
 800c72a:	e7ea      	b.n	800c702 <quorem+0xe2>
 800c72c:	2000      	movs	r0, #0
 800c72e:	e7ee      	b.n	800c70e <quorem+0xee>

0800c730 <_dtoa_r>:
 800c730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c734:	69c7      	ldr	r7, [r0, #28]
 800c736:	b097      	sub	sp, #92	@ 0x5c
 800c738:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c73c:	ec55 4b10 	vmov	r4, r5, d0
 800c740:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c742:	9107      	str	r1, [sp, #28]
 800c744:	4681      	mov	r9, r0
 800c746:	920c      	str	r2, [sp, #48]	@ 0x30
 800c748:	9311      	str	r3, [sp, #68]	@ 0x44
 800c74a:	b97f      	cbnz	r7, 800c76c <_dtoa_r+0x3c>
 800c74c:	2010      	movs	r0, #16
 800c74e:	f7fe fc9d 	bl	800b08c <malloc>
 800c752:	4602      	mov	r2, r0
 800c754:	f8c9 001c 	str.w	r0, [r9, #28]
 800c758:	b920      	cbnz	r0, 800c764 <_dtoa_r+0x34>
 800c75a:	4ba9      	ldr	r3, [pc, #676]	@ (800ca00 <_dtoa_r+0x2d0>)
 800c75c:	21ef      	movs	r1, #239	@ 0xef
 800c75e:	48a9      	ldr	r0, [pc, #676]	@ (800ca04 <_dtoa_r+0x2d4>)
 800c760:	f7ff ff40 	bl	800c5e4 <__assert_func>
 800c764:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c768:	6007      	str	r7, [r0, #0]
 800c76a:	60c7      	str	r7, [r0, #12]
 800c76c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c770:	6819      	ldr	r1, [r3, #0]
 800c772:	b159      	cbz	r1, 800c78c <_dtoa_r+0x5c>
 800c774:	685a      	ldr	r2, [r3, #4]
 800c776:	604a      	str	r2, [r1, #4]
 800c778:	2301      	movs	r3, #1
 800c77a:	4093      	lsls	r3, r2
 800c77c:	608b      	str	r3, [r1, #8]
 800c77e:	4648      	mov	r0, r9
 800c780:	f000 fe30 	bl	800d3e4 <_Bfree>
 800c784:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c788:	2200      	movs	r2, #0
 800c78a:	601a      	str	r2, [r3, #0]
 800c78c:	1e2b      	subs	r3, r5, #0
 800c78e:	bfb9      	ittee	lt
 800c790:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c794:	9305      	strlt	r3, [sp, #20]
 800c796:	2300      	movge	r3, #0
 800c798:	6033      	strge	r3, [r6, #0]
 800c79a:	9f05      	ldr	r7, [sp, #20]
 800c79c:	4b9a      	ldr	r3, [pc, #616]	@ (800ca08 <_dtoa_r+0x2d8>)
 800c79e:	bfbc      	itt	lt
 800c7a0:	2201      	movlt	r2, #1
 800c7a2:	6032      	strlt	r2, [r6, #0]
 800c7a4:	43bb      	bics	r3, r7
 800c7a6:	d112      	bne.n	800c7ce <_dtoa_r+0x9e>
 800c7a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c7aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c7ae:	6013      	str	r3, [r2, #0]
 800c7b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c7b4:	4323      	orrs	r3, r4
 800c7b6:	f000 855a 	beq.w	800d26e <_dtoa_r+0xb3e>
 800c7ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c7bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ca1c <_dtoa_r+0x2ec>
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	f000 855c 	beq.w	800d27e <_dtoa_r+0xb4e>
 800c7c6:	f10a 0303 	add.w	r3, sl, #3
 800c7ca:	f000 bd56 	b.w	800d27a <_dtoa_r+0xb4a>
 800c7ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	ec51 0b17 	vmov	r0, r1, d7
 800c7d8:	2300      	movs	r3, #0
 800c7da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c7de:	f7f4 f99b 	bl	8000b18 <__aeabi_dcmpeq>
 800c7e2:	4680      	mov	r8, r0
 800c7e4:	b158      	cbz	r0, 800c7fe <_dtoa_r+0xce>
 800c7e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	6013      	str	r3, [r2, #0]
 800c7ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c7ee:	b113      	cbz	r3, 800c7f6 <_dtoa_r+0xc6>
 800c7f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c7f2:	4b86      	ldr	r3, [pc, #536]	@ (800ca0c <_dtoa_r+0x2dc>)
 800c7f4:	6013      	str	r3, [r2, #0]
 800c7f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ca20 <_dtoa_r+0x2f0>
 800c7fa:	f000 bd40 	b.w	800d27e <_dtoa_r+0xb4e>
 800c7fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c802:	aa14      	add	r2, sp, #80	@ 0x50
 800c804:	a915      	add	r1, sp, #84	@ 0x54
 800c806:	4648      	mov	r0, r9
 800c808:	f001 f988 	bl	800db1c <__d2b>
 800c80c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c810:	9002      	str	r0, [sp, #8]
 800c812:	2e00      	cmp	r6, #0
 800c814:	d078      	beq.n	800c908 <_dtoa_r+0x1d8>
 800c816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c818:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c81c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c820:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c824:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c828:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c82c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c830:	4619      	mov	r1, r3
 800c832:	2200      	movs	r2, #0
 800c834:	4b76      	ldr	r3, [pc, #472]	@ (800ca10 <_dtoa_r+0x2e0>)
 800c836:	f7f3 fd4f 	bl	80002d8 <__aeabi_dsub>
 800c83a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c9e8 <_dtoa_r+0x2b8>)
 800c83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c840:	f7f3 ff02 	bl	8000648 <__aeabi_dmul>
 800c844:	a36a      	add	r3, pc, #424	@ (adr r3, 800c9f0 <_dtoa_r+0x2c0>)
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	f7f3 fd47 	bl	80002dc <__adddf3>
 800c84e:	4604      	mov	r4, r0
 800c850:	4630      	mov	r0, r6
 800c852:	460d      	mov	r5, r1
 800c854:	f7f3 fe8e 	bl	8000574 <__aeabi_i2d>
 800c858:	a367      	add	r3, pc, #412	@ (adr r3, 800c9f8 <_dtoa_r+0x2c8>)
 800c85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85e:	f7f3 fef3 	bl	8000648 <__aeabi_dmul>
 800c862:	4602      	mov	r2, r0
 800c864:	460b      	mov	r3, r1
 800c866:	4620      	mov	r0, r4
 800c868:	4629      	mov	r1, r5
 800c86a:	f7f3 fd37 	bl	80002dc <__adddf3>
 800c86e:	4604      	mov	r4, r0
 800c870:	460d      	mov	r5, r1
 800c872:	f7f4 f999 	bl	8000ba8 <__aeabi_d2iz>
 800c876:	2200      	movs	r2, #0
 800c878:	4607      	mov	r7, r0
 800c87a:	2300      	movs	r3, #0
 800c87c:	4620      	mov	r0, r4
 800c87e:	4629      	mov	r1, r5
 800c880:	f7f4 f954 	bl	8000b2c <__aeabi_dcmplt>
 800c884:	b140      	cbz	r0, 800c898 <_dtoa_r+0x168>
 800c886:	4638      	mov	r0, r7
 800c888:	f7f3 fe74 	bl	8000574 <__aeabi_i2d>
 800c88c:	4622      	mov	r2, r4
 800c88e:	462b      	mov	r3, r5
 800c890:	f7f4 f942 	bl	8000b18 <__aeabi_dcmpeq>
 800c894:	b900      	cbnz	r0, 800c898 <_dtoa_r+0x168>
 800c896:	3f01      	subs	r7, #1
 800c898:	2f16      	cmp	r7, #22
 800c89a:	d852      	bhi.n	800c942 <_dtoa_r+0x212>
 800c89c:	4b5d      	ldr	r3, [pc, #372]	@ (800ca14 <_dtoa_r+0x2e4>)
 800c89e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c8aa:	f7f4 f93f 	bl	8000b2c <__aeabi_dcmplt>
 800c8ae:	2800      	cmp	r0, #0
 800c8b0:	d049      	beq.n	800c946 <_dtoa_r+0x216>
 800c8b2:	3f01      	subs	r7, #1
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c8b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c8ba:	1b9b      	subs	r3, r3, r6
 800c8bc:	1e5a      	subs	r2, r3, #1
 800c8be:	bf45      	ittet	mi
 800c8c0:	f1c3 0301 	rsbmi	r3, r3, #1
 800c8c4:	9300      	strmi	r3, [sp, #0]
 800c8c6:	2300      	movpl	r3, #0
 800c8c8:	2300      	movmi	r3, #0
 800c8ca:	9206      	str	r2, [sp, #24]
 800c8cc:	bf54      	ite	pl
 800c8ce:	9300      	strpl	r3, [sp, #0]
 800c8d0:	9306      	strmi	r3, [sp, #24]
 800c8d2:	2f00      	cmp	r7, #0
 800c8d4:	db39      	blt.n	800c94a <_dtoa_r+0x21a>
 800c8d6:	9b06      	ldr	r3, [sp, #24]
 800c8d8:	970d      	str	r7, [sp, #52]	@ 0x34
 800c8da:	443b      	add	r3, r7
 800c8dc:	9306      	str	r3, [sp, #24]
 800c8de:	2300      	movs	r3, #0
 800c8e0:	9308      	str	r3, [sp, #32]
 800c8e2:	9b07      	ldr	r3, [sp, #28]
 800c8e4:	2b09      	cmp	r3, #9
 800c8e6:	d863      	bhi.n	800c9b0 <_dtoa_r+0x280>
 800c8e8:	2b05      	cmp	r3, #5
 800c8ea:	bfc4      	itt	gt
 800c8ec:	3b04      	subgt	r3, #4
 800c8ee:	9307      	strgt	r3, [sp, #28]
 800c8f0:	9b07      	ldr	r3, [sp, #28]
 800c8f2:	f1a3 0302 	sub.w	r3, r3, #2
 800c8f6:	bfcc      	ite	gt
 800c8f8:	2400      	movgt	r4, #0
 800c8fa:	2401      	movle	r4, #1
 800c8fc:	2b03      	cmp	r3, #3
 800c8fe:	d863      	bhi.n	800c9c8 <_dtoa_r+0x298>
 800c900:	e8df f003 	tbb	[pc, r3]
 800c904:	2b375452 	.word	0x2b375452
 800c908:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c90c:	441e      	add	r6, r3
 800c90e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c912:	2b20      	cmp	r3, #32
 800c914:	bfc1      	itttt	gt
 800c916:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c91a:	409f      	lslgt	r7, r3
 800c91c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c920:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c924:	bfd6      	itet	le
 800c926:	f1c3 0320 	rsble	r3, r3, #32
 800c92a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c92e:	fa04 f003 	lslle.w	r0, r4, r3
 800c932:	f7f3 fe0f 	bl	8000554 <__aeabi_ui2d>
 800c936:	2201      	movs	r2, #1
 800c938:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c93c:	3e01      	subs	r6, #1
 800c93e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c940:	e776      	b.n	800c830 <_dtoa_r+0x100>
 800c942:	2301      	movs	r3, #1
 800c944:	e7b7      	b.n	800c8b6 <_dtoa_r+0x186>
 800c946:	9010      	str	r0, [sp, #64]	@ 0x40
 800c948:	e7b6      	b.n	800c8b8 <_dtoa_r+0x188>
 800c94a:	9b00      	ldr	r3, [sp, #0]
 800c94c:	1bdb      	subs	r3, r3, r7
 800c94e:	9300      	str	r3, [sp, #0]
 800c950:	427b      	negs	r3, r7
 800c952:	9308      	str	r3, [sp, #32]
 800c954:	2300      	movs	r3, #0
 800c956:	930d      	str	r3, [sp, #52]	@ 0x34
 800c958:	e7c3      	b.n	800c8e2 <_dtoa_r+0x1b2>
 800c95a:	2301      	movs	r3, #1
 800c95c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c95e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c960:	eb07 0b03 	add.w	fp, r7, r3
 800c964:	f10b 0301 	add.w	r3, fp, #1
 800c968:	2b01      	cmp	r3, #1
 800c96a:	9303      	str	r3, [sp, #12]
 800c96c:	bfb8      	it	lt
 800c96e:	2301      	movlt	r3, #1
 800c970:	e006      	b.n	800c980 <_dtoa_r+0x250>
 800c972:	2301      	movs	r3, #1
 800c974:	9309      	str	r3, [sp, #36]	@ 0x24
 800c976:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c978:	2b00      	cmp	r3, #0
 800c97a:	dd28      	ble.n	800c9ce <_dtoa_r+0x29e>
 800c97c:	469b      	mov	fp, r3
 800c97e:	9303      	str	r3, [sp, #12]
 800c980:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c984:	2100      	movs	r1, #0
 800c986:	2204      	movs	r2, #4
 800c988:	f102 0514 	add.w	r5, r2, #20
 800c98c:	429d      	cmp	r5, r3
 800c98e:	d926      	bls.n	800c9de <_dtoa_r+0x2ae>
 800c990:	6041      	str	r1, [r0, #4]
 800c992:	4648      	mov	r0, r9
 800c994:	f000 fce6 	bl	800d364 <_Balloc>
 800c998:	4682      	mov	sl, r0
 800c99a:	2800      	cmp	r0, #0
 800c99c:	d142      	bne.n	800ca24 <_dtoa_r+0x2f4>
 800c99e:	4b1e      	ldr	r3, [pc, #120]	@ (800ca18 <_dtoa_r+0x2e8>)
 800c9a0:	4602      	mov	r2, r0
 800c9a2:	f240 11af 	movw	r1, #431	@ 0x1af
 800c9a6:	e6da      	b.n	800c75e <_dtoa_r+0x2e>
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	e7e3      	b.n	800c974 <_dtoa_r+0x244>
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	e7d5      	b.n	800c95c <_dtoa_r+0x22c>
 800c9b0:	2401      	movs	r4, #1
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	9307      	str	r3, [sp, #28]
 800c9b6:	9409      	str	r4, [sp, #36]	@ 0x24
 800c9b8:	f04f 3bff 	mov.w	fp, #4294967295
 800c9bc:	2200      	movs	r2, #0
 800c9be:	f8cd b00c 	str.w	fp, [sp, #12]
 800c9c2:	2312      	movs	r3, #18
 800c9c4:	920c      	str	r2, [sp, #48]	@ 0x30
 800c9c6:	e7db      	b.n	800c980 <_dtoa_r+0x250>
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9cc:	e7f4      	b.n	800c9b8 <_dtoa_r+0x288>
 800c9ce:	f04f 0b01 	mov.w	fp, #1
 800c9d2:	f8cd b00c 	str.w	fp, [sp, #12]
 800c9d6:	465b      	mov	r3, fp
 800c9d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c9dc:	e7d0      	b.n	800c980 <_dtoa_r+0x250>
 800c9de:	3101      	adds	r1, #1
 800c9e0:	0052      	lsls	r2, r2, #1
 800c9e2:	e7d1      	b.n	800c988 <_dtoa_r+0x258>
 800c9e4:	f3af 8000 	nop.w
 800c9e8:	636f4361 	.word	0x636f4361
 800c9ec:	3fd287a7 	.word	0x3fd287a7
 800c9f0:	8b60c8b3 	.word	0x8b60c8b3
 800c9f4:	3fc68a28 	.word	0x3fc68a28
 800c9f8:	509f79fb 	.word	0x509f79fb
 800c9fc:	3fd34413 	.word	0x3fd34413
 800ca00:	08010e51 	.word	0x08010e51
 800ca04:	08010e68 	.word	0x08010e68
 800ca08:	7ff00000 	.word	0x7ff00000
 800ca0c:	08010f54 	.word	0x08010f54
 800ca10:	3ff80000 	.word	0x3ff80000
 800ca14:	08010ff8 	.word	0x08010ff8
 800ca18:	08010ec0 	.word	0x08010ec0
 800ca1c:	08010e4d 	.word	0x08010e4d
 800ca20:	08010f53 	.word	0x08010f53
 800ca24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ca28:	6018      	str	r0, [r3, #0]
 800ca2a:	9b03      	ldr	r3, [sp, #12]
 800ca2c:	2b0e      	cmp	r3, #14
 800ca2e:	f200 80a1 	bhi.w	800cb74 <_dtoa_r+0x444>
 800ca32:	2c00      	cmp	r4, #0
 800ca34:	f000 809e 	beq.w	800cb74 <_dtoa_r+0x444>
 800ca38:	2f00      	cmp	r7, #0
 800ca3a:	dd33      	ble.n	800caa4 <_dtoa_r+0x374>
 800ca3c:	4b9c      	ldr	r3, [pc, #624]	@ (800ccb0 <_dtoa_r+0x580>)
 800ca3e:	f007 020f 	and.w	r2, r7, #15
 800ca42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca46:	ed93 7b00 	vldr	d7, [r3]
 800ca4a:	05f8      	lsls	r0, r7, #23
 800ca4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ca50:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ca54:	d516      	bpl.n	800ca84 <_dtoa_r+0x354>
 800ca56:	4b97      	ldr	r3, [pc, #604]	@ (800ccb4 <_dtoa_r+0x584>)
 800ca58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ca60:	f7f3 ff1c 	bl	800089c <__aeabi_ddiv>
 800ca64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca68:	f004 040f 	and.w	r4, r4, #15
 800ca6c:	2603      	movs	r6, #3
 800ca6e:	4d91      	ldr	r5, [pc, #580]	@ (800ccb4 <_dtoa_r+0x584>)
 800ca70:	b954      	cbnz	r4, 800ca88 <_dtoa_r+0x358>
 800ca72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca7a:	f7f3 ff0f 	bl	800089c <__aeabi_ddiv>
 800ca7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca82:	e028      	b.n	800cad6 <_dtoa_r+0x3a6>
 800ca84:	2602      	movs	r6, #2
 800ca86:	e7f2      	b.n	800ca6e <_dtoa_r+0x33e>
 800ca88:	07e1      	lsls	r1, r4, #31
 800ca8a:	d508      	bpl.n	800ca9e <_dtoa_r+0x36e>
 800ca8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca90:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca94:	f7f3 fdd8 	bl	8000648 <__aeabi_dmul>
 800ca98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca9c:	3601      	adds	r6, #1
 800ca9e:	1064      	asrs	r4, r4, #1
 800caa0:	3508      	adds	r5, #8
 800caa2:	e7e5      	b.n	800ca70 <_dtoa_r+0x340>
 800caa4:	f000 80af 	beq.w	800cc06 <_dtoa_r+0x4d6>
 800caa8:	427c      	negs	r4, r7
 800caaa:	4b81      	ldr	r3, [pc, #516]	@ (800ccb0 <_dtoa_r+0x580>)
 800caac:	4d81      	ldr	r5, [pc, #516]	@ (800ccb4 <_dtoa_r+0x584>)
 800caae:	f004 020f 	and.w	r2, r4, #15
 800cab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cabe:	f7f3 fdc3 	bl	8000648 <__aeabi_dmul>
 800cac2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cac6:	1124      	asrs	r4, r4, #4
 800cac8:	2300      	movs	r3, #0
 800caca:	2602      	movs	r6, #2
 800cacc:	2c00      	cmp	r4, #0
 800cace:	f040 808f 	bne.w	800cbf0 <_dtoa_r+0x4c0>
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d1d3      	bne.n	800ca7e <_dtoa_r+0x34e>
 800cad6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cad8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	f000 8094 	beq.w	800cc0a <_dtoa_r+0x4da>
 800cae2:	4b75      	ldr	r3, [pc, #468]	@ (800ccb8 <_dtoa_r+0x588>)
 800cae4:	2200      	movs	r2, #0
 800cae6:	4620      	mov	r0, r4
 800cae8:	4629      	mov	r1, r5
 800caea:	f7f4 f81f 	bl	8000b2c <__aeabi_dcmplt>
 800caee:	2800      	cmp	r0, #0
 800caf0:	f000 808b 	beq.w	800cc0a <_dtoa_r+0x4da>
 800caf4:	9b03      	ldr	r3, [sp, #12]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	f000 8087 	beq.w	800cc0a <_dtoa_r+0x4da>
 800cafc:	f1bb 0f00 	cmp.w	fp, #0
 800cb00:	dd34      	ble.n	800cb6c <_dtoa_r+0x43c>
 800cb02:	4620      	mov	r0, r4
 800cb04:	4b6d      	ldr	r3, [pc, #436]	@ (800ccbc <_dtoa_r+0x58c>)
 800cb06:	2200      	movs	r2, #0
 800cb08:	4629      	mov	r1, r5
 800cb0a:	f7f3 fd9d 	bl	8000648 <__aeabi_dmul>
 800cb0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb12:	f107 38ff 	add.w	r8, r7, #4294967295
 800cb16:	3601      	adds	r6, #1
 800cb18:	465c      	mov	r4, fp
 800cb1a:	4630      	mov	r0, r6
 800cb1c:	f7f3 fd2a 	bl	8000574 <__aeabi_i2d>
 800cb20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb24:	f7f3 fd90 	bl	8000648 <__aeabi_dmul>
 800cb28:	4b65      	ldr	r3, [pc, #404]	@ (800ccc0 <_dtoa_r+0x590>)
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	f7f3 fbd6 	bl	80002dc <__adddf3>
 800cb30:	4605      	mov	r5, r0
 800cb32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cb36:	2c00      	cmp	r4, #0
 800cb38:	d16a      	bne.n	800cc10 <_dtoa_r+0x4e0>
 800cb3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb3e:	4b61      	ldr	r3, [pc, #388]	@ (800ccc4 <_dtoa_r+0x594>)
 800cb40:	2200      	movs	r2, #0
 800cb42:	f7f3 fbc9 	bl	80002d8 <__aeabi_dsub>
 800cb46:	4602      	mov	r2, r0
 800cb48:	460b      	mov	r3, r1
 800cb4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cb4e:	462a      	mov	r2, r5
 800cb50:	4633      	mov	r3, r6
 800cb52:	f7f4 f809 	bl	8000b68 <__aeabi_dcmpgt>
 800cb56:	2800      	cmp	r0, #0
 800cb58:	f040 8298 	bne.w	800d08c <_dtoa_r+0x95c>
 800cb5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb60:	462a      	mov	r2, r5
 800cb62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cb66:	f7f3 ffe1 	bl	8000b2c <__aeabi_dcmplt>
 800cb6a:	bb38      	cbnz	r0, 800cbbc <_dtoa_r+0x48c>
 800cb6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cb70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cb74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	f2c0 8157 	blt.w	800ce2a <_dtoa_r+0x6fa>
 800cb7c:	2f0e      	cmp	r7, #14
 800cb7e:	f300 8154 	bgt.w	800ce2a <_dtoa_r+0x6fa>
 800cb82:	4b4b      	ldr	r3, [pc, #300]	@ (800ccb0 <_dtoa_r+0x580>)
 800cb84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb88:	ed93 7b00 	vldr	d7, [r3]
 800cb8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	ed8d 7b00 	vstr	d7, [sp]
 800cb94:	f280 80e5 	bge.w	800cd62 <_dtoa_r+0x632>
 800cb98:	9b03      	ldr	r3, [sp, #12]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	f300 80e1 	bgt.w	800cd62 <_dtoa_r+0x632>
 800cba0:	d10c      	bne.n	800cbbc <_dtoa_r+0x48c>
 800cba2:	4b48      	ldr	r3, [pc, #288]	@ (800ccc4 <_dtoa_r+0x594>)
 800cba4:	2200      	movs	r2, #0
 800cba6:	ec51 0b17 	vmov	r0, r1, d7
 800cbaa:	f7f3 fd4d 	bl	8000648 <__aeabi_dmul>
 800cbae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbb2:	f7f3 ffcf 	bl	8000b54 <__aeabi_dcmpge>
 800cbb6:	2800      	cmp	r0, #0
 800cbb8:	f000 8266 	beq.w	800d088 <_dtoa_r+0x958>
 800cbbc:	2400      	movs	r4, #0
 800cbbe:	4625      	mov	r5, r4
 800cbc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cbc2:	4656      	mov	r6, sl
 800cbc4:	ea6f 0803 	mvn.w	r8, r3
 800cbc8:	2700      	movs	r7, #0
 800cbca:	4621      	mov	r1, r4
 800cbcc:	4648      	mov	r0, r9
 800cbce:	f000 fc09 	bl	800d3e4 <_Bfree>
 800cbd2:	2d00      	cmp	r5, #0
 800cbd4:	f000 80bd 	beq.w	800cd52 <_dtoa_r+0x622>
 800cbd8:	b12f      	cbz	r7, 800cbe6 <_dtoa_r+0x4b6>
 800cbda:	42af      	cmp	r7, r5
 800cbdc:	d003      	beq.n	800cbe6 <_dtoa_r+0x4b6>
 800cbde:	4639      	mov	r1, r7
 800cbe0:	4648      	mov	r0, r9
 800cbe2:	f000 fbff 	bl	800d3e4 <_Bfree>
 800cbe6:	4629      	mov	r1, r5
 800cbe8:	4648      	mov	r0, r9
 800cbea:	f000 fbfb 	bl	800d3e4 <_Bfree>
 800cbee:	e0b0      	b.n	800cd52 <_dtoa_r+0x622>
 800cbf0:	07e2      	lsls	r2, r4, #31
 800cbf2:	d505      	bpl.n	800cc00 <_dtoa_r+0x4d0>
 800cbf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cbf8:	f7f3 fd26 	bl	8000648 <__aeabi_dmul>
 800cbfc:	3601      	adds	r6, #1
 800cbfe:	2301      	movs	r3, #1
 800cc00:	1064      	asrs	r4, r4, #1
 800cc02:	3508      	adds	r5, #8
 800cc04:	e762      	b.n	800cacc <_dtoa_r+0x39c>
 800cc06:	2602      	movs	r6, #2
 800cc08:	e765      	b.n	800cad6 <_dtoa_r+0x3a6>
 800cc0a:	9c03      	ldr	r4, [sp, #12]
 800cc0c:	46b8      	mov	r8, r7
 800cc0e:	e784      	b.n	800cb1a <_dtoa_r+0x3ea>
 800cc10:	4b27      	ldr	r3, [pc, #156]	@ (800ccb0 <_dtoa_r+0x580>)
 800cc12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cc14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cc1c:	4454      	add	r4, sl
 800cc1e:	2900      	cmp	r1, #0
 800cc20:	d054      	beq.n	800cccc <_dtoa_r+0x59c>
 800cc22:	4929      	ldr	r1, [pc, #164]	@ (800ccc8 <_dtoa_r+0x598>)
 800cc24:	2000      	movs	r0, #0
 800cc26:	f7f3 fe39 	bl	800089c <__aeabi_ddiv>
 800cc2a:	4633      	mov	r3, r6
 800cc2c:	462a      	mov	r2, r5
 800cc2e:	f7f3 fb53 	bl	80002d8 <__aeabi_dsub>
 800cc32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc36:	4656      	mov	r6, sl
 800cc38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc3c:	f7f3 ffb4 	bl	8000ba8 <__aeabi_d2iz>
 800cc40:	4605      	mov	r5, r0
 800cc42:	f7f3 fc97 	bl	8000574 <__aeabi_i2d>
 800cc46:	4602      	mov	r2, r0
 800cc48:	460b      	mov	r3, r1
 800cc4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc4e:	f7f3 fb43 	bl	80002d8 <__aeabi_dsub>
 800cc52:	3530      	adds	r5, #48	@ 0x30
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc5c:	f806 5b01 	strb.w	r5, [r6], #1
 800cc60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc64:	f7f3 ff62 	bl	8000b2c <__aeabi_dcmplt>
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	d172      	bne.n	800cd52 <_dtoa_r+0x622>
 800cc6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc70:	4911      	ldr	r1, [pc, #68]	@ (800ccb8 <_dtoa_r+0x588>)
 800cc72:	2000      	movs	r0, #0
 800cc74:	f7f3 fb30 	bl	80002d8 <__aeabi_dsub>
 800cc78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cc7c:	f7f3 ff56 	bl	8000b2c <__aeabi_dcmplt>
 800cc80:	2800      	cmp	r0, #0
 800cc82:	f040 80b4 	bne.w	800cdee <_dtoa_r+0x6be>
 800cc86:	42a6      	cmp	r6, r4
 800cc88:	f43f af70 	beq.w	800cb6c <_dtoa_r+0x43c>
 800cc8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc90:	4b0a      	ldr	r3, [pc, #40]	@ (800ccbc <_dtoa_r+0x58c>)
 800cc92:	2200      	movs	r2, #0
 800cc94:	f7f3 fcd8 	bl	8000648 <__aeabi_dmul>
 800cc98:	4b08      	ldr	r3, [pc, #32]	@ (800ccbc <_dtoa_r+0x58c>)
 800cc9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc9e:	2200      	movs	r2, #0
 800cca0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cca4:	f7f3 fcd0 	bl	8000648 <__aeabi_dmul>
 800cca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccac:	e7c4      	b.n	800cc38 <_dtoa_r+0x508>
 800ccae:	bf00      	nop
 800ccb0:	08010ff8 	.word	0x08010ff8
 800ccb4:	08010fd0 	.word	0x08010fd0
 800ccb8:	3ff00000 	.word	0x3ff00000
 800ccbc:	40240000 	.word	0x40240000
 800ccc0:	401c0000 	.word	0x401c0000
 800ccc4:	40140000 	.word	0x40140000
 800ccc8:	3fe00000 	.word	0x3fe00000
 800cccc:	4631      	mov	r1, r6
 800ccce:	4628      	mov	r0, r5
 800ccd0:	f7f3 fcba 	bl	8000648 <__aeabi_dmul>
 800ccd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ccd8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ccda:	4656      	mov	r6, sl
 800ccdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cce0:	f7f3 ff62 	bl	8000ba8 <__aeabi_d2iz>
 800cce4:	4605      	mov	r5, r0
 800cce6:	f7f3 fc45 	bl	8000574 <__aeabi_i2d>
 800ccea:	4602      	mov	r2, r0
 800ccec:	460b      	mov	r3, r1
 800ccee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccf2:	f7f3 faf1 	bl	80002d8 <__aeabi_dsub>
 800ccf6:	3530      	adds	r5, #48	@ 0x30
 800ccf8:	f806 5b01 	strb.w	r5, [r6], #1
 800ccfc:	4602      	mov	r2, r0
 800ccfe:	460b      	mov	r3, r1
 800cd00:	42a6      	cmp	r6, r4
 800cd02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cd06:	f04f 0200 	mov.w	r2, #0
 800cd0a:	d124      	bne.n	800cd56 <_dtoa_r+0x626>
 800cd0c:	4baf      	ldr	r3, [pc, #700]	@ (800cfcc <_dtoa_r+0x89c>)
 800cd0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cd12:	f7f3 fae3 	bl	80002dc <__adddf3>
 800cd16:	4602      	mov	r2, r0
 800cd18:	460b      	mov	r3, r1
 800cd1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd1e:	f7f3 ff23 	bl	8000b68 <__aeabi_dcmpgt>
 800cd22:	2800      	cmp	r0, #0
 800cd24:	d163      	bne.n	800cdee <_dtoa_r+0x6be>
 800cd26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd2a:	49a8      	ldr	r1, [pc, #672]	@ (800cfcc <_dtoa_r+0x89c>)
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	f7f3 fad3 	bl	80002d8 <__aeabi_dsub>
 800cd32:	4602      	mov	r2, r0
 800cd34:	460b      	mov	r3, r1
 800cd36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd3a:	f7f3 fef7 	bl	8000b2c <__aeabi_dcmplt>
 800cd3e:	2800      	cmp	r0, #0
 800cd40:	f43f af14 	beq.w	800cb6c <_dtoa_r+0x43c>
 800cd44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cd46:	1e73      	subs	r3, r6, #1
 800cd48:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cd4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cd4e:	2b30      	cmp	r3, #48	@ 0x30
 800cd50:	d0f8      	beq.n	800cd44 <_dtoa_r+0x614>
 800cd52:	4647      	mov	r7, r8
 800cd54:	e03b      	b.n	800cdce <_dtoa_r+0x69e>
 800cd56:	4b9e      	ldr	r3, [pc, #632]	@ (800cfd0 <_dtoa_r+0x8a0>)
 800cd58:	f7f3 fc76 	bl	8000648 <__aeabi_dmul>
 800cd5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd60:	e7bc      	b.n	800ccdc <_dtoa_r+0x5ac>
 800cd62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cd66:	4656      	mov	r6, sl
 800cd68:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd6c:	4620      	mov	r0, r4
 800cd6e:	4629      	mov	r1, r5
 800cd70:	f7f3 fd94 	bl	800089c <__aeabi_ddiv>
 800cd74:	f7f3 ff18 	bl	8000ba8 <__aeabi_d2iz>
 800cd78:	4680      	mov	r8, r0
 800cd7a:	f7f3 fbfb 	bl	8000574 <__aeabi_i2d>
 800cd7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd82:	f7f3 fc61 	bl	8000648 <__aeabi_dmul>
 800cd86:	4602      	mov	r2, r0
 800cd88:	460b      	mov	r3, r1
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	4629      	mov	r1, r5
 800cd8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cd92:	f7f3 faa1 	bl	80002d8 <__aeabi_dsub>
 800cd96:	f806 4b01 	strb.w	r4, [r6], #1
 800cd9a:	9d03      	ldr	r5, [sp, #12]
 800cd9c:	eba6 040a 	sub.w	r4, r6, sl
 800cda0:	42a5      	cmp	r5, r4
 800cda2:	4602      	mov	r2, r0
 800cda4:	460b      	mov	r3, r1
 800cda6:	d133      	bne.n	800ce10 <_dtoa_r+0x6e0>
 800cda8:	f7f3 fa98 	bl	80002dc <__adddf3>
 800cdac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdb0:	4604      	mov	r4, r0
 800cdb2:	460d      	mov	r5, r1
 800cdb4:	f7f3 fed8 	bl	8000b68 <__aeabi_dcmpgt>
 800cdb8:	b9c0      	cbnz	r0, 800cdec <_dtoa_r+0x6bc>
 800cdba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	4629      	mov	r1, r5
 800cdc2:	f7f3 fea9 	bl	8000b18 <__aeabi_dcmpeq>
 800cdc6:	b110      	cbz	r0, 800cdce <_dtoa_r+0x69e>
 800cdc8:	f018 0f01 	tst.w	r8, #1
 800cdcc:	d10e      	bne.n	800cdec <_dtoa_r+0x6bc>
 800cdce:	9902      	ldr	r1, [sp, #8]
 800cdd0:	4648      	mov	r0, r9
 800cdd2:	f000 fb07 	bl	800d3e4 <_Bfree>
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	7033      	strb	r3, [r6, #0]
 800cdda:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cddc:	3701      	adds	r7, #1
 800cdde:	601f      	str	r7, [r3, #0]
 800cde0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	f000 824b 	beq.w	800d27e <_dtoa_r+0xb4e>
 800cde8:	601e      	str	r6, [r3, #0]
 800cdea:	e248      	b.n	800d27e <_dtoa_r+0xb4e>
 800cdec:	46b8      	mov	r8, r7
 800cdee:	4633      	mov	r3, r6
 800cdf0:	461e      	mov	r6, r3
 800cdf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdf6:	2a39      	cmp	r2, #57	@ 0x39
 800cdf8:	d106      	bne.n	800ce08 <_dtoa_r+0x6d8>
 800cdfa:	459a      	cmp	sl, r3
 800cdfc:	d1f8      	bne.n	800cdf0 <_dtoa_r+0x6c0>
 800cdfe:	2230      	movs	r2, #48	@ 0x30
 800ce00:	f108 0801 	add.w	r8, r8, #1
 800ce04:	f88a 2000 	strb.w	r2, [sl]
 800ce08:	781a      	ldrb	r2, [r3, #0]
 800ce0a:	3201      	adds	r2, #1
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	e7a0      	b.n	800cd52 <_dtoa_r+0x622>
 800ce10:	4b6f      	ldr	r3, [pc, #444]	@ (800cfd0 <_dtoa_r+0x8a0>)
 800ce12:	2200      	movs	r2, #0
 800ce14:	f7f3 fc18 	bl	8000648 <__aeabi_dmul>
 800ce18:	2200      	movs	r2, #0
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	4604      	mov	r4, r0
 800ce1e:	460d      	mov	r5, r1
 800ce20:	f7f3 fe7a 	bl	8000b18 <__aeabi_dcmpeq>
 800ce24:	2800      	cmp	r0, #0
 800ce26:	d09f      	beq.n	800cd68 <_dtoa_r+0x638>
 800ce28:	e7d1      	b.n	800cdce <_dtoa_r+0x69e>
 800ce2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce2c:	2a00      	cmp	r2, #0
 800ce2e:	f000 80ea 	beq.w	800d006 <_dtoa_r+0x8d6>
 800ce32:	9a07      	ldr	r2, [sp, #28]
 800ce34:	2a01      	cmp	r2, #1
 800ce36:	f300 80cd 	bgt.w	800cfd4 <_dtoa_r+0x8a4>
 800ce3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ce3c:	2a00      	cmp	r2, #0
 800ce3e:	f000 80c1 	beq.w	800cfc4 <_dtoa_r+0x894>
 800ce42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ce46:	9c08      	ldr	r4, [sp, #32]
 800ce48:	9e00      	ldr	r6, [sp, #0]
 800ce4a:	9a00      	ldr	r2, [sp, #0]
 800ce4c:	441a      	add	r2, r3
 800ce4e:	9200      	str	r2, [sp, #0]
 800ce50:	9a06      	ldr	r2, [sp, #24]
 800ce52:	2101      	movs	r1, #1
 800ce54:	441a      	add	r2, r3
 800ce56:	4648      	mov	r0, r9
 800ce58:	9206      	str	r2, [sp, #24]
 800ce5a:	f000 fbc1 	bl	800d5e0 <__i2b>
 800ce5e:	4605      	mov	r5, r0
 800ce60:	b166      	cbz	r6, 800ce7c <_dtoa_r+0x74c>
 800ce62:	9b06      	ldr	r3, [sp, #24]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	dd09      	ble.n	800ce7c <_dtoa_r+0x74c>
 800ce68:	42b3      	cmp	r3, r6
 800ce6a:	9a00      	ldr	r2, [sp, #0]
 800ce6c:	bfa8      	it	ge
 800ce6e:	4633      	movge	r3, r6
 800ce70:	1ad2      	subs	r2, r2, r3
 800ce72:	9200      	str	r2, [sp, #0]
 800ce74:	9a06      	ldr	r2, [sp, #24]
 800ce76:	1af6      	subs	r6, r6, r3
 800ce78:	1ad3      	subs	r3, r2, r3
 800ce7a:	9306      	str	r3, [sp, #24]
 800ce7c:	9b08      	ldr	r3, [sp, #32]
 800ce7e:	b30b      	cbz	r3, 800cec4 <_dtoa_r+0x794>
 800ce80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	f000 80c6 	beq.w	800d014 <_dtoa_r+0x8e4>
 800ce88:	2c00      	cmp	r4, #0
 800ce8a:	f000 80c0 	beq.w	800d00e <_dtoa_r+0x8de>
 800ce8e:	4629      	mov	r1, r5
 800ce90:	4622      	mov	r2, r4
 800ce92:	4648      	mov	r0, r9
 800ce94:	f000 fc5c 	bl	800d750 <__pow5mult>
 800ce98:	9a02      	ldr	r2, [sp, #8]
 800ce9a:	4601      	mov	r1, r0
 800ce9c:	4605      	mov	r5, r0
 800ce9e:	4648      	mov	r0, r9
 800cea0:	f000 fbb4 	bl	800d60c <__multiply>
 800cea4:	9902      	ldr	r1, [sp, #8]
 800cea6:	4680      	mov	r8, r0
 800cea8:	4648      	mov	r0, r9
 800ceaa:	f000 fa9b 	bl	800d3e4 <_Bfree>
 800ceae:	9b08      	ldr	r3, [sp, #32]
 800ceb0:	1b1b      	subs	r3, r3, r4
 800ceb2:	9308      	str	r3, [sp, #32]
 800ceb4:	f000 80b1 	beq.w	800d01a <_dtoa_r+0x8ea>
 800ceb8:	9a08      	ldr	r2, [sp, #32]
 800ceba:	4641      	mov	r1, r8
 800cebc:	4648      	mov	r0, r9
 800cebe:	f000 fc47 	bl	800d750 <__pow5mult>
 800cec2:	9002      	str	r0, [sp, #8]
 800cec4:	2101      	movs	r1, #1
 800cec6:	4648      	mov	r0, r9
 800cec8:	f000 fb8a 	bl	800d5e0 <__i2b>
 800cecc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cece:	4604      	mov	r4, r0
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	f000 81d8 	beq.w	800d286 <_dtoa_r+0xb56>
 800ced6:	461a      	mov	r2, r3
 800ced8:	4601      	mov	r1, r0
 800ceda:	4648      	mov	r0, r9
 800cedc:	f000 fc38 	bl	800d750 <__pow5mult>
 800cee0:	9b07      	ldr	r3, [sp, #28]
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	4604      	mov	r4, r0
 800cee6:	f300 809f 	bgt.w	800d028 <_dtoa_r+0x8f8>
 800ceea:	9b04      	ldr	r3, [sp, #16]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	f040 8097 	bne.w	800d020 <_dtoa_r+0x8f0>
 800cef2:	9b05      	ldr	r3, [sp, #20]
 800cef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	f040 8093 	bne.w	800d024 <_dtoa_r+0x8f4>
 800cefe:	9b05      	ldr	r3, [sp, #20]
 800cf00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cf04:	0d1b      	lsrs	r3, r3, #20
 800cf06:	051b      	lsls	r3, r3, #20
 800cf08:	b133      	cbz	r3, 800cf18 <_dtoa_r+0x7e8>
 800cf0a:	9b00      	ldr	r3, [sp, #0]
 800cf0c:	3301      	adds	r3, #1
 800cf0e:	9300      	str	r3, [sp, #0]
 800cf10:	9b06      	ldr	r3, [sp, #24]
 800cf12:	3301      	adds	r3, #1
 800cf14:	9306      	str	r3, [sp, #24]
 800cf16:	2301      	movs	r3, #1
 800cf18:	9308      	str	r3, [sp, #32]
 800cf1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	f000 81b8 	beq.w	800d292 <_dtoa_r+0xb62>
 800cf22:	6923      	ldr	r3, [r4, #16]
 800cf24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cf28:	6918      	ldr	r0, [r3, #16]
 800cf2a:	f000 fb0d 	bl	800d548 <__hi0bits>
 800cf2e:	f1c0 0020 	rsb	r0, r0, #32
 800cf32:	9b06      	ldr	r3, [sp, #24]
 800cf34:	4418      	add	r0, r3
 800cf36:	f010 001f 	ands.w	r0, r0, #31
 800cf3a:	f000 8082 	beq.w	800d042 <_dtoa_r+0x912>
 800cf3e:	f1c0 0320 	rsb	r3, r0, #32
 800cf42:	2b04      	cmp	r3, #4
 800cf44:	dd73      	ble.n	800d02e <_dtoa_r+0x8fe>
 800cf46:	9b00      	ldr	r3, [sp, #0]
 800cf48:	f1c0 001c 	rsb	r0, r0, #28
 800cf4c:	4403      	add	r3, r0
 800cf4e:	9300      	str	r3, [sp, #0]
 800cf50:	9b06      	ldr	r3, [sp, #24]
 800cf52:	4403      	add	r3, r0
 800cf54:	4406      	add	r6, r0
 800cf56:	9306      	str	r3, [sp, #24]
 800cf58:	9b00      	ldr	r3, [sp, #0]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	dd05      	ble.n	800cf6a <_dtoa_r+0x83a>
 800cf5e:	9902      	ldr	r1, [sp, #8]
 800cf60:	461a      	mov	r2, r3
 800cf62:	4648      	mov	r0, r9
 800cf64:	f000 fc4e 	bl	800d804 <__lshift>
 800cf68:	9002      	str	r0, [sp, #8]
 800cf6a:	9b06      	ldr	r3, [sp, #24]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	dd05      	ble.n	800cf7c <_dtoa_r+0x84c>
 800cf70:	4621      	mov	r1, r4
 800cf72:	461a      	mov	r2, r3
 800cf74:	4648      	mov	r0, r9
 800cf76:	f000 fc45 	bl	800d804 <__lshift>
 800cf7a:	4604      	mov	r4, r0
 800cf7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d061      	beq.n	800d046 <_dtoa_r+0x916>
 800cf82:	9802      	ldr	r0, [sp, #8]
 800cf84:	4621      	mov	r1, r4
 800cf86:	f000 fca9 	bl	800d8dc <__mcmp>
 800cf8a:	2800      	cmp	r0, #0
 800cf8c:	da5b      	bge.n	800d046 <_dtoa_r+0x916>
 800cf8e:	2300      	movs	r3, #0
 800cf90:	9902      	ldr	r1, [sp, #8]
 800cf92:	220a      	movs	r2, #10
 800cf94:	4648      	mov	r0, r9
 800cf96:	f000 fa47 	bl	800d428 <__multadd>
 800cf9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf9c:	9002      	str	r0, [sp, #8]
 800cf9e:	f107 38ff 	add.w	r8, r7, #4294967295
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	f000 8177 	beq.w	800d296 <_dtoa_r+0xb66>
 800cfa8:	4629      	mov	r1, r5
 800cfaa:	2300      	movs	r3, #0
 800cfac:	220a      	movs	r2, #10
 800cfae:	4648      	mov	r0, r9
 800cfb0:	f000 fa3a 	bl	800d428 <__multadd>
 800cfb4:	f1bb 0f00 	cmp.w	fp, #0
 800cfb8:	4605      	mov	r5, r0
 800cfba:	dc6f      	bgt.n	800d09c <_dtoa_r+0x96c>
 800cfbc:	9b07      	ldr	r3, [sp, #28]
 800cfbe:	2b02      	cmp	r3, #2
 800cfc0:	dc49      	bgt.n	800d056 <_dtoa_r+0x926>
 800cfc2:	e06b      	b.n	800d09c <_dtoa_r+0x96c>
 800cfc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cfc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cfca:	e73c      	b.n	800ce46 <_dtoa_r+0x716>
 800cfcc:	3fe00000 	.word	0x3fe00000
 800cfd0:	40240000 	.word	0x40240000
 800cfd4:	9b03      	ldr	r3, [sp, #12]
 800cfd6:	1e5c      	subs	r4, r3, #1
 800cfd8:	9b08      	ldr	r3, [sp, #32]
 800cfda:	42a3      	cmp	r3, r4
 800cfdc:	db09      	blt.n	800cff2 <_dtoa_r+0x8c2>
 800cfde:	1b1c      	subs	r4, r3, r4
 800cfe0:	9b03      	ldr	r3, [sp, #12]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	f6bf af30 	bge.w	800ce48 <_dtoa_r+0x718>
 800cfe8:	9b00      	ldr	r3, [sp, #0]
 800cfea:	9a03      	ldr	r2, [sp, #12]
 800cfec:	1a9e      	subs	r6, r3, r2
 800cfee:	2300      	movs	r3, #0
 800cff0:	e72b      	b.n	800ce4a <_dtoa_r+0x71a>
 800cff2:	9b08      	ldr	r3, [sp, #32]
 800cff4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cff6:	9408      	str	r4, [sp, #32]
 800cff8:	1ae3      	subs	r3, r4, r3
 800cffa:	441a      	add	r2, r3
 800cffc:	9e00      	ldr	r6, [sp, #0]
 800cffe:	9b03      	ldr	r3, [sp, #12]
 800d000:	920d      	str	r2, [sp, #52]	@ 0x34
 800d002:	2400      	movs	r4, #0
 800d004:	e721      	b.n	800ce4a <_dtoa_r+0x71a>
 800d006:	9c08      	ldr	r4, [sp, #32]
 800d008:	9e00      	ldr	r6, [sp, #0]
 800d00a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d00c:	e728      	b.n	800ce60 <_dtoa_r+0x730>
 800d00e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d012:	e751      	b.n	800ceb8 <_dtoa_r+0x788>
 800d014:	9a08      	ldr	r2, [sp, #32]
 800d016:	9902      	ldr	r1, [sp, #8]
 800d018:	e750      	b.n	800cebc <_dtoa_r+0x78c>
 800d01a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d01e:	e751      	b.n	800cec4 <_dtoa_r+0x794>
 800d020:	2300      	movs	r3, #0
 800d022:	e779      	b.n	800cf18 <_dtoa_r+0x7e8>
 800d024:	9b04      	ldr	r3, [sp, #16]
 800d026:	e777      	b.n	800cf18 <_dtoa_r+0x7e8>
 800d028:	2300      	movs	r3, #0
 800d02a:	9308      	str	r3, [sp, #32]
 800d02c:	e779      	b.n	800cf22 <_dtoa_r+0x7f2>
 800d02e:	d093      	beq.n	800cf58 <_dtoa_r+0x828>
 800d030:	9a00      	ldr	r2, [sp, #0]
 800d032:	331c      	adds	r3, #28
 800d034:	441a      	add	r2, r3
 800d036:	9200      	str	r2, [sp, #0]
 800d038:	9a06      	ldr	r2, [sp, #24]
 800d03a:	441a      	add	r2, r3
 800d03c:	441e      	add	r6, r3
 800d03e:	9206      	str	r2, [sp, #24]
 800d040:	e78a      	b.n	800cf58 <_dtoa_r+0x828>
 800d042:	4603      	mov	r3, r0
 800d044:	e7f4      	b.n	800d030 <_dtoa_r+0x900>
 800d046:	9b03      	ldr	r3, [sp, #12]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	46b8      	mov	r8, r7
 800d04c:	dc20      	bgt.n	800d090 <_dtoa_r+0x960>
 800d04e:	469b      	mov	fp, r3
 800d050:	9b07      	ldr	r3, [sp, #28]
 800d052:	2b02      	cmp	r3, #2
 800d054:	dd1e      	ble.n	800d094 <_dtoa_r+0x964>
 800d056:	f1bb 0f00 	cmp.w	fp, #0
 800d05a:	f47f adb1 	bne.w	800cbc0 <_dtoa_r+0x490>
 800d05e:	4621      	mov	r1, r4
 800d060:	465b      	mov	r3, fp
 800d062:	2205      	movs	r2, #5
 800d064:	4648      	mov	r0, r9
 800d066:	f000 f9df 	bl	800d428 <__multadd>
 800d06a:	4601      	mov	r1, r0
 800d06c:	4604      	mov	r4, r0
 800d06e:	9802      	ldr	r0, [sp, #8]
 800d070:	f000 fc34 	bl	800d8dc <__mcmp>
 800d074:	2800      	cmp	r0, #0
 800d076:	f77f ada3 	ble.w	800cbc0 <_dtoa_r+0x490>
 800d07a:	4656      	mov	r6, sl
 800d07c:	2331      	movs	r3, #49	@ 0x31
 800d07e:	f806 3b01 	strb.w	r3, [r6], #1
 800d082:	f108 0801 	add.w	r8, r8, #1
 800d086:	e59f      	b.n	800cbc8 <_dtoa_r+0x498>
 800d088:	9c03      	ldr	r4, [sp, #12]
 800d08a:	46b8      	mov	r8, r7
 800d08c:	4625      	mov	r5, r4
 800d08e:	e7f4      	b.n	800d07a <_dtoa_r+0x94a>
 800d090:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d096:	2b00      	cmp	r3, #0
 800d098:	f000 8101 	beq.w	800d29e <_dtoa_r+0xb6e>
 800d09c:	2e00      	cmp	r6, #0
 800d09e:	dd05      	ble.n	800d0ac <_dtoa_r+0x97c>
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	4632      	mov	r2, r6
 800d0a4:	4648      	mov	r0, r9
 800d0a6:	f000 fbad 	bl	800d804 <__lshift>
 800d0aa:	4605      	mov	r5, r0
 800d0ac:	9b08      	ldr	r3, [sp, #32]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d05c      	beq.n	800d16c <_dtoa_r+0xa3c>
 800d0b2:	6869      	ldr	r1, [r5, #4]
 800d0b4:	4648      	mov	r0, r9
 800d0b6:	f000 f955 	bl	800d364 <_Balloc>
 800d0ba:	4606      	mov	r6, r0
 800d0bc:	b928      	cbnz	r0, 800d0ca <_dtoa_r+0x99a>
 800d0be:	4b82      	ldr	r3, [pc, #520]	@ (800d2c8 <_dtoa_r+0xb98>)
 800d0c0:	4602      	mov	r2, r0
 800d0c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d0c6:	f7ff bb4a 	b.w	800c75e <_dtoa_r+0x2e>
 800d0ca:	692a      	ldr	r2, [r5, #16]
 800d0cc:	3202      	adds	r2, #2
 800d0ce:	0092      	lsls	r2, r2, #2
 800d0d0:	f105 010c 	add.w	r1, r5, #12
 800d0d4:	300c      	adds	r0, #12
 800d0d6:	f002 fb81 	bl	800f7dc <memcpy>
 800d0da:	2201      	movs	r2, #1
 800d0dc:	4631      	mov	r1, r6
 800d0de:	4648      	mov	r0, r9
 800d0e0:	f000 fb90 	bl	800d804 <__lshift>
 800d0e4:	f10a 0301 	add.w	r3, sl, #1
 800d0e8:	9300      	str	r3, [sp, #0]
 800d0ea:	eb0a 030b 	add.w	r3, sl, fp
 800d0ee:	9308      	str	r3, [sp, #32]
 800d0f0:	9b04      	ldr	r3, [sp, #16]
 800d0f2:	f003 0301 	and.w	r3, r3, #1
 800d0f6:	462f      	mov	r7, r5
 800d0f8:	9306      	str	r3, [sp, #24]
 800d0fa:	4605      	mov	r5, r0
 800d0fc:	9b00      	ldr	r3, [sp, #0]
 800d0fe:	9802      	ldr	r0, [sp, #8]
 800d100:	4621      	mov	r1, r4
 800d102:	f103 3bff 	add.w	fp, r3, #4294967295
 800d106:	f7ff fa8b 	bl	800c620 <quorem>
 800d10a:	4603      	mov	r3, r0
 800d10c:	3330      	adds	r3, #48	@ 0x30
 800d10e:	9003      	str	r0, [sp, #12]
 800d110:	4639      	mov	r1, r7
 800d112:	9802      	ldr	r0, [sp, #8]
 800d114:	9309      	str	r3, [sp, #36]	@ 0x24
 800d116:	f000 fbe1 	bl	800d8dc <__mcmp>
 800d11a:	462a      	mov	r2, r5
 800d11c:	9004      	str	r0, [sp, #16]
 800d11e:	4621      	mov	r1, r4
 800d120:	4648      	mov	r0, r9
 800d122:	f000 fbf7 	bl	800d914 <__mdiff>
 800d126:	68c2      	ldr	r2, [r0, #12]
 800d128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d12a:	4606      	mov	r6, r0
 800d12c:	bb02      	cbnz	r2, 800d170 <_dtoa_r+0xa40>
 800d12e:	4601      	mov	r1, r0
 800d130:	9802      	ldr	r0, [sp, #8]
 800d132:	f000 fbd3 	bl	800d8dc <__mcmp>
 800d136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d138:	4602      	mov	r2, r0
 800d13a:	4631      	mov	r1, r6
 800d13c:	4648      	mov	r0, r9
 800d13e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d140:	9309      	str	r3, [sp, #36]	@ 0x24
 800d142:	f000 f94f 	bl	800d3e4 <_Bfree>
 800d146:	9b07      	ldr	r3, [sp, #28]
 800d148:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d14a:	9e00      	ldr	r6, [sp, #0]
 800d14c:	ea42 0103 	orr.w	r1, r2, r3
 800d150:	9b06      	ldr	r3, [sp, #24]
 800d152:	4319      	orrs	r1, r3
 800d154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d156:	d10d      	bne.n	800d174 <_dtoa_r+0xa44>
 800d158:	2b39      	cmp	r3, #57	@ 0x39
 800d15a:	d027      	beq.n	800d1ac <_dtoa_r+0xa7c>
 800d15c:	9a04      	ldr	r2, [sp, #16]
 800d15e:	2a00      	cmp	r2, #0
 800d160:	dd01      	ble.n	800d166 <_dtoa_r+0xa36>
 800d162:	9b03      	ldr	r3, [sp, #12]
 800d164:	3331      	adds	r3, #49	@ 0x31
 800d166:	f88b 3000 	strb.w	r3, [fp]
 800d16a:	e52e      	b.n	800cbca <_dtoa_r+0x49a>
 800d16c:	4628      	mov	r0, r5
 800d16e:	e7b9      	b.n	800d0e4 <_dtoa_r+0x9b4>
 800d170:	2201      	movs	r2, #1
 800d172:	e7e2      	b.n	800d13a <_dtoa_r+0xa0a>
 800d174:	9904      	ldr	r1, [sp, #16]
 800d176:	2900      	cmp	r1, #0
 800d178:	db04      	blt.n	800d184 <_dtoa_r+0xa54>
 800d17a:	9807      	ldr	r0, [sp, #28]
 800d17c:	4301      	orrs	r1, r0
 800d17e:	9806      	ldr	r0, [sp, #24]
 800d180:	4301      	orrs	r1, r0
 800d182:	d120      	bne.n	800d1c6 <_dtoa_r+0xa96>
 800d184:	2a00      	cmp	r2, #0
 800d186:	ddee      	ble.n	800d166 <_dtoa_r+0xa36>
 800d188:	9902      	ldr	r1, [sp, #8]
 800d18a:	9300      	str	r3, [sp, #0]
 800d18c:	2201      	movs	r2, #1
 800d18e:	4648      	mov	r0, r9
 800d190:	f000 fb38 	bl	800d804 <__lshift>
 800d194:	4621      	mov	r1, r4
 800d196:	9002      	str	r0, [sp, #8]
 800d198:	f000 fba0 	bl	800d8dc <__mcmp>
 800d19c:	2800      	cmp	r0, #0
 800d19e:	9b00      	ldr	r3, [sp, #0]
 800d1a0:	dc02      	bgt.n	800d1a8 <_dtoa_r+0xa78>
 800d1a2:	d1e0      	bne.n	800d166 <_dtoa_r+0xa36>
 800d1a4:	07da      	lsls	r2, r3, #31
 800d1a6:	d5de      	bpl.n	800d166 <_dtoa_r+0xa36>
 800d1a8:	2b39      	cmp	r3, #57	@ 0x39
 800d1aa:	d1da      	bne.n	800d162 <_dtoa_r+0xa32>
 800d1ac:	2339      	movs	r3, #57	@ 0x39
 800d1ae:	f88b 3000 	strb.w	r3, [fp]
 800d1b2:	4633      	mov	r3, r6
 800d1b4:	461e      	mov	r6, r3
 800d1b6:	3b01      	subs	r3, #1
 800d1b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d1bc:	2a39      	cmp	r2, #57	@ 0x39
 800d1be:	d04e      	beq.n	800d25e <_dtoa_r+0xb2e>
 800d1c0:	3201      	adds	r2, #1
 800d1c2:	701a      	strb	r2, [r3, #0]
 800d1c4:	e501      	b.n	800cbca <_dtoa_r+0x49a>
 800d1c6:	2a00      	cmp	r2, #0
 800d1c8:	dd03      	ble.n	800d1d2 <_dtoa_r+0xaa2>
 800d1ca:	2b39      	cmp	r3, #57	@ 0x39
 800d1cc:	d0ee      	beq.n	800d1ac <_dtoa_r+0xa7c>
 800d1ce:	3301      	adds	r3, #1
 800d1d0:	e7c9      	b.n	800d166 <_dtoa_r+0xa36>
 800d1d2:	9a00      	ldr	r2, [sp, #0]
 800d1d4:	9908      	ldr	r1, [sp, #32]
 800d1d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d1da:	428a      	cmp	r2, r1
 800d1dc:	d028      	beq.n	800d230 <_dtoa_r+0xb00>
 800d1de:	9902      	ldr	r1, [sp, #8]
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	220a      	movs	r2, #10
 800d1e4:	4648      	mov	r0, r9
 800d1e6:	f000 f91f 	bl	800d428 <__multadd>
 800d1ea:	42af      	cmp	r7, r5
 800d1ec:	9002      	str	r0, [sp, #8]
 800d1ee:	f04f 0300 	mov.w	r3, #0
 800d1f2:	f04f 020a 	mov.w	r2, #10
 800d1f6:	4639      	mov	r1, r7
 800d1f8:	4648      	mov	r0, r9
 800d1fa:	d107      	bne.n	800d20c <_dtoa_r+0xadc>
 800d1fc:	f000 f914 	bl	800d428 <__multadd>
 800d200:	4607      	mov	r7, r0
 800d202:	4605      	mov	r5, r0
 800d204:	9b00      	ldr	r3, [sp, #0]
 800d206:	3301      	adds	r3, #1
 800d208:	9300      	str	r3, [sp, #0]
 800d20a:	e777      	b.n	800d0fc <_dtoa_r+0x9cc>
 800d20c:	f000 f90c 	bl	800d428 <__multadd>
 800d210:	4629      	mov	r1, r5
 800d212:	4607      	mov	r7, r0
 800d214:	2300      	movs	r3, #0
 800d216:	220a      	movs	r2, #10
 800d218:	4648      	mov	r0, r9
 800d21a:	f000 f905 	bl	800d428 <__multadd>
 800d21e:	4605      	mov	r5, r0
 800d220:	e7f0      	b.n	800d204 <_dtoa_r+0xad4>
 800d222:	f1bb 0f00 	cmp.w	fp, #0
 800d226:	bfcc      	ite	gt
 800d228:	465e      	movgt	r6, fp
 800d22a:	2601      	movle	r6, #1
 800d22c:	4456      	add	r6, sl
 800d22e:	2700      	movs	r7, #0
 800d230:	9902      	ldr	r1, [sp, #8]
 800d232:	9300      	str	r3, [sp, #0]
 800d234:	2201      	movs	r2, #1
 800d236:	4648      	mov	r0, r9
 800d238:	f000 fae4 	bl	800d804 <__lshift>
 800d23c:	4621      	mov	r1, r4
 800d23e:	9002      	str	r0, [sp, #8]
 800d240:	f000 fb4c 	bl	800d8dc <__mcmp>
 800d244:	2800      	cmp	r0, #0
 800d246:	dcb4      	bgt.n	800d1b2 <_dtoa_r+0xa82>
 800d248:	d102      	bne.n	800d250 <_dtoa_r+0xb20>
 800d24a:	9b00      	ldr	r3, [sp, #0]
 800d24c:	07db      	lsls	r3, r3, #31
 800d24e:	d4b0      	bmi.n	800d1b2 <_dtoa_r+0xa82>
 800d250:	4633      	mov	r3, r6
 800d252:	461e      	mov	r6, r3
 800d254:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d258:	2a30      	cmp	r2, #48	@ 0x30
 800d25a:	d0fa      	beq.n	800d252 <_dtoa_r+0xb22>
 800d25c:	e4b5      	b.n	800cbca <_dtoa_r+0x49a>
 800d25e:	459a      	cmp	sl, r3
 800d260:	d1a8      	bne.n	800d1b4 <_dtoa_r+0xa84>
 800d262:	2331      	movs	r3, #49	@ 0x31
 800d264:	f108 0801 	add.w	r8, r8, #1
 800d268:	f88a 3000 	strb.w	r3, [sl]
 800d26c:	e4ad      	b.n	800cbca <_dtoa_r+0x49a>
 800d26e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d270:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d2cc <_dtoa_r+0xb9c>
 800d274:	b11b      	cbz	r3, 800d27e <_dtoa_r+0xb4e>
 800d276:	f10a 0308 	add.w	r3, sl, #8
 800d27a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d27c:	6013      	str	r3, [r2, #0]
 800d27e:	4650      	mov	r0, sl
 800d280:	b017      	add	sp, #92	@ 0x5c
 800d282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d286:	9b07      	ldr	r3, [sp, #28]
 800d288:	2b01      	cmp	r3, #1
 800d28a:	f77f ae2e 	ble.w	800ceea <_dtoa_r+0x7ba>
 800d28e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d290:	9308      	str	r3, [sp, #32]
 800d292:	2001      	movs	r0, #1
 800d294:	e64d      	b.n	800cf32 <_dtoa_r+0x802>
 800d296:	f1bb 0f00 	cmp.w	fp, #0
 800d29a:	f77f aed9 	ble.w	800d050 <_dtoa_r+0x920>
 800d29e:	4656      	mov	r6, sl
 800d2a0:	9802      	ldr	r0, [sp, #8]
 800d2a2:	4621      	mov	r1, r4
 800d2a4:	f7ff f9bc 	bl	800c620 <quorem>
 800d2a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d2ac:	f806 3b01 	strb.w	r3, [r6], #1
 800d2b0:	eba6 020a 	sub.w	r2, r6, sl
 800d2b4:	4593      	cmp	fp, r2
 800d2b6:	ddb4      	ble.n	800d222 <_dtoa_r+0xaf2>
 800d2b8:	9902      	ldr	r1, [sp, #8]
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	220a      	movs	r2, #10
 800d2be:	4648      	mov	r0, r9
 800d2c0:	f000 f8b2 	bl	800d428 <__multadd>
 800d2c4:	9002      	str	r0, [sp, #8]
 800d2c6:	e7eb      	b.n	800d2a0 <_dtoa_r+0xb70>
 800d2c8:	08010ec0 	.word	0x08010ec0
 800d2cc:	08010e44 	.word	0x08010e44

0800d2d0 <_free_r>:
 800d2d0:	b538      	push	{r3, r4, r5, lr}
 800d2d2:	4605      	mov	r5, r0
 800d2d4:	2900      	cmp	r1, #0
 800d2d6:	d041      	beq.n	800d35c <_free_r+0x8c>
 800d2d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2dc:	1f0c      	subs	r4, r1, #4
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	bfb8      	it	lt
 800d2e2:	18e4      	addlt	r4, r4, r3
 800d2e4:	f7fd ff84 	bl	800b1f0 <__malloc_lock>
 800d2e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d360 <_free_r+0x90>)
 800d2ea:	6813      	ldr	r3, [r2, #0]
 800d2ec:	b933      	cbnz	r3, 800d2fc <_free_r+0x2c>
 800d2ee:	6063      	str	r3, [r4, #4]
 800d2f0:	6014      	str	r4, [r2, #0]
 800d2f2:	4628      	mov	r0, r5
 800d2f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2f8:	f7fd bf80 	b.w	800b1fc <__malloc_unlock>
 800d2fc:	42a3      	cmp	r3, r4
 800d2fe:	d908      	bls.n	800d312 <_free_r+0x42>
 800d300:	6820      	ldr	r0, [r4, #0]
 800d302:	1821      	adds	r1, r4, r0
 800d304:	428b      	cmp	r3, r1
 800d306:	bf01      	itttt	eq
 800d308:	6819      	ldreq	r1, [r3, #0]
 800d30a:	685b      	ldreq	r3, [r3, #4]
 800d30c:	1809      	addeq	r1, r1, r0
 800d30e:	6021      	streq	r1, [r4, #0]
 800d310:	e7ed      	b.n	800d2ee <_free_r+0x1e>
 800d312:	461a      	mov	r2, r3
 800d314:	685b      	ldr	r3, [r3, #4]
 800d316:	b10b      	cbz	r3, 800d31c <_free_r+0x4c>
 800d318:	42a3      	cmp	r3, r4
 800d31a:	d9fa      	bls.n	800d312 <_free_r+0x42>
 800d31c:	6811      	ldr	r1, [r2, #0]
 800d31e:	1850      	adds	r0, r2, r1
 800d320:	42a0      	cmp	r0, r4
 800d322:	d10b      	bne.n	800d33c <_free_r+0x6c>
 800d324:	6820      	ldr	r0, [r4, #0]
 800d326:	4401      	add	r1, r0
 800d328:	1850      	adds	r0, r2, r1
 800d32a:	4283      	cmp	r3, r0
 800d32c:	6011      	str	r1, [r2, #0]
 800d32e:	d1e0      	bne.n	800d2f2 <_free_r+0x22>
 800d330:	6818      	ldr	r0, [r3, #0]
 800d332:	685b      	ldr	r3, [r3, #4]
 800d334:	6053      	str	r3, [r2, #4]
 800d336:	4408      	add	r0, r1
 800d338:	6010      	str	r0, [r2, #0]
 800d33a:	e7da      	b.n	800d2f2 <_free_r+0x22>
 800d33c:	d902      	bls.n	800d344 <_free_r+0x74>
 800d33e:	230c      	movs	r3, #12
 800d340:	602b      	str	r3, [r5, #0]
 800d342:	e7d6      	b.n	800d2f2 <_free_r+0x22>
 800d344:	6820      	ldr	r0, [r4, #0]
 800d346:	1821      	adds	r1, r4, r0
 800d348:	428b      	cmp	r3, r1
 800d34a:	bf04      	itt	eq
 800d34c:	6819      	ldreq	r1, [r3, #0]
 800d34e:	685b      	ldreq	r3, [r3, #4]
 800d350:	6063      	str	r3, [r4, #4]
 800d352:	bf04      	itt	eq
 800d354:	1809      	addeq	r1, r1, r0
 800d356:	6021      	streq	r1, [r4, #0]
 800d358:	6054      	str	r4, [r2, #4]
 800d35a:	e7ca      	b.n	800d2f2 <_free_r+0x22>
 800d35c:	bd38      	pop	{r3, r4, r5, pc}
 800d35e:	bf00      	nop
 800d360:	20003480 	.word	0x20003480

0800d364 <_Balloc>:
 800d364:	b570      	push	{r4, r5, r6, lr}
 800d366:	69c6      	ldr	r6, [r0, #28]
 800d368:	4604      	mov	r4, r0
 800d36a:	460d      	mov	r5, r1
 800d36c:	b976      	cbnz	r6, 800d38c <_Balloc+0x28>
 800d36e:	2010      	movs	r0, #16
 800d370:	f7fd fe8c 	bl	800b08c <malloc>
 800d374:	4602      	mov	r2, r0
 800d376:	61e0      	str	r0, [r4, #28]
 800d378:	b920      	cbnz	r0, 800d384 <_Balloc+0x20>
 800d37a:	4b18      	ldr	r3, [pc, #96]	@ (800d3dc <_Balloc+0x78>)
 800d37c:	4818      	ldr	r0, [pc, #96]	@ (800d3e0 <_Balloc+0x7c>)
 800d37e:	216b      	movs	r1, #107	@ 0x6b
 800d380:	f7ff f930 	bl	800c5e4 <__assert_func>
 800d384:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d388:	6006      	str	r6, [r0, #0]
 800d38a:	60c6      	str	r6, [r0, #12]
 800d38c:	69e6      	ldr	r6, [r4, #28]
 800d38e:	68f3      	ldr	r3, [r6, #12]
 800d390:	b183      	cbz	r3, 800d3b4 <_Balloc+0x50>
 800d392:	69e3      	ldr	r3, [r4, #28]
 800d394:	68db      	ldr	r3, [r3, #12]
 800d396:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d39a:	b9b8      	cbnz	r0, 800d3cc <_Balloc+0x68>
 800d39c:	2101      	movs	r1, #1
 800d39e:	fa01 f605 	lsl.w	r6, r1, r5
 800d3a2:	1d72      	adds	r2, r6, #5
 800d3a4:	0092      	lsls	r2, r2, #2
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	f002 fa35 	bl	800f816 <_calloc_r>
 800d3ac:	b160      	cbz	r0, 800d3c8 <_Balloc+0x64>
 800d3ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d3b2:	e00e      	b.n	800d3d2 <_Balloc+0x6e>
 800d3b4:	2221      	movs	r2, #33	@ 0x21
 800d3b6:	2104      	movs	r1, #4
 800d3b8:	4620      	mov	r0, r4
 800d3ba:	f002 fa2c 	bl	800f816 <_calloc_r>
 800d3be:	69e3      	ldr	r3, [r4, #28]
 800d3c0:	60f0      	str	r0, [r6, #12]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d1e4      	bne.n	800d392 <_Balloc+0x2e>
 800d3c8:	2000      	movs	r0, #0
 800d3ca:	bd70      	pop	{r4, r5, r6, pc}
 800d3cc:	6802      	ldr	r2, [r0, #0]
 800d3ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d3d8:	e7f7      	b.n	800d3ca <_Balloc+0x66>
 800d3da:	bf00      	nop
 800d3dc:	08010e51 	.word	0x08010e51
 800d3e0:	08010ed1 	.word	0x08010ed1

0800d3e4 <_Bfree>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	69c6      	ldr	r6, [r0, #28]
 800d3e8:	4605      	mov	r5, r0
 800d3ea:	460c      	mov	r4, r1
 800d3ec:	b976      	cbnz	r6, 800d40c <_Bfree+0x28>
 800d3ee:	2010      	movs	r0, #16
 800d3f0:	f7fd fe4c 	bl	800b08c <malloc>
 800d3f4:	4602      	mov	r2, r0
 800d3f6:	61e8      	str	r0, [r5, #28]
 800d3f8:	b920      	cbnz	r0, 800d404 <_Bfree+0x20>
 800d3fa:	4b09      	ldr	r3, [pc, #36]	@ (800d420 <_Bfree+0x3c>)
 800d3fc:	4809      	ldr	r0, [pc, #36]	@ (800d424 <_Bfree+0x40>)
 800d3fe:	218f      	movs	r1, #143	@ 0x8f
 800d400:	f7ff f8f0 	bl	800c5e4 <__assert_func>
 800d404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d408:	6006      	str	r6, [r0, #0]
 800d40a:	60c6      	str	r6, [r0, #12]
 800d40c:	b13c      	cbz	r4, 800d41e <_Bfree+0x3a>
 800d40e:	69eb      	ldr	r3, [r5, #28]
 800d410:	6862      	ldr	r2, [r4, #4]
 800d412:	68db      	ldr	r3, [r3, #12]
 800d414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d418:	6021      	str	r1, [r4, #0]
 800d41a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d41e:	bd70      	pop	{r4, r5, r6, pc}
 800d420:	08010e51 	.word	0x08010e51
 800d424:	08010ed1 	.word	0x08010ed1

0800d428 <__multadd>:
 800d428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d42c:	690d      	ldr	r5, [r1, #16]
 800d42e:	4607      	mov	r7, r0
 800d430:	460c      	mov	r4, r1
 800d432:	461e      	mov	r6, r3
 800d434:	f101 0c14 	add.w	ip, r1, #20
 800d438:	2000      	movs	r0, #0
 800d43a:	f8dc 3000 	ldr.w	r3, [ip]
 800d43e:	b299      	uxth	r1, r3
 800d440:	fb02 6101 	mla	r1, r2, r1, r6
 800d444:	0c1e      	lsrs	r6, r3, #16
 800d446:	0c0b      	lsrs	r3, r1, #16
 800d448:	fb02 3306 	mla	r3, r2, r6, r3
 800d44c:	b289      	uxth	r1, r1
 800d44e:	3001      	adds	r0, #1
 800d450:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d454:	4285      	cmp	r5, r0
 800d456:	f84c 1b04 	str.w	r1, [ip], #4
 800d45a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d45e:	dcec      	bgt.n	800d43a <__multadd+0x12>
 800d460:	b30e      	cbz	r6, 800d4a6 <__multadd+0x7e>
 800d462:	68a3      	ldr	r3, [r4, #8]
 800d464:	42ab      	cmp	r3, r5
 800d466:	dc19      	bgt.n	800d49c <__multadd+0x74>
 800d468:	6861      	ldr	r1, [r4, #4]
 800d46a:	4638      	mov	r0, r7
 800d46c:	3101      	adds	r1, #1
 800d46e:	f7ff ff79 	bl	800d364 <_Balloc>
 800d472:	4680      	mov	r8, r0
 800d474:	b928      	cbnz	r0, 800d482 <__multadd+0x5a>
 800d476:	4602      	mov	r2, r0
 800d478:	4b0c      	ldr	r3, [pc, #48]	@ (800d4ac <__multadd+0x84>)
 800d47a:	480d      	ldr	r0, [pc, #52]	@ (800d4b0 <__multadd+0x88>)
 800d47c:	21ba      	movs	r1, #186	@ 0xba
 800d47e:	f7ff f8b1 	bl	800c5e4 <__assert_func>
 800d482:	6922      	ldr	r2, [r4, #16]
 800d484:	3202      	adds	r2, #2
 800d486:	f104 010c 	add.w	r1, r4, #12
 800d48a:	0092      	lsls	r2, r2, #2
 800d48c:	300c      	adds	r0, #12
 800d48e:	f002 f9a5 	bl	800f7dc <memcpy>
 800d492:	4621      	mov	r1, r4
 800d494:	4638      	mov	r0, r7
 800d496:	f7ff ffa5 	bl	800d3e4 <_Bfree>
 800d49a:	4644      	mov	r4, r8
 800d49c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d4a0:	3501      	adds	r5, #1
 800d4a2:	615e      	str	r6, [r3, #20]
 800d4a4:	6125      	str	r5, [r4, #16]
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4ac:	08010ec0 	.word	0x08010ec0
 800d4b0:	08010ed1 	.word	0x08010ed1

0800d4b4 <__s2b>:
 800d4b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4b8:	460c      	mov	r4, r1
 800d4ba:	4615      	mov	r5, r2
 800d4bc:	461f      	mov	r7, r3
 800d4be:	2209      	movs	r2, #9
 800d4c0:	3308      	adds	r3, #8
 800d4c2:	4606      	mov	r6, r0
 800d4c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d4c8:	2100      	movs	r1, #0
 800d4ca:	2201      	movs	r2, #1
 800d4cc:	429a      	cmp	r2, r3
 800d4ce:	db09      	blt.n	800d4e4 <__s2b+0x30>
 800d4d0:	4630      	mov	r0, r6
 800d4d2:	f7ff ff47 	bl	800d364 <_Balloc>
 800d4d6:	b940      	cbnz	r0, 800d4ea <__s2b+0x36>
 800d4d8:	4602      	mov	r2, r0
 800d4da:	4b19      	ldr	r3, [pc, #100]	@ (800d540 <__s2b+0x8c>)
 800d4dc:	4819      	ldr	r0, [pc, #100]	@ (800d544 <__s2b+0x90>)
 800d4de:	21d3      	movs	r1, #211	@ 0xd3
 800d4e0:	f7ff f880 	bl	800c5e4 <__assert_func>
 800d4e4:	0052      	lsls	r2, r2, #1
 800d4e6:	3101      	adds	r1, #1
 800d4e8:	e7f0      	b.n	800d4cc <__s2b+0x18>
 800d4ea:	9b08      	ldr	r3, [sp, #32]
 800d4ec:	6143      	str	r3, [r0, #20]
 800d4ee:	2d09      	cmp	r5, #9
 800d4f0:	f04f 0301 	mov.w	r3, #1
 800d4f4:	6103      	str	r3, [r0, #16]
 800d4f6:	dd16      	ble.n	800d526 <__s2b+0x72>
 800d4f8:	f104 0909 	add.w	r9, r4, #9
 800d4fc:	46c8      	mov	r8, r9
 800d4fe:	442c      	add	r4, r5
 800d500:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d504:	4601      	mov	r1, r0
 800d506:	3b30      	subs	r3, #48	@ 0x30
 800d508:	220a      	movs	r2, #10
 800d50a:	4630      	mov	r0, r6
 800d50c:	f7ff ff8c 	bl	800d428 <__multadd>
 800d510:	45a0      	cmp	r8, r4
 800d512:	d1f5      	bne.n	800d500 <__s2b+0x4c>
 800d514:	f1a5 0408 	sub.w	r4, r5, #8
 800d518:	444c      	add	r4, r9
 800d51a:	1b2d      	subs	r5, r5, r4
 800d51c:	1963      	adds	r3, r4, r5
 800d51e:	42bb      	cmp	r3, r7
 800d520:	db04      	blt.n	800d52c <__s2b+0x78>
 800d522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d526:	340a      	adds	r4, #10
 800d528:	2509      	movs	r5, #9
 800d52a:	e7f6      	b.n	800d51a <__s2b+0x66>
 800d52c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d530:	4601      	mov	r1, r0
 800d532:	3b30      	subs	r3, #48	@ 0x30
 800d534:	220a      	movs	r2, #10
 800d536:	4630      	mov	r0, r6
 800d538:	f7ff ff76 	bl	800d428 <__multadd>
 800d53c:	e7ee      	b.n	800d51c <__s2b+0x68>
 800d53e:	bf00      	nop
 800d540:	08010ec0 	.word	0x08010ec0
 800d544:	08010ed1 	.word	0x08010ed1

0800d548 <__hi0bits>:
 800d548:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d54c:	4603      	mov	r3, r0
 800d54e:	bf36      	itet	cc
 800d550:	0403      	lslcc	r3, r0, #16
 800d552:	2000      	movcs	r0, #0
 800d554:	2010      	movcc	r0, #16
 800d556:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d55a:	bf3c      	itt	cc
 800d55c:	021b      	lslcc	r3, r3, #8
 800d55e:	3008      	addcc	r0, #8
 800d560:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d564:	bf3c      	itt	cc
 800d566:	011b      	lslcc	r3, r3, #4
 800d568:	3004      	addcc	r0, #4
 800d56a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d56e:	bf3c      	itt	cc
 800d570:	009b      	lslcc	r3, r3, #2
 800d572:	3002      	addcc	r0, #2
 800d574:	2b00      	cmp	r3, #0
 800d576:	db05      	blt.n	800d584 <__hi0bits+0x3c>
 800d578:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d57c:	f100 0001 	add.w	r0, r0, #1
 800d580:	bf08      	it	eq
 800d582:	2020      	moveq	r0, #32
 800d584:	4770      	bx	lr

0800d586 <__lo0bits>:
 800d586:	6803      	ldr	r3, [r0, #0]
 800d588:	4602      	mov	r2, r0
 800d58a:	f013 0007 	ands.w	r0, r3, #7
 800d58e:	d00b      	beq.n	800d5a8 <__lo0bits+0x22>
 800d590:	07d9      	lsls	r1, r3, #31
 800d592:	d421      	bmi.n	800d5d8 <__lo0bits+0x52>
 800d594:	0798      	lsls	r0, r3, #30
 800d596:	bf49      	itett	mi
 800d598:	085b      	lsrmi	r3, r3, #1
 800d59a:	089b      	lsrpl	r3, r3, #2
 800d59c:	2001      	movmi	r0, #1
 800d59e:	6013      	strmi	r3, [r2, #0]
 800d5a0:	bf5c      	itt	pl
 800d5a2:	6013      	strpl	r3, [r2, #0]
 800d5a4:	2002      	movpl	r0, #2
 800d5a6:	4770      	bx	lr
 800d5a8:	b299      	uxth	r1, r3
 800d5aa:	b909      	cbnz	r1, 800d5b0 <__lo0bits+0x2a>
 800d5ac:	0c1b      	lsrs	r3, r3, #16
 800d5ae:	2010      	movs	r0, #16
 800d5b0:	b2d9      	uxtb	r1, r3
 800d5b2:	b909      	cbnz	r1, 800d5b8 <__lo0bits+0x32>
 800d5b4:	3008      	adds	r0, #8
 800d5b6:	0a1b      	lsrs	r3, r3, #8
 800d5b8:	0719      	lsls	r1, r3, #28
 800d5ba:	bf04      	itt	eq
 800d5bc:	091b      	lsreq	r3, r3, #4
 800d5be:	3004      	addeq	r0, #4
 800d5c0:	0799      	lsls	r1, r3, #30
 800d5c2:	bf04      	itt	eq
 800d5c4:	089b      	lsreq	r3, r3, #2
 800d5c6:	3002      	addeq	r0, #2
 800d5c8:	07d9      	lsls	r1, r3, #31
 800d5ca:	d403      	bmi.n	800d5d4 <__lo0bits+0x4e>
 800d5cc:	085b      	lsrs	r3, r3, #1
 800d5ce:	f100 0001 	add.w	r0, r0, #1
 800d5d2:	d003      	beq.n	800d5dc <__lo0bits+0x56>
 800d5d4:	6013      	str	r3, [r2, #0]
 800d5d6:	4770      	bx	lr
 800d5d8:	2000      	movs	r0, #0
 800d5da:	4770      	bx	lr
 800d5dc:	2020      	movs	r0, #32
 800d5de:	4770      	bx	lr

0800d5e0 <__i2b>:
 800d5e0:	b510      	push	{r4, lr}
 800d5e2:	460c      	mov	r4, r1
 800d5e4:	2101      	movs	r1, #1
 800d5e6:	f7ff febd 	bl	800d364 <_Balloc>
 800d5ea:	4602      	mov	r2, r0
 800d5ec:	b928      	cbnz	r0, 800d5fa <__i2b+0x1a>
 800d5ee:	4b05      	ldr	r3, [pc, #20]	@ (800d604 <__i2b+0x24>)
 800d5f0:	4805      	ldr	r0, [pc, #20]	@ (800d608 <__i2b+0x28>)
 800d5f2:	f240 1145 	movw	r1, #325	@ 0x145
 800d5f6:	f7fe fff5 	bl	800c5e4 <__assert_func>
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	6144      	str	r4, [r0, #20]
 800d5fe:	6103      	str	r3, [r0, #16]
 800d600:	bd10      	pop	{r4, pc}
 800d602:	bf00      	nop
 800d604:	08010ec0 	.word	0x08010ec0
 800d608:	08010ed1 	.word	0x08010ed1

0800d60c <__multiply>:
 800d60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d610:	4617      	mov	r7, r2
 800d612:	690a      	ldr	r2, [r1, #16]
 800d614:	693b      	ldr	r3, [r7, #16]
 800d616:	429a      	cmp	r2, r3
 800d618:	bfa8      	it	ge
 800d61a:	463b      	movge	r3, r7
 800d61c:	4689      	mov	r9, r1
 800d61e:	bfa4      	itt	ge
 800d620:	460f      	movge	r7, r1
 800d622:	4699      	movge	r9, r3
 800d624:	693d      	ldr	r5, [r7, #16]
 800d626:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	6879      	ldr	r1, [r7, #4]
 800d62e:	eb05 060a 	add.w	r6, r5, sl
 800d632:	42b3      	cmp	r3, r6
 800d634:	b085      	sub	sp, #20
 800d636:	bfb8      	it	lt
 800d638:	3101      	addlt	r1, #1
 800d63a:	f7ff fe93 	bl	800d364 <_Balloc>
 800d63e:	b930      	cbnz	r0, 800d64e <__multiply+0x42>
 800d640:	4602      	mov	r2, r0
 800d642:	4b41      	ldr	r3, [pc, #260]	@ (800d748 <__multiply+0x13c>)
 800d644:	4841      	ldr	r0, [pc, #260]	@ (800d74c <__multiply+0x140>)
 800d646:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d64a:	f7fe ffcb 	bl	800c5e4 <__assert_func>
 800d64e:	f100 0414 	add.w	r4, r0, #20
 800d652:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d656:	4623      	mov	r3, r4
 800d658:	2200      	movs	r2, #0
 800d65a:	4573      	cmp	r3, lr
 800d65c:	d320      	bcc.n	800d6a0 <__multiply+0x94>
 800d65e:	f107 0814 	add.w	r8, r7, #20
 800d662:	f109 0114 	add.w	r1, r9, #20
 800d666:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d66a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d66e:	9302      	str	r3, [sp, #8]
 800d670:	1beb      	subs	r3, r5, r7
 800d672:	3b15      	subs	r3, #21
 800d674:	f023 0303 	bic.w	r3, r3, #3
 800d678:	3304      	adds	r3, #4
 800d67a:	3715      	adds	r7, #21
 800d67c:	42bd      	cmp	r5, r7
 800d67e:	bf38      	it	cc
 800d680:	2304      	movcc	r3, #4
 800d682:	9301      	str	r3, [sp, #4]
 800d684:	9b02      	ldr	r3, [sp, #8]
 800d686:	9103      	str	r1, [sp, #12]
 800d688:	428b      	cmp	r3, r1
 800d68a:	d80c      	bhi.n	800d6a6 <__multiply+0x9a>
 800d68c:	2e00      	cmp	r6, #0
 800d68e:	dd03      	ble.n	800d698 <__multiply+0x8c>
 800d690:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d694:	2b00      	cmp	r3, #0
 800d696:	d055      	beq.n	800d744 <__multiply+0x138>
 800d698:	6106      	str	r6, [r0, #16]
 800d69a:	b005      	add	sp, #20
 800d69c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a0:	f843 2b04 	str.w	r2, [r3], #4
 800d6a4:	e7d9      	b.n	800d65a <__multiply+0x4e>
 800d6a6:	f8b1 a000 	ldrh.w	sl, [r1]
 800d6aa:	f1ba 0f00 	cmp.w	sl, #0
 800d6ae:	d01f      	beq.n	800d6f0 <__multiply+0xe4>
 800d6b0:	46c4      	mov	ip, r8
 800d6b2:	46a1      	mov	r9, r4
 800d6b4:	2700      	movs	r7, #0
 800d6b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d6ba:	f8d9 3000 	ldr.w	r3, [r9]
 800d6be:	fa1f fb82 	uxth.w	fp, r2
 800d6c2:	b29b      	uxth	r3, r3
 800d6c4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d6c8:	443b      	add	r3, r7
 800d6ca:	f8d9 7000 	ldr.w	r7, [r9]
 800d6ce:	0c12      	lsrs	r2, r2, #16
 800d6d0:	0c3f      	lsrs	r7, r7, #16
 800d6d2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d6d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6e0:	4565      	cmp	r5, ip
 800d6e2:	f849 3b04 	str.w	r3, [r9], #4
 800d6e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d6ea:	d8e4      	bhi.n	800d6b6 <__multiply+0xaa>
 800d6ec:	9b01      	ldr	r3, [sp, #4]
 800d6ee:	50e7      	str	r7, [r4, r3]
 800d6f0:	9b03      	ldr	r3, [sp, #12]
 800d6f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d6f6:	3104      	adds	r1, #4
 800d6f8:	f1b9 0f00 	cmp.w	r9, #0
 800d6fc:	d020      	beq.n	800d740 <__multiply+0x134>
 800d6fe:	6823      	ldr	r3, [r4, #0]
 800d700:	4647      	mov	r7, r8
 800d702:	46a4      	mov	ip, r4
 800d704:	f04f 0a00 	mov.w	sl, #0
 800d708:	f8b7 b000 	ldrh.w	fp, [r7]
 800d70c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d710:	fb09 220b 	mla	r2, r9, fp, r2
 800d714:	4452      	add	r2, sl
 800d716:	b29b      	uxth	r3, r3
 800d718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d71c:	f84c 3b04 	str.w	r3, [ip], #4
 800d720:	f857 3b04 	ldr.w	r3, [r7], #4
 800d724:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d728:	f8bc 3000 	ldrh.w	r3, [ip]
 800d72c:	fb09 330a 	mla	r3, r9, sl, r3
 800d730:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d734:	42bd      	cmp	r5, r7
 800d736:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d73a:	d8e5      	bhi.n	800d708 <__multiply+0xfc>
 800d73c:	9a01      	ldr	r2, [sp, #4]
 800d73e:	50a3      	str	r3, [r4, r2]
 800d740:	3404      	adds	r4, #4
 800d742:	e79f      	b.n	800d684 <__multiply+0x78>
 800d744:	3e01      	subs	r6, #1
 800d746:	e7a1      	b.n	800d68c <__multiply+0x80>
 800d748:	08010ec0 	.word	0x08010ec0
 800d74c:	08010ed1 	.word	0x08010ed1

0800d750 <__pow5mult>:
 800d750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d754:	4615      	mov	r5, r2
 800d756:	f012 0203 	ands.w	r2, r2, #3
 800d75a:	4607      	mov	r7, r0
 800d75c:	460e      	mov	r6, r1
 800d75e:	d007      	beq.n	800d770 <__pow5mult+0x20>
 800d760:	4c25      	ldr	r4, [pc, #148]	@ (800d7f8 <__pow5mult+0xa8>)
 800d762:	3a01      	subs	r2, #1
 800d764:	2300      	movs	r3, #0
 800d766:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d76a:	f7ff fe5d 	bl	800d428 <__multadd>
 800d76e:	4606      	mov	r6, r0
 800d770:	10ad      	asrs	r5, r5, #2
 800d772:	d03d      	beq.n	800d7f0 <__pow5mult+0xa0>
 800d774:	69fc      	ldr	r4, [r7, #28]
 800d776:	b97c      	cbnz	r4, 800d798 <__pow5mult+0x48>
 800d778:	2010      	movs	r0, #16
 800d77a:	f7fd fc87 	bl	800b08c <malloc>
 800d77e:	4602      	mov	r2, r0
 800d780:	61f8      	str	r0, [r7, #28]
 800d782:	b928      	cbnz	r0, 800d790 <__pow5mult+0x40>
 800d784:	4b1d      	ldr	r3, [pc, #116]	@ (800d7fc <__pow5mult+0xac>)
 800d786:	481e      	ldr	r0, [pc, #120]	@ (800d800 <__pow5mult+0xb0>)
 800d788:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d78c:	f7fe ff2a 	bl	800c5e4 <__assert_func>
 800d790:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d794:	6004      	str	r4, [r0, #0]
 800d796:	60c4      	str	r4, [r0, #12]
 800d798:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d79c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d7a0:	b94c      	cbnz	r4, 800d7b6 <__pow5mult+0x66>
 800d7a2:	f240 2171 	movw	r1, #625	@ 0x271
 800d7a6:	4638      	mov	r0, r7
 800d7a8:	f7ff ff1a 	bl	800d5e0 <__i2b>
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800d7b2:	4604      	mov	r4, r0
 800d7b4:	6003      	str	r3, [r0, #0]
 800d7b6:	f04f 0900 	mov.w	r9, #0
 800d7ba:	07eb      	lsls	r3, r5, #31
 800d7bc:	d50a      	bpl.n	800d7d4 <__pow5mult+0x84>
 800d7be:	4631      	mov	r1, r6
 800d7c0:	4622      	mov	r2, r4
 800d7c2:	4638      	mov	r0, r7
 800d7c4:	f7ff ff22 	bl	800d60c <__multiply>
 800d7c8:	4631      	mov	r1, r6
 800d7ca:	4680      	mov	r8, r0
 800d7cc:	4638      	mov	r0, r7
 800d7ce:	f7ff fe09 	bl	800d3e4 <_Bfree>
 800d7d2:	4646      	mov	r6, r8
 800d7d4:	106d      	asrs	r5, r5, #1
 800d7d6:	d00b      	beq.n	800d7f0 <__pow5mult+0xa0>
 800d7d8:	6820      	ldr	r0, [r4, #0]
 800d7da:	b938      	cbnz	r0, 800d7ec <__pow5mult+0x9c>
 800d7dc:	4622      	mov	r2, r4
 800d7de:	4621      	mov	r1, r4
 800d7e0:	4638      	mov	r0, r7
 800d7e2:	f7ff ff13 	bl	800d60c <__multiply>
 800d7e6:	6020      	str	r0, [r4, #0]
 800d7e8:	f8c0 9000 	str.w	r9, [r0]
 800d7ec:	4604      	mov	r4, r0
 800d7ee:	e7e4      	b.n	800d7ba <__pow5mult+0x6a>
 800d7f0:	4630      	mov	r0, r6
 800d7f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7f6:	bf00      	nop
 800d7f8:	08010fc0 	.word	0x08010fc0
 800d7fc:	08010e51 	.word	0x08010e51
 800d800:	08010ed1 	.word	0x08010ed1

0800d804 <__lshift>:
 800d804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d808:	460c      	mov	r4, r1
 800d80a:	6849      	ldr	r1, [r1, #4]
 800d80c:	6923      	ldr	r3, [r4, #16]
 800d80e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d812:	68a3      	ldr	r3, [r4, #8]
 800d814:	4607      	mov	r7, r0
 800d816:	4691      	mov	r9, r2
 800d818:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d81c:	f108 0601 	add.w	r6, r8, #1
 800d820:	42b3      	cmp	r3, r6
 800d822:	db0b      	blt.n	800d83c <__lshift+0x38>
 800d824:	4638      	mov	r0, r7
 800d826:	f7ff fd9d 	bl	800d364 <_Balloc>
 800d82a:	4605      	mov	r5, r0
 800d82c:	b948      	cbnz	r0, 800d842 <__lshift+0x3e>
 800d82e:	4602      	mov	r2, r0
 800d830:	4b28      	ldr	r3, [pc, #160]	@ (800d8d4 <__lshift+0xd0>)
 800d832:	4829      	ldr	r0, [pc, #164]	@ (800d8d8 <__lshift+0xd4>)
 800d834:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d838:	f7fe fed4 	bl	800c5e4 <__assert_func>
 800d83c:	3101      	adds	r1, #1
 800d83e:	005b      	lsls	r3, r3, #1
 800d840:	e7ee      	b.n	800d820 <__lshift+0x1c>
 800d842:	2300      	movs	r3, #0
 800d844:	f100 0114 	add.w	r1, r0, #20
 800d848:	f100 0210 	add.w	r2, r0, #16
 800d84c:	4618      	mov	r0, r3
 800d84e:	4553      	cmp	r3, sl
 800d850:	db33      	blt.n	800d8ba <__lshift+0xb6>
 800d852:	6920      	ldr	r0, [r4, #16]
 800d854:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d858:	f104 0314 	add.w	r3, r4, #20
 800d85c:	f019 091f 	ands.w	r9, r9, #31
 800d860:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d864:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d868:	d02b      	beq.n	800d8c2 <__lshift+0xbe>
 800d86a:	f1c9 0e20 	rsb	lr, r9, #32
 800d86e:	468a      	mov	sl, r1
 800d870:	2200      	movs	r2, #0
 800d872:	6818      	ldr	r0, [r3, #0]
 800d874:	fa00 f009 	lsl.w	r0, r0, r9
 800d878:	4310      	orrs	r0, r2
 800d87a:	f84a 0b04 	str.w	r0, [sl], #4
 800d87e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d882:	459c      	cmp	ip, r3
 800d884:	fa22 f20e 	lsr.w	r2, r2, lr
 800d888:	d8f3      	bhi.n	800d872 <__lshift+0x6e>
 800d88a:	ebac 0304 	sub.w	r3, ip, r4
 800d88e:	3b15      	subs	r3, #21
 800d890:	f023 0303 	bic.w	r3, r3, #3
 800d894:	3304      	adds	r3, #4
 800d896:	f104 0015 	add.w	r0, r4, #21
 800d89a:	4560      	cmp	r0, ip
 800d89c:	bf88      	it	hi
 800d89e:	2304      	movhi	r3, #4
 800d8a0:	50ca      	str	r2, [r1, r3]
 800d8a2:	b10a      	cbz	r2, 800d8a8 <__lshift+0xa4>
 800d8a4:	f108 0602 	add.w	r6, r8, #2
 800d8a8:	3e01      	subs	r6, #1
 800d8aa:	4638      	mov	r0, r7
 800d8ac:	612e      	str	r6, [r5, #16]
 800d8ae:	4621      	mov	r1, r4
 800d8b0:	f7ff fd98 	bl	800d3e4 <_Bfree>
 800d8b4:	4628      	mov	r0, r5
 800d8b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800d8be:	3301      	adds	r3, #1
 800d8c0:	e7c5      	b.n	800d84e <__lshift+0x4a>
 800d8c2:	3904      	subs	r1, #4
 800d8c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d8cc:	459c      	cmp	ip, r3
 800d8ce:	d8f9      	bhi.n	800d8c4 <__lshift+0xc0>
 800d8d0:	e7ea      	b.n	800d8a8 <__lshift+0xa4>
 800d8d2:	bf00      	nop
 800d8d4:	08010ec0 	.word	0x08010ec0
 800d8d8:	08010ed1 	.word	0x08010ed1

0800d8dc <__mcmp>:
 800d8dc:	690a      	ldr	r2, [r1, #16]
 800d8de:	4603      	mov	r3, r0
 800d8e0:	6900      	ldr	r0, [r0, #16]
 800d8e2:	1a80      	subs	r0, r0, r2
 800d8e4:	b530      	push	{r4, r5, lr}
 800d8e6:	d10e      	bne.n	800d906 <__mcmp+0x2a>
 800d8e8:	3314      	adds	r3, #20
 800d8ea:	3114      	adds	r1, #20
 800d8ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d8f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d8f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d8f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d8fc:	4295      	cmp	r5, r2
 800d8fe:	d003      	beq.n	800d908 <__mcmp+0x2c>
 800d900:	d205      	bcs.n	800d90e <__mcmp+0x32>
 800d902:	f04f 30ff 	mov.w	r0, #4294967295
 800d906:	bd30      	pop	{r4, r5, pc}
 800d908:	42a3      	cmp	r3, r4
 800d90a:	d3f3      	bcc.n	800d8f4 <__mcmp+0x18>
 800d90c:	e7fb      	b.n	800d906 <__mcmp+0x2a>
 800d90e:	2001      	movs	r0, #1
 800d910:	e7f9      	b.n	800d906 <__mcmp+0x2a>
	...

0800d914 <__mdiff>:
 800d914:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d918:	4689      	mov	r9, r1
 800d91a:	4606      	mov	r6, r0
 800d91c:	4611      	mov	r1, r2
 800d91e:	4648      	mov	r0, r9
 800d920:	4614      	mov	r4, r2
 800d922:	f7ff ffdb 	bl	800d8dc <__mcmp>
 800d926:	1e05      	subs	r5, r0, #0
 800d928:	d112      	bne.n	800d950 <__mdiff+0x3c>
 800d92a:	4629      	mov	r1, r5
 800d92c:	4630      	mov	r0, r6
 800d92e:	f7ff fd19 	bl	800d364 <_Balloc>
 800d932:	4602      	mov	r2, r0
 800d934:	b928      	cbnz	r0, 800d942 <__mdiff+0x2e>
 800d936:	4b3f      	ldr	r3, [pc, #252]	@ (800da34 <__mdiff+0x120>)
 800d938:	f240 2137 	movw	r1, #567	@ 0x237
 800d93c:	483e      	ldr	r0, [pc, #248]	@ (800da38 <__mdiff+0x124>)
 800d93e:	f7fe fe51 	bl	800c5e4 <__assert_func>
 800d942:	2301      	movs	r3, #1
 800d944:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d948:	4610      	mov	r0, r2
 800d94a:	b003      	add	sp, #12
 800d94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d950:	bfbc      	itt	lt
 800d952:	464b      	movlt	r3, r9
 800d954:	46a1      	movlt	r9, r4
 800d956:	4630      	mov	r0, r6
 800d958:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d95c:	bfba      	itte	lt
 800d95e:	461c      	movlt	r4, r3
 800d960:	2501      	movlt	r5, #1
 800d962:	2500      	movge	r5, #0
 800d964:	f7ff fcfe 	bl	800d364 <_Balloc>
 800d968:	4602      	mov	r2, r0
 800d96a:	b918      	cbnz	r0, 800d974 <__mdiff+0x60>
 800d96c:	4b31      	ldr	r3, [pc, #196]	@ (800da34 <__mdiff+0x120>)
 800d96e:	f240 2145 	movw	r1, #581	@ 0x245
 800d972:	e7e3      	b.n	800d93c <__mdiff+0x28>
 800d974:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d978:	6926      	ldr	r6, [r4, #16]
 800d97a:	60c5      	str	r5, [r0, #12]
 800d97c:	f109 0310 	add.w	r3, r9, #16
 800d980:	f109 0514 	add.w	r5, r9, #20
 800d984:	f104 0e14 	add.w	lr, r4, #20
 800d988:	f100 0b14 	add.w	fp, r0, #20
 800d98c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d990:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d994:	9301      	str	r3, [sp, #4]
 800d996:	46d9      	mov	r9, fp
 800d998:	f04f 0c00 	mov.w	ip, #0
 800d99c:	9b01      	ldr	r3, [sp, #4]
 800d99e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d9a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d9a6:	9301      	str	r3, [sp, #4]
 800d9a8:	fa1f f38a 	uxth.w	r3, sl
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	b283      	uxth	r3, r0
 800d9b0:	1acb      	subs	r3, r1, r3
 800d9b2:	0c00      	lsrs	r0, r0, #16
 800d9b4:	4463      	add	r3, ip
 800d9b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d9ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d9be:	b29b      	uxth	r3, r3
 800d9c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d9c4:	4576      	cmp	r6, lr
 800d9c6:	f849 3b04 	str.w	r3, [r9], #4
 800d9ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d9ce:	d8e5      	bhi.n	800d99c <__mdiff+0x88>
 800d9d0:	1b33      	subs	r3, r6, r4
 800d9d2:	3b15      	subs	r3, #21
 800d9d4:	f023 0303 	bic.w	r3, r3, #3
 800d9d8:	3415      	adds	r4, #21
 800d9da:	3304      	adds	r3, #4
 800d9dc:	42a6      	cmp	r6, r4
 800d9de:	bf38      	it	cc
 800d9e0:	2304      	movcc	r3, #4
 800d9e2:	441d      	add	r5, r3
 800d9e4:	445b      	add	r3, fp
 800d9e6:	461e      	mov	r6, r3
 800d9e8:	462c      	mov	r4, r5
 800d9ea:	4544      	cmp	r4, r8
 800d9ec:	d30e      	bcc.n	800da0c <__mdiff+0xf8>
 800d9ee:	f108 0103 	add.w	r1, r8, #3
 800d9f2:	1b49      	subs	r1, r1, r5
 800d9f4:	f021 0103 	bic.w	r1, r1, #3
 800d9f8:	3d03      	subs	r5, #3
 800d9fa:	45a8      	cmp	r8, r5
 800d9fc:	bf38      	it	cc
 800d9fe:	2100      	movcc	r1, #0
 800da00:	440b      	add	r3, r1
 800da02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da06:	b191      	cbz	r1, 800da2e <__mdiff+0x11a>
 800da08:	6117      	str	r7, [r2, #16]
 800da0a:	e79d      	b.n	800d948 <__mdiff+0x34>
 800da0c:	f854 1b04 	ldr.w	r1, [r4], #4
 800da10:	46e6      	mov	lr, ip
 800da12:	0c08      	lsrs	r0, r1, #16
 800da14:	fa1c fc81 	uxtah	ip, ip, r1
 800da18:	4471      	add	r1, lr
 800da1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800da1e:	b289      	uxth	r1, r1
 800da20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800da24:	f846 1b04 	str.w	r1, [r6], #4
 800da28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800da2c:	e7dd      	b.n	800d9ea <__mdiff+0xd6>
 800da2e:	3f01      	subs	r7, #1
 800da30:	e7e7      	b.n	800da02 <__mdiff+0xee>
 800da32:	bf00      	nop
 800da34:	08010ec0 	.word	0x08010ec0
 800da38:	08010ed1 	.word	0x08010ed1

0800da3c <__ulp>:
 800da3c:	b082      	sub	sp, #8
 800da3e:	ed8d 0b00 	vstr	d0, [sp]
 800da42:	9a01      	ldr	r2, [sp, #4]
 800da44:	4b0f      	ldr	r3, [pc, #60]	@ (800da84 <__ulp+0x48>)
 800da46:	4013      	ands	r3, r2
 800da48:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	dc08      	bgt.n	800da62 <__ulp+0x26>
 800da50:	425b      	negs	r3, r3
 800da52:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800da56:	ea4f 5223 	mov.w	r2, r3, asr #20
 800da5a:	da04      	bge.n	800da66 <__ulp+0x2a>
 800da5c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800da60:	4113      	asrs	r3, r2
 800da62:	2200      	movs	r2, #0
 800da64:	e008      	b.n	800da78 <__ulp+0x3c>
 800da66:	f1a2 0314 	sub.w	r3, r2, #20
 800da6a:	2b1e      	cmp	r3, #30
 800da6c:	bfda      	itte	le
 800da6e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800da72:	40da      	lsrle	r2, r3
 800da74:	2201      	movgt	r2, #1
 800da76:	2300      	movs	r3, #0
 800da78:	4619      	mov	r1, r3
 800da7a:	4610      	mov	r0, r2
 800da7c:	ec41 0b10 	vmov	d0, r0, r1
 800da80:	b002      	add	sp, #8
 800da82:	4770      	bx	lr
 800da84:	7ff00000 	.word	0x7ff00000

0800da88 <__b2d>:
 800da88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da8c:	6906      	ldr	r6, [r0, #16]
 800da8e:	f100 0814 	add.w	r8, r0, #20
 800da92:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800da96:	1f37      	subs	r7, r6, #4
 800da98:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800da9c:	4610      	mov	r0, r2
 800da9e:	f7ff fd53 	bl	800d548 <__hi0bits>
 800daa2:	f1c0 0320 	rsb	r3, r0, #32
 800daa6:	280a      	cmp	r0, #10
 800daa8:	600b      	str	r3, [r1, #0]
 800daaa:	491b      	ldr	r1, [pc, #108]	@ (800db18 <__b2d+0x90>)
 800daac:	dc15      	bgt.n	800dada <__b2d+0x52>
 800daae:	f1c0 0c0b 	rsb	ip, r0, #11
 800dab2:	fa22 f30c 	lsr.w	r3, r2, ip
 800dab6:	45b8      	cmp	r8, r7
 800dab8:	ea43 0501 	orr.w	r5, r3, r1
 800dabc:	bf34      	ite	cc
 800dabe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dac2:	2300      	movcs	r3, #0
 800dac4:	3015      	adds	r0, #21
 800dac6:	fa02 f000 	lsl.w	r0, r2, r0
 800daca:	fa23 f30c 	lsr.w	r3, r3, ip
 800dace:	4303      	orrs	r3, r0
 800dad0:	461c      	mov	r4, r3
 800dad2:	ec45 4b10 	vmov	d0, r4, r5
 800dad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dada:	45b8      	cmp	r8, r7
 800dadc:	bf3a      	itte	cc
 800dade:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dae2:	f1a6 0708 	subcc.w	r7, r6, #8
 800dae6:	2300      	movcs	r3, #0
 800dae8:	380b      	subs	r0, #11
 800daea:	d012      	beq.n	800db12 <__b2d+0x8a>
 800daec:	f1c0 0120 	rsb	r1, r0, #32
 800daf0:	fa23 f401 	lsr.w	r4, r3, r1
 800daf4:	4082      	lsls	r2, r0
 800daf6:	4322      	orrs	r2, r4
 800daf8:	4547      	cmp	r7, r8
 800dafa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dafe:	bf8c      	ite	hi
 800db00:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800db04:	2200      	movls	r2, #0
 800db06:	4083      	lsls	r3, r0
 800db08:	40ca      	lsrs	r2, r1
 800db0a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800db0e:	4313      	orrs	r3, r2
 800db10:	e7de      	b.n	800dad0 <__b2d+0x48>
 800db12:	ea42 0501 	orr.w	r5, r2, r1
 800db16:	e7db      	b.n	800dad0 <__b2d+0x48>
 800db18:	3ff00000 	.word	0x3ff00000

0800db1c <__d2b>:
 800db1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800db20:	460f      	mov	r7, r1
 800db22:	2101      	movs	r1, #1
 800db24:	ec59 8b10 	vmov	r8, r9, d0
 800db28:	4616      	mov	r6, r2
 800db2a:	f7ff fc1b 	bl	800d364 <_Balloc>
 800db2e:	4604      	mov	r4, r0
 800db30:	b930      	cbnz	r0, 800db40 <__d2b+0x24>
 800db32:	4602      	mov	r2, r0
 800db34:	4b23      	ldr	r3, [pc, #140]	@ (800dbc4 <__d2b+0xa8>)
 800db36:	4824      	ldr	r0, [pc, #144]	@ (800dbc8 <__d2b+0xac>)
 800db38:	f240 310f 	movw	r1, #783	@ 0x30f
 800db3c:	f7fe fd52 	bl	800c5e4 <__assert_func>
 800db40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800db44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db48:	b10d      	cbz	r5, 800db4e <__d2b+0x32>
 800db4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800db4e:	9301      	str	r3, [sp, #4]
 800db50:	f1b8 0300 	subs.w	r3, r8, #0
 800db54:	d023      	beq.n	800db9e <__d2b+0x82>
 800db56:	4668      	mov	r0, sp
 800db58:	9300      	str	r3, [sp, #0]
 800db5a:	f7ff fd14 	bl	800d586 <__lo0bits>
 800db5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db62:	b1d0      	cbz	r0, 800db9a <__d2b+0x7e>
 800db64:	f1c0 0320 	rsb	r3, r0, #32
 800db68:	fa02 f303 	lsl.w	r3, r2, r3
 800db6c:	430b      	orrs	r3, r1
 800db6e:	40c2      	lsrs	r2, r0
 800db70:	6163      	str	r3, [r4, #20]
 800db72:	9201      	str	r2, [sp, #4]
 800db74:	9b01      	ldr	r3, [sp, #4]
 800db76:	61a3      	str	r3, [r4, #24]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	bf0c      	ite	eq
 800db7c:	2201      	moveq	r2, #1
 800db7e:	2202      	movne	r2, #2
 800db80:	6122      	str	r2, [r4, #16]
 800db82:	b1a5      	cbz	r5, 800dbae <__d2b+0x92>
 800db84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800db88:	4405      	add	r5, r0
 800db8a:	603d      	str	r5, [r7, #0]
 800db8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800db90:	6030      	str	r0, [r6, #0]
 800db92:	4620      	mov	r0, r4
 800db94:	b003      	add	sp, #12
 800db96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db9a:	6161      	str	r1, [r4, #20]
 800db9c:	e7ea      	b.n	800db74 <__d2b+0x58>
 800db9e:	a801      	add	r0, sp, #4
 800dba0:	f7ff fcf1 	bl	800d586 <__lo0bits>
 800dba4:	9b01      	ldr	r3, [sp, #4]
 800dba6:	6163      	str	r3, [r4, #20]
 800dba8:	3020      	adds	r0, #32
 800dbaa:	2201      	movs	r2, #1
 800dbac:	e7e8      	b.n	800db80 <__d2b+0x64>
 800dbae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dbb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dbb6:	6038      	str	r0, [r7, #0]
 800dbb8:	6918      	ldr	r0, [r3, #16]
 800dbba:	f7ff fcc5 	bl	800d548 <__hi0bits>
 800dbbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dbc2:	e7e5      	b.n	800db90 <__d2b+0x74>
 800dbc4:	08010ec0 	.word	0x08010ec0
 800dbc8:	08010ed1 	.word	0x08010ed1

0800dbcc <__ratio>:
 800dbcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbd0:	b085      	sub	sp, #20
 800dbd2:	e9cd 1000 	strd	r1, r0, [sp]
 800dbd6:	a902      	add	r1, sp, #8
 800dbd8:	f7ff ff56 	bl	800da88 <__b2d>
 800dbdc:	9800      	ldr	r0, [sp, #0]
 800dbde:	a903      	add	r1, sp, #12
 800dbe0:	ec55 4b10 	vmov	r4, r5, d0
 800dbe4:	f7ff ff50 	bl	800da88 <__b2d>
 800dbe8:	9b01      	ldr	r3, [sp, #4]
 800dbea:	6919      	ldr	r1, [r3, #16]
 800dbec:	9b00      	ldr	r3, [sp, #0]
 800dbee:	691b      	ldr	r3, [r3, #16]
 800dbf0:	1ac9      	subs	r1, r1, r3
 800dbf2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800dbf6:	1a9b      	subs	r3, r3, r2
 800dbf8:	ec5b ab10 	vmov	sl, fp, d0
 800dbfc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	bfce      	itee	gt
 800dc04:	462a      	movgt	r2, r5
 800dc06:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dc0a:	465a      	movle	r2, fp
 800dc0c:	462f      	mov	r7, r5
 800dc0e:	46d9      	mov	r9, fp
 800dc10:	bfcc      	ite	gt
 800dc12:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dc16:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800dc1a:	464b      	mov	r3, r9
 800dc1c:	4652      	mov	r2, sl
 800dc1e:	4620      	mov	r0, r4
 800dc20:	4639      	mov	r1, r7
 800dc22:	f7f2 fe3b 	bl	800089c <__aeabi_ddiv>
 800dc26:	ec41 0b10 	vmov	d0, r0, r1
 800dc2a:	b005      	add	sp, #20
 800dc2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc30 <__copybits>:
 800dc30:	3901      	subs	r1, #1
 800dc32:	b570      	push	{r4, r5, r6, lr}
 800dc34:	1149      	asrs	r1, r1, #5
 800dc36:	6914      	ldr	r4, [r2, #16]
 800dc38:	3101      	adds	r1, #1
 800dc3a:	f102 0314 	add.w	r3, r2, #20
 800dc3e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dc42:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dc46:	1f05      	subs	r5, r0, #4
 800dc48:	42a3      	cmp	r3, r4
 800dc4a:	d30c      	bcc.n	800dc66 <__copybits+0x36>
 800dc4c:	1aa3      	subs	r3, r4, r2
 800dc4e:	3b11      	subs	r3, #17
 800dc50:	f023 0303 	bic.w	r3, r3, #3
 800dc54:	3211      	adds	r2, #17
 800dc56:	42a2      	cmp	r2, r4
 800dc58:	bf88      	it	hi
 800dc5a:	2300      	movhi	r3, #0
 800dc5c:	4418      	add	r0, r3
 800dc5e:	2300      	movs	r3, #0
 800dc60:	4288      	cmp	r0, r1
 800dc62:	d305      	bcc.n	800dc70 <__copybits+0x40>
 800dc64:	bd70      	pop	{r4, r5, r6, pc}
 800dc66:	f853 6b04 	ldr.w	r6, [r3], #4
 800dc6a:	f845 6f04 	str.w	r6, [r5, #4]!
 800dc6e:	e7eb      	b.n	800dc48 <__copybits+0x18>
 800dc70:	f840 3b04 	str.w	r3, [r0], #4
 800dc74:	e7f4      	b.n	800dc60 <__copybits+0x30>

0800dc76 <__any_on>:
 800dc76:	f100 0214 	add.w	r2, r0, #20
 800dc7a:	6900      	ldr	r0, [r0, #16]
 800dc7c:	114b      	asrs	r3, r1, #5
 800dc7e:	4298      	cmp	r0, r3
 800dc80:	b510      	push	{r4, lr}
 800dc82:	db11      	blt.n	800dca8 <__any_on+0x32>
 800dc84:	dd0a      	ble.n	800dc9c <__any_on+0x26>
 800dc86:	f011 011f 	ands.w	r1, r1, #31
 800dc8a:	d007      	beq.n	800dc9c <__any_on+0x26>
 800dc8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dc90:	fa24 f001 	lsr.w	r0, r4, r1
 800dc94:	fa00 f101 	lsl.w	r1, r0, r1
 800dc98:	428c      	cmp	r4, r1
 800dc9a:	d10b      	bne.n	800dcb4 <__any_on+0x3e>
 800dc9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d803      	bhi.n	800dcac <__any_on+0x36>
 800dca4:	2000      	movs	r0, #0
 800dca6:	bd10      	pop	{r4, pc}
 800dca8:	4603      	mov	r3, r0
 800dcaa:	e7f7      	b.n	800dc9c <__any_on+0x26>
 800dcac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dcb0:	2900      	cmp	r1, #0
 800dcb2:	d0f5      	beq.n	800dca0 <__any_on+0x2a>
 800dcb4:	2001      	movs	r0, #1
 800dcb6:	e7f6      	b.n	800dca6 <__any_on+0x30>

0800dcb8 <sulp>:
 800dcb8:	b570      	push	{r4, r5, r6, lr}
 800dcba:	4604      	mov	r4, r0
 800dcbc:	460d      	mov	r5, r1
 800dcbe:	ec45 4b10 	vmov	d0, r4, r5
 800dcc2:	4616      	mov	r6, r2
 800dcc4:	f7ff feba 	bl	800da3c <__ulp>
 800dcc8:	ec51 0b10 	vmov	r0, r1, d0
 800dccc:	b17e      	cbz	r6, 800dcee <sulp+0x36>
 800dcce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dcd2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	dd09      	ble.n	800dcee <sulp+0x36>
 800dcda:	051b      	lsls	r3, r3, #20
 800dcdc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dce0:	2400      	movs	r4, #0
 800dce2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dce6:	4622      	mov	r2, r4
 800dce8:	462b      	mov	r3, r5
 800dcea:	f7f2 fcad 	bl	8000648 <__aeabi_dmul>
 800dcee:	ec41 0b10 	vmov	d0, r0, r1
 800dcf2:	bd70      	pop	{r4, r5, r6, pc}
 800dcf4:	0000      	movs	r0, r0
	...

0800dcf8 <_strtod_l>:
 800dcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcfc:	b09f      	sub	sp, #124	@ 0x7c
 800dcfe:	460c      	mov	r4, r1
 800dd00:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dd02:	2200      	movs	r2, #0
 800dd04:	921a      	str	r2, [sp, #104]	@ 0x68
 800dd06:	9005      	str	r0, [sp, #20]
 800dd08:	f04f 0a00 	mov.w	sl, #0
 800dd0c:	f04f 0b00 	mov.w	fp, #0
 800dd10:	460a      	mov	r2, r1
 800dd12:	9219      	str	r2, [sp, #100]	@ 0x64
 800dd14:	7811      	ldrb	r1, [r2, #0]
 800dd16:	292b      	cmp	r1, #43	@ 0x2b
 800dd18:	d04a      	beq.n	800ddb0 <_strtod_l+0xb8>
 800dd1a:	d838      	bhi.n	800dd8e <_strtod_l+0x96>
 800dd1c:	290d      	cmp	r1, #13
 800dd1e:	d832      	bhi.n	800dd86 <_strtod_l+0x8e>
 800dd20:	2908      	cmp	r1, #8
 800dd22:	d832      	bhi.n	800dd8a <_strtod_l+0x92>
 800dd24:	2900      	cmp	r1, #0
 800dd26:	d03b      	beq.n	800dda0 <_strtod_l+0xa8>
 800dd28:	2200      	movs	r2, #0
 800dd2a:	920e      	str	r2, [sp, #56]	@ 0x38
 800dd2c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dd2e:	782a      	ldrb	r2, [r5, #0]
 800dd30:	2a30      	cmp	r2, #48	@ 0x30
 800dd32:	f040 80b2 	bne.w	800de9a <_strtod_l+0x1a2>
 800dd36:	786a      	ldrb	r2, [r5, #1]
 800dd38:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dd3c:	2a58      	cmp	r2, #88	@ 0x58
 800dd3e:	d16e      	bne.n	800de1e <_strtod_l+0x126>
 800dd40:	9302      	str	r3, [sp, #8]
 800dd42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd44:	9301      	str	r3, [sp, #4]
 800dd46:	ab1a      	add	r3, sp, #104	@ 0x68
 800dd48:	9300      	str	r3, [sp, #0]
 800dd4a:	4a8f      	ldr	r2, [pc, #572]	@ (800df88 <_strtod_l+0x290>)
 800dd4c:	9805      	ldr	r0, [sp, #20]
 800dd4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dd50:	a919      	add	r1, sp, #100	@ 0x64
 800dd52:	f001 fddb 	bl	800f90c <__gethex>
 800dd56:	f010 060f 	ands.w	r6, r0, #15
 800dd5a:	4604      	mov	r4, r0
 800dd5c:	d005      	beq.n	800dd6a <_strtod_l+0x72>
 800dd5e:	2e06      	cmp	r6, #6
 800dd60:	d128      	bne.n	800ddb4 <_strtod_l+0xbc>
 800dd62:	3501      	adds	r5, #1
 800dd64:	2300      	movs	r3, #0
 800dd66:	9519      	str	r5, [sp, #100]	@ 0x64
 800dd68:	930e      	str	r3, [sp, #56]	@ 0x38
 800dd6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	f040 858e 	bne.w	800e88e <_strtod_l+0xb96>
 800dd72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd74:	b1cb      	cbz	r3, 800ddaa <_strtod_l+0xb2>
 800dd76:	4652      	mov	r2, sl
 800dd78:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dd7c:	ec43 2b10 	vmov	d0, r2, r3
 800dd80:	b01f      	add	sp, #124	@ 0x7c
 800dd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd86:	2920      	cmp	r1, #32
 800dd88:	d1ce      	bne.n	800dd28 <_strtod_l+0x30>
 800dd8a:	3201      	adds	r2, #1
 800dd8c:	e7c1      	b.n	800dd12 <_strtod_l+0x1a>
 800dd8e:	292d      	cmp	r1, #45	@ 0x2d
 800dd90:	d1ca      	bne.n	800dd28 <_strtod_l+0x30>
 800dd92:	2101      	movs	r1, #1
 800dd94:	910e      	str	r1, [sp, #56]	@ 0x38
 800dd96:	1c51      	adds	r1, r2, #1
 800dd98:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd9a:	7852      	ldrb	r2, [r2, #1]
 800dd9c:	2a00      	cmp	r2, #0
 800dd9e:	d1c5      	bne.n	800dd2c <_strtod_l+0x34>
 800dda0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dda2:	9419      	str	r4, [sp, #100]	@ 0x64
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	f040 8570 	bne.w	800e88a <_strtod_l+0xb92>
 800ddaa:	4652      	mov	r2, sl
 800ddac:	465b      	mov	r3, fp
 800ddae:	e7e5      	b.n	800dd7c <_strtod_l+0x84>
 800ddb0:	2100      	movs	r1, #0
 800ddb2:	e7ef      	b.n	800dd94 <_strtod_l+0x9c>
 800ddb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ddb6:	b13a      	cbz	r2, 800ddc8 <_strtod_l+0xd0>
 800ddb8:	2135      	movs	r1, #53	@ 0x35
 800ddba:	a81c      	add	r0, sp, #112	@ 0x70
 800ddbc:	f7ff ff38 	bl	800dc30 <__copybits>
 800ddc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ddc2:	9805      	ldr	r0, [sp, #20]
 800ddc4:	f7ff fb0e 	bl	800d3e4 <_Bfree>
 800ddc8:	3e01      	subs	r6, #1
 800ddca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ddcc:	2e04      	cmp	r6, #4
 800ddce:	d806      	bhi.n	800ddde <_strtod_l+0xe6>
 800ddd0:	e8df f006 	tbb	[pc, r6]
 800ddd4:	201d0314 	.word	0x201d0314
 800ddd8:	14          	.byte	0x14
 800ddd9:	00          	.byte	0x00
 800ddda:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ddde:	05e1      	lsls	r1, r4, #23
 800dde0:	bf48      	it	mi
 800dde2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dde6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddea:	0d1b      	lsrs	r3, r3, #20
 800ddec:	051b      	lsls	r3, r3, #20
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d1bb      	bne.n	800dd6a <_strtod_l+0x72>
 800ddf2:	f7fe fbb7 	bl	800c564 <__errno>
 800ddf6:	2322      	movs	r3, #34	@ 0x22
 800ddf8:	6003      	str	r3, [r0, #0]
 800ddfa:	e7b6      	b.n	800dd6a <_strtod_l+0x72>
 800ddfc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800de00:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800de04:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800de08:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800de0c:	e7e7      	b.n	800ddde <_strtod_l+0xe6>
 800de0e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800df90 <_strtod_l+0x298>
 800de12:	e7e4      	b.n	800ddde <_strtod_l+0xe6>
 800de14:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800de18:	f04f 3aff 	mov.w	sl, #4294967295
 800de1c:	e7df      	b.n	800ddde <_strtod_l+0xe6>
 800de1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de20:	1c5a      	adds	r2, r3, #1
 800de22:	9219      	str	r2, [sp, #100]	@ 0x64
 800de24:	785b      	ldrb	r3, [r3, #1]
 800de26:	2b30      	cmp	r3, #48	@ 0x30
 800de28:	d0f9      	beq.n	800de1e <_strtod_l+0x126>
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d09d      	beq.n	800dd6a <_strtod_l+0x72>
 800de2e:	2301      	movs	r3, #1
 800de30:	2700      	movs	r7, #0
 800de32:	9308      	str	r3, [sp, #32]
 800de34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de36:	930c      	str	r3, [sp, #48]	@ 0x30
 800de38:	970b      	str	r7, [sp, #44]	@ 0x2c
 800de3a:	46b9      	mov	r9, r7
 800de3c:	220a      	movs	r2, #10
 800de3e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800de40:	7805      	ldrb	r5, [r0, #0]
 800de42:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800de46:	b2d9      	uxtb	r1, r3
 800de48:	2909      	cmp	r1, #9
 800de4a:	d928      	bls.n	800de9e <_strtod_l+0x1a6>
 800de4c:	494f      	ldr	r1, [pc, #316]	@ (800df8c <_strtod_l+0x294>)
 800de4e:	2201      	movs	r2, #1
 800de50:	f7fe fb1c 	bl	800c48c <strncmp>
 800de54:	2800      	cmp	r0, #0
 800de56:	d032      	beq.n	800debe <_strtod_l+0x1c6>
 800de58:	2000      	movs	r0, #0
 800de5a:	462a      	mov	r2, r5
 800de5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800de5e:	464d      	mov	r5, r9
 800de60:	4603      	mov	r3, r0
 800de62:	2a65      	cmp	r2, #101	@ 0x65
 800de64:	d001      	beq.n	800de6a <_strtod_l+0x172>
 800de66:	2a45      	cmp	r2, #69	@ 0x45
 800de68:	d114      	bne.n	800de94 <_strtod_l+0x19c>
 800de6a:	b91d      	cbnz	r5, 800de74 <_strtod_l+0x17c>
 800de6c:	9a08      	ldr	r2, [sp, #32]
 800de6e:	4302      	orrs	r2, r0
 800de70:	d096      	beq.n	800dda0 <_strtod_l+0xa8>
 800de72:	2500      	movs	r5, #0
 800de74:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800de76:	1c62      	adds	r2, r4, #1
 800de78:	9219      	str	r2, [sp, #100]	@ 0x64
 800de7a:	7862      	ldrb	r2, [r4, #1]
 800de7c:	2a2b      	cmp	r2, #43	@ 0x2b
 800de7e:	d07a      	beq.n	800df76 <_strtod_l+0x27e>
 800de80:	2a2d      	cmp	r2, #45	@ 0x2d
 800de82:	d07e      	beq.n	800df82 <_strtod_l+0x28a>
 800de84:	f04f 0c00 	mov.w	ip, #0
 800de88:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800de8c:	2909      	cmp	r1, #9
 800de8e:	f240 8085 	bls.w	800df9c <_strtod_l+0x2a4>
 800de92:	9419      	str	r4, [sp, #100]	@ 0x64
 800de94:	f04f 0800 	mov.w	r8, #0
 800de98:	e0a5      	b.n	800dfe6 <_strtod_l+0x2ee>
 800de9a:	2300      	movs	r3, #0
 800de9c:	e7c8      	b.n	800de30 <_strtod_l+0x138>
 800de9e:	f1b9 0f08 	cmp.w	r9, #8
 800dea2:	bfd8      	it	le
 800dea4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800dea6:	f100 0001 	add.w	r0, r0, #1
 800deaa:	bfda      	itte	le
 800deac:	fb02 3301 	mlale	r3, r2, r1, r3
 800deb0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800deb2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800deb6:	f109 0901 	add.w	r9, r9, #1
 800deba:	9019      	str	r0, [sp, #100]	@ 0x64
 800debc:	e7bf      	b.n	800de3e <_strtod_l+0x146>
 800debe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dec0:	1c5a      	adds	r2, r3, #1
 800dec2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dec4:	785a      	ldrb	r2, [r3, #1]
 800dec6:	f1b9 0f00 	cmp.w	r9, #0
 800deca:	d03b      	beq.n	800df44 <_strtod_l+0x24c>
 800decc:	900a      	str	r0, [sp, #40]	@ 0x28
 800dece:	464d      	mov	r5, r9
 800ded0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ded4:	2b09      	cmp	r3, #9
 800ded6:	d912      	bls.n	800defe <_strtod_l+0x206>
 800ded8:	2301      	movs	r3, #1
 800deda:	e7c2      	b.n	800de62 <_strtod_l+0x16a>
 800dedc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dede:	1c5a      	adds	r2, r3, #1
 800dee0:	9219      	str	r2, [sp, #100]	@ 0x64
 800dee2:	785a      	ldrb	r2, [r3, #1]
 800dee4:	3001      	adds	r0, #1
 800dee6:	2a30      	cmp	r2, #48	@ 0x30
 800dee8:	d0f8      	beq.n	800dedc <_strtod_l+0x1e4>
 800deea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800deee:	2b08      	cmp	r3, #8
 800def0:	f200 84d2 	bhi.w	800e898 <_strtod_l+0xba0>
 800def4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800def6:	900a      	str	r0, [sp, #40]	@ 0x28
 800def8:	2000      	movs	r0, #0
 800defa:	930c      	str	r3, [sp, #48]	@ 0x30
 800defc:	4605      	mov	r5, r0
 800defe:	3a30      	subs	r2, #48	@ 0x30
 800df00:	f100 0301 	add.w	r3, r0, #1
 800df04:	d018      	beq.n	800df38 <_strtod_l+0x240>
 800df06:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800df08:	4419      	add	r1, r3
 800df0a:	910a      	str	r1, [sp, #40]	@ 0x28
 800df0c:	462e      	mov	r6, r5
 800df0e:	f04f 0e0a 	mov.w	lr, #10
 800df12:	1c71      	adds	r1, r6, #1
 800df14:	eba1 0c05 	sub.w	ip, r1, r5
 800df18:	4563      	cmp	r3, ip
 800df1a:	dc15      	bgt.n	800df48 <_strtod_l+0x250>
 800df1c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800df20:	182b      	adds	r3, r5, r0
 800df22:	2b08      	cmp	r3, #8
 800df24:	f105 0501 	add.w	r5, r5, #1
 800df28:	4405      	add	r5, r0
 800df2a:	dc1a      	bgt.n	800df62 <_strtod_l+0x26a>
 800df2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df2e:	230a      	movs	r3, #10
 800df30:	fb03 2301 	mla	r3, r3, r1, r2
 800df34:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df36:	2300      	movs	r3, #0
 800df38:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df3a:	1c51      	adds	r1, r2, #1
 800df3c:	9119      	str	r1, [sp, #100]	@ 0x64
 800df3e:	7852      	ldrb	r2, [r2, #1]
 800df40:	4618      	mov	r0, r3
 800df42:	e7c5      	b.n	800ded0 <_strtod_l+0x1d8>
 800df44:	4648      	mov	r0, r9
 800df46:	e7ce      	b.n	800dee6 <_strtod_l+0x1ee>
 800df48:	2e08      	cmp	r6, #8
 800df4a:	dc05      	bgt.n	800df58 <_strtod_l+0x260>
 800df4c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800df4e:	fb0e f606 	mul.w	r6, lr, r6
 800df52:	960b      	str	r6, [sp, #44]	@ 0x2c
 800df54:	460e      	mov	r6, r1
 800df56:	e7dc      	b.n	800df12 <_strtod_l+0x21a>
 800df58:	2910      	cmp	r1, #16
 800df5a:	bfd8      	it	le
 800df5c:	fb0e f707 	mulle.w	r7, lr, r7
 800df60:	e7f8      	b.n	800df54 <_strtod_l+0x25c>
 800df62:	2b0f      	cmp	r3, #15
 800df64:	bfdc      	itt	le
 800df66:	230a      	movle	r3, #10
 800df68:	fb03 2707 	mlale	r7, r3, r7, r2
 800df6c:	e7e3      	b.n	800df36 <_strtod_l+0x23e>
 800df6e:	2300      	movs	r3, #0
 800df70:	930a      	str	r3, [sp, #40]	@ 0x28
 800df72:	2301      	movs	r3, #1
 800df74:	e77a      	b.n	800de6c <_strtod_l+0x174>
 800df76:	f04f 0c00 	mov.w	ip, #0
 800df7a:	1ca2      	adds	r2, r4, #2
 800df7c:	9219      	str	r2, [sp, #100]	@ 0x64
 800df7e:	78a2      	ldrb	r2, [r4, #2]
 800df80:	e782      	b.n	800de88 <_strtod_l+0x190>
 800df82:	f04f 0c01 	mov.w	ip, #1
 800df86:	e7f8      	b.n	800df7a <_strtod_l+0x282>
 800df88:	080110d4 	.word	0x080110d4
 800df8c:	08010f2a 	.word	0x08010f2a
 800df90:	7ff00000 	.word	0x7ff00000
 800df94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df96:	1c51      	adds	r1, r2, #1
 800df98:	9119      	str	r1, [sp, #100]	@ 0x64
 800df9a:	7852      	ldrb	r2, [r2, #1]
 800df9c:	2a30      	cmp	r2, #48	@ 0x30
 800df9e:	d0f9      	beq.n	800df94 <_strtod_l+0x29c>
 800dfa0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800dfa4:	2908      	cmp	r1, #8
 800dfa6:	f63f af75 	bhi.w	800de94 <_strtod_l+0x19c>
 800dfaa:	3a30      	subs	r2, #48	@ 0x30
 800dfac:	9209      	str	r2, [sp, #36]	@ 0x24
 800dfae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfb0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800dfb2:	f04f 080a 	mov.w	r8, #10
 800dfb6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfb8:	1c56      	adds	r6, r2, #1
 800dfba:	9619      	str	r6, [sp, #100]	@ 0x64
 800dfbc:	7852      	ldrb	r2, [r2, #1]
 800dfbe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800dfc2:	f1be 0f09 	cmp.w	lr, #9
 800dfc6:	d939      	bls.n	800e03c <_strtod_l+0x344>
 800dfc8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800dfca:	1a76      	subs	r6, r6, r1
 800dfcc:	2e08      	cmp	r6, #8
 800dfce:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800dfd2:	dc03      	bgt.n	800dfdc <_strtod_l+0x2e4>
 800dfd4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dfd6:	4588      	cmp	r8, r1
 800dfd8:	bfa8      	it	ge
 800dfda:	4688      	movge	r8, r1
 800dfdc:	f1bc 0f00 	cmp.w	ip, #0
 800dfe0:	d001      	beq.n	800dfe6 <_strtod_l+0x2ee>
 800dfe2:	f1c8 0800 	rsb	r8, r8, #0
 800dfe6:	2d00      	cmp	r5, #0
 800dfe8:	d14e      	bne.n	800e088 <_strtod_l+0x390>
 800dfea:	9908      	ldr	r1, [sp, #32]
 800dfec:	4308      	orrs	r0, r1
 800dfee:	f47f aebc 	bne.w	800dd6a <_strtod_l+0x72>
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	f47f aed4 	bne.w	800dda0 <_strtod_l+0xa8>
 800dff8:	2a69      	cmp	r2, #105	@ 0x69
 800dffa:	d028      	beq.n	800e04e <_strtod_l+0x356>
 800dffc:	dc25      	bgt.n	800e04a <_strtod_l+0x352>
 800dffe:	2a49      	cmp	r2, #73	@ 0x49
 800e000:	d025      	beq.n	800e04e <_strtod_l+0x356>
 800e002:	2a4e      	cmp	r2, #78	@ 0x4e
 800e004:	f47f aecc 	bne.w	800dda0 <_strtod_l+0xa8>
 800e008:	499a      	ldr	r1, [pc, #616]	@ (800e274 <_strtod_l+0x57c>)
 800e00a:	a819      	add	r0, sp, #100	@ 0x64
 800e00c:	f001 fea0 	bl	800fd50 <__match>
 800e010:	2800      	cmp	r0, #0
 800e012:	f43f aec5 	beq.w	800dda0 <_strtod_l+0xa8>
 800e016:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e018:	781b      	ldrb	r3, [r3, #0]
 800e01a:	2b28      	cmp	r3, #40	@ 0x28
 800e01c:	d12e      	bne.n	800e07c <_strtod_l+0x384>
 800e01e:	4996      	ldr	r1, [pc, #600]	@ (800e278 <_strtod_l+0x580>)
 800e020:	aa1c      	add	r2, sp, #112	@ 0x70
 800e022:	a819      	add	r0, sp, #100	@ 0x64
 800e024:	f001 fea8 	bl	800fd78 <__hexnan>
 800e028:	2805      	cmp	r0, #5
 800e02a:	d127      	bne.n	800e07c <_strtod_l+0x384>
 800e02c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e02e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e032:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e036:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e03a:	e696      	b.n	800dd6a <_strtod_l+0x72>
 800e03c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e03e:	fb08 2101 	mla	r1, r8, r1, r2
 800e042:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e046:	9209      	str	r2, [sp, #36]	@ 0x24
 800e048:	e7b5      	b.n	800dfb6 <_strtod_l+0x2be>
 800e04a:	2a6e      	cmp	r2, #110	@ 0x6e
 800e04c:	e7da      	b.n	800e004 <_strtod_l+0x30c>
 800e04e:	498b      	ldr	r1, [pc, #556]	@ (800e27c <_strtod_l+0x584>)
 800e050:	a819      	add	r0, sp, #100	@ 0x64
 800e052:	f001 fe7d 	bl	800fd50 <__match>
 800e056:	2800      	cmp	r0, #0
 800e058:	f43f aea2 	beq.w	800dda0 <_strtod_l+0xa8>
 800e05c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e05e:	4988      	ldr	r1, [pc, #544]	@ (800e280 <_strtod_l+0x588>)
 800e060:	3b01      	subs	r3, #1
 800e062:	a819      	add	r0, sp, #100	@ 0x64
 800e064:	9319      	str	r3, [sp, #100]	@ 0x64
 800e066:	f001 fe73 	bl	800fd50 <__match>
 800e06a:	b910      	cbnz	r0, 800e072 <_strtod_l+0x37a>
 800e06c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e06e:	3301      	adds	r3, #1
 800e070:	9319      	str	r3, [sp, #100]	@ 0x64
 800e072:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e290 <_strtod_l+0x598>
 800e076:	f04f 0a00 	mov.w	sl, #0
 800e07a:	e676      	b.n	800dd6a <_strtod_l+0x72>
 800e07c:	4881      	ldr	r0, [pc, #516]	@ (800e284 <_strtod_l+0x58c>)
 800e07e:	f001 fbbb 	bl	800f7f8 <nan>
 800e082:	ec5b ab10 	vmov	sl, fp, d0
 800e086:	e670      	b.n	800dd6a <_strtod_l+0x72>
 800e088:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e08a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e08c:	eba8 0303 	sub.w	r3, r8, r3
 800e090:	f1b9 0f00 	cmp.w	r9, #0
 800e094:	bf08      	it	eq
 800e096:	46a9      	moveq	r9, r5
 800e098:	2d10      	cmp	r5, #16
 800e09a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e09c:	462c      	mov	r4, r5
 800e09e:	bfa8      	it	ge
 800e0a0:	2410      	movge	r4, #16
 800e0a2:	f7f2 fa57 	bl	8000554 <__aeabi_ui2d>
 800e0a6:	2d09      	cmp	r5, #9
 800e0a8:	4682      	mov	sl, r0
 800e0aa:	468b      	mov	fp, r1
 800e0ac:	dc13      	bgt.n	800e0d6 <_strtod_l+0x3de>
 800e0ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	f43f ae5a 	beq.w	800dd6a <_strtod_l+0x72>
 800e0b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0b8:	dd78      	ble.n	800e1ac <_strtod_l+0x4b4>
 800e0ba:	2b16      	cmp	r3, #22
 800e0bc:	dc5f      	bgt.n	800e17e <_strtod_l+0x486>
 800e0be:	4972      	ldr	r1, [pc, #456]	@ (800e288 <_strtod_l+0x590>)
 800e0c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e0c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0c8:	4652      	mov	r2, sl
 800e0ca:	465b      	mov	r3, fp
 800e0cc:	f7f2 fabc 	bl	8000648 <__aeabi_dmul>
 800e0d0:	4682      	mov	sl, r0
 800e0d2:	468b      	mov	fp, r1
 800e0d4:	e649      	b.n	800dd6a <_strtod_l+0x72>
 800e0d6:	4b6c      	ldr	r3, [pc, #432]	@ (800e288 <_strtod_l+0x590>)
 800e0d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e0dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e0e0:	f7f2 fab2 	bl	8000648 <__aeabi_dmul>
 800e0e4:	4682      	mov	sl, r0
 800e0e6:	4638      	mov	r0, r7
 800e0e8:	468b      	mov	fp, r1
 800e0ea:	f7f2 fa33 	bl	8000554 <__aeabi_ui2d>
 800e0ee:	4602      	mov	r2, r0
 800e0f0:	460b      	mov	r3, r1
 800e0f2:	4650      	mov	r0, sl
 800e0f4:	4659      	mov	r1, fp
 800e0f6:	f7f2 f8f1 	bl	80002dc <__adddf3>
 800e0fa:	2d0f      	cmp	r5, #15
 800e0fc:	4682      	mov	sl, r0
 800e0fe:	468b      	mov	fp, r1
 800e100:	ddd5      	ble.n	800e0ae <_strtod_l+0x3b6>
 800e102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e104:	1b2c      	subs	r4, r5, r4
 800e106:	441c      	add	r4, r3
 800e108:	2c00      	cmp	r4, #0
 800e10a:	f340 8093 	ble.w	800e234 <_strtod_l+0x53c>
 800e10e:	f014 030f 	ands.w	r3, r4, #15
 800e112:	d00a      	beq.n	800e12a <_strtod_l+0x432>
 800e114:	495c      	ldr	r1, [pc, #368]	@ (800e288 <_strtod_l+0x590>)
 800e116:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e11a:	4652      	mov	r2, sl
 800e11c:	465b      	mov	r3, fp
 800e11e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e122:	f7f2 fa91 	bl	8000648 <__aeabi_dmul>
 800e126:	4682      	mov	sl, r0
 800e128:	468b      	mov	fp, r1
 800e12a:	f034 040f 	bics.w	r4, r4, #15
 800e12e:	d073      	beq.n	800e218 <_strtod_l+0x520>
 800e130:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e134:	dd49      	ble.n	800e1ca <_strtod_l+0x4d2>
 800e136:	2400      	movs	r4, #0
 800e138:	46a0      	mov	r8, r4
 800e13a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e13c:	46a1      	mov	r9, r4
 800e13e:	9a05      	ldr	r2, [sp, #20]
 800e140:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e290 <_strtod_l+0x598>
 800e144:	2322      	movs	r3, #34	@ 0x22
 800e146:	6013      	str	r3, [r2, #0]
 800e148:	f04f 0a00 	mov.w	sl, #0
 800e14c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e14e:	2b00      	cmp	r3, #0
 800e150:	f43f ae0b 	beq.w	800dd6a <_strtod_l+0x72>
 800e154:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e156:	9805      	ldr	r0, [sp, #20]
 800e158:	f7ff f944 	bl	800d3e4 <_Bfree>
 800e15c:	9805      	ldr	r0, [sp, #20]
 800e15e:	4649      	mov	r1, r9
 800e160:	f7ff f940 	bl	800d3e4 <_Bfree>
 800e164:	9805      	ldr	r0, [sp, #20]
 800e166:	4641      	mov	r1, r8
 800e168:	f7ff f93c 	bl	800d3e4 <_Bfree>
 800e16c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e16e:	9805      	ldr	r0, [sp, #20]
 800e170:	f7ff f938 	bl	800d3e4 <_Bfree>
 800e174:	9805      	ldr	r0, [sp, #20]
 800e176:	4621      	mov	r1, r4
 800e178:	f7ff f934 	bl	800d3e4 <_Bfree>
 800e17c:	e5f5      	b.n	800dd6a <_strtod_l+0x72>
 800e17e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e180:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e184:	4293      	cmp	r3, r2
 800e186:	dbbc      	blt.n	800e102 <_strtod_l+0x40a>
 800e188:	4c3f      	ldr	r4, [pc, #252]	@ (800e288 <_strtod_l+0x590>)
 800e18a:	f1c5 050f 	rsb	r5, r5, #15
 800e18e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e192:	4652      	mov	r2, sl
 800e194:	465b      	mov	r3, fp
 800e196:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e19a:	f7f2 fa55 	bl	8000648 <__aeabi_dmul>
 800e19e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1a0:	1b5d      	subs	r5, r3, r5
 800e1a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e1a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e1aa:	e78f      	b.n	800e0cc <_strtod_l+0x3d4>
 800e1ac:	3316      	adds	r3, #22
 800e1ae:	dba8      	blt.n	800e102 <_strtod_l+0x40a>
 800e1b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1b2:	eba3 0808 	sub.w	r8, r3, r8
 800e1b6:	4b34      	ldr	r3, [pc, #208]	@ (800e288 <_strtod_l+0x590>)
 800e1b8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e1bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e1c0:	4650      	mov	r0, sl
 800e1c2:	4659      	mov	r1, fp
 800e1c4:	f7f2 fb6a 	bl	800089c <__aeabi_ddiv>
 800e1c8:	e782      	b.n	800e0d0 <_strtod_l+0x3d8>
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	4f2f      	ldr	r7, [pc, #188]	@ (800e28c <_strtod_l+0x594>)
 800e1ce:	1124      	asrs	r4, r4, #4
 800e1d0:	4650      	mov	r0, sl
 800e1d2:	4659      	mov	r1, fp
 800e1d4:	461e      	mov	r6, r3
 800e1d6:	2c01      	cmp	r4, #1
 800e1d8:	dc21      	bgt.n	800e21e <_strtod_l+0x526>
 800e1da:	b10b      	cbz	r3, 800e1e0 <_strtod_l+0x4e8>
 800e1dc:	4682      	mov	sl, r0
 800e1de:	468b      	mov	fp, r1
 800e1e0:	492a      	ldr	r1, [pc, #168]	@ (800e28c <_strtod_l+0x594>)
 800e1e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e1e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e1ea:	4652      	mov	r2, sl
 800e1ec:	465b      	mov	r3, fp
 800e1ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1f2:	f7f2 fa29 	bl	8000648 <__aeabi_dmul>
 800e1f6:	4b26      	ldr	r3, [pc, #152]	@ (800e290 <_strtod_l+0x598>)
 800e1f8:	460a      	mov	r2, r1
 800e1fa:	400b      	ands	r3, r1
 800e1fc:	4925      	ldr	r1, [pc, #148]	@ (800e294 <_strtod_l+0x59c>)
 800e1fe:	428b      	cmp	r3, r1
 800e200:	4682      	mov	sl, r0
 800e202:	d898      	bhi.n	800e136 <_strtod_l+0x43e>
 800e204:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e208:	428b      	cmp	r3, r1
 800e20a:	bf86      	itte	hi
 800e20c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e298 <_strtod_l+0x5a0>
 800e210:	f04f 3aff 	movhi.w	sl, #4294967295
 800e214:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e218:	2300      	movs	r3, #0
 800e21a:	9308      	str	r3, [sp, #32]
 800e21c:	e076      	b.n	800e30c <_strtod_l+0x614>
 800e21e:	07e2      	lsls	r2, r4, #31
 800e220:	d504      	bpl.n	800e22c <_strtod_l+0x534>
 800e222:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e226:	f7f2 fa0f 	bl	8000648 <__aeabi_dmul>
 800e22a:	2301      	movs	r3, #1
 800e22c:	3601      	adds	r6, #1
 800e22e:	1064      	asrs	r4, r4, #1
 800e230:	3708      	adds	r7, #8
 800e232:	e7d0      	b.n	800e1d6 <_strtod_l+0x4de>
 800e234:	d0f0      	beq.n	800e218 <_strtod_l+0x520>
 800e236:	4264      	negs	r4, r4
 800e238:	f014 020f 	ands.w	r2, r4, #15
 800e23c:	d00a      	beq.n	800e254 <_strtod_l+0x55c>
 800e23e:	4b12      	ldr	r3, [pc, #72]	@ (800e288 <_strtod_l+0x590>)
 800e240:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e244:	4650      	mov	r0, sl
 800e246:	4659      	mov	r1, fp
 800e248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e24c:	f7f2 fb26 	bl	800089c <__aeabi_ddiv>
 800e250:	4682      	mov	sl, r0
 800e252:	468b      	mov	fp, r1
 800e254:	1124      	asrs	r4, r4, #4
 800e256:	d0df      	beq.n	800e218 <_strtod_l+0x520>
 800e258:	2c1f      	cmp	r4, #31
 800e25a:	dd1f      	ble.n	800e29c <_strtod_l+0x5a4>
 800e25c:	2400      	movs	r4, #0
 800e25e:	46a0      	mov	r8, r4
 800e260:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e262:	46a1      	mov	r9, r4
 800e264:	9a05      	ldr	r2, [sp, #20]
 800e266:	2322      	movs	r3, #34	@ 0x22
 800e268:	f04f 0a00 	mov.w	sl, #0
 800e26c:	f04f 0b00 	mov.w	fp, #0
 800e270:	6013      	str	r3, [r2, #0]
 800e272:	e76b      	b.n	800e14c <_strtod_l+0x454>
 800e274:	08010dde 	.word	0x08010dde
 800e278:	080110c0 	.word	0x080110c0
 800e27c:	08010dd6 	.word	0x08010dd6
 800e280:	08010e47 	.word	0x08010e47
 800e284:	08010e43 	.word	0x08010e43
 800e288:	08010ff8 	.word	0x08010ff8
 800e28c:	08010fd0 	.word	0x08010fd0
 800e290:	7ff00000 	.word	0x7ff00000
 800e294:	7ca00000 	.word	0x7ca00000
 800e298:	7fefffff 	.word	0x7fefffff
 800e29c:	f014 0310 	ands.w	r3, r4, #16
 800e2a0:	bf18      	it	ne
 800e2a2:	236a      	movne	r3, #106	@ 0x6a
 800e2a4:	4ea9      	ldr	r6, [pc, #676]	@ (800e54c <_strtod_l+0x854>)
 800e2a6:	9308      	str	r3, [sp, #32]
 800e2a8:	4650      	mov	r0, sl
 800e2aa:	4659      	mov	r1, fp
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	07e7      	lsls	r7, r4, #31
 800e2b0:	d504      	bpl.n	800e2bc <_strtod_l+0x5c4>
 800e2b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e2b6:	f7f2 f9c7 	bl	8000648 <__aeabi_dmul>
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	1064      	asrs	r4, r4, #1
 800e2be:	f106 0608 	add.w	r6, r6, #8
 800e2c2:	d1f4      	bne.n	800e2ae <_strtod_l+0x5b6>
 800e2c4:	b10b      	cbz	r3, 800e2ca <_strtod_l+0x5d2>
 800e2c6:	4682      	mov	sl, r0
 800e2c8:	468b      	mov	fp, r1
 800e2ca:	9b08      	ldr	r3, [sp, #32]
 800e2cc:	b1b3      	cbz	r3, 800e2fc <_strtod_l+0x604>
 800e2ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e2d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	4659      	mov	r1, fp
 800e2da:	dd0f      	ble.n	800e2fc <_strtod_l+0x604>
 800e2dc:	2b1f      	cmp	r3, #31
 800e2de:	dd56      	ble.n	800e38e <_strtod_l+0x696>
 800e2e0:	2b34      	cmp	r3, #52	@ 0x34
 800e2e2:	bfde      	ittt	le
 800e2e4:	f04f 33ff 	movle.w	r3, #4294967295
 800e2e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e2ec:	4093      	lslle	r3, r2
 800e2ee:	f04f 0a00 	mov.w	sl, #0
 800e2f2:	bfcc      	ite	gt
 800e2f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e2f8:	ea03 0b01 	andle.w	fp, r3, r1
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	2300      	movs	r3, #0
 800e300:	4650      	mov	r0, sl
 800e302:	4659      	mov	r1, fp
 800e304:	f7f2 fc08 	bl	8000b18 <__aeabi_dcmpeq>
 800e308:	2800      	cmp	r0, #0
 800e30a:	d1a7      	bne.n	800e25c <_strtod_l+0x564>
 800e30c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e30e:	9300      	str	r3, [sp, #0]
 800e310:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e312:	9805      	ldr	r0, [sp, #20]
 800e314:	462b      	mov	r3, r5
 800e316:	464a      	mov	r2, r9
 800e318:	f7ff f8cc 	bl	800d4b4 <__s2b>
 800e31c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e31e:	2800      	cmp	r0, #0
 800e320:	f43f af09 	beq.w	800e136 <_strtod_l+0x43e>
 800e324:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e326:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e328:	2a00      	cmp	r2, #0
 800e32a:	eba3 0308 	sub.w	r3, r3, r8
 800e32e:	bfa8      	it	ge
 800e330:	2300      	movge	r3, #0
 800e332:	9312      	str	r3, [sp, #72]	@ 0x48
 800e334:	2400      	movs	r4, #0
 800e336:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e33a:	9316      	str	r3, [sp, #88]	@ 0x58
 800e33c:	46a0      	mov	r8, r4
 800e33e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e340:	9805      	ldr	r0, [sp, #20]
 800e342:	6859      	ldr	r1, [r3, #4]
 800e344:	f7ff f80e 	bl	800d364 <_Balloc>
 800e348:	4681      	mov	r9, r0
 800e34a:	2800      	cmp	r0, #0
 800e34c:	f43f aef7 	beq.w	800e13e <_strtod_l+0x446>
 800e350:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e352:	691a      	ldr	r2, [r3, #16]
 800e354:	3202      	adds	r2, #2
 800e356:	f103 010c 	add.w	r1, r3, #12
 800e35a:	0092      	lsls	r2, r2, #2
 800e35c:	300c      	adds	r0, #12
 800e35e:	f001 fa3d 	bl	800f7dc <memcpy>
 800e362:	ec4b ab10 	vmov	d0, sl, fp
 800e366:	9805      	ldr	r0, [sp, #20]
 800e368:	aa1c      	add	r2, sp, #112	@ 0x70
 800e36a:	a91b      	add	r1, sp, #108	@ 0x6c
 800e36c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e370:	f7ff fbd4 	bl	800db1c <__d2b>
 800e374:	901a      	str	r0, [sp, #104]	@ 0x68
 800e376:	2800      	cmp	r0, #0
 800e378:	f43f aee1 	beq.w	800e13e <_strtod_l+0x446>
 800e37c:	9805      	ldr	r0, [sp, #20]
 800e37e:	2101      	movs	r1, #1
 800e380:	f7ff f92e 	bl	800d5e0 <__i2b>
 800e384:	4680      	mov	r8, r0
 800e386:	b948      	cbnz	r0, 800e39c <_strtod_l+0x6a4>
 800e388:	f04f 0800 	mov.w	r8, #0
 800e38c:	e6d7      	b.n	800e13e <_strtod_l+0x446>
 800e38e:	f04f 32ff 	mov.w	r2, #4294967295
 800e392:	fa02 f303 	lsl.w	r3, r2, r3
 800e396:	ea03 0a0a 	and.w	sl, r3, sl
 800e39a:	e7af      	b.n	800e2fc <_strtod_l+0x604>
 800e39c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e39e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e3a0:	2d00      	cmp	r5, #0
 800e3a2:	bfab      	itete	ge
 800e3a4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e3a6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e3a8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e3aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e3ac:	bfac      	ite	ge
 800e3ae:	18ef      	addge	r7, r5, r3
 800e3b0:	1b5e      	sublt	r6, r3, r5
 800e3b2:	9b08      	ldr	r3, [sp, #32]
 800e3b4:	1aed      	subs	r5, r5, r3
 800e3b6:	4415      	add	r5, r2
 800e3b8:	4b65      	ldr	r3, [pc, #404]	@ (800e550 <_strtod_l+0x858>)
 800e3ba:	3d01      	subs	r5, #1
 800e3bc:	429d      	cmp	r5, r3
 800e3be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e3c2:	da50      	bge.n	800e466 <_strtod_l+0x76e>
 800e3c4:	1b5b      	subs	r3, r3, r5
 800e3c6:	2b1f      	cmp	r3, #31
 800e3c8:	eba2 0203 	sub.w	r2, r2, r3
 800e3cc:	f04f 0101 	mov.w	r1, #1
 800e3d0:	dc3d      	bgt.n	800e44e <_strtod_l+0x756>
 800e3d2:	fa01 f303 	lsl.w	r3, r1, r3
 800e3d6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e3d8:	2300      	movs	r3, #0
 800e3da:	9310      	str	r3, [sp, #64]	@ 0x40
 800e3dc:	18bd      	adds	r5, r7, r2
 800e3de:	9b08      	ldr	r3, [sp, #32]
 800e3e0:	42af      	cmp	r7, r5
 800e3e2:	4416      	add	r6, r2
 800e3e4:	441e      	add	r6, r3
 800e3e6:	463b      	mov	r3, r7
 800e3e8:	bfa8      	it	ge
 800e3ea:	462b      	movge	r3, r5
 800e3ec:	42b3      	cmp	r3, r6
 800e3ee:	bfa8      	it	ge
 800e3f0:	4633      	movge	r3, r6
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	bfc2      	ittt	gt
 800e3f6:	1aed      	subgt	r5, r5, r3
 800e3f8:	1af6      	subgt	r6, r6, r3
 800e3fa:	1aff      	subgt	r7, r7, r3
 800e3fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	dd16      	ble.n	800e430 <_strtod_l+0x738>
 800e402:	4641      	mov	r1, r8
 800e404:	9805      	ldr	r0, [sp, #20]
 800e406:	461a      	mov	r2, r3
 800e408:	f7ff f9a2 	bl	800d750 <__pow5mult>
 800e40c:	4680      	mov	r8, r0
 800e40e:	2800      	cmp	r0, #0
 800e410:	d0ba      	beq.n	800e388 <_strtod_l+0x690>
 800e412:	4601      	mov	r1, r0
 800e414:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e416:	9805      	ldr	r0, [sp, #20]
 800e418:	f7ff f8f8 	bl	800d60c <__multiply>
 800e41c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e41e:	2800      	cmp	r0, #0
 800e420:	f43f ae8d 	beq.w	800e13e <_strtod_l+0x446>
 800e424:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e426:	9805      	ldr	r0, [sp, #20]
 800e428:	f7fe ffdc 	bl	800d3e4 <_Bfree>
 800e42c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e42e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e430:	2d00      	cmp	r5, #0
 800e432:	dc1d      	bgt.n	800e470 <_strtod_l+0x778>
 800e434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e436:	2b00      	cmp	r3, #0
 800e438:	dd23      	ble.n	800e482 <_strtod_l+0x78a>
 800e43a:	4649      	mov	r1, r9
 800e43c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e43e:	9805      	ldr	r0, [sp, #20]
 800e440:	f7ff f986 	bl	800d750 <__pow5mult>
 800e444:	4681      	mov	r9, r0
 800e446:	b9e0      	cbnz	r0, 800e482 <_strtod_l+0x78a>
 800e448:	f04f 0900 	mov.w	r9, #0
 800e44c:	e677      	b.n	800e13e <_strtod_l+0x446>
 800e44e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e452:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e456:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e45a:	35e2      	adds	r5, #226	@ 0xe2
 800e45c:	fa01 f305 	lsl.w	r3, r1, r5
 800e460:	9310      	str	r3, [sp, #64]	@ 0x40
 800e462:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e464:	e7ba      	b.n	800e3dc <_strtod_l+0x6e4>
 800e466:	2300      	movs	r3, #0
 800e468:	9310      	str	r3, [sp, #64]	@ 0x40
 800e46a:	2301      	movs	r3, #1
 800e46c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e46e:	e7b5      	b.n	800e3dc <_strtod_l+0x6e4>
 800e470:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e472:	9805      	ldr	r0, [sp, #20]
 800e474:	462a      	mov	r2, r5
 800e476:	f7ff f9c5 	bl	800d804 <__lshift>
 800e47a:	901a      	str	r0, [sp, #104]	@ 0x68
 800e47c:	2800      	cmp	r0, #0
 800e47e:	d1d9      	bne.n	800e434 <_strtod_l+0x73c>
 800e480:	e65d      	b.n	800e13e <_strtod_l+0x446>
 800e482:	2e00      	cmp	r6, #0
 800e484:	dd07      	ble.n	800e496 <_strtod_l+0x79e>
 800e486:	4649      	mov	r1, r9
 800e488:	9805      	ldr	r0, [sp, #20]
 800e48a:	4632      	mov	r2, r6
 800e48c:	f7ff f9ba 	bl	800d804 <__lshift>
 800e490:	4681      	mov	r9, r0
 800e492:	2800      	cmp	r0, #0
 800e494:	d0d8      	beq.n	800e448 <_strtod_l+0x750>
 800e496:	2f00      	cmp	r7, #0
 800e498:	dd08      	ble.n	800e4ac <_strtod_l+0x7b4>
 800e49a:	4641      	mov	r1, r8
 800e49c:	9805      	ldr	r0, [sp, #20]
 800e49e:	463a      	mov	r2, r7
 800e4a0:	f7ff f9b0 	bl	800d804 <__lshift>
 800e4a4:	4680      	mov	r8, r0
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	f43f ae49 	beq.w	800e13e <_strtod_l+0x446>
 800e4ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e4ae:	9805      	ldr	r0, [sp, #20]
 800e4b0:	464a      	mov	r2, r9
 800e4b2:	f7ff fa2f 	bl	800d914 <__mdiff>
 800e4b6:	4604      	mov	r4, r0
 800e4b8:	2800      	cmp	r0, #0
 800e4ba:	f43f ae40 	beq.w	800e13e <_strtod_l+0x446>
 800e4be:	68c3      	ldr	r3, [r0, #12]
 800e4c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	60c3      	str	r3, [r0, #12]
 800e4c6:	4641      	mov	r1, r8
 800e4c8:	f7ff fa08 	bl	800d8dc <__mcmp>
 800e4cc:	2800      	cmp	r0, #0
 800e4ce:	da45      	bge.n	800e55c <_strtod_l+0x864>
 800e4d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4d2:	ea53 030a 	orrs.w	r3, r3, sl
 800e4d6:	d16b      	bne.n	800e5b0 <_strtod_l+0x8b8>
 800e4d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d167      	bne.n	800e5b0 <_strtod_l+0x8b8>
 800e4e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e4e4:	0d1b      	lsrs	r3, r3, #20
 800e4e6:	051b      	lsls	r3, r3, #20
 800e4e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e4ec:	d960      	bls.n	800e5b0 <_strtod_l+0x8b8>
 800e4ee:	6963      	ldr	r3, [r4, #20]
 800e4f0:	b913      	cbnz	r3, 800e4f8 <_strtod_l+0x800>
 800e4f2:	6923      	ldr	r3, [r4, #16]
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	dd5b      	ble.n	800e5b0 <_strtod_l+0x8b8>
 800e4f8:	4621      	mov	r1, r4
 800e4fa:	2201      	movs	r2, #1
 800e4fc:	9805      	ldr	r0, [sp, #20]
 800e4fe:	f7ff f981 	bl	800d804 <__lshift>
 800e502:	4641      	mov	r1, r8
 800e504:	4604      	mov	r4, r0
 800e506:	f7ff f9e9 	bl	800d8dc <__mcmp>
 800e50a:	2800      	cmp	r0, #0
 800e50c:	dd50      	ble.n	800e5b0 <_strtod_l+0x8b8>
 800e50e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e512:	9a08      	ldr	r2, [sp, #32]
 800e514:	0d1b      	lsrs	r3, r3, #20
 800e516:	051b      	lsls	r3, r3, #20
 800e518:	2a00      	cmp	r2, #0
 800e51a:	d06a      	beq.n	800e5f2 <_strtod_l+0x8fa>
 800e51c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e520:	d867      	bhi.n	800e5f2 <_strtod_l+0x8fa>
 800e522:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e526:	f67f ae9d 	bls.w	800e264 <_strtod_l+0x56c>
 800e52a:	4b0a      	ldr	r3, [pc, #40]	@ (800e554 <_strtod_l+0x85c>)
 800e52c:	4650      	mov	r0, sl
 800e52e:	4659      	mov	r1, fp
 800e530:	2200      	movs	r2, #0
 800e532:	f7f2 f889 	bl	8000648 <__aeabi_dmul>
 800e536:	4b08      	ldr	r3, [pc, #32]	@ (800e558 <_strtod_l+0x860>)
 800e538:	400b      	ands	r3, r1
 800e53a:	4682      	mov	sl, r0
 800e53c:	468b      	mov	fp, r1
 800e53e:	2b00      	cmp	r3, #0
 800e540:	f47f ae08 	bne.w	800e154 <_strtod_l+0x45c>
 800e544:	9a05      	ldr	r2, [sp, #20]
 800e546:	2322      	movs	r3, #34	@ 0x22
 800e548:	6013      	str	r3, [r2, #0]
 800e54a:	e603      	b.n	800e154 <_strtod_l+0x45c>
 800e54c:	080110e8 	.word	0x080110e8
 800e550:	fffffc02 	.word	0xfffffc02
 800e554:	39500000 	.word	0x39500000
 800e558:	7ff00000 	.word	0x7ff00000
 800e55c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e560:	d165      	bne.n	800e62e <_strtod_l+0x936>
 800e562:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e564:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e568:	b35a      	cbz	r2, 800e5c2 <_strtod_l+0x8ca>
 800e56a:	4a9f      	ldr	r2, [pc, #636]	@ (800e7e8 <_strtod_l+0xaf0>)
 800e56c:	4293      	cmp	r3, r2
 800e56e:	d12b      	bne.n	800e5c8 <_strtod_l+0x8d0>
 800e570:	9b08      	ldr	r3, [sp, #32]
 800e572:	4651      	mov	r1, sl
 800e574:	b303      	cbz	r3, 800e5b8 <_strtod_l+0x8c0>
 800e576:	4b9d      	ldr	r3, [pc, #628]	@ (800e7ec <_strtod_l+0xaf4>)
 800e578:	465a      	mov	r2, fp
 800e57a:	4013      	ands	r3, r2
 800e57c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e580:	f04f 32ff 	mov.w	r2, #4294967295
 800e584:	d81b      	bhi.n	800e5be <_strtod_l+0x8c6>
 800e586:	0d1b      	lsrs	r3, r3, #20
 800e588:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e58c:	fa02 f303 	lsl.w	r3, r2, r3
 800e590:	4299      	cmp	r1, r3
 800e592:	d119      	bne.n	800e5c8 <_strtod_l+0x8d0>
 800e594:	4b96      	ldr	r3, [pc, #600]	@ (800e7f0 <_strtod_l+0xaf8>)
 800e596:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e598:	429a      	cmp	r2, r3
 800e59a:	d102      	bne.n	800e5a2 <_strtod_l+0x8aa>
 800e59c:	3101      	adds	r1, #1
 800e59e:	f43f adce 	beq.w	800e13e <_strtod_l+0x446>
 800e5a2:	4b92      	ldr	r3, [pc, #584]	@ (800e7ec <_strtod_l+0xaf4>)
 800e5a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5a6:	401a      	ands	r2, r3
 800e5a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e5ac:	f04f 0a00 	mov.w	sl, #0
 800e5b0:	9b08      	ldr	r3, [sp, #32]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d1b9      	bne.n	800e52a <_strtod_l+0x832>
 800e5b6:	e5cd      	b.n	800e154 <_strtod_l+0x45c>
 800e5b8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5bc:	e7e8      	b.n	800e590 <_strtod_l+0x898>
 800e5be:	4613      	mov	r3, r2
 800e5c0:	e7e6      	b.n	800e590 <_strtod_l+0x898>
 800e5c2:	ea53 030a 	orrs.w	r3, r3, sl
 800e5c6:	d0a2      	beq.n	800e50e <_strtod_l+0x816>
 800e5c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e5ca:	b1db      	cbz	r3, 800e604 <_strtod_l+0x90c>
 800e5cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5ce:	4213      	tst	r3, r2
 800e5d0:	d0ee      	beq.n	800e5b0 <_strtod_l+0x8b8>
 800e5d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5d4:	9a08      	ldr	r2, [sp, #32]
 800e5d6:	4650      	mov	r0, sl
 800e5d8:	4659      	mov	r1, fp
 800e5da:	b1bb      	cbz	r3, 800e60c <_strtod_l+0x914>
 800e5dc:	f7ff fb6c 	bl	800dcb8 <sulp>
 800e5e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5e4:	ec53 2b10 	vmov	r2, r3, d0
 800e5e8:	f7f1 fe78 	bl	80002dc <__adddf3>
 800e5ec:	4682      	mov	sl, r0
 800e5ee:	468b      	mov	fp, r1
 800e5f0:	e7de      	b.n	800e5b0 <_strtod_l+0x8b8>
 800e5f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e5f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e5fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e5fe:	f04f 3aff 	mov.w	sl, #4294967295
 800e602:	e7d5      	b.n	800e5b0 <_strtod_l+0x8b8>
 800e604:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e606:	ea13 0f0a 	tst.w	r3, sl
 800e60a:	e7e1      	b.n	800e5d0 <_strtod_l+0x8d8>
 800e60c:	f7ff fb54 	bl	800dcb8 <sulp>
 800e610:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e614:	ec53 2b10 	vmov	r2, r3, d0
 800e618:	f7f1 fe5e 	bl	80002d8 <__aeabi_dsub>
 800e61c:	2200      	movs	r2, #0
 800e61e:	2300      	movs	r3, #0
 800e620:	4682      	mov	sl, r0
 800e622:	468b      	mov	fp, r1
 800e624:	f7f2 fa78 	bl	8000b18 <__aeabi_dcmpeq>
 800e628:	2800      	cmp	r0, #0
 800e62a:	d0c1      	beq.n	800e5b0 <_strtod_l+0x8b8>
 800e62c:	e61a      	b.n	800e264 <_strtod_l+0x56c>
 800e62e:	4641      	mov	r1, r8
 800e630:	4620      	mov	r0, r4
 800e632:	f7ff facb 	bl	800dbcc <__ratio>
 800e636:	ec57 6b10 	vmov	r6, r7, d0
 800e63a:	2200      	movs	r2, #0
 800e63c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e640:	4630      	mov	r0, r6
 800e642:	4639      	mov	r1, r7
 800e644:	f7f2 fa7c 	bl	8000b40 <__aeabi_dcmple>
 800e648:	2800      	cmp	r0, #0
 800e64a:	d06f      	beq.n	800e72c <_strtod_l+0xa34>
 800e64c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d17a      	bne.n	800e748 <_strtod_l+0xa50>
 800e652:	f1ba 0f00 	cmp.w	sl, #0
 800e656:	d158      	bne.n	800e70a <_strtod_l+0xa12>
 800e658:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e65a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d15a      	bne.n	800e718 <_strtod_l+0xa20>
 800e662:	4b64      	ldr	r3, [pc, #400]	@ (800e7f4 <_strtod_l+0xafc>)
 800e664:	2200      	movs	r2, #0
 800e666:	4630      	mov	r0, r6
 800e668:	4639      	mov	r1, r7
 800e66a:	f7f2 fa5f 	bl	8000b2c <__aeabi_dcmplt>
 800e66e:	2800      	cmp	r0, #0
 800e670:	d159      	bne.n	800e726 <_strtod_l+0xa2e>
 800e672:	4630      	mov	r0, r6
 800e674:	4639      	mov	r1, r7
 800e676:	4b60      	ldr	r3, [pc, #384]	@ (800e7f8 <_strtod_l+0xb00>)
 800e678:	2200      	movs	r2, #0
 800e67a:	f7f1 ffe5 	bl	8000648 <__aeabi_dmul>
 800e67e:	4606      	mov	r6, r0
 800e680:	460f      	mov	r7, r1
 800e682:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e686:	9606      	str	r6, [sp, #24]
 800e688:	9307      	str	r3, [sp, #28]
 800e68a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e68e:	4d57      	ldr	r5, [pc, #348]	@ (800e7ec <_strtod_l+0xaf4>)
 800e690:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e696:	401d      	ands	r5, r3
 800e698:	4b58      	ldr	r3, [pc, #352]	@ (800e7fc <_strtod_l+0xb04>)
 800e69a:	429d      	cmp	r5, r3
 800e69c:	f040 80b2 	bne.w	800e804 <_strtod_l+0xb0c>
 800e6a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e6a6:	ec4b ab10 	vmov	d0, sl, fp
 800e6aa:	f7ff f9c7 	bl	800da3c <__ulp>
 800e6ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e6b2:	ec51 0b10 	vmov	r0, r1, d0
 800e6b6:	f7f1 ffc7 	bl	8000648 <__aeabi_dmul>
 800e6ba:	4652      	mov	r2, sl
 800e6bc:	465b      	mov	r3, fp
 800e6be:	f7f1 fe0d 	bl	80002dc <__adddf3>
 800e6c2:	460b      	mov	r3, r1
 800e6c4:	4949      	ldr	r1, [pc, #292]	@ (800e7ec <_strtod_l+0xaf4>)
 800e6c6:	4a4e      	ldr	r2, [pc, #312]	@ (800e800 <_strtod_l+0xb08>)
 800e6c8:	4019      	ands	r1, r3
 800e6ca:	4291      	cmp	r1, r2
 800e6cc:	4682      	mov	sl, r0
 800e6ce:	d942      	bls.n	800e756 <_strtod_l+0xa5e>
 800e6d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e6d2:	4b47      	ldr	r3, [pc, #284]	@ (800e7f0 <_strtod_l+0xaf8>)
 800e6d4:	429a      	cmp	r2, r3
 800e6d6:	d103      	bne.n	800e6e0 <_strtod_l+0x9e8>
 800e6d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e6da:	3301      	adds	r3, #1
 800e6dc:	f43f ad2f 	beq.w	800e13e <_strtod_l+0x446>
 800e6e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e7f0 <_strtod_l+0xaf8>
 800e6e4:	f04f 3aff 	mov.w	sl, #4294967295
 800e6e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6ea:	9805      	ldr	r0, [sp, #20]
 800e6ec:	f7fe fe7a 	bl	800d3e4 <_Bfree>
 800e6f0:	9805      	ldr	r0, [sp, #20]
 800e6f2:	4649      	mov	r1, r9
 800e6f4:	f7fe fe76 	bl	800d3e4 <_Bfree>
 800e6f8:	9805      	ldr	r0, [sp, #20]
 800e6fa:	4641      	mov	r1, r8
 800e6fc:	f7fe fe72 	bl	800d3e4 <_Bfree>
 800e700:	9805      	ldr	r0, [sp, #20]
 800e702:	4621      	mov	r1, r4
 800e704:	f7fe fe6e 	bl	800d3e4 <_Bfree>
 800e708:	e619      	b.n	800e33e <_strtod_l+0x646>
 800e70a:	f1ba 0f01 	cmp.w	sl, #1
 800e70e:	d103      	bne.n	800e718 <_strtod_l+0xa20>
 800e710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e712:	2b00      	cmp	r3, #0
 800e714:	f43f ada6 	beq.w	800e264 <_strtod_l+0x56c>
 800e718:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e7c8 <_strtod_l+0xad0>
 800e71c:	4f35      	ldr	r7, [pc, #212]	@ (800e7f4 <_strtod_l+0xafc>)
 800e71e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e722:	2600      	movs	r6, #0
 800e724:	e7b1      	b.n	800e68a <_strtod_l+0x992>
 800e726:	4f34      	ldr	r7, [pc, #208]	@ (800e7f8 <_strtod_l+0xb00>)
 800e728:	2600      	movs	r6, #0
 800e72a:	e7aa      	b.n	800e682 <_strtod_l+0x98a>
 800e72c:	4b32      	ldr	r3, [pc, #200]	@ (800e7f8 <_strtod_l+0xb00>)
 800e72e:	4630      	mov	r0, r6
 800e730:	4639      	mov	r1, r7
 800e732:	2200      	movs	r2, #0
 800e734:	f7f1 ff88 	bl	8000648 <__aeabi_dmul>
 800e738:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e73a:	4606      	mov	r6, r0
 800e73c:	460f      	mov	r7, r1
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d09f      	beq.n	800e682 <_strtod_l+0x98a>
 800e742:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e746:	e7a0      	b.n	800e68a <_strtod_l+0x992>
 800e748:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e7d0 <_strtod_l+0xad8>
 800e74c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e750:	ec57 6b17 	vmov	r6, r7, d7
 800e754:	e799      	b.n	800e68a <_strtod_l+0x992>
 800e756:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e75a:	9b08      	ldr	r3, [sp, #32]
 800e75c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e760:	2b00      	cmp	r3, #0
 800e762:	d1c1      	bne.n	800e6e8 <_strtod_l+0x9f0>
 800e764:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e768:	0d1b      	lsrs	r3, r3, #20
 800e76a:	051b      	lsls	r3, r3, #20
 800e76c:	429d      	cmp	r5, r3
 800e76e:	d1bb      	bne.n	800e6e8 <_strtod_l+0x9f0>
 800e770:	4630      	mov	r0, r6
 800e772:	4639      	mov	r1, r7
 800e774:	f7f2 fac8 	bl	8000d08 <__aeabi_d2lz>
 800e778:	f7f1 ff38 	bl	80005ec <__aeabi_l2d>
 800e77c:	4602      	mov	r2, r0
 800e77e:	460b      	mov	r3, r1
 800e780:	4630      	mov	r0, r6
 800e782:	4639      	mov	r1, r7
 800e784:	f7f1 fda8 	bl	80002d8 <__aeabi_dsub>
 800e788:	460b      	mov	r3, r1
 800e78a:	4602      	mov	r2, r0
 800e78c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e790:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e796:	ea46 060a 	orr.w	r6, r6, sl
 800e79a:	431e      	orrs	r6, r3
 800e79c:	d06f      	beq.n	800e87e <_strtod_l+0xb86>
 800e79e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e7d8 <_strtod_l+0xae0>)
 800e7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a4:	f7f2 f9c2 	bl	8000b2c <__aeabi_dcmplt>
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	f47f acd3 	bne.w	800e154 <_strtod_l+0x45c>
 800e7ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800e7e0 <_strtod_l+0xae8>)
 800e7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7b8:	f7f2 f9d6 	bl	8000b68 <__aeabi_dcmpgt>
 800e7bc:	2800      	cmp	r0, #0
 800e7be:	d093      	beq.n	800e6e8 <_strtod_l+0x9f0>
 800e7c0:	e4c8      	b.n	800e154 <_strtod_l+0x45c>
 800e7c2:	bf00      	nop
 800e7c4:	f3af 8000 	nop.w
 800e7c8:	00000000 	.word	0x00000000
 800e7cc:	bff00000 	.word	0xbff00000
 800e7d0:	00000000 	.word	0x00000000
 800e7d4:	3ff00000 	.word	0x3ff00000
 800e7d8:	94a03595 	.word	0x94a03595
 800e7dc:	3fdfffff 	.word	0x3fdfffff
 800e7e0:	35afe535 	.word	0x35afe535
 800e7e4:	3fe00000 	.word	0x3fe00000
 800e7e8:	000fffff 	.word	0x000fffff
 800e7ec:	7ff00000 	.word	0x7ff00000
 800e7f0:	7fefffff 	.word	0x7fefffff
 800e7f4:	3ff00000 	.word	0x3ff00000
 800e7f8:	3fe00000 	.word	0x3fe00000
 800e7fc:	7fe00000 	.word	0x7fe00000
 800e800:	7c9fffff 	.word	0x7c9fffff
 800e804:	9b08      	ldr	r3, [sp, #32]
 800e806:	b323      	cbz	r3, 800e852 <_strtod_l+0xb5a>
 800e808:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e80c:	d821      	bhi.n	800e852 <_strtod_l+0xb5a>
 800e80e:	a328      	add	r3, pc, #160	@ (adr r3, 800e8b0 <_strtod_l+0xbb8>)
 800e810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e814:	4630      	mov	r0, r6
 800e816:	4639      	mov	r1, r7
 800e818:	f7f2 f992 	bl	8000b40 <__aeabi_dcmple>
 800e81c:	b1a0      	cbz	r0, 800e848 <_strtod_l+0xb50>
 800e81e:	4639      	mov	r1, r7
 800e820:	4630      	mov	r0, r6
 800e822:	f7f2 f9e9 	bl	8000bf8 <__aeabi_d2uiz>
 800e826:	2801      	cmp	r0, #1
 800e828:	bf38      	it	cc
 800e82a:	2001      	movcc	r0, #1
 800e82c:	f7f1 fe92 	bl	8000554 <__aeabi_ui2d>
 800e830:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e832:	4606      	mov	r6, r0
 800e834:	460f      	mov	r7, r1
 800e836:	b9fb      	cbnz	r3, 800e878 <_strtod_l+0xb80>
 800e838:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e83c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e83e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e840:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e844:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e848:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e84a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e84e:	1b5b      	subs	r3, r3, r5
 800e850:	9311      	str	r3, [sp, #68]	@ 0x44
 800e852:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e856:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e85a:	f7ff f8ef 	bl	800da3c <__ulp>
 800e85e:	4650      	mov	r0, sl
 800e860:	ec53 2b10 	vmov	r2, r3, d0
 800e864:	4659      	mov	r1, fp
 800e866:	f7f1 feef 	bl	8000648 <__aeabi_dmul>
 800e86a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e86e:	f7f1 fd35 	bl	80002dc <__adddf3>
 800e872:	4682      	mov	sl, r0
 800e874:	468b      	mov	fp, r1
 800e876:	e770      	b.n	800e75a <_strtod_l+0xa62>
 800e878:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e87c:	e7e0      	b.n	800e840 <_strtod_l+0xb48>
 800e87e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e8b8 <_strtod_l+0xbc0>)
 800e880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e884:	f7f2 f952 	bl	8000b2c <__aeabi_dcmplt>
 800e888:	e798      	b.n	800e7bc <_strtod_l+0xac4>
 800e88a:	2300      	movs	r3, #0
 800e88c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e88e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e890:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e892:	6013      	str	r3, [r2, #0]
 800e894:	f7ff ba6d 	b.w	800dd72 <_strtod_l+0x7a>
 800e898:	2a65      	cmp	r2, #101	@ 0x65
 800e89a:	f43f ab68 	beq.w	800df6e <_strtod_l+0x276>
 800e89e:	2a45      	cmp	r2, #69	@ 0x45
 800e8a0:	f43f ab65 	beq.w	800df6e <_strtod_l+0x276>
 800e8a4:	2301      	movs	r3, #1
 800e8a6:	f7ff bba0 	b.w	800dfea <_strtod_l+0x2f2>
 800e8aa:	bf00      	nop
 800e8ac:	f3af 8000 	nop.w
 800e8b0:	ffc00000 	.word	0xffc00000
 800e8b4:	41dfffff 	.word	0x41dfffff
 800e8b8:	94a03595 	.word	0x94a03595
 800e8bc:	3fcfffff 	.word	0x3fcfffff

0800e8c0 <_strtod_r>:
 800e8c0:	4b01      	ldr	r3, [pc, #4]	@ (800e8c8 <_strtod_r+0x8>)
 800e8c2:	f7ff ba19 	b.w	800dcf8 <_strtod_l>
 800e8c6:	bf00      	nop
 800e8c8:	2000006c 	.word	0x2000006c

0800e8cc <__ssputs_r>:
 800e8cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8d0:	688e      	ldr	r6, [r1, #8]
 800e8d2:	461f      	mov	r7, r3
 800e8d4:	42be      	cmp	r6, r7
 800e8d6:	680b      	ldr	r3, [r1, #0]
 800e8d8:	4682      	mov	sl, r0
 800e8da:	460c      	mov	r4, r1
 800e8dc:	4690      	mov	r8, r2
 800e8de:	d82d      	bhi.n	800e93c <__ssputs_r+0x70>
 800e8e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e8e8:	d026      	beq.n	800e938 <__ssputs_r+0x6c>
 800e8ea:	6965      	ldr	r5, [r4, #20]
 800e8ec:	6909      	ldr	r1, [r1, #16]
 800e8ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8f2:	eba3 0901 	sub.w	r9, r3, r1
 800e8f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e8fa:	1c7b      	adds	r3, r7, #1
 800e8fc:	444b      	add	r3, r9
 800e8fe:	106d      	asrs	r5, r5, #1
 800e900:	429d      	cmp	r5, r3
 800e902:	bf38      	it	cc
 800e904:	461d      	movcc	r5, r3
 800e906:	0553      	lsls	r3, r2, #21
 800e908:	d527      	bpl.n	800e95a <__ssputs_r+0x8e>
 800e90a:	4629      	mov	r1, r5
 800e90c:	f7fc fbf0 	bl	800b0f0 <_malloc_r>
 800e910:	4606      	mov	r6, r0
 800e912:	b360      	cbz	r0, 800e96e <__ssputs_r+0xa2>
 800e914:	6921      	ldr	r1, [r4, #16]
 800e916:	464a      	mov	r2, r9
 800e918:	f000 ff60 	bl	800f7dc <memcpy>
 800e91c:	89a3      	ldrh	r3, [r4, #12]
 800e91e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e926:	81a3      	strh	r3, [r4, #12]
 800e928:	6126      	str	r6, [r4, #16]
 800e92a:	6165      	str	r5, [r4, #20]
 800e92c:	444e      	add	r6, r9
 800e92e:	eba5 0509 	sub.w	r5, r5, r9
 800e932:	6026      	str	r6, [r4, #0]
 800e934:	60a5      	str	r5, [r4, #8]
 800e936:	463e      	mov	r6, r7
 800e938:	42be      	cmp	r6, r7
 800e93a:	d900      	bls.n	800e93e <__ssputs_r+0x72>
 800e93c:	463e      	mov	r6, r7
 800e93e:	6820      	ldr	r0, [r4, #0]
 800e940:	4632      	mov	r2, r6
 800e942:	4641      	mov	r1, r8
 800e944:	f000 ff0d 	bl	800f762 <memmove>
 800e948:	68a3      	ldr	r3, [r4, #8]
 800e94a:	1b9b      	subs	r3, r3, r6
 800e94c:	60a3      	str	r3, [r4, #8]
 800e94e:	6823      	ldr	r3, [r4, #0]
 800e950:	4433      	add	r3, r6
 800e952:	6023      	str	r3, [r4, #0]
 800e954:	2000      	movs	r0, #0
 800e956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e95a:	462a      	mov	r2, r5
 800e95c:	f001 fab9 	bl	800fed2 <_realloc_r>
 800e960:	4606      	mov	r6, r0
 800e962:	2800      	cmp	r0, #0
 800e964:	d1e0      	bne.n	800e928 <__ssputs_r+0x5c>
 800e966:	6921      	ldr	r1, [r4, #16]
 800e968:	4650      	mov	r0, sl
 800e96a:	f7fe fcb1 	bl	800d2d0 <_free_r>
 800e96e:	230c      	movs	r3, #12
 800e970:	f8ca 3000 	str.w	r3, [sl]
 800e974:	89a3      	ldrh	r3, [r4, #12]
 800e976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e97a:	81a3      	strh	r3, [r4, #12]
 800e97c:	f04f 30ff 	mov.w	r0, #4294967295
 800e980:	e7e9      	b.n	800e956 <__ssputs_r+0x8a>
	...

0800e984 <_svfiprintf_r>:
 800e984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e988:	4698      	mov	r8, r3
 800e98a:	898b      	ldrh	r3, [r1, #12]
 800e98c:	061b      	lsls	r3, r3, #24
 800e98e:	b09d      	sub	sp, #116	@ 0x74
 800e990:	4607      	mov	r7, r0
 800e992:	460d      	mov	r5, r1
 800e994:	4614      	mov	r4, r2
 800e996:	d510      	bpl.n	800e9ba <_svfiprintf_r+0x36>
 800e998:	690b      	ldr	r3, [r1, #16]
 800e99a:	b973      	cbnz	r3, 800e9ba <_svfiprintf_r+0x36>
 800e99c:	2140      	movs	r1, #64	@ 0x40
 800e99e:	f7fc fba7 	bl	800b0f0 <_malloc_r>
 800e9a2:	6028      	str	r0, [r5, #0]
 800e9a4:	6128      	str	r0, [r5, #16]
 800e9a6:	b930      	cbnz	r0, 800e9b6 <_svfiprintf_r+0x32>
 800e9a8:	230c      	movs	r3, #12
 800e9aa:	603b      	str	r3, [r7, #0]
 800e9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e9b0:	b01d      	add	sp, #116	@ 0x74
 800e9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9b6:	2340      	movs	r3, #64	@ 0x40
 800e9b8:	616b      	str	r3, [r5, #20]
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9be:	2320      	movs	r3, #32
 800e9c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e9c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9c8:	2330      	movs	r3, #48	@ 0x30
 800e9ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eb68 <_svfiprintf_r+0x1e4>
 800e9ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9d2:	f04f 0901 	mov.w	r9, #1
 800e9d6:	4623      	mov	r3, r4
 800e9d8:	469a      	mov	sl, r3
 800e9da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9de:	b10a      	cbz	r2, 800e9e4 <_svfiprintf_r+0x60>
 800e9e0:	2a25      	cmp	r2, #37	@ 0x25
 800e9e2:	d1f9      	bne.n	800e9d8 <_svfiprintf_r+0x54>
 800e9e4:	ebba 0b04 	subs.w	fp, sl, r4
 800e9e8:	d00b      	beq.n	800ea02 <_svfiprintf_r+0x7e>
 800e9ea:	465b      	mov	r3, fp
 800e9ec:	4622      	mov	r2, r4
 800e9ee:	4629      	mov	r1, r5
 800e9f0:	4638      	mov	r0, r7
 800e9f2:	f7ff ff6b 	bl	800e8cc <__ssputs_r>
 800e9f6:	3001      	adds	r0, #1
 800e9f8:	f000 80a7 	beq.w	800eb4a <_svfiprintf_r+0x1c6>
 800e9fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9fe:	445a      	add	r2, fp
 800ea00:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea02:	f89a 3000 	ldrb.w	r3, [sl]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	f000 809f 	beq.w	800eb4a <_svfiprintf_r+0x1c6>
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	f04f 32ff 	mov.w	r2, #4294967295
 800ea12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea16:	f10a 0a01 	add.w	sl, sl, #1
 800ea1a:	9304      	str	r3, [sp, #16]
 800ea1c:	9307      	str	r3, [sp, #28]
 800ea1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea22:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea24:	4654      	mov	r4, sl
 800ea26:	2205      	movs	r2, #5
 800ea28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea2c:	484e      	ldr	r0, [pc, #312]	@ (800eb68 <_svfiprintf_r+0x1e4>)
 800ea2e:	f7f1 fbf7 	bl	8000220 <memchr>
 800ea32:	9a04      	ldr	r2, [sp, #16]
 800ea34:	b9d8      	cbnz	r0, 800ea6e <_svfiprintf_r+0xea>
 800ea36:	06d0      	lsls	r0, r2, #27
 800ea38:	bf44      	itt	mi
 800ea3a:	2320      	movmi	r3, #32
 800ea3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea40:	0711      	lsls	r1, r2, #28
 800ea42:	bf44      	itt	mi
 800ea44:	232b      	movmi	r3, #43	@ 0x2b
 800ea46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea4a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea4e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea50:	d015      	beq.n	800ea7e <_svfiprintf_r+0xfa>
 800ea52:	9a07      	ldr	r2, [sp, #28]
 800ea54:	4654      	mov	r4, sl
 800ea56:	2000      	movs	r0, #0
 800ea58:	f04f 0c0a 	mov.w	ip, #10
 800ea5c:	4621      	mov	r1, r4
 800ea5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea62:	3b30      	subs	r3, #48	@ 0x30
 800ea64:	2b09      	cmp	r3, #9
 800ea66:	d94b      	bls.n	800eb00 <_svfiprintf_r+0x17c>
 800ea68:	b1b0      	cbz	r0, 800ea98 <_svfiprintf_r+0x114>
 800ea6a:	9207      	str	r2, [sp, #28]
 800ea6c:	e014      	b.n	800ea98 <_svfiprintf_r+0x114>
 800ea6e:	eba0 0308 	sub.w	r3, r0, r8
 800ea72:	fa09 f303 	lsl.w	r3, r9, r3
 800ea76:	4313      	orrs	r3, r2
 800ea78:	9304      	str	r3, [sp, #16]
 800ea7a:	46a2      	mov	sl, r4
 800ea7c:	e7d2      	b.n	800ea24 <_svfiprintf_r+0xa0>
 800ea7e:	9b03      	ldr	r3, [sp, #12]
 800ea80:	1d19      	adds	r1, r3, #4
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	9103      	str	r1, [sp, #12]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	bfbb      	ittet	lt
 800ea8a:	425b      	neglt	r3, r3
 800ea8c:	f042 0202 	orrlt.w	r2, r2, #2
 800ea90:	9307      	strge	r3, [sp, #28]
 800ea92:	9307      	strlt	r3, [sp, #28]
 800ea94:	bfb8      	it	lt
 800ea96:	9204      	strlt	r2, [sp, #16]
 800ea98:	7823      	ldrb	r3, [r4, #0]
 800ea9a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea9c:	d10a      	bne.n	800eab4 <_svfiprintf_r+0x130>
 800ea9e:	7863      	ldrb	r3, [r4, #1]
 800eaa0:	2b2a      	cmp	r3, #42	@ 0x2a
 800eaa2:	d132      	bne.n	800eb0a <_svfiprintf_r+0x186>
 800eaa4:	9b03      	ldr	r3, [sp, #12]
 800eaa6:	1d1a      	adds	r2, r3, #4
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	9203      	str	r2, [sp, #12]
 800eaac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eab0:	3402      	adds	r4, #2
 800eab2:	9305      	str	r3, [sp, #20]
 800eab4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eb78 <_svfiprintf_r+0x1f4>
 800eab8:	7821      	ldrb	r1, [r4, #0]
 800eaba:	2203      	movs	r2, #3
 800eabc:	4650      	mov	r0, sl
 800eabe:	f7f1 fbaf 	bl	8000220 <memchr>
 800eac2:	b138      	cbz	r0, 800ead4 <_svfiprintf_r+0x150>
 800eac4:	9b04      	ldr	r3, [sp, #16]
 800eac6:	eba0 000a 	sub.w	r0, r0, sl
 800eaca:	2240      	movs	r2, #64	@ 0x40
 800eacc:	4082      	lsls	r2, r0
 800eace:	4313      	orrs	r3, r2
 800ead0:	3401      	adds	r4, #1
 800ead2:	9304      	str	r3, [sp, #16]
 800ead4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ead8:	4824      	ldr	r0, [pc, #144]	@ (800eb6c <_svfiprintf_r+0x1e8>)
 800eada:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eade:	2206      	movs	r2, #6
 800eae0:	f7f1 fb9e 	bl	8000220 <memchr>
 800eae4:	2800      	cmp	r0, #0
 800eae6:	d036      	beq.n	800eb56 <_svfiprintf_r+0x1d2>
 800eae8:	4b21      	ldr	r3, [pc, #132]	@ (800eb70 <_svfiprintf_r+0x1ec>)
 800eaea:	bb1b      	cbnz	r3, 800eb34 <_svfiprintf_r+0x1b0>
 800eaec:	9b03      	ldr	r3, [sp, #12]
 800eaee:	3307      	adds	r3, #7
 800eaf0:	f023 0307 	bic.w	r3, r3, #7
 800eaf4:	3308      	adds	r3, #8
 800eaf6:	9303      	str	r3, [sp, #12]
 800eaf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eafa:	4433      	add	r3, r6
 800eafc:	9309      	str	r3, [sp, #36]	@ 0x24
 800eafe:	e76a      	b.n	800e9d6 <_svfiprintf_r+0x52>
 800eb00:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb04:	460c      	mov	r4, r1
 800eb06:	2001      	movs	r0, #1
 800eb08:	e7a8      	b.n	800ea5c <_svfiprintf_r+0xd8>
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	3401      	adds	r4, #1
 800eb0e:	9305      	str	r3, [sp, #20]
 800eb10:	4619      	mov	r1, r3
 800eb12:	f04f 0c0a 	mov.w	ip, #10
 800eb16:	4620      	mov	r0, r4
 800eb18:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb1c:	3a30      	subs	r2, #48	@ 0x30
 800eb1e:	2a09      	cmp	r2, #9
 800eb20:	d903      	bls.n	800eb2a <_svfiprintf_r+0x1a6>
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d0c6      	beq.n	800eab4 <_svfiprintf_r+0x130>
 800eb26:	9105      	str	r1, [sp, #20]
 800eb28:	e7c4      	b.n	800eab4 <_svfiprintf_r+0x130>
 800eb2a:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb2e:	4604      	mov	r4, r0
 800eb30:	2301      	movs	r3, #1
 800eb32:	e7f0      	b.n	800eb16 <_svfiprintf_r+0x192>
 800eb34:	ab03      	add	r3, sp, #12
 800eb36:	9300      	str	r3, [sp, #0]
 800eb38:	462a      	mov	r2, r5
 800eb3a:	4b0e      	ldr	r3, [pc, #56]	@ (800eb74 <_svfiprintf_r+0x1f0>)
 800eb3c:	a904      	add	r1, sp, #16
 800eb3e:	4638      	mov	r0, r7
 800eb40:	f7fc fc7e 	bl	800b440 <_printf_float>
 800eb44:	1c42      	adds	r2, r0, #1
 800eb46:	4606      	mov	r6, r0
 800eb48:	d1d6      	bne.n	800eaf8 <_svfiprintf_r+0x174>
 800eb4a:	89ab      	ldrh	r3, [r5, #12]
 800eb4c:	065b      	lsls	r3, r3, #25
 800eb4e:	f53f af2d 	bmi.w	800e9ac <_svfiprintf_r+0x28>
 800eb52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb54:	e72c      	b.n	800e9b0 <_svfiprintf_r+0x2c>
 800eb56:	ab03      	add	r3, sp, #12
 800eb58:	9300      	str	r3, [sp, #0]
 800eb5a:	462a      	mov	r2, r5
 800eb5c:	4b05      	ldr	r3, [pc, #20]	@ (800eb74 <_svfiprintf_r+0x1f0>)
 800eb5e:	a904      	add	r1, sp, #16
 800eb60:	4638      	mov	r0, r7
 800eb62:	f7fc ff05 	bl	800b970 <_printf_i>
 800eb66:	e7ed      	b.n	800eb44 <_svfiprintf_r+0x1c0>
 800eb68:	08010f2c 	.word	0x08010f2c
 800eb6c:	08010f36 	.word	0x08010f36
 800eb70:	0800b441 	.word	0x0800b441
 800eb74:	0800e8cd 	.word	0x0800e8cd
 800eb78:	08010f32 	.word	0x08010f32

0800eb7c <_sungetc_r>:
 800eb7c:	b538      	push	{r3, r4, r5, lr}
 800eb7e:	1c4b      	adds	r3, r1, #1
 800eb80:	4614      	mov	r4, r2
 800eb82:	d103      	bne.n	800eb8c <_sungetc_r+0x10>
 800eb84:	f04f 35ff 	mov.w	r5, #4294967295
 800eb88:	4628      	mov	r0, r5
 800eb8a:	bd38      	pop	{r3, r4, r5, pc}
 800eb8c:	8993      	ldrh	r3, [r2, #12]
 800eb8e:	f023 0320 	bic.w	r3, r3, #32
 800eb92:	8193      	strh	r3, [r2, #12]
 800eb94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eb96:	6852      	ldr	r2, [r2, #4]
 800eb98:	b2cd      	uxtb	r5, r1
 800eb9a:	b18b      	cbz	r3, 800ebc0 <_sungetc_r+0x44>
 800eb9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800eb9e:	4293      	cmp	r3, r2
 800eba0:	dd08      	ble.n	800ebb4 <_sungetc_r+0x38>
 800eba2:	6823      	ldr	r3, [r4, #0]
 800eba4:	1e5a      	subs	r2, r3, #1
 800eba6:	6022      	str	r2, [r4, #0]
 800eba8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ebac:	6863      	ldr	r3, [r4, #4]
 800ebae:	3301      	adds	r3, #1
 800ebb0:	6063      	str	r3, [r4, #4]
 800ebb2:	e7e9      	b.n	800eb88 <_sungetc_r+0xc>
 800ebb4:	4621      	mov	r1, r4
 800ebb6:	f000 fd9a 	bl	800f6ee <__submore>
 800ebba:	2800      	cmp	r0, #0
 800ebbc:	d0f1      	beq.n	800eba2 <_sungetc_r+0x26>
 800ebbe:	e7e1      	b.n	800eb84 <_sungetc_r+0x8>
 800ebc0:	6921      	ldr	r1, [r4, #16]
 800ebc2:	6823      	ldr	r3, [r4, #0]
 800ebc4:	b151      	cbz	r1, 800ebdc <_sungetc_r+0x60>
 800ebc6:	4299      	cmp	r1, r3
 800ebc8:	d208      	bcs.n	800ebdc <_sungetc_r+0x60>
 800ebca:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ebce:	42a9      	cmp	r1, r5
 800ebd0:	d104      	bne.n	800ebdc <_sungetc_r+0x60>
 800ebd2:	3b01      	subs	r3, #1
 800ebd4:	3201      	adds	r2, #1
 800ebd6:	6023      	str	r3, [r4, #0]
 800ebd8:	6062      	str	r2, [r4, #4]
 800ebda:	e7d5      	b.n	800eb88 <_sungetc_r+0xc>
 800ebdc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800ebe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ebe4:	6363      	str	r3, [r4, #52]	@ 0x34
 800ebe6:	2303      	movs	r3, #3
 800ebe8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ebea:	4623      	mov	r3, r4
 800ebec:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ebf0:	6023      	str	r3, [r4, #0]
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e7dc      	b.n	800ebb0 <_sungetc_r+0x34>

0800ebf6 <__ssrefill_r>:
 800ebf6:	b510      	push	{r4, lr}
 800ebf8:	460c      	mov	r4, r1
 800ebfa:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ebfc:	b169      	cbz	r1, 800ec1a <__ssrefill_r+0x24>
 800ebfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec02:	4299      	cmp	r1, r3
 800ec04:	d001      	beq.n	800ec0a <__ssrefill_r+0x14>
 800ec06:	f7fe fb63 	bl	800d2d0 <_free_r>
 800ec0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec0c:	6063      	str	r3, [r4, #4]
 800ec0e:	2000      	movs	r0, #0
 800ec10:	6360      	str	r0, [r4, #52]	@ 0x34
 800ec12:	b113      	cbz	r3, 800ec1a <__ssrefill_r+0x24>
 800ec14:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ec16:	6023      	str	r3, [r4, #0]
 800ec18:	bd10      	pop	{r4, pc}
 800ec1a:	6923      	ldr	r3, [r4, #16]
 800ec1c:	6023      	str	r3, [r4, #0]
 800ec1e:	2300      	movs	r3, #0
 800ec20:	6063      	str	r3, [r4, #4]
 800ec22:	89a3      	ldrh	r3, [r4, #12]
 800ec24:	f043 0320 	orr.w	r3, r3, #32
 800ec28:	81a3      	strh	r3, [r4, #12]
 800ec2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ec2e:	e7f3      	b.n	800ec18 <__ssrefill_r+0x22>

0800ec30 <__ssvfiscanf_r>:
 800ec30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec34:	460c      	mov	r4, r1
 800ec36:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800ec3a:	2100      	movs	r1, #0
 800ec3c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800ec40:	49a6      	ldr	r1, [pc, #664]	@ (800eedc <__ssvfiscanf_r+0x2ac>)
 800ec42:	91a0      	str	r1, [sp, #640]	@ 0x280
 800ec44:	f10d 0804 	add.w	r8, sp, #4
 800ec48:	49a5      	ldr	r1, [pc, #660]	@ (800eee0 <__ssvfiscanf_r+0x2b0>)
 800ec4a:	4fa6      	ldr	r7, [pc, #664]	@ (800eee4 <__ssvfiscanf_r+0x2b4>)
 800ec4c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800ec50:	4606      	mov	r6, r0
 800ec52:	91a1      	str	r1, [sp, #644]	@ 0x284
 800ec54:	9300      	str	r3, [sp, #0]
 800ec56:	f892 9000 	ldrb.w	r9, [r2]
 800ec5a:	f1b9 0f00 	cmp.w	r9, #0
 800ec5e:	f000 8158 	beq.w	800ef12 <__ssvfiscanf_r+0x2e2>
 800ec62:	f817 3009 	ldrb.w	r3, [r7, r9]
 800ec66:	f013 0308 	ands.w	r3, r3, #8
 800ec6a:	f102 0501 	add.w	r5, r2, #1
 800ec6e:	d019      	beq.n	800eca4 <__ssvfiscanf_r+0x74>
 800ec70:	6863      	ldr	r3, [r4, #4]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	dd0f      	ble.n	800ec96 <__ssvfiscanf_r+0x66>
 800ec76:	6823      	ldr	r3, [r4, #0]
 800ec78:	781a      	ldrb	r2, [r3, #0]
 800ec7a:	5cba      	ldrb	r2, [r7, r2]
 800ec7c:	0712      	lsls	r2, r2, #28
 800ec7e:	d401      	bmi.n	800ec84 <__ssvfiscanf_r+0x54>
 800ec80:	462a      	mov	r2, r5
 800ec82:	e7e8      	b.n	800ec56 <__ssvfiscanf_r+0x26>
 800ec84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ec86:	3201      	adds	r2, #1
 800ec88:	9245      	str	r2, [sp, #276]	@ 0x114
 800ec8a:	6862      	ldr	r2, [r4, #4]
 800ec8c:	3301      	adds	r3, #1
 800ec8e:	3a01      	subs	r2, #1
 800ec90:	6062      	str	r2, [r4, #4]
 800ec92:	6023      	str	r3, [r4, #0]
 800ec94:	e7ec      	b.n	800ec70 <__ssvfiscanf_r+0x40>
 800ec96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ec98:	4621      	mov	r1, r4
 800ec9a:	4630      	mov	r0, r6
 800ec9c:	4798      	blx	r3
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	d0e9      	beq.n	800ec76 <__ssvfiscanf_r+0x46>
 800eca2:	e7ed      	b.n	800ec80 <__ssvfiscanf_r+0x50>
 800eca4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800eca8:	f040 8085 	bne.w	800edb6 <__ssvfiscanf_r+0x186>
 800ecac:	9341      	str	r3, [sp, #260]	@ 0x104
 800ecae:	9343      	str	r3, [sp, #268]	@ 0x10c
 800ecb0:	7853      	ldrb	r3, [r2, #1]
 800ecb2:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecb4:	bf02      	ittt	eq
 800ecb6:	2310      	moveq	r3, #16
 800ecb8:	1c95      	addeq	r5, r2, #2
 800ecba:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ecbc:	220a      	movs	r2, #10
 800ecbe:	46aa      	mov	sl, r5
 800ecc0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ecc4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ecc8:	2b09      	cmp	r3, #9
 800ecca:	d91e      	bls.n	800ed0a <__ssvfiscanf_r+0xda>
 800eccc:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800eee8 <__ssvfiscanf_r+0x2b8>
 800ecd0:	2203      	movs	r2, #3
 800ecd2:	4658      	mov	r0, fp
 800ecd4:	f7f1 faa4 	bl	8000220 <memchr>
 800ecd8:	b138      	cbz	r0, 800ecea <__ssvfiscanf_r+0xba>
 800ecda:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ecdc:	eba0 000b 	sub.w	r0, r0, fp
 800ece0:	2301      	movs	r3, #1
 800ece2:	4083      	lsls	r3, r0
 800ece4:	4313      	orrs	r3, r2
 800ece6:	9341      	str	r3, [sp, #260]	@ 0x104
 800ece8:	4655      	mov	r5, sl
 800ecea:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ecee:	2b78      	cmp	r3, #120	@ 0x78
 800ecf0:	d806      	bhi.n	800ed00 <__ssvfiscanf_r+0xd0>
 800ecf2:	2b57      	cmp	r3, #87	@ 0x57
 800ecf4:	d810      	bhi.n	800ed18 <__ssvfiscanf_r+0xe8>
 800ecf6:	2b25      	cmp	r3, #37	@ 0x25
 800ecf8:	d05d      	beq.n	800edb6 <__ssvfiscanf_r+0x186>
 800ecfa:	d857      	bhi.n	800edac <__ssvfiscanf_r+0x17c>
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d075      	beq.n	800edec <__ssvfiscanf_r+0x1bc>
 800ed00:	2303      	movs	r3, #3
 800ed02:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ed04:	230a      	movs	r3, #10
 800ed06:	9342      	str	r3, [sp, #264]	@ 0x108
 800ed08:	e088      	b.n	800ee1c <__ssvfiscanf_r+0x1ec>
 800ed0a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ed0c:	fb02 1103 	mla	r1, r2, r3, r1
 800ed10:	3930      	subs	r1, #48	@ 0x30
 800ed12:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ed14:	4655      	mov	r5, sl
 800ed16:	e7d2      	b.n	800ecbe <__ssvfiscanf_r+0x8e>
 800ed18:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ed1c:	2a20      	cmp	r2, #32
 800ed1e:	d8ef      	bhi.n	800ed00 <__ssvfiscanf_r+0xd0>
 800ed20:	a101      	add	r1, pc, #4	@ (adr r1, 800ed28 <__ssvfiscanf_r+0xf8>)
 800ed22:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ed26:	bf00      	nop
 800ed28:	0800edfb 	.word	0x0800edfb
 800ed2c:	0800ed01 	.word	0x0800ed01
 800ed30:	0800ed01 	.word	0x0800ed01
 800ed34:	0800ee55 	.word	0x0800ee55
 800ed38:	0800ed01 	.word	0x0800ed01
 800ed3c:	0800ed01 	.word	0x0800ed01
 800ed40:	0800ed01 	.word	0x0800ed01
 800ed44:	0800ed01 	.word	0x0800ed01
 800ed48:	0800ed01 	.word	0x0800ed01
 800ed4c:	0800ed01 	.word	0x0800ed01
 800ed50:	0800ed01 	.word	0x0800ed01
 800ed54:	0800ee6b 	.word	0x0800ee6b
 800ed58:	0800ee51 	.word	0x0800ee51
 800ed5c:	0800edb3 	.word	0x0800edb3
 800ed60:	0800edb3 	.word	0x0800edb3
 800ed64:	0800edb3 	.word	0x0800edb3
 800ed68:	0800ed01 	.word	0x0800ed01
 800ed6c:	0800ee0d 	.word	0x0800ee0d
 800ed70:	0800ed01 	.word	0x0800ed01
 800ed74:	0800ed01 	.word	0x0800ed01
 800ed78:	0800ed01 	.word	0x0800ed01
 800ed7c:	0800ed01 	.word	0x0800ed01
 800ed80:	0800ee7b 	.word	0x0800ee7b
 800ed84:	0800ee15 	.word	0x0800ee15
 800ed88:	0800edf3 	.word	0x0800edf3
 800ed8c:	0800ed01 	.word	0x0800ed01
 800ed90:	0800ed01 	.word	0x0800ed01
 800ed94:	0800ee77 	.word	0x0800ee77
 800ed98:	0800ed01 	.word	0x0800ed01
 800ed9c:	0800ee51 	.word	0x0800ee51
 800eda0:	0800ed01 	.word	0x0800ed01
 800eda4:	0800ed01 	.word	0x0800ed01
 800eda8:	0800edfb 	.word	0x0800edfb
 800edac:	3b45      	subs	r3, #69	@ 0x45
 800edae:	2b02      	cmp	r3, #2
 800edb0:	d8a6      	bhi.n	800ed00 <__ssvfiscanf_r+0xd0>
 800edb2:	2305      	movs	r3, #5
 800edb4:	e031      	b.n	800ee1a <__ssvfiscanf_r+0x1ea>
 800edb6:	6863      	ldr	r3, [r4, #4]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	dd0d      	ble.n	800edd8 <__ssvfiscanf_r+0x1a8>
 800edbc:	6823      	ldr	r3, [r4, #0]
 800edbe:	781a      	ldrb	r2, [r3, #0]
 800edc0:	454a      	cmp	r2, r9
 800edc2:	f040 80a6 	bne.w	800ef12 <__ssvfiscanf_r+0x2e2>
 800edc6:	3301      	adds	r3, #1
 800edc8:	6862      	ldr	r2, [r4, #4]
 800edca:	6023      	str	r3, [r4, #0]
 800edcc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800edce:	3a01      	subs	r2, #1
 800edd0:	3301      	adds	r3, #1
 800edd2:	6062      	str	r2, [r4, #4]
 800edd4:	9345      	str	r3, [sp, #276]	@ 0x114
 800edd6:	e753      	b.n	800ec80 <__ssvfiscanf_r+0x50>
 800edd8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800edda:	4621      	mov	r1, r4
 800eddc:	4630      	mov	r0, r6
 800edde:	4798      	blx	r3
 800ede0:	2800      	cmp	r0, #0
 800ede2:	d0eb      	beq.n	800edbc <__ssvfiscanf_r+0x18c>
 800ede4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ede6:	2800      	cmp	r0, #0
 800ede8:	f040 808b 	bne.w	800ef02 <__ssvfiscanf_r+0x2d2>
 800edec:	f04f 30ff 	mov.w	r0, #4294967295
 800edf0:	e08b      	b.n	800ef0a <__ssvfiscanf_r+0x2da>
 800edf2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800edf4:	f042 0220 	orr.w	r2, r2, #32
 800edf8:	9241      	str	r2, [sp, #260]	@ 0x104
 800edfa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800edfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ee00:	9241      	str	r2, [sp, #260]	@ 0x104
 800ee02:	2210      	movs	r2, #16
 800ee04:	2b6e      	cmp	r3, #110	@ 0x6e
 800ee06:	9242      	str	r2, [sp, #264]	@ 0x108
 800ee08:	d902      	bls.n	800ee10 <__ssvfiscanf_r+0x1e0>
 800ee0a:	e005      	b.n	800ee18 <__ssvfiscanf_r+0x1e8>
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ee10:	2303      	movs	r3, #3
 800ee12:	e002      	b.n	800ee1a <__ssvfiscanf_r+0x1ea>
 800ee14:	2308      	movs	r3, #8
 800ee16:	9342      	str	r3, [sp, #264]	@ 0x108
 800ee18:	2304      	movs	r3, #4
 800ee1a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ee1c:	6863      	ldr	r3, [r4, #4]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	dd39      	ble.n	800ee96 <__ssvfiscanf_r+0x266>
 800ee22:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ee24:	0659      	lsls	r1, r3, #25
 800ee26:	d404      	bmi.n	800ee32 <__ssvfiscanf_r+0x202>
 800ee28:	6823      	ldr	r3, [r4, #0]
 800ee2a:	781a      	ldrb	r2, [r3, #0]
 800ee2c:	5cba      	ldrb	r2, [r7, r2]
 800ee2e:	0712      	lsls	r2, r2, #28
 800ee30:	d438      	bmi.n	800eea4 <__ssvfiscanf_r+0x274>
 800ee32:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800ee34:	2b02      	cmp	r3, #2
 800ee36:	dc47      	bgt.n	800eec8 <__ssvfiscanf_r+0x298>
 800ee38:	466b      	mov	r3, sp
 800ee3a:	4622      	mov	r2, r4
 800ee3c:	a941      	add	r1, sp, #260	@ 0x104
 800ee3e:	4630      	mov	r0, r6
 800ee40:	f000 f9ae 	bl	800f1a0 <_scanf_chars>
 800ee44:	2801      	cmp	r0, #1
 800ee46:	d064      	beq.n	800ef12 <__ssvfiscanf_r+0x2e2>
 800ee48:	2802      	cmp	r0, #2
 800ee4a:	f47f af19 	bne.w	800ec80 <__ssvfiscanf_r+0x50>
 800ee4e:	e7c9      	b.n	800ede4 <__ssvfiscanf_r+0x1b4>
 800ee50:	220a      	movs	r2, #10
 800ee52:	e7d7      	b.n	800ee04 <__ssvfiscanf_r+0x1d4>
 800ee54:	4629      	mov	r1, r5
 800ee56:	4640      	mov	r0, r8
 800ee58:	f000 fc10 	bl	800f67c <__sccl>
 800ee5c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ee5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee62:	9341      	str	r3, [sp, #260]	@ 0x104
 800ee64:	4605      	mov	r5, r0
 800ee66:	2301      	movs	r3, #1
 800ee68:	e7d7      	b.n	800ee1a <__ssvfiscanf_r+0x1ea>
 800ee6a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ee6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee70:	9341      	str	r3, [sp, #260]	@ 0x104
 800ee72:	2300      	movs	r3, #0
 800ee74:	e7d1      	b.n	800ee1a <__ssvfiscanf_r+0x1ea>
 800ee76:	2302      	movs	r3, #2
 800ee78:	e7cf      	b.n	800ee1a <__ssvfiscanf_r+0x1ea>
 800ee7a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ee7c:	06c3      	lsls	r3, r0, #27
 800ee7e:	f53f aeff 	bmi.w	800ec80 <__ssvfiscanf_r+0x50>
 800ee82:	9b00      	ldr	r3, [sp, #0]
 800ee84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ee86:	1d19      	adds	r1, r3, #4
 800ee88:	9100      	str	r1, [sp, #0]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	07c0      	lsls	r0, r0, #31
 800ee8e:	bf4c      	ite	mi
 800ee90:	801a      	strhmi	r2, [r3, #0]
 800ee92:	601a      	strpl	r2, [r3, #0]
 800ee94:	e6f4      	b.n	800ec80 <__ssvfiscanf_r+0x50>
 800ee96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ee98:	4621      	mov	r1, r4
 800ee9a:	4630      	mov	r0, r6
 800ee9c:	4798      	blx	r3
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d0bf      	beq.n	800ee22 <__ssvfiscanf_r+0x1f2>
 800eea2:	e79f      	b.n	800ede4 <__ssvfiscanf_r+0x1b4>
 800eea4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eea6:	3201      	adds	r2, #1
 800eea8:	9245      	str	r2, [sp, #276]	@ 0x114
 800eeaa:	6862      	ldr	r2, [r4, #4]
 800eeac:	3a01      	subs	r2, #1
 800eeae:	2a00      	cmp	r2, #0
 800eeb0:	6062      	str	r2, [r4, #4]
 800eeb2:	dd02      	ble.n	800eeba <__ssvfiscanf_r+0x28a>
 800eeb4:	3301      	adds	r3, #1
 800eeb6:	6023      	str	r3, [r4, #0]
 800eeb8:	e7b6      	b.n	800ee28 <__ssvfiscanf_r+0x1f8>
 800eeba:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eebc:	4621      	mov	r1, r4
 800eebe:	4630      	mov	r0, r6
 800eec0:	4798      	blx	r3
 800eec2:	2800      	cmp	r0, #0
 800eec4:	d0b0      	beq.n	800ee28 <__ssvfiscanf_r+0x1f8>
 800eec6:	e78d      	b.n	800ede4 <__ssvfiscanf_r+0x1b4>
 800eec8:	2b04      	cmp	r3, #4
 800eeca:	dc0f      	bgt.n	800eeec <__ssvfiscanf_r+0x2bc>
 800eecc:	466b      	mov	r3, sp
 800eece:	4622      	mov	r2, r4
 800eed0:	a941      	add	r1, sp, #260	@ 0x104
 800eed2:	4630      	mov	r0, r6
 800eed4:	f000 f9be 	bl	800f254 <_scanf_i>
 800eed8:	e7b4      	b.n	800ee44 <__ssvfiscanf_r+0x214>
 800eeda:	bf00      	nop
 800eedc:	0800eb7d 	.word	0x0800eb7d
 800eee0:	0800ebf7 	.word	0x0800ebf7
 800eee4:	08010cd1 	.word	0x08010cd1
 800eee8:	08010f32 	.word	0x08010f32
 800eeec:	4b0a      	ldr	r3, [pc, #40]	@ (800ef18 <__ssvfiscanf_r+0x2e8>)
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	f43f aec6 	beq.w	800ec80 <__ssvfiscanf_r+0x50>
 800eef4:	466b      	mov	r3, sp
 800eef6:	4622      	mov	r2, r4
 800eef8:	a941      	add	r1, sp, #260	@ 0x104
 800eefa:	4630      	mov	r0, r6
 800eefc:	f7fc fe56 	bl	800bbac <_scanf_float>
 800ef00:	e7a0      	b.n	800ee44 <__ssvfiscanf_r+0x214>
 800ef02:	89a3      	ldrh	r3, [r4, #12]
 800ef04:	065b      	lsls	r3, r3, #25
 800ef06:	f53f af71 	bmi.w	800edec <__ssvfiscanf_r+0x1bc>
 800ef0a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800ef0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef12:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ef14:	e7f9      	b.n	800ef0a <__ssvfiscanf_r+0x2da>
 800ef16:	bf00      	nop
 800ef18:	0800bbad 	.word	0x0800bbad

0800ef1c <__sfputc_r>:
 800ef1c:	6893      	ldr	r3, [r2, #8]
 800ef1e:	3b01      	subs	r3, #1
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	b410      	push	{r4}
 800ef24:	6093      	str	r3, [r2, #8]
 800ef26:	da08      	bge.n	800ef3a <__sfputc_r+0x1e>
 800ef28:	6994      	ldr	r4, [r2, #24]
 800ef2a:	42a3      	cmp	r3, r4
 800ef2c:	db01      	blt.n	800ef32 <__sfputc_r+0x16>
 800ef2e:	290a      	cmp	r1, #10
 800ef30:	d103      	bne.n	800ef3a <__sfputc_r+0x1e>
 800ef32:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef36:	f7fd ba0c 	b.w	800c352 <__swbuf_r>
 800ef3a:	6813      	ldr	r3, [r2, #0]
 800ef3c:	1c58      	adds	r0, r3, #1
 800ef3e:	6010      	str	r0, [r2, #0]
 800ef40:	7019      	strb	r1, [r3, #0]
 800ef42:	4608      	mov	r0, r1
 800ef44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef48:	4770      	bx	lr

0800ef4a <__sfputs_r>:
 800ef4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef4c:	4606      	mov	r6, r0
 800ef4e:	460f      	mov	r7, r1
 800ef50:	4614      	mov	r4, r2
 800ef52:	18d5      	adds	r5, r2, r3
 800ef54:	42ac      	cmp	r4, r5
 800ef56:	d101      	bne.n	800ef5c <__sfputs_r+0x12>
 800ef58:	2000      	movs	r0, #0
 800ef5a:	e007      	b.n	800ef6c <__sfputs_r+0x22>
 800ef5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef60:	463a      	mov	r2, r7
 800ef62:	4630      	mov	r0, r6
 800ef64:	f7ff ffda 	bl	800ef1c <__sfputc_r>
 800ef68:	1c43      	adds	r3, r0, #1
 800ef6a:	d1f3      	bne.n	800ef54 <__sfputs_r+0xa>
 800ef6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef70 <_vfiprintf_r>:
 800ef70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef74:	460d      	mov	r5, r1
 800ef76:	b09d      	sub	sp, #116	@ 0x74
 800ef78:	4614      	mov	r4, r2
 800ef7a:	4698      	mov	r8, r3
 800ef7c:	4606      	mov	r6, r0
 800ef7e:	b118      	cbz	r0, 800ef88 <_vfiprintf_r+0x18>
 800ef80:	6a03      	ldr	r3, [r0, #32]
 800ef82:	b90b      	cbnz	r3, 800ef88 <_vfiprintf_r+0x18>
 800ef84:	f7fd f8ac 	bl	800c0e0 <__sinit>
 800ef88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef8a:	07d9      	lsls	r1, r3, #31
 800ef8c:	d405      	bmi.n	800ef9a <_vfiprintf_r+0x2a>
 800ef8e:	89ab      	ldrh	r3, [r5, #12]
 800ef90:	059a      	lsls	r2, r3, #22
 800ef92:	d402      	bmi.n	800ef9a <_vfiprintf_r+0x2a>
 800ef94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef96:	f7fd fb10 	bl	800c5ba <__retarget_lock_acquire_recursive>
 800ef9a:	89ab      	ldrh	r3, [r5, #12]
 800ef9c:	071b      	lsls	r3, r3, #28
 800ef9e:	d501      	bpl.n	800efa4 <_vfiprintf_r+0x34>
 800efa0:	692b      	ldr	r3, [r5, #16]
 800efa2:	b99b      	cbnz	r3, 800efcc <_vfiprintf_r+0x5c>
 800efa4:	4629      	mov	r1, r5
 800efa6:	4630      	mov	r0, r6
 800efa8:	f7fd fa12 	bl	800c3d0 <__swsetup_r>
 800efac:	b170      	cbz	r0, 800efcc <_vfiprintf_r+0x5c>
 800efae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efb0:	07dc      	lsls	r4, r3, #31
 800efb2:	d504      	bpl.n	800efbe <_vfiprintf_r+0x4e>
 800efb4:	f04f 30ff 	mov.w	r0, #4294967295
 800efb8:	b01d      	add	sp, #116	@ 0x74
 800efba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efbe:	89ab      	ldrh	r3, [r5, #12]
 800efc0:	0598      	lsls	r0, r3, #22
 800efc2:	d4f7      	bmi.n	800efb4 <_vfiprintf_r+0x44>
 800efc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efc6:	f7fd faf9 	bl	800c5bc <__retarget_lock_release_recursive>
 800efca:	e7f3      	b.n	800efb4 <_vfiprintf_r+0x44>
 800efcc:	2300      	movs	r3, #0
 800efce:	9309      	str	r3, [sp, #36]	@ 0x24
 800efd0:	2320      	movs	r3, #32
 800efd2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800efd6:	f8cd 800c 	str.w	r8, [sp, #12]
 800efda:	2330      	movs	r3, #48	@ 0x30
 800efdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f18c <_vfiprintf_r+0x21c>
 800efe0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800efe4:	f04f 0901 	mov.w	r9, #1
 800efe8:	4623      	mov	r3, r4
 800efea:	469a      	mov	sl, r3
 800efec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eff0:	b10a      	cbz	r2, 800eff6 <_vfiprintf_r+0x86>
 800eff2:	2a25      	cmp	r2, #37	@ 0x25
 800eff4:	d1f9      	bne.n	800efea <_vfiprintf_r+0x7a>
 800eff6:	ebba 0b04 	subs.w	fp, sl, r4
 800effa:	d00b      	beq.n	800f014 <_vfiprintf_r+0xa4>
 800effc:	465b      	mov	r3, fp
 800effe:	4622      	mov	r2, r4
 800f000:	4629      	mov	r1, r5
 800f002:	4630      	mov	r0, r6
 800f004:	f7ff ffa1 	bl	800ef4a <__sfputs_r>
 800f008:	3001      	adds	r0, #1
 800f00a:	f000 80a7 	beq.w	800f15c <_vfiprintf_r+0x1ec>
 800f00e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f010:	445a      	add	r2, fp
 800f012:	9209      	str	r2, [sp, #36]	@ 0x24
 800f014:	f89a 3000 	ldrb.w	r3, [sl]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	f000 809f 	beq.w	800f15c <_vfiprintf_r+0x1ec>
 800f01e:	2300      	movs	r3, #0
 800f020:	f04f 32ff 	mov.w	r2, #4294967295
 800f024:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f028:	f10a 0a01 	add.w	sl, sl, #1
 800f02c:	9304      	str	r3, [sp, #16]
 800f02e:	9307      	str	r3, [sp, #28]
 800f030:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f034:	931a      	str	r3, [sp, #104]	@ 0x68
 800f036:	4654      	mov	r4, sl
 800f038:	2205      	movs	r2, #5
 800f03a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f03e:	4853      	ldr	r0, [pc, #332]	@ (800f18c <_vfiprintf_r+0x21c>)
 800f040:	f7f1 f8ee 	bl	8000220 <memchr>
 800f044:	9a04      	ldr	r2, [sp, #16]
 800f046:	b9d8      	cbnz	r0, 800f080 <_vfiprintf_r+0x110>
 800f048:	06d1      	lsls	r1, r2, #27
 800f04a:	bf44      	itt	mi
 800f04c:	2320      	movmi	r3, #32
 800f04e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f052:	0713      	lsls	r3, r2, #28
 800f054:	bf44      	itt	mi
 800f056:	232b      	movmi	r3, #43	@ 0x2b
 800f058:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f05c:	f89a 3000 	ldrb.w	r3, [sl]
 800f060:	2b2a      	cmp	r3, #42	@ 0x2a
 800f062:	d015      	beq.n	800f090 <_vfiprintf_r+0x120>
 800f064:	9a07      	ldr	r2, [sp, #28]
 800f066:	4654      	mov	r4, sl
 800f068:	2000      	movs	r0, #0
 800f06a:	f04f 0c0a 	mov.w	ip, #10
 800f06e:	4621      	mov	r1, r4
 800f070:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f074:	3b30      	subs	r3, #48	@ 0x30
 800f076:	2b09      	cmp	r3, #9
 800f078:	d94b      	bls.n	800f112 <_vfiprintf_r+0x1a2>
 800f07a:	b1b0      	cbz	r0, 800f0aa <_vfiprintf_r+0x13a>
 800f07c:	9207      	str	r2, [sp, #28]
 800f07e:	e014      	b.n	800f0aa <_vfiprintf_r+0x13a>
 800f080:	eba0 0308 	sub.w	r3, r0, r8
 800f084:	fa09 f303 	lsl.w	r3, r9, r3
 800f088:	4313      	orrs	r3, r2
 800f08a:	9304      	str	r3, [sp, #16]
 800f08c:	46a2      	mov	sl, r4
 800f08e:	e7d2      	b.n	800f036 <_vfiprintf_r+0xc6>
 800f090:	9b03      	ldr	r3, [sp, #12]
 800f092:	1d19      	adds	r1, r3, #4
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	9103      	str	r1, [sp, #12]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	bfbb      	ittet	lt
 800f09c:	425b      	neglt	r3, r3
 800f09e:	f042 0202 	orrlt.w	r2, r2, #2
 800f0a2:	9307      	strge	r3, [sp, #28]
 800f0a4:	9307      	strlt	r3, [sp, #28]
 800f0a6:	bfb8      	it	lt
 800f0a8:	9204      	strlt	r2, [sp, #16]
 800f0aa:	7823      	ldrb	r3, [r4, #0]
 800f0ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0ae:	d10a      	bne.n	800f0c6 <_vfiprintf_r+0x156>
 800f0b0:	7863      	ldrb	r3, [r4, #1]
 800f0b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0b4:	d132      	bne.n	800f11c <_vfiprintf_r+0x1ac>
 800f0b6:	9b03      	ldr	r3, [sp, #12]
 800f0b8:	1d1a      	adds	r2, r3, #4
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	9203      	str	r2, [sp, #12]
 800f0be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0c2:	3402      	adds	r4, #2
 800f0c4:	9305      	str	r3, [sp, #20]
 800f0c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f19c <_vfiprintf_r+0x22c>
 800f0ca:	7821      	ldrb	r1, [r4, #0]
 800f0cc:	2203      	movs	r2, #3
 800f0ce:	4650      	mov	r0, sl
 800f0d0:	f7f1 f8a6 	bl	8000220 <memchr>
 800f0d4:	b138      	cbz	r0, 800f0e6 <_vfiprintf_r+0x176>
 800f0d6:	9b04      	ldr	r3, [sp, #16]
 800f0d8:	eba0 000a 	sub.w	r0, r0, sl
 800f0dc:	2240      	movs	r2, #64	@ 0x40
 800f0de:	4082      	lsls	r2, r0
 800f0e0:	4313      	orrs	r3, r2
 800f0e2:	3401      	adds	r4, #1
 800f0e4:	9304      	str	r3, [sp, #16]
 800f0e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0ea:	4829      	ldr	r0, [pc, #164]	@ (800f190 <_vfiprintf_r+0x220>)
 800f0ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f0f0:	2206      	movs	r2, #6
 800f0f2:	f7f1 f895 	bl	8000220 <memchr>
 800f0f6:	2800      	cmp	r0, #0
 800f0f8:	d03f      	beq.n	800f17a <_vfiprintf_r+0x20a>
 800f0fa:	4b26      	ldr	r3, [pc, #152]	@ (800f194 <_vfiprintf_r+0x224>)
 800f0fc:	bb1b      	cbnz	r3, 800f146 <_vfiprintf_r+0x1d6>
 800f0fe:	9b03      	ldr	r3, [sp, #12]
 800f100:	3307      	adds	r3, #7
 800f102:	f023 0307 	bic.w	r3, r3, #7
 800f106:	3308      	adds	r3, #8
 800f108:	9303      	str	r3, [sp, #12]
 800f10a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f10c:	443b      	add	r3, r7
 800f10e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f110:	e76a      	b.n	800efe8 <_vfiprintf_r+0x78>
 800f112:	fb0c 3202 	mla	r2, ip, r2, r3
 800f116:	460c      	mov	r4, r1
 800f118:	2001      	movs	r0, #1
 800f11a:	e7a8      	b.n	800f06e <_vfiprintf_r+0xfe>
 800f11c:	2300      	movs	r3, #0
 800f11e:	3401      	adds	r4, #1
 800f120:	9305      	str	r3, [sp, #20]
 800f122:	4619      	mov	r1, r3
 800f124:	f04f 0c0a 	mov.w	ip, #10
 800f128:	4620      	mov	r0, r4
 800f12a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f12e:	3a30      	subs	r2, #48	@ 0x30
 800f130:	2a09      	cmp	r2, #9
 800f132:	d903      	bls.n	800f13c <_vfiprintf_r+0x1cc>
 800f134:	2b00      	cmp	r3, #0
 800f136:	d0c6      	beq.n	800f0c6 <_vfiprintf_r+0x156>
 800f138:	9105      	str	r1, [sp, #20]
 800f13a:	e7c4      	b.n	800f0c6 <_vfiprintf_r+0x156>
 800f13c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f140:	4604      	mov	r4, r0
 800f142:	2301      	movs	r3, #1
 800f144:	e7f0      	b.n	800f128 <_vfiprintf_r+0x1b8>
 800f146:	ab03      	add	r3, sp, #12
 800f148:	9300      	str	r3, [sp, #0]
 800f14a:	462a      	mov	r2, r5
 800f14c:	4b12      	ldr	r3, [pc, #72]	@ (800f198 <_vfiprintf_r+0x228>)
 800f14e:	a904      	add	r1, sp, #16
 800f150:	4630      	mov	r0, r6
 800f152:	f7fc f975 	bl	800b440 <_printf_float>
 800f156:	4607      	mov	r7, r0
 800f158:	1c78      	adds	r0, r7, #1
 800f15a:	d1d6      	bne.n	800f10a <_vfiprintf_r+0x19a>
 800f15c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f15e:	07d9      	lsls	r1, r3, #31
 800f160:	d405      	bmi.n	800f16e <_vfiprintf_r+0x1fe>
 800f162:	89ab      	ldrh	r3, [r5, #12]
 800f164:	059a      	lsls	r2, r3, #22
 800f166:	d402      	bmi.n	800f16e <_vfiprintf_r+0x1fe>
 800f168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f16a:	f7fd fa27 	bl	800c5bc <__retarget_lock_release_recursive>
 800f16e:	89ab      	ldrh	r3, [r5, #12]
 800f170:	065b      	lsls	r3, r3, #25
 800f172:	f53f af1f 	bmi.w	800efb4 <_vfiprintf_r+0x44>
 800f176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f178:	e71e      	b.n	800efb8 <_vfiprintf_r+0x48>
 800f17a:	ab03      	add	r3, sp, #12
 800f17c:	9300      	str	r3, [sp, #0]
 800f17e:	462a      	mov	r2, r5
 800f180:	4b05      	ldr	r3, [pc, #20]	@ (800f198 <_vfiprintf_r+0x228>)
 800f182:	a904      	add	r1, sp, #16
 800f184:	4630      	mov	r0, r6
 800f186:	f7fc fbf3 	bl	800b970 <_printf_i>
 800f18a:	e7e4      	b.n	800f156 <_vfiprintf_r+0x1e6>
 800f18c:	08010f2c 	.word	0x08010f2c
 800f190:	08010f36 	.word	0x08010f36
 800f194:	0800b441 	.word	0x0800b441
 800f198:	0800ef4b 	.word	0x0800ef4b
 800f19c:	08010f32 	.word	0x08010f32

0800f1a0 <_scanf_chars>:
 800f1a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1a4:	4615      	mov	r5, r2
 800f1a6:	688a      	ldr	r2, [r1, #8]
 800f1a8:	4680      	mov	r8, r0
 800f1aa:	460c      	mov	r4, r1
 800f1ac:	b932      	cbnz	r2, 800f1bc <_scanf_chars+0x1c>
 800f1ae:	698a      	ldr	r2, [r1, #24]
 800f1b0:	2a00      	cmp	r2, #0
 800f1b2:	bf14      	ite	ne
 800f1b4:	f04f 32ff 	movne.w	r2, #4294967295
 800f1b8:	2201      	moveq	r2, #1
 800f1ba:	608a      	str	r2, [r1, #8]
 800f1bc:	6822      	ldr	r2, [r4, #0]
 800f1be:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800f250 <_scanf_chars+0xb0>
 800f1c2:	06d1      	lsls	r1, r2, #27
 800f1c4:	bf5f      	itttt	pl
 800f1c6:	681a      	ldrpl	r2, [r3, #0]
 800f1c8:	1d11      	addpl	r1, r2, #4
 800f1ca:	6019      	strpl	r1, [r3, #0]
 800f1cc:	6816      	ldrpl	r6, [r2, #0]
 800f1ce:	2700      	movs	r7, #0
 800f1d0:	69a0      	ldr	r0, [r4, #24]
 800f1d2:	b188      	cbz	r0, 800f1f8 <_scanf_chars+0x58>
 800f1d4:	2801      	cmp	r0, #1
 800f1d6:	d107      	bne.n	800f1e8 <_scanf_chars+0x48>
 800f1d8:	682b      	ldr	r3, [r5, #0]
 800f1da:	781a      	ldrb	r2, [r3, #0]
 800f1dc:	6963      	ldr	r3, [r4, #20]
 800f1de:	5c9b      	ldrb	r3, [r3, r2]
 800f1e0:	b953      	cbnz	r3, 800f1f8 <_scanf_chars+0x58>
 800f1e2:	2f00      	cmp	r7, #0
 800f1e4:	d031      	beq.n	800f24a <_scanf_chars+0xaa>
 800f1e6:	e022      	b.n	800f22e <_scanf_chars+0x8e>
 800f1e8:	2802      	cmp	r0, #2
 800f1ea:	d120      	bne.n	800f22e <_scanf_chars+0x8e>
 800f1ec:	682b      	ldr	r3, [r5, #0]
 800f1ee:	781b      	ldrb	r3, [r3, #0]
 800f1f0:	f819 3003 	ldrb.w	r3, [r9, r3]
 800f1f4:	071b      	lsls	r3, r3, #28
 800f1f6:	d41a      	bmi.n	800f22e <_scanf_chars+0x8e>
 800f1f8:	6823      	ldr	r3, [r4, #0]
 800f1fa:	06da      	lsls	r2, r3, #27
 800f1fc:	bf5e      	ittt	pl
 800f1fe:	682b      	ldrpl	r3, [r5, #0]
 800f200:	781b      	ldrbpl	r3, [r3, #0]
 800f202:	f806 3b01 	strbpl.w	r3, [r6], #1
 800f206:	682a      	ldr	r2, [r5, #0]
 800f208:	686b      	ldr	r3, [r5, #4]
 800f20a:	3201      	adds	r2, #1
 800f20c:	602a      	str	r2, [r5, #0]
 800f20e:	68a2      	ldr	r2, [r4, #8]
 800f210:	3b01      	subs	r3, #1
 800f212:	3a01      	subs	r2, #1
 800f214:	606b      	str	r3, [r5, #4]
 800f216:	3701      	adds	r7, #1
 800f218:	60a2      	str	r2, [r4, #8]
 800f21a:	b142      	cbz	r2, 800f22e <_scanf_chars+0x8e>
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	dcd7      	bgt.n	800f1d0 <_scanf_chars+0x30>
 800f220:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f224:	4629      	mov	r1, r5
 800f226:	4640      	mov	r0, r8
 800f228:	4798      	blx	r3
 800f22a:	2800      	cmp	r0, #0
 800f22c:	d0d0      	beq.n	800f1d0 <_scanf_chars+0x30>
 800f22e:	6823      	ldr	r3, [r4, #0]
 800f230:	f013 0310 	ands.w	r3, r3, #16
 800f234:	d105      	bne.n	800f242 <_scanf_chars+0xa2>
 800f236:	68e2      	ldr	r2, [r4, #12]
 800f238:	3201      	adds	r2, #1
 800f23a:	60e2      	str	r2, [r4, #12]
 800f23c:	69a2      	ldr	r2, [r4, #24]
 800f23e:	b102      	cbz	r2, 800f242 <_scanf_chars+0xa2>
 800f240:	7033      	strb	r3, [r6, #0]
 800f242:	6923      	ldr	r3, [r4, #16]
 800f244:	443b      	add	r3, r7
 800f246:	6123      	str	r3, [r4, #16]
 800f248:	2000      	movs	r0, #0
 800f24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f24e:	bf00      	nop
 800f250:	08010cd1 	.word	0x08010cd1

0800f254 <_scanf_i>:
 800f254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f258:	4698      	mov	r8, r3
 800f25a:	4b74      	ldr	r3, [pc, #464]	@ (800f42c <_scanf_i+0x1d8>)
 800f25c:	460c      	mov	r4, r1
 800f25e:	4682      	mov	sl, r0
 800f260:	4616      	mov	r6, r2
 800f262:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f266:	b087      	sub	sp, #28
 800f268:	ab03      	add	r3, sp, #12
 800f26a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f26e:	4b70      	ldr	r3, [pc, #448]	@ (800f430 <_scanf_i+0x1dc>)
 800f270:	69a1      	ldr	r1, [r4, #24]
 800f272:	4a70      	ldr	r2, [pc, #448]	@ (800f434 <_scanf_i+0x1e0>)
 800f274:	2903      	cmp	r1, #3
 800f276:	bf08      	it	eq
 800f278:	461a      	moveq	r2, r3
 800f27a:	68a3      	ldr	r3, [r4, #8]
 800f27c:	9201      	str	r2, [sp, #4]
 800f27e:	1e5a      	subs	r2, r3, #1
 800f280:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f284:	bf88      	it	hi
 800f286:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f28a:	4627      	mov	r7, r4
 800f28c:	bf82      	ittt	hi
 800f28e:	eb03 0905 	addhi.w	r9, r3, r5
 800f292:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f296:	60a3      	strhi	r3, [r4, #8]
 800f298:	f857 3b1c 	ldr.w	r3, [r7], #28
 800f29c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800f2a0:	bf98      	it	ls
 800f2a2:	f04f 0900 	movls.w	r9, #0
 800f2a6:	6023      	str	r3, [r4, #0]
 800f2a8:	463d      	mov	r5, r7
 800f2aa:	f04f 0b00 	mov.w	fp, #0
 800f2ae:	6831      	ldr	r1, [r6, #0]
 800f2b0:	ab03      	add	r3, sp, #12
 800f2b2:	7809      	ldrb	r1, [r1, #0]
 800f2b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800f2b8:	2202      	movs	r2, #2
 800f2ba:	f7f0 ffb1 	bl	8000220 <memchr>
 800f2be:	b328      	cbz	r0, 800f30c <_scanf_i+0xb8>
 800f2c0:	f1bb 0f01 	cmp.w	fp, #1
 800f2c4:	d159      	bne.n	800f37a <_scanf_i+0x126>
 800f2c6:	6862      	ldr	r2, [r4, #4]
 800f2c8:	b92a      	cbnz	r2, 800f2d6 <_scanf_i+0x82>
 800f2ca:	6822      	ldr	r2, [r4, #0]
 800f2cc:	2108      	movs	r1, #8
 800f2ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f2d2:	6061      	str	r1, [r4, #4]
 800f2d4:	6022      	str	r2, [r4, #0]
 800f2d6:	6822      	ldr	r2, [r4, #0]
 800f2d8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800f2dc:	6022      	str	r2, [r4, #0]
 800f2de:	68a2      	ldr	r2, [r4, #8]
 800f2e0:	1e51      	subs	r1, r2, #1
 800f2e2:	60a1      	str	r1, [r4, #8]
 800f2e4:	b192      	cbz	r2, 800f30c <_scanf_i+0xb8>
 800f2e6:	6832      	ldr	r2, [r6, #0]
 800f2e8:	1c51      	adds	r1, r2, #1
 800f2ea:	6031      	str	r1, [r6, #0]
 800f2ec:	7812      	ldrb	r2, [r2, #0]
 800f2ee:	f805 2b01 	strb.w	r2, [r5], #1
 800f2f2:	6872      	ldr	r2, [r6, #4]
 800f2f4:	3a01      	subs	r2, #1
 800f2f6:	2a00      	cmp	r2, #0
 800f2f8:	6072      	str	r2, [r6, #4]
 800f2fa:	dc07      	bgt.n	800f30c <_scanf_i+0xb8>
 800f2fc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800f300:	4631      	mov	r1, r6
 800f302:	4650      	mov	r0, sl
 800f304:	4790      	blx	r2
 800f306:	2800      	cmp	r0, #0
 800f308:	f040 8085 	bne.w	800f416 <_scanf_i+0x1c2>
 800f30c:	f10b 0b01 	add.w	fp, fp, #1
 800f310:	f1bb 0f03 	cmp.w	fp, #3
 800f314:	d1cb      	bne.n	800f2ae <_scanf_i+0x5a>
 800f316:	6863      	ldr	r3, [r4, #4]
 800f318:	b90b      	cbnz	r3, 800f31e <_scanf_i+0xca>
 800f31a:	230a      	movs	r3, #10
 800f31c:	6063      	str	r3, [r4, #4]
 800f31e:	6863      	ldr	r3, [r4, #4]
 800f320:	4945      	ldr	r1, [pc, #276]	@ (800f438 <_scanf_i+0x1e4>)
 800f322:	6960      	ldr	r0, [r4, #20]
 800f324:	1ac9      	subs	r1, r1, r3
 800f326:	f000 f9a9 	bl	800f67c <__sccl>
 800f32a:	f04f 0b00 	mov.w	fp, #0
 800f32e:	68a3      	ldr	r3, [r4, #8]
 800f330:	6822      	ldr	r2, [r4, #0]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d03d      	beq.n	800f3b2 <_scanf_i+0x15e>
 800f336:	6831      	ldr	r1, [r6, #0]
 800f338:	6960      	ldr	r0, [r4, #20]
 800f33a:	f891 c000 	ldrb.w	ip, [r1]
 800f33e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800f342:	2800      	cmp	r0, #0
 800f344:	d035      	beq.n	800f3b2 <_scanf_i+0x15e>
 800f346:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800f34a:	d124      	bne.n	800f396 <_scanf_i+0x142>
 800f34c:	0510      	lsls	r0, r2, #20
 800f34e:	d522      	bpl.n	800f396 <_scanf_i+0x142>
 800f350:	f10b 0b01 	add.w	fp, fp, #1
 800f354:	f1b9 0f00 	cmp.w	r9, #0
 800f358:	d003      	beq.n	800f362 <_scanf_i+0x10e>
 800f35a:	3301      	adds	r3, #1
 800f35c:	f109 39ff 	add.w	r9, r9, #4294967295
 800f360:	60a3      	str	r3, [r4, #8]
 800f362:	6873      	ldr	r3, [r6, #4]
 800f364:	3b01      	subs	r3, #1
 800f366:	2b00      	cmp	r3, #0
 800f368:	6073      	str	r3, [r6, #4]
 800f36a:	dd1b      	ble.n	800f3a4 <_scanf_i+0x150>
 800f36c:	6833      	ldr	r3, [r6, #0]
 800f36e:	3301      	adds	r3, #1
 800f370:	6033      	str	r3, [r6, #0]
 800f372:	68a3      	ldr	r3, [r4, #8]
 800f374:	3b01      	subs	r3, #1
 800f376:	60a3      	str	r3, [r4, #8]
 800f378:	e7d9      	b.n	800f32e <_scanf_i+0xda>
 800f37a:	f1bb 0f02 	cmp.w	fp, #2
 800f37e:	d1ae      	bne.n	800f2de <_scanf_i+0x8a>
 800f380:	6822      	ldr	r2, [r4, #0]
 800f382:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800f386:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800f38a:	d1c4      	bne.n	800f316 <_scanf_i+0xc2>
 800f38c:	2110      	movs	r1, #16
 800f38e:	6061      	str	r1, [r4, #4]
 800f390:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f394:	e7a2      	b.n	800f2dc <_scanf_i+0x88>
 800f396:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800f39a:	6022      	str	r2, [r4, #0]
 800f39c:	780b      	ldrb	r3, [r1, #0]
 800f39e:	f805 3b01 	strb.w	r3, [r5], #1
 800f3a2:	e7de      	b.n	800f362 <_scanf_i+0x10e>
 800f3a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f3a8:	4631      	mov	r1, r6
 800f3aa:	4650      	mov	r0, sl
 800f3ac:	4798      	blx	r3
 800f3ae:	2800      	cmp	r0, #0
 800f3b0:	d0df      	beq.n	800f372 <_scanf_i+0x11e>
 800f3b2:	6823      	ldr	r3, [r4, #0]
 800f3b4:	05d9      	lsls	r1, r3, #23
 800f3b6:	d50d      	bpl.n	800f3d4 <_scanf_i+0x180>
 800f3b8:	42bd      	cmp	r5, r7
 800f3ba:	d909      	bls.n	800f3d0 <_scanf_i+0x17c>
 800f3bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f3c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f3c4:	4632      	mov	r2, r6
 800f3c6:	4650      	mov	r0, sl
 800f3c8:	4798      	blx	r3
 800f3ca:	f105 39ff 	add.w	r9, r5, #4294967295
 800f3ce:	464d      	mov	r5, r9
 800f3d0:	42bd      	cmp	r5, r7
 800f3d2:	d028      	beq.n	800f426 <_scanf_i+0x1d2>
 800f3d4:	6822      	ldr	r2, [r4, #0]
 800f3d6:	f012 0210 	ands.w	r2, r2, #16
 800f3da:	d113      	bne.n	800f404 <_scanf_i+0x1b0>
 800f3dc:	702a      	strb	r2, [r5, #0]
 800f3de:	6863      	ldr	r3, [r4, #4]
 800f3e0:	9e01      	ldr	r6, [sp, #4]
 800f3e2:	4639      	mov	r1, r7
 800f3e4:	4650      	mov	r0, sl
 800f3e6:	47b0      	blx	r6
 800f3e8:	f8d8 3000 	ldr.w	r3, [r8]
 800f3ec:	6821      	ldr	r1, [r4, #0]
 800f3ee:	1d1a      	adds	r2, r3, #4
 800f3f0:	f8c8 2000 	str.w	r2, [r8]
 800f3f4:	f011 0f20 	tst.w	r1, #32
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	d00f      	beq.n	800f41c <_scanf_i+0x1c8>
 800f3fc:	6018      	str	r0, [r3, #0]
 800f3fe:	68e3      	ldr	r3, [r4, #12]
 800f400:	3301      	adds	r3, #1
 800f402:	60e3      	str	r3, [r4, #12]
 800f404:	6923      	ldr	r3, [r4, #16]
 800f406:	1bed      	subs	r5, r5, r7
 800f408:	445d      	add	r5, fp
 800f40a:	442b      	add	r3, r5
 800f40c:	6123      	str	r3, [r4, #16]
 800f40e:	2000      	movs	r0, #0
 800f410:	b007      	add	sp, #28
 800f412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f416:	f04f 0b00 	mov.w	fp, #0
 800f41a:	e7ca      	b.n	800f3b2 <_scanf_i+0x15e>
 800f41c:	07ca      	lsls	r2, r1, #31
 800f41e:	bf4c      	ite	mi
 800f420:	8018      	strhmi	r0, [r3, #0]
 800f422:	6018      	strpl	r0, [r3, #0]
 800f424:	e7eb      	b.n	800f3fe <_scanf_i+0x1aa>
 800f426:	2001      	movs	r0, #1
 800f428:	e7f2      	b.n	800f410 <_scanf_i+0x1bc>
 800f42a:	bf00      	nop
 800f42c:	08010844 	.word	0x08010844
 800f430:	0800b2fd 	.word	0x0800b2fd
 800f434:	0801000d 	.word	0x0801000d
 800f438:	08010f4d 	.word	0x08010f4d

0800f43c <__sflush_r>:
 800f43c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f444:	0716      	lsls	r6, r2, #28
 800f446:	4605      	mov	r5, r0
 800f448:	460c      	mov	r4, r1
 800f44a:	d454      	bmi.n	800f4f6 <__sflush_r+0xba>
 800f44c:	684b      	ldr	r3, [r1, #4]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	dc02      	bgt.n	800f458 <__sflush_r+0x1c>
 800f452:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f454:	2b00      	cmp	r3, #0
 800f456:	dd48      	ble.n	800f4ea <__sflush_r+0xae>
 800f458:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f45a:	2e00      	cmp	r6, #0
 800f45c:	d045      	beq.n	800f4ea <__sflush_r+0xae>
 800f45e:	2300      	movs	r3, #0
 800f460:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f464:	682f      	ldr	r7, [r5, #0]
 800f466:	6a21      	ldr	r1, [r4, #32]
 800f468:	602b      	str	r3, [r5, #0]
 800f46a:	d030      	beq.n	800f4ce <__sflush_r+0x92>
 800f46c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f46e:	89a3      	ldrh	r3, [r4, #12]
 800f470:	0759      	lsls	r1, r3, #29
 800f472:	d505      	bpl.n	800f480 <__sflush_r+0x44>
 800f474:	6863      	ldr	r3, [r4, #4]
 800f476:	1ad2      	subs	r2, r2, r3
 800f478:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f47a:	b10b      	cbz	r3, 800f480 <__sflush_r+0x44>
 800f47c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f47e:	1ad2      	subs	r2, r2, r3
 800f480:	2300      	movs	r3, #0
 800f482:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f484:	6a21      	ldr	r1, [r4, #32]
 800f486:	4628      	mov	r0, r5
 800f488:	47b0      	blx	r6
 800f48a:	1c43      	adds	r3, r0, #1
 800f48c:	89a3      	ldrh	r3, [r4, #12]
 800f48e:	d106      	bne.n	800f49e <__sflush_r+0x62>
 800f490:	6829      	ldr	r1, [r5, #0]
 800f492:	291d      	cmp	r1, #29
 800f494:	d82b      	bhi.n	800f4ee <__sflush_r+0xb2>
 800f496:	4a2a      	ldr	r2, [pc, #168]	@ (800f540 <__sflush_r+0x104>)
 800f498:	40ca      	lsrs	r2, r1
 800f49a:	07d6      	lsls	r6, r2, #31
 800f49c:	d527      	bpl.n	800f4ee <__sflush_r+0xb2>
 800f49e:	2200      	movs	r2, #0
 800f4a0:	6062      	str	r2, [r4, #4]
 800f4a2:	04d9      	lsls	r1, r3, #19
 800f4a4:	6922      	ldr	r2, [r4, #16]
 800f4a6:	6022      	str	r2, [r4, #0]
 800f4a8:	d504      	bpl.n	800f4b4 <__sflush_r+0x78>
 800f4aa:	1c42      	adds	r2, r0, #1
 800f4ac:	d101      	bne.n	800f4b2 <__sflush_r+0x76>
 800f4ae:	682b      	ldr	r3, [r5, #0]
 800f4b0:	b903      	cbnz	r3, 800f4b4 <__sflush_r+0x78>
 800f4b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4b6:	602f      	str	r7, [r5, #0]
 800f4b8:	b1b9      	cbz	r1, 800f4ea <__sflush_r+0xae>
 800f4ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4be:	4299      	cmp	r1, r3
 800f4c0:	d002      	beq.n	800f4c8 <__sflush_r+0x8c>
 800f4c2:	4628      	mov	r0, r5
 800f4c4:	f7fd ff04 	bl	800d2d0 <_free_r>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800f4cc:	e00d      	b.n	800f4ea <__sflush_r+0xae>
 800f4ce:	2301      	movs	r3, #1
 800f4d0:	4628      	mov	r0, r5
 800f4d2:	47b0      	blx	r6
 800f4d4:	4602      	mov	r2, r0
 800f4d6:	1c50      	adds	r0, r2, #1
 800f4d8:	d1c9      	bne.n	800f46e <__sflush_r+0x32>
 800f4da:	682b      	ldr	r3, [r5, #0]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d0c6      	beq.n	800f46e <__sflush_r+0x32>
 800f4e0:	2b1d      	cmp	r3, #29
 800f4e2:	d001      	beq.n	800f4e8 <__sflush_r+0xac>
 800f4e4:	2b16      	cmp	r3, #22
 800f4e6:	d11e      	bne.n	800f526 <__sflush_r+0xea>
 800f4e8:	602f      	str	r7, [r5, #0]
 800f4ea:	2000      	movs	r0, #0
 800f4ec:	e022      	b.n	800f534 <__sflush_r+0xf8>
 800f4ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4f2:	b21b      	sxth	r3, r3
 800f4f4:	e01b      	b.n	800f52e <__sflush_r+0xf2>
 800f4f6:	690f      	ldr	r7, [r1, #16]
 800f4f8:	2f00      	cmp	r7, #0
 800f4fa:	d0f6      	beq.n	800f4ea <__sflush_r+0xae>
 800f4fc:	0793      	lsls	r3, r2, #30
 800f4fe:	680e      	ldr	r6, [r1, #0]
 800f500:	bf08      	it	eq
 800f502:	694b      	ldreq	r3, [r1, #20]
 800f504:	600f      	str	r7, [r1, #0]
 800f506:	bf18      	it	ne
 800f508:	2300      	movne	r3, #0
 800f50a:	eba6 0807 	sub.w	r8, r6, r7
 800f50e:	608b      	str	r3, [r1, #8]
 800f510:	f1b8 0f00 	cmp.w	r8, #0
 800f514:	dde9      	ble.n	800f4ea <__sflush_r+0xae>
 800f516:	6a21      	ldr	r1, [r4, #32]
 800f518:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f51a:	4643      	mov	r3, r8
 800f51c:	463a      	mov	r2, r7
 800f51e:	4628      	mov	r0, r5
 800f520:	47b0      	blx	r6
 800f522:	2800      	cmp	r0, #0
 800f524:	dc08      	bgt.n	800f538 <__sflush_r+0xfc>
 800f526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f52a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f52e:	81a3      	strh	r3, [r4, #12]
 800f530:	f04f 30ff 	mov.w	r0, #4294967295
 800f534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f538:	4407      	add	r7, r0
 800f53a:	eba8 0800 	sub.w	r8, r8, r0
 800f53e:	e7e7      	b.n	800f510 <__sflush_r+0xd4>
 800f540:	20400001 	.word	0x20400001

0800f544 <_fflush_r>:
 800f544:	b538      	push	{r3, r4, r5, lr}
 800f546:	690b      	ldr	r3, [r1, #16]
 800f548:	4605      	mov	r5, r0
 800f54a:	460c      	mov	r4, r1
 800f54c:	b913      	cbnz	r3, 800f554 <_fflush_r+0x10>
 800f54e:	2500      	movs	r5, #0
 800f550:	4628      	mov	r0, r5
 800f552:	bd38      	pop	{r3, r4, r5, pc}
 800f554:	b118      	cbz	r0, 800f55e <_fflush_r+0x1a>
 800f556:	6a03      	ldr	r3, [r0, #32]
 800f558:	b90b      	cbnz	r3, 800f55e <_fflush_r+0x1a>
 800f55a:	f7fc fdc1 	bl	800c0e0 <__sinit>
 800f55e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d0f3      	beq.n	800f54e <_fflush_r+0xa>
 800f566:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f568:	07d0      	lsls	r0, r2, #31
 800f56a:	d404      	bmi.n	800f576 <_fflush_r+0x32>
 800f56c:	0599      	lsls	r1, r3, #22
 800f56e:	d402      	bmi.n	800f576 <_fflush_r+0x32>
 800f570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f572:	f7fd f822 	bl	800c5ba <__retarget_lock_acquire_recursive>
 800f576:	4628      	mov	r0, r5
 800f578:	4621      	mov	r1, r4
 800f57a:	f7ff ff5f 	bl	800f43c <__sflush_r>
 800f57e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f580:	07da      	lsls	r2, r3, #31
 800f582:	4605      	mov	r5, r0
 800f584:	d4e4      	bmi.n	800f550 <_fflush_r+0xc>
 800f586:	89a3      	ldrh	r3, [r4, #12]
 800f588:	059b      	lsls	r3, r3, #22
 800f58a:	d4e1      	bmi.n	800f550 <_fflush_r+0xc>
 800f58c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f58e:	f7fd f815 	bl	800c5bc <__retarget_lock_release_recursive>
 800f592:	e7dd      	b.n	800f550 <_fflush_r+0xc>

0800f594 <fiprintf>:
 800f594:	b40e      	push	{r1, r2, r3}
 800f596:	b503      	push	{r0, r1, lr}
 800f598:	4601      	mov	r1, r0
 800f59a:	ab03      	add	r3, sp, #12
 800f59c:	4805      	ldr	r0, [pc, #20]	@ (800f5b4 <fiprintf+0x20>)
 800f59e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5a2:	6800      	ldr	r0, [r0, #0]
 800f5a4:	9301      	str	r3, [sp, #4]
 800f5a6:	f7ff fce3 	bl	800ef70 <_vfiprintf_r>
 800f5aa:	b002      	add	sp, #8
 800f5ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5b0:	b003      	add	sp, #12
 800f5b2:	4770      	bx	lr
 800f5b4:	2000001c 	.word	0x2000001c

0800f5b8 <__swhatbuf_r>:
 800f5b8:	b570      	push	{r4, r5, r6, lr}
 800f5ba:	460c      	mov	r4, r1
 800f5bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5c0:	2900      	cmp	r1, #0
 800f5c2:	b096      	sub	sp, #88	@ 0x58
 800f5c4:	4615      	mov	r5, r2
 800f5c6:	461e      	mov	r6, r3
 800f5c8:	da0d      	bge.n	800f5e6 <__swhatbuf_r+0x2e>
 800f5ca:	89a3      	ldrh	r3, [r4, #12]
 800f5cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f5d0:	f04f 0100 	mov.w	r1, #0
 800f5d4:	bf14      	ite	ne
 800f5d6:	2340      	movne	r3, #64	@ 0x40
 800f5d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f5dc:	2000      	movs	r0, #0
 800f5de:	6031      	str	r1, [r6, #0]
 800f5e0:	602b      	str	r3, [r5, #0]
 800f5e2:	b016      	add	sp, #88	@ 0x58
 800f5e4:	bd70      	pop	{r4, r5, r6, pc}
 800f5e6:	466a      	mov	r2, sp
 800f5e8:	f000 f8d6 	bl	800f798 <_fstat_r>
 800f5ec:	2800      	cmp	r0, #0
 800f5ee:	dbec      	blt.n	800f5ca <__swhatbuf_r+0x12>
 800f5f0:	9901      	ldr	r1, [sp, #4]
 800f5f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f5f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f5fa:	4259      	negs	r1, r3
 800f5fc:	4159      	adcs	r1, r3
 800f5fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f602:	e7eb      	b.n	800f5dc <__swhatbuf_r+0x24>

0800f604 <__smakebuf_r>:
 800f604:	898b      	ldrh	r3, [r1, #12]
 800f606:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f608:	079d      	lsls	r5, r3, #30
 800f60a:	4606      	mov	r6, r0
 800f60c:	460c      	mov	r4, r1
 800f60e:	d507      	bpl.n	800f620 <__smakebuf_r+0x1c>
 800f610:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f614:	6023      	str	r3, [r4, #0]
 800f616:	6123      	str	r3, [r4, #16]
 800f618:	2301      	movs	r3, #1
 800f61a:	6163      	str	r3, [r4, #20]
 800f61c:	b003      	add	sp, #12
 800f61e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f620:	ab01      	add	r3, sp, #4
 800f622:	466a      	mov	r2, sp
 800f624:	f7ff ffc8 	bl	800f5b8 <__swhatbuf_r>
 800f628:	9f00      	ldr	r7, [sp, #0]
 800f62a:	4605      	mov	r5, r0
 800f62c:	4639      	mov	r1, r7
 800f62e:	4630      	mov	r0, r6
 800f630:	f7fb fd5e 	bl	800b0f0 <_malloc_r>
 800f634:	b948      	cbnz	r0, 800f64a <__smakebuf_r+0x46>
 800f636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f63a:	059a      	lsls	r2, r3, #22
 800f63c:	d4ee      	bmi.n	800f61c <__smakebuf_r+0x18>
 800f63e:	f023 0303 	bic.w	r3, r3, #3
 800f642:	f043 0302 	orr.w	r3, r3, #2
 800f646:	81a3      	strh	r3, [r4, #12]
 800f648:	e7e2      	b.n	800f610 <__smakebuf_r+0xc>
 800f64a:	89a3      	ldrh	r3, [r4, #12]
 800f64c:	6020      	str	r0, [r4, #0]
 800f64e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f652:	81a3      	strh	r3, [r4, #12]
 800f654:	9b01      	ldr	r3, [sp, #4]
 800f656:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f65a:	b15b      	cbz	r3, 800f674 <__smakebuf_r+0x70>
 800f65c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f660:	4630      	mov	r0, r6
 800f662:	f000 f8ab 	bl	800f7bc <_isatty_r>
 800f666:	b128      	cbz	r0, 800f674 <__smakebuf_r+0x70>
 800f668:	89a3      	ldrh	r3, [r4, #12]
 800f66a:	f023 0303 	bic.w	r3, r3, #3
 800f66e:	f043 0301 	orr.w	r3, r3, #1
 800f672:	81a3      	strh	r3, [r4, #12]
 800f674:	89a3      	ldrh	r3, [r4, #12]
 800f676:	431d      	orrs	r5, r3
 800f678:	81a5      	strh	r5, [r4, #12]
 800f67a:	e7cf      	b.n	800f61c <__smakebuf_r+0x18>

0800f67c <__sccl>:
 800f67c:	b570      	push	{r4, r5, r6, lr}
 800f67e:	780b      	ldrb	r3, [r1, #0]
 800f680:	4604      	mov	r4, r0
 800f682:	2b5e      	cmp	r3, #94	@ 0x5e
 800f684:	bf0b      	itete	eq
 800f686:	784b      	ldrbeq	r3, [r1, #1]
 800f688:	1c4a      	addne	r2, r1, #1
 800f68a:	1c8a      	addeq	r2, r1, #2
 800f68c:	2100      	movne	r1, #0
 800f68e:	bf08      	it	eq
 800f690:	2101      	moveq	r1, #1
 800f692:	3801      	subs	r0, #1
 800f694:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800f698:	f800 1f01 	strb.w	r1, [r0, #1]!
 800f69c:	42a8      	cmp	r0, r5
 800f69e:	d1fb      	bne.n	800f698 <__sccl+0x1c>
 800f6a0:	b90b      	cbnz	r3, 800f6a6 <__sccl+0x2a>
 800f6a2:	1e50      	subs	r0, r2, #1
 800f6a4:	bd70      	pop	{r4, r5, r6, pc}
 800f6a6:	f081 0101 	eor.w	r1, r1, #1
 800f6aa:	54e1      	strb	r1, [r4, r3]
 800f6ac:	4610      	mov	r0, r2
 800f6ae:	4602      	mov	r2, r0
 800f6b0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f6b4:	2d2d      	cmp	r5, #45	@ 0x2d
 800f6b6:	d005      	beq.n	800f6c4 <__sccl+0x48>
 800f6b8:	2d5d      	cmp	r5, #93	@ 0x5d
 800f6ba:	d016      	beq.n	800f6ea <__sccl+0x6e>
 800f6bc:	2d00      	cmp	r5, #0
 800f6be:	d0f1      	beq.n	800f6a4 <__sccl+0x28>
 800f6c0:	462b      	mov	r3, r5
 800f6c2:	e7f2      	b.n	800f6aa <__sccl+0x2e>
 800f6c4:	7846      	ldrb	r6, [r0, #1]
 800f6c6:	2e5d      	cmp	r6, #93	@ 0x5d
 800f6c8:	d0fa      	beq.n	800f6c0 <__sccl+0x44>
 800f6ca:	42b3      	cmp	r3, r6
 800f6cc:	dcf8      	bgt.n	800f6c0 <__sccl+0x44>
 800f6ce:	3002      	adds	r0, #2
 800f6d0:	461a      	mov	r2, r3
 800f6d2:	3201      	adds	r2, #1
 800f6d4:	4296      	cmp	r6, r2
 800f6d6:	54a1      	strb	r1, [r4, r2]
 800f6d8:	dcfb      	bgt.n	800f6d2 <__sccl+0x56>
 800f6da:	1af2      	subs	r2, r6, r3
 800f6dc:	3a01      	subs	r2, #1
 800f6de:	1c5d      	adds	r5, r3, #1
 800f6e0:	42b3      	cmp	r3, r6
 800f6e2:	bfa8      	it	ge
 800f6e4:	2200      	movge	r2, #0
 800f6e6:	18ab      	adds	r3, r5, r2
 800f6e8:	e7e1      	b.n	800f6ae <__sccl+0x32>
 800f6ea:	4610      	mov	r0, r2
 800f6ec:	e7da      	b.n	800f6a4 <__sccl+0x28>

0800f6ee <__submore>:
 800f6ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6f2:	460c      	mov	r4, r1
 800f6f4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f6f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f6fa:	4299      	cmp	r1, r3
 800f6fc:	d11d      	bne.n	800f73a <__submore+0x4c>
 800f6fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f702:	f7fb fcf5 	bl	800b0f0 <_malloc_r>
 800f706:	b918      	cbnz	r0, 800f710 <__submore+0x22>
 800f708:	f04f 30ff 	mov.w	r0, #4294967295
 800f70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f710:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f714:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f716:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f71a:	6360      	str	r0, [r4, #52]	@ 0x34
 800f71c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f720:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f724:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f728:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f72c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f730:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f734:	6020      	str	r0, [r4, #0]
 800f736:	2000      	movs	r0, #0
 800f738:	e7e8      	b.n	800f70c <__submore+0x1e>
 800f73a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f73c:	0077      	lsls	r7, r6, #1
 800f73e:	463a      	mov	r2, r7
 800f740:	f000 fbc7 	bl	800fed2 <_realloc_r>
 800f744:	4605      	mov	r5, r0
 800f746:	2800      	cmp	r0, #0
 800f748:	d0de      	beq.n	800f708 <__submore+0x1a>
 800f74a:	eb00 0806 	add.w	r8, r0, r6
 800f74e:	4601      	mov	r1, r0
 800f750:	4632      	mov	r2, r6
 800f752:	4640      	mov	r0, r8
 800f754:	f000 f842 	bl	800f7dc <memcpy>
 800f758:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f75c:	f8c4 8000 	str.w	r8, [r4]
 800f760:	e7e9      	b.n	800f736 <__submore+0x48>

0800f762 <memmove>:
 800f762:	4288      	cmp	r0, r1
 800f764:	b510      	push	{r4, lr}
 800f766:	eb01 0402 	add.w	r4, r1, r2
 800f76a:	d902      	bls.n	800f772 <memmove+0x10>
 800f76c:	4284      	cmp	r4, r0
 800f76e:	4623      	mov	r3, r4
 800f770:	d807      	bhi.n	800f782 <memmove+0x20>
 800f772:	1e43      	subs	r3, r0, #1
 800f774:	42a1      	cmp	r1, r4
 800f776:	d008      	beq.n	800f78a <memmove+0x28>
 800f778:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f77c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f780:	e7f8      	b.n	800f774 <memmove+0x12>
 800f782:	4402      	add	r2, r0
 800f784:	4601      	mov	r1, r0
 800f786:	428a      	cmp	r2, r1
 800f788:	d100      	bne.n	800f78c <memmove+0x2a>
 800f78a:	bd10      	pop	{r4, pc}
 800f78c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f790:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f794:	e7f7      	b.n	800f786 <memmove+0x24>
	...

0800f798 <_fstat_r>:
 800f798:	b538      	push	{r3, r4, r5, lr}
 800f79a:	4d07      	ldr	r5, [pc, #28]	@ (800f7b8 <_fstat_r+0x20>)
 800f79c:	2300      	movs	r3, #0
 800f79e:	4604      	mov	r4, r0
 800f7a0:	4608      	mov	r0, r1
 800f7a2:	4611      	mov	r1, r2
 800f7a4:	602b      	str	r3, [r5, #0]
 800f7a6:	f7f3 fa63 	bl	8002c70 <_fstat>
 800f7aa:	1c43      	adds	r3, r0, #1
 800f7ac:	d102      	bne.n	800f7b4 <_fstat_r+0x1c>
 800f7ae:	682b      	ldr	r3, [r5, #0]
 800f7b0:	b103      	cbz	r3, 800f7b4 <_fstat_r+0x1c>
 800f7b2:	6023      	str	r3, [r4, #0]
 800f7b4:	bd38      	pop	{r3, r4, r5, pc}
 800f7b6:	bf00      	nop
 800f7b8:	200035c0 	.word	0x200035c0

0800f7bc <_isatty_r>:
 800f7bc:	b538      	push	{r3, r4, r5, lr}
 800f7be:	4d06      	ldr	r5, [pc, #24]	@ (800f7d8 <_isatty_r+0x1c>)
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	4608      	mov	r0, r1
 800f7c6:	602b      	str	r3, [r5, #0]
 800f7c8:	f7f3 fa62 	bl	8002c90 <_isatty>
 800f7cc:	1c43      	adds	r3, r0, #1
 800f7ce:	d102      	bne.n	800f7d6 <_isatty_r+0x1a>
 800f7d0:	682b      	ldr	r3, [r5, #0]
 800f7d2:	b103      	cbz	r3, 800f7d6 <_isatty_r+0x1a>
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	bd38      	pop	{r3, r4, r5, pc}
 800f7d8:	200035c0 	.word	0x200035c0

0800f7dc <memcpy>:
 800f7dc:	440a      	add	r2, r1
 800f7de:	4291      	cmp	r1, r2
 800f7e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800f7e4:	d100      	bne.n	800f7e8 <memcpy+0xc>
 800f7e6:	4770      	bx	lr
 800f7e8:	b510      	push	{r4, lr}
 800f7ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f7f2:	4291      	cmp	r1, r2
 800f7f4:	d1f9      	bne.n	800f7ea <memcpy+0xe>
 800f7f6:	bd10      	pop	{r4, pc}

0800f7f8 <nan>:
 800f7f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f800 <nan+0x8>
 800f7fc:	4770      	bx	lr
 800f7fe:	bf00      	nop
 800f800:	00000000 	.word	0x00000000
 800f804:	7ff80000 	.word	0x7ff80000

0800f808 <abort>:
 800f808:	b508      	push	{r3, lr}
 800f80a:	2006      	movs	r0, #6
 800f80c:	f000 fc36 	bl	801007c <raise>
 800f810:	2001      	movs	r0, #1
 800f812:	f7f3 f9f9 	bl	8002c08 <_exit>

0800f816 <_calloc_r>:
 800f816:	b570      	push	{r4, r5, r6, lr}
 800f818:	fba1 5402 	umull	r5, r4, r1, r2
 800f81c:	b934      	cbnz	r4, 800f82c <_calloc_r+0x16>
 800f81e:	4629      	mov	r1, r5
 800f820:	f7fb fc66 	bl	800b0f0 <_malloc_r>
 800f824:	4606      	mov	r6, r0
 800f826:	b928      	cbnz	r0, 800f834 <_calloc_r+0x1e>
 800f828:	4630      	mov	r0, r6
 800f82a:	bd70      	pop	{r4, r5, r6, pc}
 800f82c:	220c      	movs	r2, #12
 800f82e:	6002      	str	r2, [r0, #0]
 800f830:	2600      	movs	r6, #0
 800f832:	e7f9      	b.n	800f828 <_calloc_r+0x12>
 800f834:	462a      	mov	r2, r5
 800f836:	4621      	mov	r1, r4
 800f838:	f7fc fe20 	bl	800c47c <memset>
 800f83c:	e7f4      	b.n	800f828 <_calloc_r+0x12>

0800f83e <rshift>:
 800f83e:	6903      	ldr	r3, [r0, #16]
 800f840:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f844:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f848:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f84c:	f100 0414 	add.w	r4, r0, #20
 800f850:	dd45      	ble.n	800f8de <rshift+0xa0>
 800f852:	f011 011f 	ands.w	r1, r1, #31
 800f856:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f85a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f85e:	d10c      	bne.n	800f87a <rshift+0x3c>
 800f860:	f100 0710 	add.w	r7, r0, #16
 800f864:	4629      	mov	r1, r5
 800f866:	42b1      	cmp	r1, r6
 800f868:	d334      	bcc.n	800f8d4 <rshift+0x96>
 800f86a:	1a9b      	subs	r3, r3, r2
 800f86c:	009b      	lsls	r3, r3, #2
 800f86e:	1eea      	subs	r2, r5, #3
 800f870:	4296      	cmp	r6, r2
 800f872:	bf38      	it	cc
 800f874:	2300      	movcc	r3, #0
 800f876:	4423      	add	r3, r4
 800f878:	e015      	b.n	800f8a6 <rshift+0x68>
 800f87a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f87e:	f1c1 0820 	rsb	r8, r1, #32
 800f882:	40cf      	lsrs	r7, r1
 800f884:	f105 0e04 	add.w	lr, r5, #4
 800f888:	46a1      	mov	r9, r4
 800f88a:	4576      	cmp	r6, lr
 800f88c:	46f4      	mov	ip, lr
 800f88e:	d815      	bhi.n	800f8bc <rshift+0x7e>
 800f890:	1a9a      	subs	r2, r3, r2
 800f892:	0092      	lsls	r2, r2, #2
 800f894:	3a04      	subs	r2, #4
 800f896:	3501      	adds	r5, #1
 800f898:	42ae      	cmp	r6, r5
 800f89a:	bf38      	it	cc
 800f89c:	2200      	movcc	r2, #0
 800f89e:	18a3      	adds	r3, r4, r2
 800f8a0:	50a7      	str	r7, [r4, r2]
 800f8a2:	b107      	cbz	r7, 800f8a6 <rshift+0x68>
 800f8a4:	3304      	adds	r3, #4
 800f8a6:	1b1a      	subs	r2, r3, r4
 800f8a8:	42a3      	cmp	r3, r4
 800f8aa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f8ae:	bf08      	it	eq
 800f8b0:	2300      	moveq	r3, #0
 800f8b2:	6102      	str	r2, [r0, #16]
 800f8b4:	bf08      	it	eq
 800f8b6:	6143      	streq	r3, [r0, #20]
 800f8b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8bc:	f8dc c000 	ldr.w	ip, [ip]
 800f8c0:	fa0c fc08 	lsl.w	ip, ip, r8
 800f8c4:	ea4c 0707 	orr.w	r7, ip, r7
 800f8c8:	f849 7b04 	str.w	r7, [r9], #4
 800f8cc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f8d0:	40cf      	lsrs	r7, r1
 800f8d2:	e7da      	b.n	800f88a <rshift+0x4c>
 800f8d4:	f851 cb04 	ldr.w	ip, [r1], #4
 800f8d8:	f847 cf04 	str.w	ip, [r7, #4]!
 800f8dc:	e7c3      	b.n	800f866 <rshift+0x28>
 800f8de:	4623      	mov	r3, r4
 800f8e0:	e7e1      	b.n	800f8a6 <rshift+0x68>

0800f8e2 <__hexdig_fun>:
 800f8e2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f8e6:	2b09      	cmp	r3, #9
 800f8e8:	d802      	bhi.n	800f8f0 <__hexdig_fun+0xe>
 800f8ea:	3820      	subs	r0, #32
 800f8ec:	b2c0      	uxtb	r0, r0
 800f8ee:	4770      	bx	lr
 800f8f0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f8f4:	2b05      	cmp	r3, #5
 800f8f6:	d801      	bhi.n	800f8fc <__hexdig_fun+0x1a>
 800f8f8:	3847      	subs	r0, #71	@ 0x47
 800f8fa:	e7f7      	b.n	800f8ec <__hexdig_fun+0xa>
 800f8fc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f900:	2b05      	cmp	r3, #5
 800f902:	d801      	bhi.n	800f908 <__hexdig_fun+0x26>
 800f904:	3827      	subs	r0, #39	@ 0x27
 800f906:	e7f1      	b.n	800f8ec <__hexdig_fun+0xa>
 800f908:	2000      	movs	r0, #0
 800f90a:	4770      	bx	lr

0800f90c <__gethex>:
 800f90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f910:	b085      	sub	sp, #20
 800f912:	468a      	mov	sl, r1
 800f914:	9302      	str	r3, [sp, #8]
 800f916:	680b      	ldr	r3, [r1, #0]
 800f918:	9001      	str	r0, [sp, #4]
 800f91a:	4690      	mov	r8, r2
 800f91c:	1c9c      	adds	r4, r3, #2
 800f91e:	46a1      	mov	r9, r4
 800f920:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f924:	2830      	cmp	r0, #48	@ 0x30
 800f926:	d0fa      	beq.n	800f91e <__gethex+0x12>
 800f928:	eba9 0303 	sub.w	r3, r9, r3
 800f92c:	f1a3 0b02 	sub.w	fp, r3, #2
 800f930:	f7ff ffd7 	bl	800f8e2 <__hexdig_fun>
 800f934:	4605      	mov	r5, r0
 800f936:	2800      	cmp	r0, #0
 800f938:	d168      	bne.n	800fa0c <__gethex+0x100>
 800f93a:	49a0      	ldr	r1, [pc, #640]	@ (800fbbc <__gethex+0x2b0>)
 800f93c:	2201      	movs	r2, #1
 800f93e:	4648      	mov	r0, r9
 800f940:	f7fc fda4 	bl	800c48c <strncmp>
 800f944:	4607      	mov	r7, r0
 800f946:	2800      	cmp	r0, #0
 800f948:	d167      	bne.n	800fa1a <__gethex+0x10e>
 800f94a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f94e:	4626      	mov	r6, r4
 800f950:	f7ff ffc7 	bl	800f8e2 <__hexdig_fun>
 800f954:	2800      	cmp	r0, #0
 800f956:	d062      	beq.n	800fa1e <__gethex+0x112>
 800f958:	4623      	mov	r3, r4
 800f95a:	7818      	ldrb	r0, [r3, #0]
 800f95c:	2830      	cmp	r0, #48	@ 0x30
 800f95e:	4699      	mov	r9, r3
 800f960:	f103 0301 	add.w	r3, r3, #1
 800f964:	d0f9      	beq.n	800f95a <__gethex+0x4e>
 800f966:	f7ff ffbc 	bl	800f8e2 <__hexdig_fun>
 800f96a:	fab0 f580 	clz	r5, r0
 800f96e:	096d      	lsrs	r5, r5, #5
 800f970:	f04f 0b01 	mov.w	fp, #1
 800f974:	464a      	mov	r2, r9
 800f976:	4616      	mov	r6, r2
 800f978:	3201      	adds	r2, #1
 800f97a:	7830      	ldrb	r0, [r6, #0]
 800f97c:	f7ff ffb1 	bl	800f8e2 <__hexdig_fun>
 800f980:	2800      	cmp	r0, #0
 800f982:	d1f8      	bne.n	800f976 <__gethex+0x6a>
 800f984:	498d      	ldr	r1, [pc, #564]	@ (800fbbc <__gethex+0x2b0>)
 800f986:	2201      	movs	r2, #1
 800f988:	4630      	mov	r0, r6
 800f98a:	f7fc fd7f 	bl	800c48c <strncmp>
 800f98e:	2800      	cmp	r0, #0
 800f990:	d13f      	bne.n	800fa12 <__gethex+0x106>
 800f992:	b944      	cbnz	r4, 800f9a6 <__gethex+0x9a>
 800f994:	1c74      	adds	r4, r6, #1
 800f996:	4622      	mov	r2, r4
 800f998:	4616      	mov	r6, r2
 800f99a:	3201      	adds	r2, #1
 800f99c:	7830      	ldrb	r0, [r6, #0]
 800f99e:	f7ff ffa0 	bl	800f8e2 <__hexdig_fun>
 800f9a2:	2800      	cmp	r0, #0
 800f9a4:	d1f8      	bne.n	800f998 <__gethex+0x8c>
 800f9a6:	1ba4      	subs	r4, r4, r6
 800f9a8:	00a7      	lsls	r7, r4, #2
 800f9aa:	7833      	ldrb	r3, [r6, #0]
 800f9ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f9b0:	2b50      	cmp	r3, #80	@ 0x50
 800f9b2:	d13e      	bne.n	800fa32 <__gethex+0x126>
 800f9b4:	7873      	ldrb	r3, [r6, #1]
 800f9b6:	2b2b      	cmp	r3, #43	@ 0x2b
 800f9b8:	d033      	beq.n	800fa22 <__gethex+0x116>
 800f9ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800f9bc:	d034      	beq.n	800fa28 <__gethex+0x11c>
 800f9be:	1c71      	adds	r1, r6, #1
 800f9c0:	2400      	movs	r4, #0
 800f9c2:	7808      	ldrb	r0, [r1, #0]
 800f9c4:	f7ff ff8d 	bl	800f8e2 <__hexdig_fun>
 800f9c8:	1e43      	subs	r3, r0, #1
 800f9ca:	b2db      	uxtb	r3, r3
 800f9cc:	2b18      	cmp	r3, #24
 800f9ce:	d830      	bhi.n	800fa32 <__gethex+0x126>
 800f9d0:	f1a0 0210 	sub.w	r2, r0, #16
 800f9d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f9d8:	f7ff ff83 	bl	800f8e2 <__hexdig_fun>
 800f9dc:	f100 3cff 	add.w	ip, r0, #4294967295
 800f9e0:	fa5f fc8c 	uxtb.w	ip, ip
 800f9e4:	f1bc 0f18 	cmp.w	ip, #24
 800f9e8:	f04f 030a 	mov.w	r3, #10
 800f9ec:	d91e      	bls.n	800fa2c <__gethex+0x120>
 800f9ee:	b104      	cbz	r4, 800f9f2 <__gethex+0xe6>
 800f9f0:	4252      	negs	r2, r2
 800f9f2:	4417      	add	r7, r2
 800f9f4:	f8ca 1000 	str.w	r1, [sl]
 800f9f8:	b1ed      	cbz	r5, 800fa36 <__gethex+0x12a>
 800f9fa:	f1bb 0f00 	cmp.w	fp, #0
 800f9fe:	bf0c      	ite	eq
 800fa00:	2506      	moveq	r5, #6
 800fa02:	2500      	movne	r5, #0
 800fa04:	4628      	mov	r0, r5
 800fa06:	b005      	add	sp, #20
 800fa08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa0c:	2500      	movs	r5, #0
 800fa0e:	462c      	mov	r4, r5
 800fa10:	e7b0      	b.n	800f974 <__gethex+0x68>
 800fa12:	2c00      	cmp	r4, #0
 800fa14:	d1c7      	bne.n	800f9a6 <__gethex+0x9a>
 800fa16:	4627      	mov	r7, r4
 800fa18:	e7c7      	b.n	800f9aa <__gethex+0x9e>
 800fa1a:	464e      	mov	r6, r9
 800fa1c:	462f      	mov	r7, r5
 800fa1e:	2501      	movs	r5, #1
 800fa20:	e7c3      	b.n	800f9aa <__gethex+0x9e>
 800fa22:	2400      	movs	r4, #0
 800fa24:	1cb1      	adds	r1, r6, #2
 800fa26:	e7cc      	b.n	800f9c2 <__gethex+0xb6>
 800fa28:	2401      	movs	r4, #1
 800fa2a:	e7fb      	b.n	800fa24 <__gethex+0x118>
 800fa2c:	fb03 0002 	mla	r0, r3, r2, r0
 800fa30:	e7ce      	b.n	800f9d0 <__gethex+0xc4>
 800fa32:	4631      	mov	r1, r6
 800fa34:	e7de      	b.n	800f9f4 <__gethex+0xe8>
 800fa36:	eba6 0309 	sub.w	r3, r6, r9
 800fa3a:	3b01      	subs	r3, #1
 800fa3c:	4629      	mov	r1, r5
 800fa3e:	2b07      	cmp	r3, #7
 800fa40:	dc0a      	bgt.n	800fa58 <__gethex+0x14c>
 800fa42:	9801      	ldr	r0, [sp, #4]
 800fa44:	f7fd fc8e 	bl	800d364 <_Balloc>
 800fa48:	4604      	mov	r4, r0
 800fa4a:	b940      	cbnz	r0, 800fa5e <__gethex+0x152>
 800fa4c:	4b5c      	ldr	r3, [pc, #368]	@ (800fbc0 <__gethex+0x2b4>)
 800fa4e:	4602      	mov	r2, r0
 800fa50:	21e4      	movs	r1, #228	@ 0xe4
 800fa52:	485c      	ldr	r0, [pc, #368]	@ (800fbc4 <__gethex+0x2b8>)
 800fa54:	f7fc fdc6 	bl	800c5e4 <__assert_func>
 800fa58:	3101      	adds	r1, #1
 800fa5a:	105b      	asrs	r3, r3, #1
 800fa5c:	e7ef      	b.n	800fa3e <__gethex+0x132>
 800fa5e:	f100 0a14 	add.w	sl, r0, #20
 800fa62:	2300      	movs	r3, #0
 800fa64:	4655      	mov	r5, sl
 800fa66:	469b      	mov	fp, r3
 800fa68:	45b1      	cmp	r9, r6
 800fa6a:	d337      	bcc.n	800fadc <__gethex+0x1d0>
 800fa6c:	f845 bb04 	str.w	fp, [r5], #4
 800fa70:	eba5 050a 	sub.w	r5, r5, sl
 800fa74:	10ad      	asrs	r5, r5, #2
 800fa76:	6125      	str	r5, [r4, #16]
 800fa78:	4658      	mov	r0, fp
 800fa7a:	f7fd fd65 	bl	800d548 <__hi0bits>
 800fa7e:	016d      	lsls	r5, r5, #5
 800fa80:	f8d8 6000 	ldr.w	r6, [r8]
 800fa84:	1a2d      	subs	r5, r5, r0
 800fa86:	42b5      	cmp	r5, r6
 800fa88:	dd54      	ble.n	800fb34 <__gethex+0x228>
 800fa8a:	1bad      	subs	r5, r5, r6
 800fa8c:	4629      	mov	r1, r5
 800fa8e:	4620      	mov	r0, r4
 800fa90:	f7fe f8f1 	bl	800dc76 <__any_on>
 800fa94:	4681      	mov	r9, r0
 800fa96:	b178      	cbz	r0, 800fab8 <__gethex+0x1ac>
 800fa98:	1e6b      	subs	r3, r5, #1
 800fa9a:	1159      	asrs	r1, r3, #5
 800fa9c:	f003 021f 	and.w	r2, r3, #31
 800faa0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800faa4:	f04f 0901 	mov.w	r9, #1
 800faa8:	fa09 f202 	lsl.w	r2, r9, r2
 800faac:	420a      	tst	r2, r1
 800faae:	d003      	beq.n	800fab8 <__gethex+0x1ac>
 800fab0:	454b      	cmp	r3, r9
 800fab2:	dc36      	bgt.n	800fb22 <__gethex+0x216>
 800fab4:	f04f 0902 	mov.w	r9, #2
 800fab8:	4629      	mov	r1, r5
 800faba:	4620      	mov	r0, r4
 800fabc:	f7ff febf 	bl	800f83e <rshift>
 800fac0:	442f      	add	r7, r5
 800fac2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fac6:	42bb      	cmp	r3, r7
 800fac8:	da42      	bge.n	800fb50 <__gethex+0x244>
 800faca:	9801      	ldr	r0, [sp, #4]
 800facc:	4621      	mov	r1, r4
 800face:	f7fd fc89 	bl	800d3e4 <_Bfree>
 800fad2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fad4:	2300      	movs	r3, #0
 800fad6:	6013      	str	r3, [r2, #0]
 800fad8:	25a3      	movs	r5, #163	@ 0xa3
 800fada:	e793      	b.n	800fa04 <__gethex+0xf8>
 800fadc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fae0:	2a2e      	cmp	r2, #46	@ 0x2e
 800fae2:	d012      	beq.n	800fb0a <__gethex+0x1fe>
 800fae4:	2b20      	cmp	r3, #32
 800fae6:	d104      	bne.n	800faf2 <__gethex+0x1e6>
 800fae8:	f845 bb04 	str.w	fp, [r5], #4
 800faec:	f04f 0b00 	mov.w	fp, #0
 800faf0:	465b      	mov	r3, fp
 800faf2:	7830      	ldrb	r0, [r6, #0]
 800faf4:	9303      	str	r3, [sp, #12]
 800faf6:	f7ff fef4 	bl	800f8e2 <__hexdig_fun>
 800fafa:	9b03      	ldr	r3, [sp, #12]
 800fafc:	f000 000f 	and.w	r0, r0, #15
 800fb00:	4098      	lsls	r0, r3
 800fb02:	ea4b 0b00 	orr.w	fp, fp, r0
 800fb06:	3304      	adds	r3, #4
 800fb08:	e7ae      	b.n	800fa68 <__gethex+0x15c>
 800fb0a:	45b1      	cmp	r9, r6
 800fb0c:	d8ea      	bhi.n	800fae4 <__gethex+0x1d8>
 800fb0e:	492b      	ldr	r1, [pc, #172]	@ (800fbbc <__gethex+0x2b0>)
 800fb10:	9303      	str	r3, [sp, #12]
 800fb12:	2201      	movs	r2, #1
 800fb14:	4630      	mov	r0, r6
 800fb16:	f7fc fcb9 	bl	800c48c <strncmp>
 800fb1a:	9b03      	ldr	r3, [sp, #12]
 800fb1c:	2800      	cmp	r0, #0
 800fb1e:	d1e1      	bne.n	800fae4 <__gethex+0x1d8>
 800fb20:	e7a2      	b.n	800fa68 <__gethex+0x15c>
 800fb22:	1ea9      	subs	r1, r5, #2
 800fb24:	4620      	mov	r0, r4
 800fb26:	f7fe f8a6 	bl	800dc76 <__any_on>
 800fb2a:	2800      	cmp	r0, #0
 800fb2c:	d0c2      	beq.n	800fab4 <__gethex+0x1a8>
 800fb2e:	f04f 0903 	mov.w	r9, #3
 800fb32:	e7c1      	b.n	800fab8 <__gethex+0x1ac>
 800fb34:	da09      	bge.n	800fb4a <__gethex+0x23e>
 800fb36:	1b75      	subs	r5, r6, r5
 800fb38:	4621      	mov	r1, r4
 800fb3a:	9801      	ldr	r0, [sp, #4]
 800fb3c:	462a      	mov	r2, r5
 800fb3e:	f7fd fe61 	bl	800d804 <__lshift>
 800fb42:	1b7f      	subs	r7, r7, r5
 800fb44:	4604      	mov	r4, r0
 800fb46:	f100 0a14 	add.w	sl, r0, #20
 800fb4a:	f04f 0900 	mov.w	r9, #0
 800fb4e:	e7b8      	b.n	800fac2 <__gethex+0x1b6>
 800fb50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fb54:	42bd      	cmp	r5, r7
 800fb56:	dd6f      	ble.n	800fc38 <__gethex+0x32c>
 800fb58:	1bed      	subs	r5, r5, r7
 800fb5a:	42ae      	cmp	r6, r5
 800fb5c:	dc34      	bgt.n	800fbc8 <__gethex+0x2bc>
 800fb5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fb62:	2b02      	cmp	r3, #2
 800fb64:	d022      	beq.n	800fbac <__gethex+0x2a0>
 800fb66:	2b03      	cmp	r3, #3
 800fb68:	d024      	beq.n	800fbb4 <__gethex+0x2a8>
 800fb6a:	2b01      	cmp	r3, #1
 800fb6c:	d115      	bne.n	800fb9a <__gethex+0x28e>
 800fb6e:	42ae      	cmp	r6, r5
 800fb70:	d113      	bne.n	800fb9a <__gethex+0x28e>
 800fb72:	2e01      	cmp	r6, #1
 800fb74:	d10b      	bne.n	800fb8e <__gethex+0x282>
 800fb76:	9a02      	ldr	r2, [sp, #8]
 800fb78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fb7c:	6013      	str	r3, [r2, #0]
 800fb7e:	2301      	movs	r3, #1
 800fb80:	6123      	str	r3, [r4, #16]
 800fb82:	f8ca 3000 	str.w	r3, [sl]
 800fb86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fb88:	2562      	movs	r5, #98	@ 0x62
 800fb8a:	601c      	str	r4, [r3, #0]
 800fb8c:	e73a      	b.n	800fa04 <__gethex+0xf8>
 800fb8e:	1e71      	subs	r1, r6, #1
 800fb90:	4620      	mov	r0, r4
 800fb92:	f7fe f870 	bl	800dc76 <__any_on>
 800fb96:	2800      	cmp	r0, #0
 800fb98:	d1ed      	bne.n	800fb76 <__gethex+0x26a>
 800fb9a:	9801      	ldr	r0, [sp, #4]
 800fb9c:	4621      	mov	r1, r4
 800fb9e:	f7fd fc21 	bl	800d3e4 <_Bfree>
 800fba2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fba4:	2300      	movs	r3, #0
 800fba6:	6013      	str	r3, [r2, #0]
 800fba8:	2550      	movs	r5, #80	@ 0x50
 800fbaa:	e72b      	b.n	800fa04 <__gethex+0xf8>
 800fbac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d1f3      	bne.n	800fb9a <__gethex+0x28e>
 800fbb2:	e7e0      	b.n	800fb76 <__gethex+0x26a>
 800fbb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d1dd      	bne.n	800fb76 <__gethex+0x26a>
 800fbba:	e7ee      	b.n	800fb9a <__gethex+0x28e>
 800fbbc:	08010f2a 	.word	0x08010f2a
 800fbc0:	08010ec0 	.word	0x08010ec0
 800fbc4:	08010f60 	.word	0x08010f60
 800fbc8:	1e6f      	subs	r7, r5, #1
 800fbca:	f1b9 0f00 	cmp.w	r9, #0
 800fbce:	d130      	bne.n	800fc32 <__gethex+0x326>
 800fbd0:	b127      	cbz	r7, 800fbdc <__gethex+0x2d0>
 800fbd2:	4639      	mov	r1, r7
 800fbd4:	4620      	mov	r0, r4
 800fbd6:	f7fe f84e 	bl	800dc76 <__any_on>
 800fbda:	4681      	mov	r9, r0
 800fbdc:	117a      	asrs	r2, r7, #5
 800fbde:	2301      	movs	r3, #1
 800fbe0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fbe4:	f007 071f 	and.w	r7, r7, #31
 800fbe8:	40bb      	lsls	r3, r7
 800fbea:	4213      	tst	r3, r2
 800fbec:	4629      	mov	r1, r5
 800fbee:	4620      	mov	r0, r4
 800fbf0:	bf18      	it	ne
 800fbf2:	f049 0902 	orrne.w	r9, r9, #2
 800fbf6:	f7ff fe22 	bl	800f83e <rshift>
 800fbfa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fbfe:	1b76      	subs	r6, r6, r5
 800fc00:	2502      	movs	r5, #2
 800fc02:	f1b9 0f00 	cmp.w	r9, #0
 800fc06:	d047      	beq.n	800fc98 <__gethex+0x38c>
 800fc08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fc0c:	2b02      	cmp	r3, #2
 800fc0e:	d015      	beq.n	800fc3c <__gethex+0x330>
 800fc10:	2b03      	cmp	r3, #3
 800fc12:	d017      	beq.n	800fc44 <__gethex+0x338>
 800fc14:	2b01      	cmp	r3, #1
 800fc16:	d109      	bne.n	800fc2c <__gethex+0x320>
 800fc18:	f019 0f02 	tst.w	r9, #2
 800fc1c:	d006      	beq.n	800fc2c <__gethex+0x320>
 800fc1e:	f8da 3000 	ldr.w	r3, [sl]
 800fc22:	ea49 0903 	orr.w	r9, r9, r3
 800fc26:	f019 0f01 	tst.w	r9, #1
 800fc2a:	d10e      	bne.n	800fc4a <__gethex+0x33e>
 800fc2c:	f045 0510 	orr.w	r5, r5, #16
 800fc30:	e032      	b.n	800fc98 <__gethex+0x38c>
 800fc32:	f04f 0901 	mov.w	r9, #1
 800fc36:	e7d1      	b.n	800fbdc <__gethex+0x2d0>
 800fc38:	2501      	movs	r5, #1
 800fc3a:	e7e2      	b.n	800fc02 <__gethex+0x2f6>
 800fc3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc3e:	f1c3 0301 	rsb	r3, r3, #1
 800fc42:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fc44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d0f0      	beq.n	800fc2c <__gethex+0x320>
 800fc4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fc4e:	f104 0314 	add.w	r3, r4, #20
 800fc52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fc56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fc5a:	f04f 0c00 	mov.w	ip, #0
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc64:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fc68:	d01b      	beq.n	800fca2 <__gethex+0x396>
 800fc6a:	3201      	adds	r2, #1
 800fc6c:	6002      	str	r2, [r0, #0]
 800fc6e:	2d02      	cmp	r5, #2
 800fc70:	f104 0314 	add.w	r3, r4, #20
 800fc74:	d13c      	bne.n	800fcf0 <__gethex+0x3e4>
 800fc76:	f8d8 2000 	ldr.w	r2, [r8]
 800fc7a:	3a01      	subs	r2, #1
 800fc7c:	42b2      	cmp	r2, r6
 800fc7e:	d109      	bne.n	800fc94 <__gethex+0x388>
 800fc80:	1171      	asrs	r1, r6, #5
 800fc82:	2201      	movs	r2, #1
 800fc84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fc88:	f006 061f 	and.w	r6, r6, #31
 800fc8c:	fa02 f606 	lsl.w	r6, r2, r6
 800fc90:	421e      	tst	r6, r3
 800fc92:	d13a      	bne.n	800fd0a <__gethex+0x3fe>
 800fc94:	f045 0520 	orr.w	r5, r5, #32
 800fc98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc9a:	601c      	str	r4, [r3, #0]
 800fc9c:	9b02      	ldr	r3, [sp, #8]
 800fc9e:	601f      	str	r7, [r3, #0]
 800fca0:	e6b0      	b.n	800fa04 <__gethex+0xf8>
 800fca2:	4299      	cmp	r1, r3
 800fca4:	f843 cc04 	str.w	ip, [r3, #-4]
 800fca8:	d8d9      	bhi.n	800fc5e <__gethex+0x352>
 800fcaa:	68a3      	ldr	r3, [r4, #8]
 800fcac:	459b      	cmp	fp, r3
 800fcae:	db17      	blt.n	800fce0 <__gethex+0x3d4>
 800fcb0:	6861      	ldr	r1, [r4, #4]
 800fcb2:	9801      	ldr	r0, [sp, #4]
 800fcb4:	3101      	adds	r1, #1
 800fcb6:	f7fd fb55 	bl	800d364 <_Balloc>
 800fcba:	4681      	mov	r9, r0
 800fcbc:	b918      	cbnz	r0, 800fcc6 <__gethex+0x3ba>
 800fcbe:	4b1a      	ldr	r3, [pc, #104]	@ (800fd28 <__gethex+0x41c>)
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	2184      	movs	r1, #132	@ 0x84
 800fcc4:	e6c5      	b.n	800fa52 <__gethex+0x146>
 800fcc6:	6922      	ldr	r2, [r4, #16]
 800fcc8:	3202      	adds	r2, #2
 800fcca:	f104 010c 	add.w	r1, r4, #12
 800fcce:	0092      	lsls	r2, r2, #2
 800fcd0:	300c      	adds	r0, #12
 800fcd2:	f7ff fd83 	bl	800f7dc <memcpy>
 800fcd6:	4621      	mov	r1, r4
 800fcd8:	9801      	ldr	r0, [sp, #4]
 800fcda:	f7fd fb83 	bl	800d3e4 <_Bfree>
 800fcde:	464c      	mov	r4, r9
 800fce0:	6923      	ldr	r3, [r4, #16]
 800fce2:	1c5a      	adds	r2, r3, #1
 800fce4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fce8:	6122      	str	r2, [r4, #16]
 800fcea:	2201      	movs	r2, #1
 800fcec:	615a      	str	r2, [r3, #20]
 800fcee:	e7be      	b.n	800fc6e <__gethex+0x362>
 800fcf0:	6922      	ldr	r2, [r4, #16]
 800fcf2:	455a      	cmp	r2, fp
 800fcf4:	dd0b      	ble.n	800fd0e <__gethex+0x402>
 800fcf6:	2101      	movs	r1, #1
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	f7ff fda0 	bl	800f83e <rshift>
 800fcfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd02:	3701      	adds	r7, #1
 800fd04:	42bb      	cmp	r3, r7
 800fd06:	f6ff aee0 	blt.w	800faca <__gethex+0x1be>
 800fd0a:	2501      	movs	r5, #1
 800fd0c:	e7c2      	b.n	800fc94 <__gethex+0x388>
 800fd0e:	f016 061f 	ands.w	r6, r6, #31
 800fd12:	d0fa      	beq.n	800fd0a <__gethex+0x3fe>
 800fd14:	4453      	add	r3, sl
 800fd16:	f1c6 0620 	rsb	r6, r6, #32
 800fd1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fd1e:	f7fd fc13 	bl	800d548 <__hi0bits>
 800fd22:	42b0      	cmp	r0, r6
 800fd24:	dbe7      	blt.n	800fcf6 <__gethex+0x3ea>
 800fd26:	e7f0      	b.n	800fd0a <__gethex+0x3fe>
 800fd28:	08010ec0 	.word	0x08010ec0

0800fd2c <L_shift>:
 800fd2c:	f1c2 0208 	rsb	r2, r2, #8
 800fd30:	0092      	lsls	r2, r2, #2
 800fd32:	b570      	push	{r4, r5, r6, lr}
 800fd34:	f1c2 0620 	rsb	r6, r2, #32
 800fd38:	6843      	ldr	r3, [r0, #4]
 800fd3a:	6804      	ldr	r4, [r0, #0]
 800fd3c:	fa03 f506 	lsl.w	r5, r3, r6
 800fd40:	432c      	orrs	r4, r5
 800fd42:	40d3      	lsrs	r3, r2
 800fd44:	6004      	str	r4, [r0, #0]
 800fd46:	f840 3f04 	str.w	r3, [r0, #4]!
 800fd4a:	4288      	cmp	r0, r1
 800fd4c:	d3f4      	bcc.n	800fd38 <L_shift+0xc>
 800fd4e:	bd70      	pop	{r4, r5, r6, pc}

0800fd50 <__match>:
 800fd50:	b530      	push	{r4, r5, lr}
 800fd52:	6803      	ldr	r3, [r0, #0]
 800fd54:	3301      	adds	r3, #1
 800fd56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd5a:	b914      	cbnz	r4, 800fd62 <__match+0x12>
 800fd5c:	6003      	str	r3, [r0, #0]
 800fd5e:	2001      	movs	r0, #1
 800fd60:	bd30      	pop	{r4, r5, pc}
 800fd62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fd6a:	2d19      	cmp	r5, #25
 800fd6c:	bf98      	it	ls
 800fd6e:	3220      	addls	r2, #32
 800fd70:	42a2      	cmp	r2, r4
 800fd72:	d0f0      	beq.n	800fd56 <__match+0x6>
 800fd74:	2000      	movs	r0, #0
 800fd76:	e7f3      	b.n	800fd60 <__match+0x10>

0800fd78 <__hexnan>:
 800fd78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd7c:	680b      	ldr	r3, [r1, #0]
 800fd7e:	6801      	ldr	r1, [r0, #0]
 800fd80:	115e      	asrs	r6, r3, #5
 800fd82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fd86:	f013 031f 	ands.w	r3, r3, #31
 800fd8a:	b087      	sub	sp, #28
 800fd8c:	bf18      	it	ne
 800fd8e:	3604      	addne	r6, #4
 800fd90:	2500      	movs	r5, #0
 800fd92:	1f37      	subs	r7, r6, #4
 800fd94:	4682      	mov	sl, r0
 800fd96:	4690      	mov	r8, r2
 800fd98:	9301      	str	r3, [sp, #4]
 800fd9a:	f846 5c04 	str.w	r5, [r6, #-4]
 800fd9e:	46b9      	mov	r9, r7
 800fda0:	463c      	mov	r4, r7
 800fda2:	9502      	str	r5, [sp, #8]
 800fda4:	46ab      	mov	fp, r5
 800fda6:	784a      	ldrb	r2, [r1, #1]
 800fda8:	1c4b      	adds	r3, r1, #1
 800fdaa:	9303      	str	r3, [sp, #12]
 800fdac:	b342      	cbz	r2, 800fe00 <__hexnan+0x88>
 800fdae:	4610      	mov	r0, r2
 800fdb0:	9105      	str	r1, [sp, #20]
 800fdb2:	9204      	str	r2, [sp, #16]
 800fdb4:	f7ff fd95 	bl	800f8e2 <__hexdig_fun>
 800fdb8:	2800      	cmp	r0, #0
 800fdba:	d151      	bne.n	800fe60 <__hexnan+0xe8>
 800fdbc:	9a04      	ldr	r2, [sp, #16]
 800fdbe:	9905      	ldr	r1, [sp, #20]
 800fdc0:	2a20      	cmp	r2, #32
 800fdc2:	d818      	bhi.n	800fdf6 <__hexnan+0x7e>
 800fdc4:	9b02      	ldr	r3, [sp, #8]
 800fdc6:	459b      	cmp	fp, r3
 800fdc8:	dd13      	ble.n	800fdf2 <__hexnan+0x7a>
 800fdca:	454c      	cmp	r4, r9
 800fdcc:	d206      	bcs.n	800fddc <__hexnan+0x64>
 800fdce:	2d07      	cmp	r5, #7
 800fdd0:	dc04      	bgt.n	800fddc <__hexnan+0x64>
 800fdd2:	462a      	mov	r2, r5
 800fdd4:	4649      	mov	r1, r9
 800fdd6:	4620      	mov	r0, r4
 800fdd8:	f7ff ffa8 	bl	800fd2c <L_shift>
 800fddc:	4544      	cmp	r4, r8
 800fdde:	d952      	bls.n	800fe86 <__hexnan+0x10e>
 800fde0:	2300      	movs	r3, #0
 800fde2:	f1a4 0904 	sub.w	r9, r4, #4
 800fde6:	f844 3c04 	str.w	r3, [r4, #-4]
 800fdea:	f8cd b008 	str.w	fp, [sp, #8]
 800fdee:	464c      	mov	r4, r9
 800fdf0:	461d      	mov	r5, r3
 800fdf2:	9903      	ldr	r1, [sp, #12]
 800fdf4:	e7d7      	b.n	800fda6 <__hexnan+0x2e>
 800fdf6:	2a29      	cmp	r2, #41	@ 0x29
 800fdf8:	d157      	bne.n	800feaa <__hexnan+0x132>
 800fdfa:	3102      	adds	r1, #2
 800fdfc:	f8ca 1000 	str.w	r1, [sl]
 800fe00:	f1bb 0f00 	cmp.w	fp, #0
 800fe04:	d051      	beq.n	800feaa <__hexnan+0x132>
 800fe06:	454c      	cmp	r4, r9
 800fe08:	d206      	bcs.n	800fe18 <__hexnan+0xa0>
 800fe0a:	2d07      	cmp	r5, #7
 800fe0c:	dc04      	bgt.n	800fe18 <__hexnan+0xa0>
 800fe0e:	462a      	mov	r2, r5
 800fe10:	4649      	mov	r1, r9
 800fe12:	4620      	mov	r0, r4
 800fe14:	f7ff ff8a 	bl	800fd2c <L_shift>
 800fe18:	4544      	cmp	r4, r8
 800fe1a:	d936      	bls.n	800fe8a <__hexnan+0x112>
 800fe1c:	f1a8 0204 	sub.w	r2, r8, #4
 800fe20:	4623      	mov	r3, r4
 800fe22:	f853 1b04 	ldr.w	r1, [r3], #4
 800fe26:	f842 1f04 	str.w	r1, [r2, #4]!
 800fe2a:	429f      	cmp	r7, r3
 800fe2c:	d2f9      	bcs.n	800fe22 <__hexnan+0xaa>
 800fe2e:	1b3b      	subs	r3, r7, r4
 800fe30:	f023 0303 	bic.w	r3, r3, #3
 800fe34:	3304      	adds	r3, #4
 800fe36:	3401      	adds	r4, #1
 800fe38:	3e03      	subs	r6, #3
 800fe3a:	42b4      	cmp	r4, r6
 800fe3c:	bf88      	it	hi
 800fe3e:	2304      	movhi	r3, #4
 800fe40:	4443      	add	r3, r8
 800fe42:	2200      	movs	r2, #0
 800fe44:	f843 2b04 	str.w	r2, [r3], #4
 800fe48:	429f      	cmp	r7, r3
 800fe4a:	d2fb      	bcs.n	800fe44 <__hexnan+0xcc>
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	b91b      	cbnz	r3, 800fe58 <__hexnan+0xe0>
 800fe50:	4547      	cmp	r7, r8
 800fe52:	d128      	bne.n	800fea6 <__hexnan+0x12e>
 800fe54:	2301      	movs	r3, #1
 800fe56:	603b      	str	r3, [r7, #0]
 800fe58:	2005      	movs	r0, #5
 800fe5a:	b007      	add	sp, #28
 800fe5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe60:	3501      	adds	r5, #1
 800fe62:	2d08      	cmp	r5, #8
 800fe64:	f10b 0b01 	add.w	fp, fp, #1
 800fe68:	dd06      	ble.n	800fe78 <__hexnan+0x100>
 800fe6a:	4544      	cmp	r4, r8
 800fe6c:	d9c1      	bls.n	800fdf2 <__hexnan+0x7a>
 800fe6e:	2300      	movs	r3, #0
 800fe70:	f844 3c04 	str.w	r3, [r4, #-4]
 800fe74:	2501      	movs	r5, #1
 800fe76:	3c04      	subs	r4, #4
 800fe78:	6822      	ldr	r2, [r4, #0]
 800fe7a:	f000 000f 	and.w	r0, r0, #15
 800fe7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fe82:	6020      	str	r0, [r4, #0]
 800fe84:	e7b5      	b.n	800fdf2 <__hexnan+0x7a>
 800fe86:	2508      	movs	r5, #8
 800fe88:	e7b3      	b.n	800fdf2 <__hexnan+0x7a>
 800fe8a:	9b01      	ldr	r3, [sp, #4]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d0dd      	beq.n	800fe4c <__hexnan+0xd4>
 800fe90:	f1c3 0320 	rsb	r3, r3, #32
 800fe94:	f04f 32ff 	mov.w	r2, #4294967295
 800fe98:	40da      	lsrs	r2, r3
 800fe9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fe9e:	4013      	ands	r3, r2
 800fea0:	f846 3c04 	str.w	r3, [r6, #-4]
 800fea4:	e7d2      	b.n	800fe4c <__hexnan+0xd4>
 800fea6:	3f04      	subs	r7, #4
 800fea8:	e7d0      	b.n	800fe4c <__hexnan+0xd4>
 800feaa:	2004      	movs	r0, #4
 800feac:	e7d5      	b.n	800fe5a <__hexnan+0xe2>

0800feae <__ascii_mbtowc>:
 800feae:	b082      	sub	sp, #8
 800feb0:	b901      	cbnz	r1, 800feb4 <__ascii_mbtowc+0x6>
 800feb2:	a901      	add	r1, sp, #4
 800feb4:	b142      	cbz	r2, 800fec8 <__ascii_mbtowc+0x1a>
 800feb6:	b14b      	cbz	r3, 800fecc <__ascii_mbtowc+0x1e>
 800feb8:	7813      	ldrb	r3, [r2, #0]
 800feba:	600b      	str	r3, [r1, #0]
 800febc:	7812      	ldrb	r2, [r2, #0]
 800febe:	1e10      	subs	r0, r2, #0
 800fec0:	bf18      	it	ne
 800fec2:	2001      	movne	r0, #1
 800fec4:	b002      	add	sp, #8
 800fec6:	4770      	bx	lr
 800fec8:	4610      	mov	r0, r2
 800feca:	e7fb      	b.n	800fec4 <__ascii_mbtowc+0x16>
 800fecc:	f06f 0001 	mvn.w	r0, #1
 800fed0:	e7f8      	b.n	800fec4 <__ascii_mbtowc+0x16>

0800fed2 <_realloc_r>:
 800fed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fed6:	4607      	mov	r7, r0
 800fed8:	4614      	mov	r4, r2
 800feda:	460d      	mov	r5, r1
 800fedc:	b921      	cbnz	r1, 800fee8 <_realloc_r+0x16>
 800fede:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fee2:	4611      	mov	r1, r2
 800fee4:	f7fb b904 	b.w	800b0f0 <_malloc_r>
 800fee8:	b92a      	cbnz	r2, 800fef6 <_realloc_r+0x24>
 800feea:	f7fd f9f1 	bl	800d2d0 <_free_r>
 800feee:	4625      	mov	r5, r4
 800fef0:	4628      	mov	r0, r5
 800fef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fef6:	f000 f8dd 	bl	80100b4 <_malloc_usable_size_r>
 800fefa:	4284      	cmp	r4, r0
 800fefc:	4606      	mov	r6, r0
 800fefe:	d802      	bhi.n	800ff06 <_realloc_r+0x34>
 800ff00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff04:	d8f4      	bhi.n	800fef0 <_realloc_r+0x1e>
 800ff06:	4621      	mov	r1, r4
 800ff08:	4638      	mov	r0, r7
 800ff0a:	f7fb f8f1 	bl	800b0f0 <_malloc_r>
 800ff0e:	4680      	mov	r8, r0
 800ff10:	b908      	cbnz	r0, 800ff16 <_realloc_r+0x44>
 800ff12:	4645      	mov	r5, r8
 800ff14:	e7ec      	b.n	800fef0 <_realloc_r+0x1e>
 800ff16:	42b4      	cmp	r4, r6
 800ff18:	4622      	mov	r2, r4
 800ff1a:	4629      	mov	r1, r5
 800ff1c:	bf28      	it	cs
 800ff1e:	4632      	movcs	r2, r6
 800ff20:	f7ff fc5c 	bl	800f7dc <memcpy>
 800ff24:	4629      	mov	r1, r5
 800ff26:	4638      	mov	r0, r7
 800ff28:	f7fd f9d2 	bl	800d2d0 <_free_r>
 800ff2c:	e7f1      	b.n	800ff12 <_realloc_r+0x40>
	...

0800ff30 <_strtoul_l.isra.0>:
 800ff30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff34:	4e34      	ldr	r6, [pc, #208]	@ (8010008 <_strtoul_l.isra.0+0xd8>)
 800ff36:	4686      	mov	lr, r0
 800ff38:	460d      	mov	r5, r1
 800ff3a:	4628      	mov	r0, r5
 800ff3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ff40:	5d37      	ldrb	r7, [r6, r4]
 800ff42:	f017 0708 	ands.w	r7, r7, #8
 800ff46:	d1f8      	bne.n	800ff3a <_strtoul_l.isra.0+0xa>
 800ff48:	2c2d      	cmp	r4, #45	@ 0x2d
 800ff4a:	d110      	bne.n	800ff6e <_strtoul_l.isra.0+0x3e>
 800ff4c:	782c      	ldrb	r4, [r5, #0]
 800ff4e:	2701      	movs	r7, #1
 800ff50:	1c85      	adds	r5, r0, #2
 800ff52:	f033 0010 	bics.w	r0, r3, #16
 800ff56:	d115      	bne.n	800ff84 <_strtoul_l.isra.0+0x54>
 800ff58:	2c30      	cmp	r4, #48	@ 0x30
 800ff5a:	d10d      	bne.n	800ff78 <_strtoul_l.isra.0+0x48>
 800ff5c:	7828      	ldrb	r0, [r5, #0]
 800ff5e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ff62:	2858      	cmp	r0, #88	@ 0x58
 800ff64:	d108      	bne.n	800ff78 <_strtoul_l.isra.0+0x48>
 800ff66:	786c      	ldrb	r4, [r5, #1]
 800ff68:	3502      	adds	r5, #2
 800ff6a:	2310      	movs	r3, #16
 800ff6c:	e00a      	b.n	800ff84 <_strtoul_l.isra.0+0x54>
 800ff6e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ff70:	bf04      	itt	eq
 800ff72:	782c      	ldrbeq	r4, [r5, #0]
 800ff74:	1c85      	addeq	r5, r0, #2
 800ff76:	e7ec      	b.n	800ff52 <_strtoul_l.isra.0+0x22>
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d1f6      	bne.n	800ff6a <_strtoul_l.isra.0+0x3a>
 800ff7c:	2c30      	cmp	r4, #48	@ 0x30
 800ff7e:	bf14      	ite	ne
 800ff80:	230a      	movne	r3, #10
 800ff82:	2308      	moveq	r3, #8
 800ff84:	f04f 38ff 	mov.w	r8, #4294967295
 800ff88:	2600      	movs	r6, #0
 800ff8a:	fbb8 f8f3 	udiv	r8, r8, r3
 800ff8e:	fb03 f908 	mul.w	r9, r3, r8
 800ff92:	ea6f 0909 	mvn.w	r9, r9
 800ff96:	4630      	mov	r0, r6
 800ff98:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ff9c:	f1bc 0f09 	cmp.w	ip, #9
 800ffa0:	d810      	bhi.n	800ffc4 <_strtoul_l.isra.0+0x94>
 800ffa2:	4664      	mov	r4, ip
 800ffa4:	42a3      	cmp	r3, r4
 800ffa6:	dd1e      	ble.n	800ffe6 <_strtoul_l.isra.0+0xb6>
 800ffa8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ffac:	d007      	beq.n	800ffbe <_strtoul_l.isra.0+0x8e>
 800ffae:	4580      	cmp	r8, r0
 800ffb0:	d316      	bcc.n	800ffe0 <_strtoul_l.isra.0+0xb0>
 800ffb2:	d101      	bne.n	800ffb8 <_strtoul_l.isra.0+0x88>
 800ffb4:	45a1      	cmp	r9, r4
 800ffb6:	db13      	blt.n	800ffe0 <_strtoul_l.isra.0+0xb0>
 800ffb8:	fb00 4003 	mla	r0, r0, r3, r4
 800ffbc:	2601      	movs	r6, #1
 800ffbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ffc2:	e7e9      	b.n	800ff98 <_strtoul_l.isra.0+0x68>
 800ffc4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ffc8:	f1bc 0f19 	cmp.w	ip, #25
 800ffcc:	d801      	bhi.n	800ffd2 <_strtoul_l.isra.0+0xa2>
 800ffce:	3c37      	subs	r4, #55	@ 0x37
 800ffd0:	e7e8      	b.n	800ffa4 <_strtoul_l.isra.0+0x74>
 800ffd2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ffd6:	f1bc 0f19 	cmp.w	ip, #25
 800ffda:	d804      	bhi.n	800ffe6 <_strtoul_l.isra.0+0xb6>
 800ffdc:	3c57      	subs	r4, #87	@ 0x57
 800ffde:	e7e1      	b.n	800ffa4 <_strtoul_l.isra.0+0x74>
 800ffe0:	f04f 36ff 	mov.w	r6, #4294967295
 800ffe4:	e7eb      	b.n	800ffbe <_strtoul_l.isra.0+0x8e>
 800ffe6:	1c73      	adds	r3, r6, #1
 800ffe8:	d106      	bne.n	800fff8 <_strtoul_l.isra.0+0xc8>
 800ffea:	2322      	movs	r3, #34	@ 0x22
 800ffec:	f8ce 3000 	str.w	r3, [lr]
 800fff0:	4630      	mov	r0, r6
 800fff2:	b932      	cbnz	r2, 8010002 <_strtoul_l.isra.0+0xd2>
 800fff4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fff8:	b107      	cbz	r7, 800fffc <_strtoul_l.isra.0+0xcc>
 800fffa:	4240      	negs	r0, r0
 800fffc:	2a00      	cmp	r2, #0
 800fffe:	d0f9      	beq.n	800fff4 <_strtoul_l.isra.0+0xc4>
 8010000:	b106      	cbz	r6, 8010004 <_strtoul_l.isra.0+0xd4>
 8010002:	1e69      	subs	r1, r5, #1
 8010004:	6011      	str	r1, [r2, #0]
 8010006:	e7f5      	b.n	800fff4 <_strtoul_l.isra.0+0xc4>
 8010008:	08010cd1 	.word	0x08010cd1

0801000c <_strtoul_r>:
 801000c:	f7ff bf90 	b.w	800ff30 <_strtoul_l.isra.0>

08010010 <__ascii_wctomb>:
 8010010:	4603      	mov	r3, r0
 8010012:	4608      	mov	r0, r1
 8010014:	b141      	cbz	r1, 8010028 <__ascii_wctomb+0x18>
 8010016:	2aff      	cmp	r2, #255	@ 0xff
 8010018:	d904      	bls.n	8010024 <__ascii_wctomb+0x14>
 801001a:	228a      	movs	r2, #138	@ 0x8a
 801001c:	601a      	str	r2, [r3, #0]
 801001e:	f04f 30ff 	mov.w	r0, #4294967295
 8010022:	4770      	bx	lr
 8010024:	700a      	strb	r2, [r1, #0]
 8010026:	2001      	movs	r0, #1
 8010028:	4770      	bx	lr

0801002a <_raise_r>:
 801002a:	291f      	cmp	r1, #31
 801002c:	b538      	push	{r3, r4, r5, lr}
 801002e:	4605      	mov	r5, r0
 8010030:	460c      	mov	r4, r1
 8010032:	d904      	bls.n	801003e <_raise_r+0x14>
 8010034:	2316      	movs	r3, #22
 8010036:	6003      	str	r3, [r0, #0]
 8010038:	f04f 30ff 	mov.w	r0, #4294967295
 801003c:	bd38      	pop	{r3, r4, r5, pc}
 801003e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010040:	b112      	cbz	r2, 8010048 <_raise_r+0x1e>
 8010042:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010046:	b94b      	cbnz	r3, 801005c <_raise_r+0x32>
 8010048:	4628      	mov	r0, r5
 801004a:	f000 f831 	bl	80100b0 <_getpid_r>
 801004e:	4622      	mov	r2, r4
 8010050:	4601      	mov	r1, r0
 8010052:	4628      	mov	r0, r5
 8010054:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010058:	f000 b818 	b.w	801008c <_kill_r>
 801005c:	2b01      	cmp	r3, #1
 801005e:	d00a      	beq.n	8010076 <_raise_r+0x4c>
 8010060:	1c59      	adds	r1, r3, #1
 8010062:	d103      	bne.n	801006c <_raise_r+0x42>
 8010064:	2316      	movs	r3, #22
 8010066:	6003      	str	r3, [r0, #0]
 8010068:	2001      	movs	r0, #1
 801006a:	e7e7      	b.n	801003c <_raise_r+0x12>
 801006c:	2100      	movs	r1, #0
 801006e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010072:	4620      	mov	r0, r4
 8010074:	4798      	blx	r3
 8010076:	2000      	movs	r0, #0
 8010078:	e7e0      	b.n	801003c <_raise_r+0x12>
	...

0801007c <raise>:
 801007c:	4b02      	ldr	r3, [pc, #8]	@ (8010088 <raise+0xc>)
 801007e:	4601      	mov	r1, r0
 8010080:	6818      	ldr	r0, [r3, #0]
 8010082:	f7ff bfd2 	b.w	801002a <_raise_r>
 8010086:	bf00      	nop
 8010088:	2000001c 	.word	0x2000001c

0801008c <_kill_r>:
 801008c:	b538      	push	{r3, r4, r5, lr}
 801008e:	4d07      	ldr	r5, [pc, #28]	@ (80100ac <_kill_r+0x20>)
 8010090:	2300      	movs	r3, #0
 8010092:	4604      	mov	r4, r0
 8010094:	4608      	mov	r0, r1
 8010096:	4611      	mov	r1, r2
 8010098:	602b      	str	r3, [r5, #0]
 801009a:	f7f2 fda5 	bl	8002be8 <_kill>
 801009e:	1c43      	adds	r3, r0, #1
 80100a0:	d102      	bne.n	80100a8 <_kill_r+0x1c>
 80100a2:	682b      	ldr	r3, [r5, #0]
 80100a4:	b103      	cbz	r3, 80100a8 <_kill_r+0x1c>
 80100a6:	6023      	str	r3, [r4, #0]
 80100a8:	bd38      	pop	{r3, r4, r5, pc}
 80100aa:	bf00      	nop
 80100ac:	200035c0 	.word	0x200035c0

080100b0 <_getpid_r>:
 80100b0:	f7f2 bd92 	b.w	8002bd8 <_getpid>

080100b4 <_malloc_usable_size_r>:
 80100b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80100b8:	1f18      	subs	r0, r3, #4
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	bfbc      	itt	lt
 80100be:	580b      	ldrlt	r3, [r1, r0]
 80100c0:	18c0      	addlt	r0, r0, r3
 80100c2:	4770      	bx	lr

080100c4 <asinf>:
 80100c4:	b508      	push	{r3, lr}
 80100c6:	ed2d 8b02 	vpush	{d8}
 80100ca:	eeb0 8a40 	vmov.f32	s16, s0
 80100ce:	f000 f84f 	bl	8010170 <__ieee754_asinf>
 80100d2:	eeb4 8a48 	vcmp.f32	s16, s16
 80100d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100da:	eef0 8a40 	vmov.f32	s17, s0
 80100de:	d615      	bvs.n	801010c <asinf+0x48>
 80100e0:	eeb0 0a48 	vmov.f32	s0, s16
 80100e4:	f000 f83a 	bl	801015c <fabsf>
 80100e8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80100ec:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80100f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100f4:	dd0a      	ble.n	801010c <asinf+0x48>
 80100f6:	f7fc fa35 	bl	800c564 <__errno>
 80100fa:	ecbd 8b02 	vpop	{d8}
 80100fe:	2321      	movs	r3, #33	@ 0x21
 8010100:	6003      	str	r3, [r0, #0]
 8010102:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010106:	4804      	ldr	r0, [pc, #16]	@ (8010118 <asinf+0x54>)
 8010108:	f7fc ba5a 	b.w	800c5c0 <nanf>
 801010c:	eeb0 0a68 	vmov.f32	s0, s17
 8010110:	ecbd 8b02 	vpop	{d8}
 8010114:	bd08      	pop	{r3, pc}
 8010116:	bf00      	nop
 8010118:	08010e43 	.word	0x08010e43

0801011c <atan2f>:
 801011c:	f000 b90c 	b.w	8010338 <__ieee754_atan2f>

08010120 <sqrtf>:
 8010120:	b508      	push	{r3, lr}
 8010122:	ed2d 8b02 	vpush	{d8}
 8010126:	eeb0 8a40 	vmov.f32	s16, s0
 801012a:	f000 f81e 	bl	801016a <__ieee754_sqrtf>
 801012e:	eeb4 8a48 	vcmp.f32	s16, s16
 8010132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010136:	d60c      	bvs.n	8010152 <sqrtf+0x32>
 8010138:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8010158 <sqrtf+0x38>
 801013c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010144:	d505      	bpl.n	8010152 <sqrtf+0x32>
 8010146:	f7fc fa0d 	bl	800c564 <__errno>
 801014a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801014e:	2321      	movs	r3, #33	@ 0x21
 8010150:	6003      	str	r3, [r0, #0]
 8010152:	ecbd 8b02 	vpop	{d8}
 8010156:	bd08      	pop	{r3, pc}
 8010158:	00000000 	.word	0x00000000

0801015c <fabsf>:
 801015c:	ee10 3a10 	vmov	r3, s0
 8010160:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010164:	ee00 3a10 	vmov	s0, r3
 8010168:	4770      	bx	lr

0801016a <__ieee754_sqrtf>:
 801016a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801016e:	4770      	bx	lr

08010170 <__ieee754_asinf>:
 8010170:	b538      	push	{r3, r4, r5, lr}
 8010172:	ee10 5a10 	vmov	r5, s0
 8010176:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801017a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801017e:	ed2d 8b04 	vpush	{d8-d9}
 8010182:	d10c      	bne.n	801019e <__ieee754_asinf+0x2e>
 8010184:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80102f8 <__ieee754_asinf+0x188>
 8010188:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80102fc <__ieee754_asinf+0x18c>
 801018c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010190:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010194:	eeb0 0a67 	vmov.f32	s0, s15
 8010198:	ecbd 8b04 	vpop	{d8-d9}
 801019c:	bd38      	pop	{r3, r4, r5, pc}
 801019e:	d904      	bls.n	80101aa <__ieee754_asinf+0x3a>
 80101a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80101a4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80101a8:	e7f6      	b.n	8010198 <__ieee754_asinf+0x28>
 80101aa:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80101ae:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80101b2:	d20b      	bcs.n	80101cc <__ieee754_asinf+0x5c>
 80101b4:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80101b8:	d252      	bcs.n	8010260 <__ieee754_asinf+0xf0>
 80101ba:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8010300 <__ieee754_asinf+0x190>
 80101be:	ee70 7a27 	vadd.f32	s15, s0, s15
 80101c2:	eef4 7ae8 	vcmpe.f32	s15, s17
 80101c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101ca:	dce5      	bgt.n	8010198 <__ieee754_asinf+0x28>
 80101cc:	f7ff ffc6 	bl	801015c <fabsf>
 80101d0:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80101d4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80101d8:	ee28 8a27 	vmul.f32	s16, s16, s15
 80101dc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010304 <__ieee754_asinf+0x194>
 80101e0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8010308 <__ieee754_asinf+0x198>
 80101e4:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801030c <__ieee754_asinf+0x19c>
 80101e8:	eea8 7a27 	vfma.f32	s14, s16, s15
 80101ec:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8010310 <__ieee754_asinf+0x1a0>
 80101f0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80101f4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8010314 <__ieee754_asinf+0x1a4>
 80101f8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80101fc:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8010318 <__ieee754_asinf+0x1a8>
 8010200:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010204:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801031c <__ieee754_asinf+0x1ac>
 8010208:	eea7 9a88 	vfma.f32	s18, s15, s16
 801020c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8010320 <__ieee754_asinf+0x1b0>
 8010210:	eee8 7a07 	vfma.f32	s15, s16, s14
 8010214:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8010324 <__ieee754_asinf+0x1b4>
 8010218:	eea7 7a88 	vfma.f32	s14, s15, s16
 801021c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8010328 <__ieee754_asinf+0x1b8>
 8010220:	eee7 7a08 	vfma.f32	s15, s14, s16
 8010224:	eeb0 0a48 	vmov.f32	s0, s16
 8010228:	eee7 8a88 	vfma.f32	s17, s15, s16
 801022c:	f7ff ff9d 	bl	801016a <__ieee754_sqrtf>
 8010230:	4b3e      	ldr	r3, [pc, #248]	@ (801032c <__ieee754_asinf+0x1bc>)
 8010232:	ee29 9a08 	vmul.f32	s18, s18, s16
 8010236:	429c      	cmp	r4, r3
 8010238:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801023c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010240:	d93d      	bls.n	80102be <__ieee754_asinf+0x14e>
 8010242:	eea0 0a06 	vfma.f32	s0, s0, s12
 8010246:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8010330 <__ieee754_asinf+0x1c0>
 801024a:	eee0 7a26 	vfma.f32	s15, s0, s13
 801024e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80102fc <__ieee754_asinf+0x18c>
 8010252:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010256:	2d00      	cmp	r5, #0
 8010258:	bfd8      	it	le
 801025a:	eeb1 0a40 	vnegle.f32	s0, s0
 801025e:	e79b      	b.n	8010198 <__ieee754_asinf+0x28>
 8010260:	ee60 7a00 	vmul.f32	s15, s0, s0
 8010264:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8010308 <__ieee754_asinf+0x198>
 8010268:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8010304 <__ieee754_asinf+0x194>
 801026c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801031c <__ieee754_asinf+0x1ac>
 8010270:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8010274:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8010310 <__ieee754_asinf+0x1a0>
 8010278:	eee7 6a27 	vfma.f32	s13, s14, s15
 801027c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8010314 <__ieee754_asinf+0x1a4>
 8010280:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010284:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8010318 <__ieee754_asinf+0x1a8>
 8010288:	eee7 6a27 	vfma.f32	s13, s14, s15
 801028c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801030c <__ieee754_asinf+0x19c>
 8010290:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010294:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8010320 <__ieee754_asinf+0x1b0>
 8010298:	eee7 6a86 	vfma.f32	s13, s15, s12
 801029c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8010324 <__ieee754_asinf+0x1b4>
 80102a0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80102a4:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8010328 <__ieee754_asinf+0x1b8>
 80102a8:	eee6 6a27 	vfma.f32	s13, s12, s15
 80102ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102b0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80102b4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80102b8:	eea0 0a27 	vfma.f32	s0, s0, s15
 80102bc:	e76c      	b.n	8010198 <__ieee754_asinf+0x28>
 80102be:	ee10 3a10 	vmov	r3, s0
 80102c2:	f36f 030b 	bfc	r3, #0, #12
 80102c6:	ee07 3a10 	vmov	s14, r3
 80102ca:	eea7 8a47 	vfms.f32	s16, s14, s14
 80102ce:	ee70 5a00 	vadd.f32	s11, s0, s0
 80102d2:	ee30 0a07 	vadd.f32	s0, s0, s14
 80102d6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80102f8 <__ieee754_asinf+0x188>
 80102da:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80102de:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8010334 <__ieee754_asinf+0x1c4>
 80102e2:	eee5 7a66 	vfms.f32	s15, s10, s13
 80102e6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 80102ea:	eeb0 6a40 	vmov.f32	s12, s0
 80102ee:	eea7 6a66 	vfms.f32	s12, s14, s13
 80102f2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80102f6:	e7ac      	b.n	8010252 <__ieee754_asinf+0xe2>
 80102f8:	b33bbd2e 	.word	0xb33bbd2e
 80102fc:	3fc90fdb 	.word	0x3fc90fdb
 8010300:	7149f2ca 	.word	0x7149f2ca
 8010304:	3a4f7f04 	.word	0x3a4f7f04
 8010308:	3811ef08 	.word	0x3811ef08
 801030c:	3e2aaaab 	.word	0x3e2aaaab
 8010310:	bd241146 	.word	0xbd241146
 8010314:	3e4e0aa8 	.word	0x3e4e0aa8
 8010318:	bea6b090 	.word	0xbea6b090
 801031c:	3d9dc62e 	.word	0x3d9dc62e
 8010320:	bf303361 	.word	0xbf303361
 8010324:	4001572d 	.word	0x4001572d
 8010328:	c019d139 	.word	0xc019d139
 801032c:	3f799999 	.word	0x3f799999
 8010330:	333bbd2e 	.word	0x333bbd2e
 8010334:	3f490fdb 	.word	0x3f490fdb

08010338 <__ieee754_atan2f>:
 8010338:	ee10 2a90 	vmov	r2, s1
 801033c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8010340:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010344:	b510      	push	{r4, lr}
 8010346:	eef0 7a40 	vmov.f32	s15, s0
 801034a:	d806      	bhi.n	801035a <__ieee754_atan2f+0x22>
 801034c:	ee10 0a10 	vmov	r0, s0
 8010350:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8010354:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010358:	d904      	bls.n	8010364 <__ieee754_atan2f+0x2c>
 801035a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801035e:	eeb0 0a67 	vmov.f32	s0, s15
 8010362:	bd10      	pop	{r4, pc}
 8010364:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8010368:	d103      	bne.n	8010372 <__ieee754_atan2f+0x3a>
 801036a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801036e:	f000 b883 	b.w	8010478 <atanf>
 8010372:	1794      	asrs	r4, r2, #30
 8010374:	f004 0402 	and.w	r4, r4, #2
 8010378:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801037c:	b943      	cbnz	r3, 8010390 <__ieee754_atan2f+0x58>
 801037e:	2c02      	cmp	r4, #2
 8010380:	d05e      	beq.n	8010440 <__ieee754_atan2f+0x108>
 8010382:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010454 <__ieee754_atan2f+0x11c>
 8010386:	2c03      	cmp	r4, #3
 8010388:	bf08      	it	eq
 801038a:	eef0 7a47 	vmoveq.f32	s15, s14
 801038e:	e7e6      	b.n	801035e <__ieee754_atan2f+0x26>
 8010390:	b941      	cbnz	r1, 80103a4 <__ieee754_atan2f+0x6c>
 8010392:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8010458 <__ieee754_atan2f+0x120>
 8010396:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801045c <__ieee754_atan2f+0x124>
 801039a:	2800      	cmp	r0, #0
 801039c:	bfa8      	it	ge
 801039e:	eef0 7a47 	vmovge.f32	s15, s14
 80103a2:	e7dc      	b.n	801035e <__ieee754_atan2f+0x26>
 80103a4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80103a8:	d110      	bne.n	80103cc <__ieee754_atan2f+0x94>
 80103aa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80103ae:	f104 34ff 	add.w	r4, r4, #4294967295
 80103b2:	d107      	bne.n	80103c4 <__ieee754_atan2f+0x8c>
 80103b4:	2c02      	cmp	r4, #2
 80103b6:	d846      	bhi.n	8010446 <__ieee754_atan2f+0x10e>
 80103b8:	4b29      	ldr	r3, [pc, #164]	@ (8010460 <__ieee754_atan2f+0x128>)
 80103ba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80103be:	edd3 7a00 	vldr	s15, [r3]
 80103c2:	e7cc      	b.n	801035e <__ieee754_atan2f+0x26>
 80103c4:	2c02      	cmp	r4, #2
 80103c6:	d841      	bhi.n	801044c <__ieee754_atan2f+0x114>
 80103c8:	4b26      	ldr	r3, [pc, #152]	@ (8010464 <__ieee754_atan2f+0x12c>)
 80103ca:	e7f6      	b.n	80103ba <__ieee754_atan2f+0x82>
 80103cc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80103d0:	d0df      	beq.n	8010392 <__ieee754_atan2f+0x5a>
 80103d2:	1a5b      	subs	r3, r3, r1
 80103d4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80103d8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80103dc:	da1a      	bge.n	8010414 <__ieee754_atan2f+0xdc>
 80103de:	2a00      	cmp	r2, #0
 80103e0:	da01      	bge.n	80103e6 <__ieee754_atan2f+0xae>
 80103e2:	313c      	adds	r1, #60	@ 0x3c
 80103e4:	db19      	blt.n	801041a <__ieee754_atan2f+0xe2>
 80103e6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80103ea:	f7ff feb7 	bl	801015c <fabsf>
 80103ee:	f000 f843 	bl	8010478 <atanf>
 80103f2:	eef0 7a40 	vmov.f32	s15, s0
 80103f6:	2c01      	cmp	r4, #1
 80103f8:	d012      	beq.n	8010420 <__ieee754_atan2f+0xe8>
 80103fa:	2c02      	cmp	r4, #2
 80103fc:	d017      	beq.n	801042e <__ieee754_atan2f+0xf6>
 80103fe:	2c00      	cmp	r4, #0
 8010400:	d0ad      	beq.n	801035e <__ieee754_atan2f+0x26>
 8010402:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010468 <__ieee754_atan2f+0x130>
 8010406:	ee77 7a87 	vadd.f32	s15, s15, s14
 801040a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801046c <__ieee754_atan2f+0x134>
 801040e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010412:	e7a4      	b.n	801035e <__ieee754_atan2f+0x26>
 8010414:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801045c <__ieee754_atan2f+0x124>
 8010418:	e7ed      	b.n	80103f6 <__ieee754_atan2f+0xbe>
 801041a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010470 <__ieee754_atan2f+0x138>
 801041e:	e7ea      	b.n	80103f6 <__ieee754_atan2f+0xbe>
 8010420:	ee17 3a90 	vmov	r3, s15
 8010424:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010428:	ee07 3a90 	vmov	s15, r3
 801042c:	e797      	b.n	801035e <__ieee754_atan2f+0x26>
 801042e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8010468 <__ieee754_atan2f+0x130>
 8010432:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010436:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801046c <__ieee754_atan2f+0x134>
 801043a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801043e:	e78e      	b.n	801035e <__ieee754_atan2f+0x26>
 8010440:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801046c <__ieee754_atan2f+0x134>
 8010444:	e78b      	b.n	801035e <__ieee754_atan2f+0x26>
 8010446:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8010474 <__ieee754_atan2f+0x13c>
 801044a:	e788      	b.n	801035e <__ieee754_atan2f+0x26>
 801044c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010470 <__ieee754_atan2f+0x138>
 8010450:	e785      	b.n	801035e <__ieee754_atan2f+0x26>
 8010452:	bf00      	nop
 8010454:	c0490fdb 	.word	0xc0490fdb
 8010458:	bfc90fdb 	.word	0xbfc90fdb
 801045c:	3fc90fdb 	.word	0x3fc90fdb
 8010460:	0801111c 	.word	0x0801111c
 8010464:	08011110 	.word	0x08011110
 8010468:	33bbbd2e 	.word	0x33bbbd2e
 801046c:	40490fdb 	.word	0x40490fdb
 8010470:	00000000 	.word	0x00000000
 8010474:	3f490fdb 	.word	0x3f490fdb

08010478 <atanf>:
 8010478:	b538      	push	{r3, r4, r5, lr}
 801047a:	ee10 5a10 	vmov	r5, s0
 801047e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8010482:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8010486:	eef0 7a40 	vmov.f32	s15, s0
 801048a:	d310      	bcc.n	80104ae <atanf+0x36>
 801048c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8010490:	d904      	bls.n	801049c <atanf+0x24>
 8010492:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010496:	eeb0 0a67 	vmov.f32	s0, s15
 801049a:	bd38      	pop	{r3, r4, r5, pc}
 801049c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80105d4 <atanf+0x15c>
 80104a0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80105d8 <atanf+0x160>
 80104a4:	2d00      	cmp	r5, #0
 80104a6:	bfc8      	it	gt
 80104a8:	eef0 7a47 	vmovgt.f32	s15, s14
 80104ac:	e7f3      	b.n	8010496 <atanf+0x1e>
 80104ae:	4b4b      	ldr	r3, [pc, #300]	@ (80105dc <atanf+0x164>)
 80104b0:	429c      	cmp	r4, r3
 80104b2:	d810      	bhi.n	80104d6 <atanf+0x5e>
 80104b4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80104b8:	d20a      	bcs.n	80104d0 <atanf+0x58>
 80104ba:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80105e0 <atanf+0x168>
 80104be:	ee30 7a07 	vadd.f32	s14, s0, s14
 80104c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80104c6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80104ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104ce:	dce2      	bgt.n	8010496 <atanf+0x1e>
 80104d0:	f04f 33ff 	mov.w	r3, #4294967295
 80104d4:	e013      	b.n	80104fe <atanf+0x86>
 80104d6:	f7ff fe41 	bl	801015c <fabsf>
 80104da:	4b42      	ldr	r3, [pc, #264]	@ (80105e4 <atanf+0x16c>)
 80104dc:	429c      	cmp	r4, r3
 80104de:	d84f      	bhi.n	8010580 <atanf+0x108>
 80104e0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80104e4:	429c      	cmp	r4, r3
 80104e6:	d841      	bhi.n	801056c <atanf+0xf4>
 80104e8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80104ec:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80104f0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80104f4:	2300      	movs	r3, #0
 80104f6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80104fa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80104fe:	1c5a      	adds	r2, r3, #1
 8010500:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010504:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80105e8 <atanf+0x170>
 8010508:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80105ec <atanf+0x174>
 801050c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80105f0 <atanf+0x178>
 8010510:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010514:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010518:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80105f4 <atanf+0x17c>
 801051c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010520:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80105f8 <atanf+0x180>
 8010524:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010528:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80105fc <atanf+0x184>
 801052c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010530:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010600 <atanf+0x188>
 8010534:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010538:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010604 <atanf+0x18c>
 801053c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010540:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010608 <atanf+0x190>
 8010544:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010548:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801060c <atanf+0x194>
 801054c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010550:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010610 <atanf+0x198>
 8010554:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010558:	ee27 7a26 	vmul.f32	s14, s14, s13
 801055c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010560:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010564:	d121      	bne.n	80105aa <atanf+0x132>
 8010566:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801056a:	e794      	b.n	8010496 <atanf+0x1e>
 801056c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010570:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010574:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010578:	2301      	movs	r3, #1
 801057a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801057e:	e7be      	b.n	80104fe <atanf+0x86>
 8010580:	4b24      	ldr	r3, [pc, #144]	@ (8010614 <atanf+0x19c>)
 8010582:	429c      	cmp	r4, r3
 8010584:	d80b      	bhi.n	801059e <atanf+0x126>
 8010586:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801058a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801058e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010592:	2302      	movs	r3, #2
 8010594:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010598:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801059c:	e7af      	b.n	80104fe <atanf+0x86>
 801059e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80105a2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80105a6:	2303      	movs	r3, #3
 80105a8:	e7a9      	b.n	80104fe <atanf+0x86>
 80105aa:	4a1b      	ldr	r2, [pc, #108]	@ (8010618 <atanf+0x1a0>)
 80105ac:	491b      	ldr	r1, [pc, #108]	@ (801061c <atanf+0x1a4>)
 80105ae:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80105b2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80105b6:	edd3 6a00 	vldr	s13, [r3]
 80105ba:	ee37 7a66 	vsub.f32	s14, s14, s13
 80105be:	2d00      	cmp	r5, #0
 80105c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80105c4:	edd2 7a00 	vldr	s15, [r2]
 80105c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80105cc:	bfb8      	it	lt
 80105ce:	eef1 7a67 	vneglt.f32	s15, s15
 80105d2:	e760      	b.n	8010496 <atanf+0x1e>
 80105d4:	bfc90fdb 	.word	0xbfc90fdb
 80105d8:	3fc90fdb 	.word	0x3fc90fdb
 80105dc:	3edfffff 	.word	0x3edfffff
 80105e0:	7149f2ca 	.word	0x7149f2ca
 80105e4:	3f97ffff 	.word	0x3f97ffff
 80105e8:	3c8569d7 	.word	0x3c8569d7
 80105ec:	3d4bda59 	.word	0x3d4bda59
 80105f0:	bd6ef16b 	.word	0xbd6ef16b
 80105f4:	3d886b35 	.word	0x3d886b35
 80105f8:	3dba2e6e 	.word	0x3dba2e6e
 80105fc:	3e124925 	.word	0x3e124925
 8010600:	3eaaaaab 	.word	0x3eaaaaab
 8010604:	bd15a221 	.word	0xbd15a221
 8010608:	bd9d8795 	.word	0xbd9d8795
 801060c:	bde38e38 	.word	0xbde38e38
 8010610:	be4ccccd 	.word	0xbe4ccccd
 8010614:	401bffff 	.word	0x401bffff
 8010618:	08011138 	.word	0x08011138
 801061c:	08011128 	.word	0x08011128

08010620 <_init>:
 8010620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010622:	bf00      	nop
 8010624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010626:	bc08      	pop	{r3}
 8010628:	469e      	mov	lr, r3
 801062a:	4770      	bx	lr

0801062c <_fini>:
 801062c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801062e:	bf00      	nop
 8010630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010632:	bc08      	pop	{r3}
 8010634:	469e      	mov	lr, r3
 8010636:	4770      	bx	lr
