#! /home/gho705/opt/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x16dd1c0 .scope module, "register" "register" 2 1;
 .timescale 0 0;
v0x168e480_0 .net "ce", 0 0, C4<z>; 0 drivers
v0x16fe7a0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x16fe840_0 .net "d", 0 0, C4<z>; 0 drivers
v0x16fe8e0_0 .var "q", 0 0;
v0x16fe990_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0x16bf6c0/0 .event edge, v0x16fe990_0;
E_0x16bf6c0/1 .event posedge, v0x16fe7a0_0;
E_0x16bf6c0 .event/or E_0x16bf6c0/0, E_0x16bf6c0/1;
S_0x16dbd60 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x17097b0_0 .net "aluctrl", 3 0, v0x1706770_0; 1 drivers
v0x1709a20_0 .net "alusrc", 0 0, v0x17068d0_0; 1 drivers
v0x1709af0_0 .net "branch", 0 0, v0x1706a20_0; 1 drivers
v0x1709bc0_0 .net "busA", 31 0, L_0x170bb30; 1 drivers
v0x1709c90_0 .net "busB", 31 0, L_0x170c070; 1 drivers
v0x1709d60_0 .var "busW", 31 0;
v0x1709e30_0 .var "clk", 0 0;
v0x1709eb0_0 .var "delay", 31 0;
v0x1709fd0_0 .var "delay2", 31 0;
v0x170a0a0_0 .net "delay2out", 31 0, v0x17082d0_0; 1 drivers
v0x170a120_0 .net "delayout", 31 0, v0x1708250_0; 1 drivers
v0x170a1f0_0 .net "dsize", 1 0, v0x1706b60_0; 1 drivers
v0x170a2c0_0 .net "fpoint", 1 0, v0x1706dc0_0; 1 drivers
v0x170a340_0 .net "imm32", 31 0, v0x16fef00_0; 1 drivers
v0x170a490_0 .var "instruction", 31 0;
v0x170a560_0 .net "jal", 0 0, v0x1707090_0; 1 drivers
v0x170a3c0_0 .net "jar", 0 0, v0x1706ff0_0; 1 drivers
v0x170a710_0 .net "jump", 0 0, v0x1707280_0; 1 drivers
v0x170a830_0 .net "loadext", 0 0, v0x1707420_0; 1 drivers
v0x170a900_0 .net "mem2reg", 0 0, v0x17074a0_0; 1 drivers
v0x170aa30_0 .net "memwrite", 0 0, v0x1707690_0; 1 drivers
v0x170aab0_0 .net "rd", 4 0, v0x1707940_0; 1 drivers
v0x170abf0_0 .net "regdst", 0 0, v0x1707730_0; 1 drivers
v0x170ac70_0 .net "regwrite", 0 0, v0x1707c30_0; 1 drivers
v0x170adc0_0 .net "rs2", 4 0, v0x17079c0_0; 1 drivers
v0x170ae40_0 .var "rw", 4 0;
v0x170acf0_0 .var "wrenable", 0 0;
S_0x16fea30 .scope module, "decodereg" "RegDecode" 3 11, 4 22, S_0x16dbd60;
 .timescale 0 0;
v0x17083d0_0 .alias "aluctrl", 3 0, v0x17097b0_0;
v0x1708480_0 .alias "alusrc", 0 0, v0x1709a20_0;
v0x1708530_0 .alias "branch", 0 0, v0x1709af0_0;
v0x17085e0_0 .alias "busA", 31 0, v0x1709bc0_0;
v0x17086c0_0 .alias "busB", 31 0, v0x1709c90_0;
v0x1708770_0 .net "busW", 31 0, v0x1709d60_0; 1 drivers
v0x1708830_0 .net "clk", 0 0, v0x1709e30_0; 1 drivers
v0x17088b0_0 .net "delay2in", 31 0, v0x1709fd0_0; 1 drivers
v0x1708980_0 .alias "delay2out", 31 0, v0x170a0a0_0;
v0x1708a30_0 .net "delayin", 31 0, v0x1709eb0_0; 1 drivers
v0x1708ae0_0 .alias "delayout", 31 0, v0x170a120_0;
v0x1708b90_0 .alias "dsize", 1 0, v0x170a1f0_0;
v0x1708c40_0 .net "extop", 0 0, v0x1706ca0_0; 1 drivers
v0x1708cc0_0 .alias "fpoint", 1 0, v0x170a2c0_0;
v0x1708e10_0 .alias "imm32", 31 0, v0x170a340_0;
v0x1708e90_0 .net "instruction", 31 0, v0x1708350_0; 1 drivers
v0x1708d40_0 .net "instructionin", 31 0, v0x170a490_0; 1 drivers
v0x1708ff0_0 .alias "jal", 0 0, v0x170a560_0;
v0x1708f10_0 .alias "jar", 0 0, v0x170a3c0_0;
v0x1709140_0 .alias "jump", 0 0, v0x170a710_0;
v0x1709270_0 .alias "loadext", 0 0, v0x170a830_0;
v0x17092f0_0 .alias "mem2reg", 0 0, v0x170a900_0;
v0x17091c0_0 .alias "memwrite", 0 0, v0x170aa30_0;
v0x1709430_0 .alias "rd", 4 0, v0x170aab0_0;
v0x1709370_0 .alias "regdst", 0 0, v0x170abf0_0;
v0x1709580_0 .alias "regwrite", 0 0, v0x170ac70_0;
v0x17094e0_0 .net "rs1", 4 0, v0x1707ab0_0; 1 drivers
v0x1709730_0 .alias "rs2", 4 0, v0x170adc0_0;
v0x1709650_0 .net "rw", 4 0, v0x170ae40_0; 1 drivers
v0x17098a0_0 .net "wrenable", 0 0, v0x170acf0_0; 1 drivers
L_0x170c270 .part v0x1708350_0, 0, 16;
S_0x1707f60 .scope module, "register" "IDRegister" 4 36, 4 1, S_0x16fea30;
 .timescale 0 0;
v0x1708050_0 .alias "clk", 0 0, v0x1708830_0;
v0x17080d0_0 .alias "ddelay", 31 0, v0x1708a30_0;
v0x1708150_0 .alias "ddelay2", 31 0, v0x17088b0_0;
v0x17081d0_0 .alias "dinst", 31 0, v0x1708d40_0;
v0x1708250_0 .var "qdelay", 31 0;
v0x17082d0_0 .var "qdelay2", 31 0;
v0x1708350_0 .var "qinst", 31 0;
S_0x1706640 .scope module, "decoder" "control" 4 37, 5 1, S_0x16fea30;
 .timescale 0 0;
v0x1706770_0 .var "aluctl", 3 0;
v0x1706830_0 .alias "aluctrl", 3 0, v0x17097b0_0;
v0x17068d0_0 .var "alusc", 0 0;
v0x1706970_0 .alias "alusrc", 0 0, v0x1709a20_0;
v0x1706a20_0 .var "br", 0 0;
v0x1706ac0_0 .alias "branch", 0 0, v0x1709af0_0;
v0x1706b60_0 .var "dsiz", 1 0;
v0x1706c00_0 .alias "dsize", 1 0, v0x170a1f0_0;
v0x1706ca0_0 .var "exop", 0 0;
v0x1706d40_0 .alias "extop", 0 0, v0x1708c40_0;
v0x1706dc0_0 .var "fpnt", 1 0;
v0x1706e40_0 .alias "fpoint", 1 0, v0x170a2c0_0;
v0x1706ef0_0 .alias "instruction", 31 0, v0x1708e90_0;
v0x1706f70_0 .alias "jal", 0 0, v0x170a560_0;
v0x1707090_0 .var "jall", 0 0;
v0x1707130_0 .alias "jar", 0 0, v0x170a3c0_0;
v0x1706ff0_0 .var "jarr", 0 0;
v0x1707280_0 .var "jmp", 0 0;
v0x17073a0_0 .alias "jump", 0 0, v0x170a710_0;
v0x1707420_0 .var "loadex", 0 0;
v0x1707300_0 .alias "loadext", 0 0, v0x170a830_0;
v0x1707550_0 .alias "mem2reg", 0 0, v0x170a900_0;
v0x17074a0_0 .var "memreg", 0 0;
v0x1707690_0 .var "memwr", 0 0;
v0x17075f0_0 .alias "memwrite", 0 0, v0x170aa30_0;
v0x17077e0_0 .alias "rd", 4 0, v0x170aab0_0;
v0x1707730_0 .var "rdst", 0 0;
v0x1707940_0 .var "regd", 4 0;
v0x1707880_0 .alias "regdst", 0 0, v0x170abf0_0;
v0x1707ab0_0 .var "regs", 4 0;
v0x17079c0_0 .var "regt", 4 0;
v0x1707c30_0 .var "regwr", 0 0;
v0x1707b30_0 .alias "regwrite", 0 0, v0x170ac70_0;
v0x1707dc0_0 .alias "rs1", 4 0, v0x17094e0_0;
v0x1707cb0_0 .alias "rs2", 4 0, v0x170adc0_0;
E_0x1705830 .event edge, v0x1706ef0_0;
S_0x16ff050 .scope module, "regfile" "registers" 4 38, 2 13, S_0x16fea30;
 .timescale 0 0;
v0x17055d0_0 .net *"_s0", 2 0, L_0x170b820; 1 drivers
v0x1705670_0 .net *"_s10", 31 0, L_0x170ba90; 1 drivers
v0x1705710_0 .net *"_s14", 2 0, L_0x170bc70; 1 drivers
v0x17057b0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x1705860_0 .net *"_s18", 2 0, C4<001>; 1 drivers
v0x1705900_0 .net *"_s20", 0 0, L_0x170bda0; 1 drivers
v0x17059e0_0 .net *"_s22", 31 0, L_0x170bee0; 1 drivers
v0x1705a80_0 .net *"_s24", 31 0, L_0x170bfd0; 1 drivers
v0x1705b70_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1705c10_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x1705d10_0 .net *"_s6", 0 0, L_0x170b8c0; 1 drivers
v0x1705db0_0 .net *"_s8", 31 0, L_0x170b960; 1 drivers
v0x1705ec0_0 .alias "busA", 31 0, v0x1709bc0_0;
v0x1705f60_0 .alias "busB", 31 0, v0x1709c90_0;
v0x1706080_0 .alias "busW", 31 0, v0x1708770_0;
v0x1706120_0 .alias "clk", 0 0, v0x1708830_0;
v0x1705fe0_0 .alias "fpoint", 1 0, v0x170a2c0_0;
v0x1706270 .array "fpregs", 0 31, 31 0;
v0x17061a0 .array "intregs", 0 31, 31 0;
v0x1706390_0 .alias "rs", 4 0, v0x17094e0_0;
v0x1706310_0 .alias "rt", 4 0, v0x170adc0_0;
v0x17064e0_0 .alias "rw", 4 0, v0x1709650_0;
v0x1706430_0 .alias "write", 0 0, v0x17098a0_0;
E_0x16ff140 .event posedge, v0x1706120_0;
L_0x170b820 .concat [ 2 1 0 0], v0x1706dc0_0, C4<0>;
L_0x170b8c0 .cmp/eq 3, L_0x170b820, C4<001>;
L_0x170b960 .array/port v0x1706270, v0x1707ab0_0;
L_0x170ba90 .array/port v0x17061a0, v0x1707ab0_0;
L_0x170bb30 .functor MUXZ 32, L_0x170ba90, L_0x170b960, L_0x170b8c0, C4<>;
L_0x170bc70 .concat [ 2 1 0 0], v0x1706dc0_0, C4<0>;
L_0x170bda0 .cmp/eq 3, L_0x170bc70, C4<001>;
L_0x170bee0 .array/port v0x1706270, v0x17079c0_0;
L_0x170bfd0 .array/port v0x17061a0, v0x17079c0_0;
L_0x170c070 .functor MUXZ 32, L_0x170bfd0, L_0x170bee0, L_0x170bda0, C4<>;
S_0x1705440 .scope generate, "intinitial[0]" "intinitial[0]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1705538 .param/l "i" 2 28, +C4<00>;
S_0x17052b0 .scope generate, "intinitial[1]" "intinitial[1]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17053a8 .param/l "i" 2 28, +C4<01>;
S_0x1705120 .scope generate, "intinitial[2]" "intinitial[2]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1705218 .param/l "i" 2 28, +C4<010>;
S_0x1704f90 .scope generate, "intinitial[3]" "intinitial[3]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1705088 .param/l "i" 2 28, +C4<011>;
S_0x1704e00 .scope generate, "intinitial[4]" "intinitial[4]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704ef8 .param/l "i" 2 28, +C4<0100>;
S_0x1704c70 .scope generate, "intinitial[5]" "intinitial[5]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704d68 .param/l "i" 2 28, +C4<0101>;
S_0x1704ae0 .scope generate, "intinitial[6]" "intinitial[6]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704bd8 .param/l "i" 2 28, +C4<0110>;
S_0x1704950 .scope generate, "intinitial[7]" "intinitial[7]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704a48 .param/l "i" 2 28, +C4<0111>;
S_0x17047c0 .scope generate, "intinitial[8]" "intinitial[8]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17048b8 .param/l "i" 2 28, +C4<01000>;
S_0x1704630 .scope generate, "intinitial[9]" "intinitial[9]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704728 .param/l "i" 2 28, +C4<01001>;
S_0x17044a0 .scope generate, "intinitial[10]" "intinitial[10]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704598 .param/l "i" 2 28, +C4<01010>;
S_0x1704310 .scope generate, "intinitial[11]" "intinitial[11]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704408 .param/l "i" 2 28, +C4<01011>;
S_0x1704180 .scope generate, "intinitial[12]" "intinitial[12]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1704278 .param/l "i" 2 28, +C4<01100>;
S_0x1703ff0 .scope generate, "intinitial[13]" "intinitial[13]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17040e8 .param/l "i" 2 28, +C4<01101>;
S_0x1703e60 .scope generate, "intinitial[14]" "intinitial[14]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703f58 .param/l "i" 2 28, +C4<01110>;
S_0x1703cd0 .scope generate, "intinitial[15]" "intinitial[15]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703dc8 .param/l "i" 2 28, +C4<01111>;
S_0x1703b40 .scope generate, "intinitial[16]" "intinitial[16]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703c38 .param/l "i" 2 28, +C4<010000>;
S_0x17039b0 .scope generate, "intinitial[17]" "intinitial[17]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703aa8 .param/l "i" 2 28, +C4<010001>;
S_0x1703820 .scope generate, "intinitial[18]" "intinitial[18]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703918 .param/l "i" 2 28, +C4<010010>;
S_0x1703690 .scope generate, "intinitial[19]" "intinitial[19]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703788 .param/l "i" 2 28, +C4<010011>;
S_0x1703500 .scope generate, "intinitial[20]" "intinitial[20]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17035f8 .param/l "i" 2 28, +C4<010100>;
S_0x1703370 .scope generate, "intinitial[21]" "intinitial[21]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703468 .param/l "i" 2 28, +C4<010101>;
S_0x17031e0 .scope generate, "intinitial[22]" "intinitial[22]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17032d8 .param/l "i" 2 28, +C4<010110>;
S_0x1703050 .scope generate, "intinitial[23]" "intinitial[23]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1703148 .param/l "i" 2 28, +C4<010111>;
S_0x1702ec0 .scope generate, "intinitial[24]" "intinitial[24]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1702fb8 .param/l "i" 2 28, +C4<011000>;
S_0x1702d30 .scope generate, "intinitial[25]" "intinitial[25]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1702e28 .param/l "i" 2 28, +C4<011001>;
S_0x1702ba0 .scope generate, "intinitial[26]" "intinitial[26]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1702c98 .param/l "i" 2 28, +C4<011010>;
S_0x1702a10 .scope generate, "intinitial[27]" "intinitial[27]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1702b08 .param/l "i" 2 28, +C4<011011>;
S_0x1702880 .scope generate, "intinitial[28]" "intinitial[28]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1702978 .param/l "i" 2 28, +C4<011100>;
S_0x17026f0 .scope generate, "intinitial[29]" "intinitial[29]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17027e8 .param/l "i" 2 28, +C4<011101>;
S_0x1702560 .scope generate, "intinitial[30]" "intinitial[30]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x1702658 .param/l "i" 2 28, +C4<011110>;
S_0x17023d0 .scope generate, "intinitial[31]" "intinitial[31]" 2 28, 2 28, S_0x16ff050;
 .timescale 0 0;
P_0x17024c8 .param/l "i" 2 28, +C4<011111>;
S_0x1702240 .scope generate, "fpinitial[0]" "fpinitial[0]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1702338 .param/l "i" 2 33, +C4<00>;
S_0x17020b0 .scope generate, "fpinitial[1]" "fpinitial[1]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x17021a8 .param/l "i" 2 33, +C4<01>;
S_0x1701f20 .scope generate, "fpinitial[2]" "fpinitial[2]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1702018 .param/l "i" 2 33, +C4<010>;
S_0x1701d90 .scope generate, "fpinitial[3]" "fpinitial[3]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701e88 .param/l "i" 2 33, +C4<011>;
S_0x1701c00 .scope generate, "fpinitial[4]" "fpinitial[4]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701cf8 .param/l "i" 2 33, +C4<0100>;
S_0x1701a70 .scope generate, "fpinitial[5]" "fpinitial[5]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701b68 .param/l "i" 2 33, +C4<0101>;
S_0x17018e0 .scope generate, "fpinitial[6]" "fpinitial[6]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x17019d8 .param/l "i" 2 33, +C4<0110>;
S_0x1701750 .scope generate, "fpinitial[7]" "fpinitial[7]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701848 .param/l "i" 2 33, +C4<0111>;
S_0x17015c0 .scope generate, "fpinitial[8]" "fpinitial[8]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x17016b8 .param/l "i" 2 33, +C4<01000>;
S_0x1701430 .scope generate, "fpinitial[9]" "fpinitial[9]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701528 .param/l "i" 2 33, +C4<01001>;
S_0x17012a0 .scope generate, "fpinitial[10]" "fpinitial[10]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701398 .param/l "i" 2 33, +C4<01010>;
S_0x1701110 .scope generate, "fpinitial[11]" "fpinitial[11]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701208 .param/l "i" 2 33, +C4<01011>;
S_0x1700f80 .scope generate, "fpinitial[12]" "fpinitial[12]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1701078 .param/l "i" 2 33, +C4<01100>;
S_0x1700df0 .scope generate, "fpinitial[13]" "fpinitial[13]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700ee8 .param/l "i" 2 33, +C4<01101>;
S_0x1700c60 .scope generate, "fpinitial[14]" "fpinitial[14]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700d58 .param/l "i" 2 33, +C4<01110>;
S_0x1700ad0 .scope generate, "fpinitial[15]" "fpinitial[15]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700bc8 .param/l "i" 2 33, +C4<01111>;
S_0x1700940 .scope generate, "fpinitial[16]" "fpinitial[16]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700a38 .param/l "i" 2 33, +C4<010000>;
S_0x17007b0 .scope generate, "fpinitial[17]" "fpinitial[17]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x17008a8 .param/l "i" 2 33, +C4<010001>;
S_0x1700620 .scope generate, "fpinitial[18]" "fpinitial[18]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700718 .param/l "i" 2 33, +C4<010010>;
S_0x1700490 .scope generate, "fpinitial[19]" "fpinitial[19]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700588 .param/l "i" 2 33, +C4<010011>;
S_0x1700300 .scope generate, "fpinitial[20]" "fpinitial[20]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x17003f8 .param/l "i" 2 33, +C4<010100>;
S_0x1700170 .scope generate, "fpinitial[21]" "fpinitial[21]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x1700268 .param/l "i" 2 33, +C4<010101>;
S_0x16fffe0 .scope generate, "fpinitial[22]" "fpinitial[22]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x17000d8 .param/l "i" 2 33, +C4<010110>;
S_0x16ffe50 .scope generate, "fpinitial[23]" "fpinitial[23]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16fff48 .param/l "i" 2 33, +C4<010111>;
S_0x16ffcc0 .scope generate, "fpinitial[24]" "fpinitial[24]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ffdb8 .param/l "i" 2 33, +C4<011000>;
S_0x16ffb30 .scope generate, "fpinitial[25]" "fpinitial[25]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ffc28 .param/l "i" 2 33, +C4<011001>;
S_0x16ff9a0 .scope generate, "fpinitial[26]" "fpinitial[26]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ffa98 .param/l "i" 2 33, +C4<011010>;
S_0x16ff810 .scope generate, "fpinitial[27]" "fpinitial[27]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ff908 .param/l "i" 2 33, +C4<011011>;
S_0x16ff680 .scope generate, "fpinitial[28]" "fpinitial[28]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ff778 .param/l "i" 2 33, +C4<011100>;
S_0x16ff4f0 .scope generate, "fpinitial[29]" "fpinitial[29]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ff5e8 .param/l "i" 2 33, +C4<011101>;
S_0x16ff360 .scope generate, "fpinitial[30]" "fpinitial[30]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ff458 .param/l "i" 2 33, +C4<011110>;
S_0x16ff1b0 .scope generate, "fpinitial[31]" "fpinitial[31]" 2 33, 2 33, S_0x16ff050;
 .timescale 0 0;
P_0x16ff2a8 .param/l "i" 2 33, +C4<011111>;
S_0x16feb20 .scope module, "immed" "extender" 4 39, 6 1, S_0x16fea30;
 .timescale 0 0;
P_0x16fec18 .param/l "inN" 6 2, +C4<010000>;
P_0x16fec40 .param/l "outN" 6 3, +C4<0100000>;
v0x16feda0_0 .net "a", 15 0, L_0x170c270; 1 drivers
v0x16fee60_0 .alias "sel", 0 0, v0x1708c40_0;
v0x16fef00_0 .var "test", 31 0;
v0x16fefa0_0 .alias "z", 31 0, v0x170a340_0;
E_0x16fed30 .event edge, v0x16fee60_0, v0x16feda0_0;
    .scope S_0x16dd1c0;
T_0 ;
    %wait E_0x16bf6c0;
    %load/v 8, v0x16fe990_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16fe8e0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x16fe7a0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x16fe840_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16fe8e0_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1707f60;
T_1 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1708350_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1708250_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17082d0_0, 0, 0;
    %end;
    .thread T_1;
    .scope S_0x1707f60;
T_2 ;
    %wait E_0x16ff140;
    %load/v 8, v0x17081d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1708350_0, 0, 8;
    %load/v 8, v0x17080d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1708250_0, 0, 8;
    %load/v 8, v0x1708150_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x17082d0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1706640;
T_3 ;
    %wait E_0x1705830;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.0, 4;
    %load/x1p 8, v0x1706ef0_0, 5;
    %jmp T_3.1;
T_3.0 ;
    %mov 8, 2, 5;
T_3.1 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x1707940_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v0x1706ef0_0, 5;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 5;
T_3.3 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x17079c0_0, 0, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %load/x1p 8, v0x1706ef0_0, 5;
    %jmp T_3.5;
T_3.4 ;
    %mov 8, 2, 5;
T_3.5 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x1707ab0_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0x1706ef0_0, 6;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 6;
T_3.7 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 9, v0x1706ef0_0, 6;
    %jmp T_3.9;
T_3.8 ;
    %mov 9, 2, 6;
T_3.9 ;
; Save base=9 wid=6 in lookaside.
    %cmpi/u 9, 1, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_3.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707730_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17068d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707690_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ff0_0, 0, 0;
    %load/v 8, v0x1706ef0_0, 11; Only need 11 of 32 bits
; Save base=8 wid=11 in lookaside.
    %cmpi/u 8, 32, 11;
    %jmp/1 T_3.12, 6;
    %cmpi/u 8, 33, 11;
    %jmp/1 T_3.13, 6;
    %cmpi/u 8, 36, 11;
    %jmp/1 T_3.14, 6;
    %cmpi/u 8, 52, 11;
    %jmp/1 T_3.15, 6;
    %cmpi/u 8, 53, 11;
    %jmp/1 T_3.16, 6;
    %cmpi/u 8, 14, 11;
    %jmp/1 T_3.17, 6;
    %cmpi/u 8, 22, 11;
    %jmp/1 T_3.18, 6;
    %cmpi/u 8, 21, 11;
    %jmp/1 T_3.19, 6;
    %cmpi/u 8, 37, 11;
    %jmp/1 T_3.20, 6;
    %cmpi/u 8, 40, 11;
    %jmp/1 T_3.21, 6;
    %cmpi/u 8, 45, 11;
    %jmp/1 T_3.22, 6;
    %cmpi/u 8, 43, 11;
    %jmp/1 T_3.23, 6;
    %cmpi/u 8, 44, 11;
    %jmp/1 T_3.24, 6;
    %cmpi/u 8, 4, 11;
    %jmp/1 T_3.25, 6;
    %cmpi/u 8, 42, 11;
    %jmp/1 T_3.26, 6;
    %cmpi/u 8, 41, 11;
    %jmp/1 T_3.27, 6;
    %cmpi/u 8, 7, 11;
    %jmp/1 T_3.28, 6;
    %cmpi/u 8, 6, 11;
    %jmp/1 T_3.29, 6;
    %cmpi/u 8, 34, 11;
    %jmp/1 T_3.30, 6;
    %cmpi/u 8, 35, 11;
    %jmp/1 T_3.31, 6;
    %cmpi/u 8, 38, 11;
    %jmp/1 T_3.32, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %jmp T_3.34;
T_3.12 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.13 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.14 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %jmp T_3.34;
T_3.15 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 8;
    %jmp T_3.34;
T_3.16 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 8;
    %jmp T_3.34;
T_3.17 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 1;
    %jmp T_3.34;
T_3.18 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 1;
    %jmp T_3.34;
T_3.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %jmp T_3.34;
T_3.20 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.21 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.22 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.23 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.24 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.25 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.26 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.27 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.28 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.29 ;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.30 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.31 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.32 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.34;
T_3.34 ;
    %jmp T_3.11;
T_3.10 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.35, 4;
    %load/x1p 8, v0x1706ef0_0, 6;
    %jmp T_3.36;
T_3.35 ;
    %mov 8, 2, 6;
T_3.36 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.37, 4;
    %load/x1p 9, v0x1706ef0_0, 6;
    %jmp T_3.38;
T_3.37 ;
    %mov 9, 2, 6;
T_3.38 ;
; Save base=9 wid=6 in lookaside.
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_3.39, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17068d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707690_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707280_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ff0_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.41, 4;
    %load/x1p 8, v0x1706ef0_0, 6;
    %jmp T_3.42;
T_3.41 ;
    %mov 8, 2, 6;
T_3.42 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 3, 6;
    %jmp/0xz  T_3.43, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707730_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1707940_0, 0, 1;
T_3.43 ;
    %jmp T_3.40;
T_3.39 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17068d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707690_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706dc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707730_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ff0_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.45, 4;
    %load/x1p 8, v0x1706ef0_0, 6;
    %jmp T_3.46;
T_3.45 ;
    %mov 8, 2, 6;
T_3.46 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 8, 6;
    %jmp/1 T_3.47, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_3.48, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_3.49, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.50, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_3.51, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_3.52, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_3.53, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_3.54, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_3.55, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_3.56, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_3.57, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_3.58, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.59, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_3.60, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_3.61, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_3.62, 6;
    %cmpi/u 8, 29, 6;
    %jmp/1 T_3.63, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_3.64, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_3.65, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_3.66, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_3.67, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_3.68, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_3.69, 6;
    %cmpi/u 8, 23, 6;
    %jmp/1 T_3.70, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_3.71, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_3.72, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_3.73, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.74, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_3.75, 6;
    %jmp T_3.76;
T_3.47 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.48 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %jmp T_3.76;
T_3.49 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %jmp T_3.76;
T_3.50 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17068d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706a20_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x17079c0_0, 0, 0;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.51 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17068d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706a20_0, 0, 1;
    %ix/load 0, 5, 0;
    %assign/v0 v0x17079c0_0, 0, 0;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.52 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x17079c0_0, 0, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ff0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707090_0, 0, 1;
    %jmp T_3.76;
T_3.53 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ff0_0, 0, 1;
    %jmp T_3.76;
T_3.54 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707420_0, 0, 1;
    %jmp T_3.76;
T_3.55 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 0;
    %jmp T_3.76;
T_3.56 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707420_0, 0, 1;
    %jmp T_3.76;
T_3.57 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1707ab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 0;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %jmp T_3.76;
T_3.58 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 8;
    %jmp T_3.76;
T_3.59 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17074a0_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 1;
    %jmp T_3.76;
T_3.60 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %jmp T_3.76;
T_3.61 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707690_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 0;
    %jmp T_3.76;
T_3.62 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.63 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.64 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.65 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707690_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 8;
    %jmp T_3.76;
T_3.66 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.67 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.68 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.69 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.70 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.71 ;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.72 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %jmp T_3.76;
T_3.73 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %jmp T_3.76;
T_3.74 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1707690_0, 0, 1;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1706b60_0, 0, 1;
    %jmp T_3.76;
T_3.75 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1706770_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1706ca0_0, 0, 0;
    %jmp T_3.76;
T_3.76 ;
T_3.40 ;
T_3.11 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1705440;
T_4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_0 ;
    %end;
    .thread T_4;
    .scope S_0x17052b0;
T_5 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_1 ;
    %end;
    .thread T_5;
    .scope S_0x1705120;
T_6 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_2 ;
    %end;
    .thread T_6;
    .scope S_0x1704f90;
T_7 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_3 ;
    %end;
    .thread T_7;
    .scope S_0x1704e00;
T_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_4 ;
    %end;
    .thread T_8;
    .scope S_0x1704c70;
T_9 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_5 ;
    %end;
    .thread T_9;
    .scope S_0x1704ae0;
T_10 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_6 ;
    %end;
    .thread T_10;
    .scope S_0x1704950;
T_11 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_7 ;
    %end;
    .thread T_11;
    .scope S_0x17047c0;
T_12 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_8 ;
    %end;
    .thread T_12;
    .scope S_0x1704630;
T_13 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_9 ;
    %end;
    .thread T_13;
    .scope S_0x17044a0;
T_14 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_10 ;
    %end;
    .thread T_14;
    .scope S_0x1704310;
T_15 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_11 ;
    %end;
    .thread T_15;
    .scope S_0x1704180;
T_16 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_12 ;
    %end;
    .thread T_16;
    .scope S_0x1703ff0;
T_17 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_13 ;
    %end;
    .thread T_17;
    .scope S_0x1703e60;
T_18 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_14 ;
    %end;
    .thread T_18;
    .scope S_0x1703cd0;
T_19 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_15 ;
    %end;
    .thread T_19;
    .scope S_0x1703b40;
T_20 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_16 ;
    %end;
    .thread T_20;
    .scope S_0x17039b0;
T_21 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_17 ;
    %end;
    .thread T_21;
    .scope S_0x1703820;
T_22 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_18 ;
    %end;
    .thread T_22;
    .scope S_0x1703690;
T_23 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_19 ;
    %end;
    .thread T_23;
    .scope S_0x1703500;
T_24 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_20 ;
    %end;
    .thread T_24;
    .scope S_0x1703370;
T_25 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_21 ;
    %end;
    .thread T_25;
    .scope S_0x17031e0;
T_26 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_22 ;
    %end;
    .thread T_26;
    .scope S_0x1703050;
T_27 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_23 ;
    %end;
    .thread T_27;
    .scope S_0x1702ec0;
T_28 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_24 ;
    %end;
    .thread T_28;
    .scope S_0x1702d30;
T_29 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_25 ;
    %end;
    .thread T_29;
    .scope S_0x1702ba0;
T_30 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_26 ;
    %end;
    .thread T_30;
    .scope S_0x1702a10;
T_31 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_27 ;
    %end;
    .thread T_31;
    .scope S_0x1702880;
T_32 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_28 ;
    %end;
    .thread T_32;
    .scope S_0x17026f0;
T_33 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_29 ;
    %end;
    .thread T_33;
    .scope S_0x1702560;
T_34 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_30 ;
    %end;
    .thread T_34;
    .scope S_0x17023d0;
T_35 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 0;
t_31 ;
    %end;
    .thread T_35;
    .scope S_0x1702240;
T_36 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_32 ;
    %end;
    .thread T_36;
    .scope S_0x17020b0;
T_37 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_33 ;
    %end;
    .thread T_37;
    .scope S_0x1701f20;
T_38 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_34 ;
    %end;
    .thread T_38;
    .scope S_0x1701d90;
T_39 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_35 ;
    %end;
    .thread T_39;
    .scope S_0x1701c00;
T_40 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_36 ;
    %end;
    .thread T_40;
    .scope S_0x1701a70;
T_41 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_37 ;
    %end;
    .thread T_41;
    .scope S_0x17018e0;
T_42 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_38 ;
    %end;
    .thread T_42;
    .scope S_0x1701750;
T_43 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_39 ;
    %end;
    .thread T_43;
    .scope S_0x17015c0;
T_44 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_40 ;
    %end;
    .thread T_44;
    .scope S_0x1701430;
T_45 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_41 ;
    %end;
    .thread T_45;
    .scope S_0x17012a0;
T_46 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_42 ;
    %end;
    .thread T_46;
    .scope S_0x1701110;
T_47 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_43 ;
    %end;
    .thread T_47;
    .scope S_0x1700f80;
T_48 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_44 ;
    %end;
    .thread T_48;
    .scope S_0x1700df0;
T_49 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_45 ;
    %end;
    .thread T_49;
    .scope S_0x1700c60;
T_50 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_46 ;
    %end;
    .thread T_50;
    .scope S_0x1700ad0;
T_51 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_47 ;
    %end;
    .thread T_51;
    .scope S_0x1700940;
T_52 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_48 ;
    %end;
    .thread T_52;
    .scope S_0x17007b0;
T_53 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_49 ;
    %end;
    .thread T_53;
    .scope S_0x1700620;
T_54 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_50 ;
    %end;
    .thread T_54;
    .scope S_0x1700490;
T_55 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_51 ;
    %end;
    .thread T_55;
    .scope S_0x1700300;
T_56 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_52 ;
    %end;
    .thread T_56;
    .scope S_0x1700170;
T_57 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_53 ;
    %end;
    .thread T_57;
    .scope S_0x16fffe0;
T_58 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_54 ;
    %end;
    .thread T_58;
    .scope S_0x16ffe50;
T_59 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_55 ;
    %end;
    .thread T_59;
    .scope S_0x16ffcc0;
T_60 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_56 ;
    %end;
    .thread T_60;
    .scope S_0x16ffb30;
T_61 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_57 ;
    %end;
    .thread T_61;
    .scope S_0x16ff9a0;
T_62 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_58 ;
    %end;
    .thread T_62;
    .scope S_0x16ff810;
T_63 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_59 ;
    %end;
    .thread T_63;
    .scope S_0x16ff680;
T_64 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_60 ;
    %end;
    .thread T_64;
    .scope S_0x16ff4f0;
T_65 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_61 ;
    %end;
    .thread T_65;
    .scope S_0x16ff360;
T_66 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_62 ;
    %end;
    .thread T_66;
    .scope S_0x16ff1b0;
T_67 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 0;
t_63 ;
    %end;
    .thread T_67;
    .scope S_0x16ff050;
T_68 ;
    %wait E_0x16ff140;
    %load/v 8, v0x1706430_0, 1;
    %jmp/0xz  T_68.0, 8;
    %load/v 8, v0x1705fe0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_68.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_68.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_68.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_68.5, 6;
    %jmp T_68.6;
T_68.2 ;
    %load/v 8, v0x1706080_0, 32;
    %ix/getv 3, v0x17064e0_0;
    %jmp/1 t_64, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 8;
t_64 ;
    %jmp T_68.6;
T_68.3 ;
    %ix/getv 3, v0x1706390_0;
    %load/av 8, v0x17061a0, 32;
    %ix/getv 3, v0x17064e0_0;
    %jmp/1 t_65, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 8;
t_65 ;
    %jmp T_68.6;
T_68.4 ;
    %ix/getv 3, v0x1706390_0;
    %load/av 8, v0x1706270, 32;
    %ix/getv 3, v0x17064e0_0;
    %jmp/1 t_66, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17061a0, 0, 8;
t_66 ;
    %jmp T_68.6;
T_68.5 ;
    %load/v 8, v0x1706080_0, 32;
    %ix/getv 3, v0x17064e0_0;
    %jmp/1 t_67, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1706270, 0, 8;
t_67 ;
    %jmp T_68.6;
T_68.6 ;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x16feb20;
T_69 ;
    %wait E_0x16fed30;
    %load/v 8, v0x16fee60_0, 1;
    %jmp/0xz  T_69.0, 8;
    %load/v 8, v0x16feda0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_69.2, 4;
    %load/x1p 56, v0x16feda0_0, 1;
    %jmp T_69.3;
T_69.2 ;
    %mov 56, 2, 1;
T_69.3 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16fef00_0, 0, 8;
    %jmp T_69.1;
T_69.0 ;
    %load/v 40, v0x16feda0_0, 16;
    %mov 56, 0, 1;
    %mov 8, 40, 17;
    %mov 25, 0, 15;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16fef00_0, 0, 8;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x16dbd60;
T_70 ;
    %delay 1, 0;
    %load/v 8, v0x1709e30_0, 1;
    %inv 8, 1;
    %set/v v0x1709e30_0, 8, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x16dbd60;
T_71 ;
    %set/v v0x1709e30_0, 1, 1;
    %movi 8, 1, 32;
    %set/v v0x1709eb0_0, 8, 32;
    %movi 8, 2, 32;
    %set/v v0x1709fd0_0, 8, 32;
    %movi 8, 6424608, 32;
    %set/v v0x170a490_0, 8, 32;
    %movi 8, 1, 5;
    %set/v v0x170ae40_0, 8, 5;
    %movi 8, 1, 32;
    %set/v v0x1709d60_0, 8, 32;
    %movi 8, 1, 32;
    %set/v v0x1709eb0_0, 8, 32;
    %movi 8, 2, 32;
    %set/v v0x1709fd0_0, 8, 32;
    %set/v v0x170acf0_0, 1, 1;
    %end;
    .thread T_71;
    .scope S_0x16dbd60;
T_72 ;
    %vpi_call 3 30 "$monitor", "instruction = %h delay = %h delay2 = %h Rw = %d Rd = %d Rs1 = %d Rs2 = %d busW = %d wrenable = %b busA = %d busB = %d imm32 = %h regwrite = %b aluctrl = %b", v0x1708e90_0, v0x170a120_0, v0x170a0a0_0, v0x170ae40_0, v0x170aab0_0, v0x17094e0_0, v0x170adc0_0, v0x1709d60_0, v0x170acf0_0, v0x1709bc0_0, v0x1709c90_0, v0x170a340_0, v0x170ac70_0, v0x17097b0_0;
    %delay 2, 0;
    %delay 2, 0;
    %movi 8, 606142464, 32;
    %set/v v0x170a490_0, 8, 32;
    %movi 8, 2, 32;
    %set/v v0x1709eb0_0, 8, 32;
    %movi 8, 3, 32;
    %set/v v0x1709fd0_0, 8, 32;
    %set/v v0x170acf0_0, 0, 1;
    %delay 2, 0;
    %movi 8, 339804160, 32;
    %set/v v0x170a490_0, 8, 32;
    %movi 8, 2, 5;
    %set/v v0x170ae40_0, 8, 5;
    %movi 8, 2, 32;
    %set/v v0x1709d60_0, 8, 32;
    %movi 8, 3, 32;
    %set/v v0x1709eb0_0, 8, 32;
    %movi 8, 4, 32;
    %set/v v0x1709fd0_0, 8, 32;
    %set/v v0x170acf0_0, 1, 1;
    %delay 2, 0;
    %movi 8, 1010892819, 32;
    %set/v v0x170a490_0, 8, 32;
    %movi 8, 5, 5;
    %set/v v0x170ae40_0, 8, 5;
    %movi 8, 5, 32;
    %set/v v0x1709d60_0, 8, 32;
    %movi 8, 4, 32;
    %set/v v0x1709eb0_0, 8, 32;
    %movi 8, 5, 32;
    %set/v v0x1709fd0_0, 8, 32;
    %delay 2, 0;
    %movi 8, 1816461346, 32;
    %set/v v0x170a490_0, 8, 32;
    %movi 8, 5, 32;
    %set/v v0x1709eb0_0, 8, 32;
    %movi 8, 6, 32;
    %set/v v0x1709fd0_0, 8, 32;
    %set/v v0x170acf0_0, 0, 1;
    %vpi_call 3 40 "$finish";
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "singlecycle/registers.v";
    "tests/regdecode_test.v";
    "regdecode.v";
    "singlecycle/control.v";
    "singlecycle/extender.v";
