Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb  9 00:48:24 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.441        0.000                      0                  181        0.105        0.000                      0                  181       20.333        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.833}     41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         32.441        0.000                      0                  181        0.105        0.000                      0                  181       20.333        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.441ns  (required time - arrival time)
  Source:                 design_2_i/sccb_interface_0/inst/sda_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sda_0
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 3.081ns (62.909%)  route 1.817ns (37.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.350ns
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 41.666 - 41.666 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.057     3.351    design_2_i/sccb_interface_0/inst/clk
    SLICE_X110Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/sda_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDRE (Prop_fdre_C_Q)         0.456     3.807 r  design_2_i/sccb_interface_0/inst/sda_out_reg/Q
                         net (fo=2, routed)           1.817     5.624    sda_0_OBUF
    A20                  OBUF (Prop_obuf_I_O)         2.625     8.249 r  sda_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.249    sda_0
    A20                                                               r  sda_0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
                         clock pessimism              0.000    41.666    
                         clock uncertainty           -0.626    41.040    
                         output delay                -0.350    40.690    
  -------------------------------------------------------------------
                         required time                         40.690    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 32.441    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/wait_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 3.056ns (46.707%)  route 3.487ns (53.293%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          1.010     9.401    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X105Y140       LUT4 (Prop_lut4_I0_O)        0.124     9.525 r  design_2_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=6, routed)           0.331     9.856    design_2_i/cam_reg_config_0/inst/wait_time0
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.781    44.626    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[0]/C
                         clock pessimism              0.284    44.910    
                         clock uncertainty           -0.626    44.284    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.079    design_2_i/cam_reg_config_0/inst/wait_time_reg[0]
  -------------------------------------------------------------------
                         required time                         44.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/wait_time_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 3.056ns (46.707%)  route 3.487ns (53.293%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          1.010     9.401    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X105Y140       LUT4 (Prop_lut4_I0_O)        0.124     9.525 r  design_2_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=6, routed)           0.331     9.856    design_2_i/cam_reg_config_0/inst/wait_time0
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.781    44.626    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[1]/C
                         clock pessimism              0.284    44.910    
                         clock uncertainty           -0.626    44.284    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.079    design_2_i/cam_reg_config_0/inst/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                         44.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/wait_time_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 3.056ns (46.707%)  route 3.487ns (53.293%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          1.010     9.401    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X105Y140       LUT4 (Prop_lut4_I0_O)        0.124     9.525 r  design_2_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=6, routed)           0.331     9.856    design_2_i/cam_reg_config_0/inst/wait_time0
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.781    44.626    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[2]/C
                         clock pessimism              0.284    44.910    
                         clock uncertainty           -0.626    44.284    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.079    design_2_i/cam_reg_config_0/inst/wait_time_reg[2]
  -------------------------------------------------------------------
                         required time                         44.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/wait_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 3.056ns (46.707%)  route 3.487ns (53.293%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          1.010     9.401    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X105Y140       LUT4 (Prop_lut4_I0_O)        0.124     9.525 r  design_2_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=6, routed)           0.331     9.856    design_2_i/cam_reg_config_0/inst/wait_time0
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.781    44.626    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[3]/C
                         clock pessimism              0.284    44.910    
                         clock uncertainty           -0.626    44.284    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.079    design_2_i/cam_reg_config_0/inst/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                         44.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/wait_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 3.056ns (46.707%)  route 3.487ns (53.293%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          1.010     9.401    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X105Y140       LUT4 (Prop_lut4_I0_O)        0.124     9.525 r  design_2_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=6, routed)           0.331     9.856    design_2_i/cam_reg_config_0/inst/wait_time0
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.781    44.626    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[4]/C
                         clock pessimism              0.284    44.910    
                         clock uncertainty           -0.626    44.284    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.079    design_2_i/cam_reg_config_0/inst/wait_time_reg[4]
  -------------------------------------------------------------------
                         required time                         44.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/wait_time_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 3.056ns (46.707%)  route 3.487ns (53.293%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          1.010     9.401    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X105Y140       LUT4 (Prop_lut4_I0_O)        0.124     9.525 r  design_2_i/cam_reg_config_0/inst/wait_time[7]_i_1/O
                         net (fo=6, routed)           0.331     9.856    design_2_i/cam_reg_config_0/inst/wait_time0
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.781    44.626    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/wait_time_reg[7]/C
                         clock pessimism              0.284    44.910    
                         clock uncertainty           -0.626    44.284    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.079    design_2_i/cam_reg_config_0/inst/wait_time_reg[7]
  -------------------------------------------------------------------
                         required time                         44.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.440ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/addr_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 3.056ns (48.031%)  route 3.307ns (51.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 44.700 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          0.608     8.999    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X106Y141       LUT2 (Prop_lut2_I0_O)        0.124     9.123 r  design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1/O
                         net (fo=16, routed)          0.553     9.676    design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1_n_0
    SLICE_X106Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.855    44.700    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[13]/C
                         clock pessimism              0.247    44.947    
                         clock uncertainty           -0.626    44.321    
    SLICE_X106Y140       FDRE (Setup_fdre_C_CE)      -0.205    44.116    design_2_i/cam_reg_config_0/inst/addr_data_reg[13]
  -------------------------------------------------------------------
                         required time                         44.116    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 34.440    

Slack (MET) :             34.440ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/addr_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 3.056ns (48.031%)  route 3.307ns (51.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 44.700 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          0.608     8.999    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X106Y141       LUT2 (Prop_lut2_I0_O)        0.124     9.123 r  design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1/O
                         net (fo=16, routed)          0.553     9.676    design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1_n_0
    SLICE_X106Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.855    44.700    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[1]/C
                         clock pessimism              0.247    44.947    
                         clock uncertainty           -0.626    44.321    
    SLICE_X106Y140       FDRE (Setup_fdre_C_CE)      -0.205    44.116    design_2_i/cam_reg_config_0/inst/addr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         44.116    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 34.440    

Slack (MET) :             34.440ns  (required time - arrival time)
  Source:                 design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/cam_reg_config_0/inst/addr_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 3.056ns (48.031%)  route 3.307ns (51.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 44.700 - 41.666 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          2.019     3.313    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.767 f  design_2_i/camera_reg_0/inst/addr_data_reg/DOADO[3]
                         net (fo=3, routed)           1.447     7.214    design_2_i/cam_reg_config_0/inst/reg_data[3]
    SLICE_X106Y140       LUT4 (Prop_lut4_I3_O)        0.152     7.366 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_5/O
                         net (fo=2, routed)           0.699     8.065    design_2_i/cam_reg_config_0/inst/loc[7]_i_5_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I4_O)        0.326     8.391 r  design_2_i/cam_reg_config_0/inst/loc[7]_i_1/O
                         net (fo=12, routed)          0.608     8.999    design_2_i/cam_reg_config_0/inst/state_return
    SLICE_X106Y141       LUT2 (Prop_lut2_I0_O)        0.124     9.123 r  design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1/O
                         net (fo=16, routed)          0.553     9.676    design_2_i/cam_reg_config_0/inst/addr_data[15]_i_1_n_0
    SLICE_X106Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.855    44.700    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[2]/C
                         clock pessimism              0.247    44.947    
                         clock uncertainty           -0.626    44.321    
    SLICE_X106Y140       FDRE (Setup_fdre_C_CE)      -0.205    44.116    design_2_i/cam_reg_config_0/inst/addr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         44.116    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                 34.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/reg_loc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.621%)  route 0.206ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.689     1.025    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_fdre_C_Q)         0.141     1.166 r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[3]/Q
                         net (fo=1, routed)           0.206     1.372    design_2_i/camera_reg_0/inst/addr[3]
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.007     1.373    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.289     1.084    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.267    design_2_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/addr_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/sccb_interface_0/inst/addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.716     1.052    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y141       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  design_2_i/cam_reg_config_0/inst/addr_data_reg[12]/Q
                         net (fo=1, routed)           0.053     1.246    design_2_i/sccb_interface_0/inst/addr_data[12]
    SLICE_X107Y141       FDRE                                         r  design_2_i/sccb_interface_0/inst/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.990     1.356    design_2_i/sccb_interface_0/inst/clk
    SLICE_X107Y141       FDRE                                         r  design_2_i/sccb_interface_0/inst/addr_reg[4]/C
                         clock pessimism             -0.291     1.065    
    SLICE_X107Y141       FDRE (Hold_fdre_C_D)         0.047     1.112    design_2_i/sccb_interface_0/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/reg_loc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.529%)  route 0.204ns (61.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.689     1.025    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_fdre_C_Q)         0.128     1.153 r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[6]/Q
                         net (fo=1, routed)           0.204     1.357    design_2_i/camera_reg_0/inst/addr[6]
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.007     1.373    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.289     1.084    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.214    design_2_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/reg_loc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.193%)  route 0.207ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.689     1.025    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_fdre_C_Q)         0.128     1.153 r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[5]/Q
                         net (fo=1, routed)           0.207     1.360    design_2_i/camera_reg_0/inst/addr[5]
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.007     1.373    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.289     1.084    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.214    design_2_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/reg_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.366%)  route 0.258ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.689     1.025    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_fdre_C_Q)         0.141     1.166 r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[2]/Q
                         net (fo=1, routed)           0.258     1.424    design_2_i/camera_reg_0/inst/addr[2]
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.007     1.373    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.289     1.084    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.267    design_2_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/reg_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.319%)  route 0.258ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.689     1.025    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X105Y140       FDRE                                         r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_fdre_C_Q)         0.141     1.166 r  design_2_i/cam_reg_config_0/inst/reg_loc_reg[1]/Q
                         net (fo=1, routed)           0.258     1.424    design_2_i/camera_reg_0/inst/addr[1]
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          1.007     1.373    design_2_i/camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.289     1.084    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.267    design_2_i/camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/addr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/sccb_interface_0/inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.715     1.051    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y139       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y139       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  design_2_i/cam_reg_config_0/inst/addr_data_reg[4]/Q
                         net (fo=1, routed)           0.112     1.304    design_2_i/sccb_interface_0/inst/addr_data[4]
    SLICE_X107Y139       FDRE                                         r  design_2_i/sccb_interface_0/inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.989     1.355    design_2_i/sccb_interface_0/inst/clk
    SLICE_X107Y139       FDRE                                         r  design_2_i/sccb_interface_0/inst/data_reg[4]/C
                         clock pessimism             -0.291     1.064    
    SLICE_X107Y139       FDRE (Hold_fdre_C_D)         0.078     1.142    design_2_i/sccb_interface_0/inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_2_i/sccb_interface_0/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/sccb_interface_0/inst/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.717     1.053    design_2_i/sccb_interface_0/inst/clk
    SLICE_X106Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  design_2_i/sccb_interface_0/inst/addr_reg[7]/Q
                         net (fo=1, routed)           0.086     1.280    design_2_i/sccb_interface_0/inst/addr[7]
    SLICE_X107Y143       LUT4 (Prop_lut4_I3_O)        0.045     1.325 r  design_2_i/sccb_interface_0/inst/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.325    design_2_i/sccb_interface_0/inst/p_1_in[7]
    SLICE_X107Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.991     1.357    design_2_i/sccb_interface_0/inst/clk
    SLICE_X107Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/tx_data_reg[7]/C
                         clock pessimism             -0.291     1.066    
    SLICE_X107Y143       FDRE (Hold_fdre_C_D)         0.091     1.157    design_2_i/sccb_interface_0/inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/addr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/sccb_interface_0/inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.716     1.052    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y142       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  design_2_i/cam_reg_config_0/inst/addr_data_reg[7]/Q
                         net (fo=1, routed)           0.114     1.307    design_2_i/sccb_interface_0/inst/addr_data[7]
    SLICE_X106Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.991     1.357    design_2_i/sccb_interface_0/inst/clk
    SLICE_X106Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/data_reg[7]/C
                         clock pessimism             -0.288     1.069    
    SLICE_X106Y143       FDRE (Hold_fdre_C_D)         0.066     1.135    design_2_i/sccb_interface_0/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_2_i/cam_reg_config_0/inst/addr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            design_2_i/sccb_interface_0/inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.716     1.052    design_2_i/cam_reg_config_0/inst/clk
    SLICE_X106Y142       FDRE                                         r  design_2_i/cam_reg_config_0/inst/addr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  design_2_i/cam_reg_config_0/inst/addr_data_reg[15]/Q
                         net (fo=1, routed)           0.121     1.314    design_2_i/sccb_interface_0/inst/addr_data[15]
    SLICE_X106Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=93, routed)          0.991     1.357    design_2_i/sccb_interface_0/inst/clk
    SLICE_X106Y143       FDRE                                         r  design_2_i/sccb_interface_0/inst/addr_reg[7]/C
                         clock pessimism             -0.288     1.069    
    SLICE_X106Y143       FDRE (Hold_fdre_C_D)         0.070     1.139    design_2_i/sccb_interface_0/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.666      39.090     RAMB18_X5Y56    design_2_i/camera_reg_0/inst/addr_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y141  design_2_i/cam_reg_config_0/inst/addr_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y139  design_2_i/cam_reg_config_0/inst/addr_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y141  design_2_i/cam_reg_config_0/inst/addr_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y141  design_2_i/cam_reg_config_0/inst/addr_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y141  design_2_i/cam_reg_config_0/inst/addr_data_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y142  design_2_i/cam_reg_config_0/inst/addr_data_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  design_2_i/cam_reg_config_0/inst/addr_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  design_2_i/cam_reg_config_0/inst/addr_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X104Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X104Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  design_2_i/cam_reg_config_0/inst/addr_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  design_2_i/cam_reg_config_0/inst/addr_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y140  design_2_i/cam_reg_config_0/inst/addr_data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X105Y139  design_2_i/cam_reg_config_0/inst/wait_time_reg[1]/C



