
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day2.v; synth -top day2; stat -tech cmos -json' --

1. Executing Verilog-2005 frontend: build/day2.v
Parsing SystemVerilog input from `build/day2.v' to AST representation.
verilog frontend filename build/day2.v
Generating RTLIL representation for module `\day2'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \day2

2.1.2. Analyzing design hierarchy..
Top module:  \day2
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$build/day2.v:4342$923 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:4331$919 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:4317$912 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:4305$906 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:4291$901 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:4272$889 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:3993$841 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:2024$42 in module day2.
Marked 1 switch rules as full_case in process $proc$build/day2.v:1997$21 in module day2.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~9 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\day2.$proc$build/day2.v:4342$923'.
     1/1: $0\_1973[63:0]
Creating decoders for process `\day2.$proc$build/day2.v:4331$919'.
     1/1: $0\_38[0:0]
Creating decoders for process `\day2.$proc$build/day2.v:4317$912'.
     1/1: $0\_35[0:0]
Creating decoders for process `\day2.$proc$build/day2.v:4305$906'.
     1/1: $0\_32[3:0]
Creating decoders for process `\day2.$proc$build/day2.v:4291$901'.
     1/1: $0\_1985[0:0]
Creating decoders for process `\day2.$proc$build/day2.v:4272$889'.
     1/1: $0\_49[63:0]
Creating decoders for process `\day2.$proc$build/day2.v:3993$841'.
     1/1: $0\_136[63:0]
Creating decoders for process `\day2.$proc$build/day2.v:2024$42'.
     1/1: $0\_1942[63:0]
Creating decoders for process `\day2.$proc$build/day2.v:1997$21'.
     1/1: $0\_46[63:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\day2.\_1973' using process `\day2.$proc$build/day2.v:4342$923'.
  created $dff cell `$procdff$951' with positive edge clock.
Creating register for signal `\day2.\_38' using process `\day2.$proc$build/day2.v:4331$919'.
  created $dff cell `$procdff$952' with positive edge clock.
Creating register for signal `\day2.\_35' using process `\day2.$proc$build/day2.v:4317$912'.
  created $dff cell `$procdff$953' with positive edge clock.
Creating register for signal `\day2.\_32' using process `\day2.$proc$build/day2.v:4305$906'.
  created $dff cell `$procdff$954' with positive edge clock.
Creating register for signal `\day2.\_1985' using process `\day2.$proc$build/day2.v:4291$901'.
  created $dff cell `$procdff$955' with positive edge clock.
Creating register for signal `\day2.\_49' using process `\day2.$proc$build/day2.v:4272$889'.
  created $dff cell `$procdff$956' with positive edge clock.
Creating register for signal `\day2.\_136' using process `\day2.$proc$build/day2.v:3993$841'.
  created $dff cell `$procdff$957' with positive edge clock.
Creating register for signal `\day2.\_1942' using process `\day2.$proc$build/day2.v:2024$42'.
  created $dff cell `$procdff$958' with positive edge clock.
Creating register for signal `\day2.\_46' using process `\day2.$proc$build/day2.v:1997$21'.
  created $dff cell `$procdff$959' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:4342$923'.
Removing empty process `day2.$proc$build/day2.v:4342$923'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:4331$919'.
Removing empty process `day2.$proc$build/day2.v:4331$919'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:4317$912'.
Removing empty process `day2.$proc$build/day2.v:4317$912'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:4305$906'.
Removing empty process `day2.$proc$build/day2.v:4305$906'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:4291$901'.
Removing empty process `day2.$proc$build/day2.v:4291$901'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:4272$889'.
Removing empty process `day2.$proc$build/day2.v:4272$889'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:3993$841'.
Removing empty process `day2.$proc$build/day2.v:3993$841'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:2024$42'.
Removing empty process `day2.$proc$build/day2.v:2024$42'.
Found and cleaned up 1 empty switch in `\day2.$proc$build/day2.v:1997$21'.
Removing empty process `day2.$proc$build/day2.v:1997$21'.
Cleaned up 9 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~214 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 1 unused cells and 933 unused wires.
<suppressed ~3 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module day2...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~486 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.6.9. Finished fast OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~486 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$959 ($dff) from module day2 (D = \_1935, Q = \_46, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$960 ($sdff) from module day2 (D = \_1934, Q = \_46).
Adding SRST signal on $procdff$958 ($dff) from module day2 (D = \_1968, Q = \_1942, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$964 ($sdff) from module day2 (D = \_1967, Q = \_1942).
Adding SRST signal on $procdff$957 ($dff) from module day2 (D = \_1977, Q = \_136, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$968 ($sdff) from module day2 (D = \from_, Q = \_136).
Adding SRST signal on $procdff$956 ($dff) from module day2 (D = \_1980, Q = \_49, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$972 ($sdff) from module day2 (D = \to_, Q = \_49).
Adding SRST signal on $procdff$955 ($dff) from module day2 (D = \_1986, Q = \_1985, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$976 ($sdff) from module day2 (D = \last, Q = \_1985).
Adding SRST signal on $procdff$954 ($dff) from module day2 (D = \_1991, Q = \_32, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$980 ($sdff) from module day2 (D = \_1990, Q = \_32).
Adding SRST signal on $procdff$953 ($dff) from module day2 (D = \_2000, Q = \_35, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$984 ($sdff) from module day2 (D = 1'1, Q = \_35).
Adding SRST signal on $procdff$952 ($dff) from module day2 (D = \_2005, Q = \_38, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$988 ($sdff) from module day2 (D = \_2005, Q = \_38).
Adding SRST signal on $procdff$951 ($dff) from module day2 (D = \_2035, Q = \_1973, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$994 ($sdff) from module day2 (D = \_2034, Q = \_1973).

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 27 unused cells and 36 unused wires.
<suppressed ~55 debug messages>

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~1 debug messages>

2.8.9. Rerunning OPT passes. (Maybe there is more to do..)

2.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~451 debug messages>

2.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.8.13. Executing OPT_DFF pass (perform DFF optimizations).

2.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

2.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.8.16. Rerunning OPT passes. (Maybe there is more to do..)

2.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~451 debug messages>

2.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.8.20. Executing OPT_DFF pass (perform DFF optimizations).

2.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.8.23. Finished fast OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2033$45 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2034$46 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2038$47 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2041$49 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2042$50 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2046$51 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2049$53 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2050$54 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2054$55 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2057$57 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2058$58 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2062$59 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2065$61 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2066$62 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2070$63 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2073$65 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2074$66 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2078$67 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2081$69 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2082$70 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2086$71 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2089$73 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2090$74 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2094$75 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2097$77 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2098$78 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2102$79 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2105$81 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2106$82 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2110$83 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2113$85 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2114$86 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2118$87 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2121$89 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2122$90 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2126$91 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2129$93 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2130$94 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2134$95 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2137$97 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2138$98 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2142$99 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2145$101 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2146$102 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2150$103 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2153$105 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2154$106 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2158$107 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2161$109 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2162$110 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2166$111 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2169$113 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2170$114 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2174$115 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2177$117 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2178$118 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2182$119 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2185$121 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2186$122 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2190$123 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2193$125 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2194$126 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2198$127 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2201$129 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2202$130 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2206$131 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2209$133 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2210$134 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2214$135 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2217$137 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2218$138 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2222$139 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2225$141 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2226$142 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2230$143 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2233$145 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2234$146 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2238$147 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2241$149 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2242$150 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2246$151 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2249$153 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2250$154 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2254$155 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2257$157 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2258$158 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2262$159 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2265$161 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2266$162 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2270$163 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2273$165 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2274$166 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2278$167 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2281$169 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2282$170 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2286$171 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2289$173 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2290$174 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2294$175 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2297$177 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2298$178 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2302$179 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2305$181 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2306$182 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2310$183 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2313$185 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2314$186 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2318$187 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2321$189 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2322$190 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2326$191 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2329$193 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2330$194 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2334$195 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2337$197 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2338$198 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2342$199 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2345$201 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2346$202 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2350$203 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2353$205 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2354$206 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2358$207 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2361$209 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2362$210 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2366$211 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2369$213 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2370$214 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2374$215 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2377$217 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2378$218 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2382$219 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2385$221 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2386$222 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2390$223 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2393$225 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2394$226 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2398$227 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2401$229 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2402$230 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2406$231 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2409$233 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2410$234 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2414$235 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2417$237 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2418$238 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2422$239 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2425$241 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2426$242 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2430$243 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2433$245 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2434$246 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2438$247 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2441$249 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2442$250 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2446$251 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2449$253 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2450$254 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2454$255 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2457$257 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2458$258 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2462$259 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2465$261 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2466$262 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2470$263 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2473$265 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2474$266 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2478$267 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2481$269 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2482$270 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2486$271 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2489$273 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2490$274 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2494$275 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2497$277 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2498$278 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2502$279 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2505$281 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2506$282 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2510$283 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2513$285 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2514$286 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2518$287 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2521$289 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2522$290 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2526$291 ($lt).
Removed top 63 bits (of 64) from port A of cell day2.$sub$build/day2.v:2529$293 ($sub).
Removed top 62 bits (of 64) from port B of cell day2.$sub$build/day2.v:2529$293 ($sub).
Removed top 61 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2529$293 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2530$294 ($mux).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2534$295 ($lt).
Removed top 63 bits (of 64) from port B of cell day2.$add$build/day2.v:2538$297 ($add).
Removed top 64 bits (of 128) from port Y of cell day2.$mul$build/day2.v:2539$298 ($mul).
Removed top 63 bits (of 64) from port A of cell day2.$lt$build/day2.v:2545$299 ($lt).
Removed top 62 bits (of 64) from port B of cell day2.$lt$build/day2.v:2545$299 ($lt).
Removed top 64 bits (of 128) from port Y of cell day2.$mul$build/day2.v:2738$301 ($mul).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2742$303 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2750$307 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2758$311 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2766$315 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2774$319 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2782$323 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2790$327 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2798$331 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2806$335 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2814$339 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2822$343 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2830$347 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2838$351 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2846$355 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2854$359 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2862$363 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2870$367 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2878$371 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2886$375 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2894$379 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2902$383 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2910$387 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2918$391 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2926$395 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2934$399 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2942$403 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2950$407 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2958$411 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2966$415 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2974$419 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2982$423 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2990$427 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:2998$431 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3006$435 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3014$439 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3022$443 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3030$447 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3038$451 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3046$455 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3054$459 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3062$463 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3070$467 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3078$471 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3086$475 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3094$479 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3102$483 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3110$487 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3118$491 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3126$495 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3134$499 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3142$503 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3150$507 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3158$511 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3166$515 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3174$519 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3182$523 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3190$527 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3198$531 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3206$535 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3214$539 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3222$543 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3230$547 ($mux).
Removed top 63 bits (of 64) from port A of cell day2.$sub$build/day2.v:3237$550 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3238$551 ($mux).
Removed top 63 bits (of 64) from port A of cell day2.$lt$build/day2.v:3248$555 ($lt).
Removed top 64 bits (of 128) from port Y of cell day2.$mul$build/day2.v:3442$558 ($mul).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3460$574 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3468$578 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3476$582 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3484$586 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3492$590 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3500$594 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3508$598 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3516$602 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3524$606 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3532$610 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3540$614 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3548$618 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3556$622 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3564$626 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3572$630 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3580$634 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3588$638 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3596$642 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3604$646 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3612$650 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3620$654 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3628$658 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3636$662 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3644$666 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3652$670 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3660$674 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3668$678 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3676$682 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3684$686 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3692$690 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3700$694 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3708$698 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3716$702 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3724$706 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3732$710 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3740$714 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3748$718 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3756$722 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3764$726 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3772$730 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3780$734 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3788$738 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3796$742 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3804$746 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3812$750 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3820$754 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3828$758 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3836$762 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3844$766 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3852$770 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3860$774 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3868$778 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3876$782 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3884$786 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3892$790 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3900$794 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3908$798 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3916$802 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3924$806 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3932$810 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3940$814 ($mux).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3948$818 ($mux).
Removed top 63 bits (of 64) from port A of cell day2.$sub$build/day2.v:3955$821 ($sub).
Removed top 1 bits (of 64) from mux cell day2.$ternary$build/day2.v:3956$822 ($mux).
Removed top 57 bits (of 64) from mux cell day2.$ternary$build/day2.v:3976$826 ($mux).
Removed top 54 bits (of 64) from mux cell day2.$ternary$build/day2.v:3977$827 ($mux).
Removed top 50 bits (of 64) from mux cell day2.$ternary$build/day2.v:3978$828 ($mux).
Removed top 47 bits (of 64) from mux cell day2.$ternary$build/day2.v:3979$829 ($mux).
Removed top 47 bits (of 64) from mux cell day2.$ternary$build/day2.v:3980$830 ($mux).
Removed top 47 bits (of 64) from mux cell day2.$ternary$build/day2.v:3981$831 ($mux).
Removed top 47 bits (of 64) from mux cell day2.$ternary$build/day2.v:3982$832 ($mux).
Removed top 43 bits (of 64) from mux cell day2.$ternary$build/day2.v:3983$833 ($mux).
Removed top 43 bits (of 64) from mux cell day2.$ternary$build/day2.v:3984$834 ($mux).
Removed top 37 bits (of 64) from mux cell day2.$ternary$build/day2.v:3985$835 ($mux).
Removed top 37 bits (of 64) from mux cell day2.$ternary$build/day2.v:3986$836 ($mux).
Removed top 33 bits (of 64) from mux cell day2.$ternary$build/day2.v:3987$837 ($mux).
Removed top 33 bits (of 64) from port A of cell day2.$sub$build/day2.v:3988$838 ($sub).
Removed top 63 bits (of 64) from port B of cell day2.$sub$build/day2.v:3988$838 ($sub).
Removed top 32 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3988$838 ($sub).
Removed top 63 bits (of 64) from port A of cell day2.$lt$build/day2.v:4003$843 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:4003$843 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$mul$build/day2.v:4196$845 ($mul).
Removed top 64 bits (of 128) from port Y of cell day2.$mul$build/day2.v:4196$845 ($mul).
Removed top 54 bits (of 64) from mux cell day2.$ternary$build/day2.v:4206$847 ($mux).
Removed top 47 bits (of 64) from mux cell day2.$ternary$build/day2.v:4207$848 ($mux).
Removed top 40 bits (of 64) from mux cell day2.$ternary$build/day2.v:4208$849 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4209$850 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4210$851 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4211$852 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4212$853 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4213$854 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4214$855 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4215$856 ($mux).
Removed top 34 bits (of 64) from mux cell day2.$ternary$build/day2.v:4216$857 ($mux).
Removed top 33 bits (of 64) from mux cell day2.$ternary$build/day2.v:4217$858 ($mux).
Removed top 33 bits (of 64) from port A of cell day2.$lt$build/day2.v:4218$859 ($lt).
Removed top 3 bits (of 4) from port B of cell day2.$eq$build/day2.v:4233$863 ($eq).
Removed top 50 bits (of 64) from mux cell day2.$ternary$build/day2.v:4234$864 ($mux).
Removed top 2 bits (of 4) from port B of cell day2.$eq$build/day2.v:4236$865 ($eq).
Removed top 44 bits (of 64) from mux cell day2.$ternary$build/day2.v:4237$866 ($mux).
Removed top 2 bits (of 4) from port B of cell day2.$eq$build/day2.v:4239$867 ($eq).
Removed top 37 bits (of 64) from mux cell day2.$ternary$build/day2.v:4240$868 ($mux).
Removed top 1 bits (of 4) from port B of cell day2.$eq$build/day2.v:4242$869 ($eq).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4243$870 ($mux).
Removed top 1 bits (of 4) from port B of cell day2.$eq$build/day2.v:4245$871 ($eq).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4246$872 ($mux).
Removed top 1 bits (of 4) from port B of cell day2.$eq$build/day2.v:4248$873 ($eq).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4249$874 ($mux).
Removed top 1 bits (of 4) from port B of cell day2.$eq$build/day2.v:4251$875 ($eq).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4252$876 ($mux).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4255$878 ($mux).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4258$880 ($mux).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4261$882 ($mux).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4264$884 ($mux).
Removed top 30 bits (of 64) from mux cell day2.$ternary$build/day2.v:4267$886 ($mux).
Removed top 30 bits (of 64) from port B of cell day2.$lt$build/day2.v:4278$890 ($lt).
Removed top 3 bits (of 4) from port B of cell day2.$add$build/day2.v:4300$902 ($add).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2033$45 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2033$45 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2041$49 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2041$49 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2049$53 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2049$53 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2057$57 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2057$57 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2065$61 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2065$61 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2073$65 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2073$65 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2081$69 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2081$69 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2089$73 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2089$73 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2097$77 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2097$77 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2105$81 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2105$81 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2113$85 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2113$85 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2121$89 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2121$89 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2129$93 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2129$93 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2137$97 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2137$97 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2145$101 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2145$101 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2153$105 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2153$105 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2161$109 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2161$109 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2169$113 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2169$113 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2177$117 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2177$117 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2185$121 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2185$121 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2193$125 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2193$125 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2201$129 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2201$129 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2209$133 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2209$133 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2217$137 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2217$137 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2225$141 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2225$141 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2233$145 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2233$145 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2241$149 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2241$149 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2249$153 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2249$153 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2257$157 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2257$157 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2265$161 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2265$161 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2273$165 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2273$165 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2281$169 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2281$169 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2289$173 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2289$173 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2297$177 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2297$177 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2305$181 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2305$181 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2313$185 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2313$185 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2321$189 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2321$189 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2329$193 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2329$193 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2337$197 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2337$197 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2345$201 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2345$201 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2353$205 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2353$205 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2361$209 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2361$209 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2369$213 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2369$213 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2377$217 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2377$217 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2385$221 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2385$221 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2393$225 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2393$225 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2401$229 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2401$229 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2409$233 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2409$233 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2417$237 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2417$237 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2425$241 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2425$241 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2433$245 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2433$245 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2441$249 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2441$249 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2449$253 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2449$253 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2457$257 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2457$257 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2465$261 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2465$261 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2473$265 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2473$265 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2481$269 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2481$269 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2489$273 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2489$273 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2497$277 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2497$277 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2505$281 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2505$281 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2513$285 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2513$285 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2521$289 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2521$289 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2741$302 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2741$302 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2741$302 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2749$306 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2749$306 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2749$306 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2754$308 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2757$310 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2757$310 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2757$310 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2762$312 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2765$314 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2765$314 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2765$314 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2770$316 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2773$318 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2773$318 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2773$318 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2778$320 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2781$322 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2781$322 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2781$322 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2786$324 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2789$326 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2789$326 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2789$326 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2794$328 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2797$330 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2797$330 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2797$330 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2802$332 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2805$334 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2805$334 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2805$334 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2810$336 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2813$338 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2813$338 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2813$338 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2818$340 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2821$342 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2821$342 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2821$342 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2826$344 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2829$346 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2829$346 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2829$346 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2834$348 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2837$350 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2837$350 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2837$350 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2842$352 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2845$354 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2845$354 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2845$354 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2850$356 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2853$358 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2853$358 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2853$358 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2858$360 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2861$362 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2861$362 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2861$362 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2866$364 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2869$366 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2869$366 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2869$366 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2874$368 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2877$370 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2877$370 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2877$370 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2882$372 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2885$374 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2885$374 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2885$374 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2890$376 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2893$378 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2893$378 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2893$378 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2898$380 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2901$382 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2901$382 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2901$382 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2906$384 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2909$386 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2909$386 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2909$386 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2914$388 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2917$390 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2917$390 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2917$390 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2922$392 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2925$394 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2925$394 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2925$394 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2930$396 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2933$398 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2933$398 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2933$398 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2938$400 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2941$402 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2941$402 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2941$402 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2946$404 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2949$406 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2949$406 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2949$406 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2954$408 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2957$410 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2957$410 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2957$410 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2962$412 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2965$414 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2965$414 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2965$414 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2970$416 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2973$418 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2973$418 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2973$418 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2978$420 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2981$422 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2981$422 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2981$422 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2986$424 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2989$426 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2989$426 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2989$426 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:2994$428 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:2997$430 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:2997$430 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:2997$430 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3002$432 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3005$434 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3005$434 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3005$434 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3010$436 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3013$438 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3013$438 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3013$438 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3018$440 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3021$442 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3021$442 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3021$442 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3026$444 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3029$446 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3029$446 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3029$446 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3034$448 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3037$450 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3037$450 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3037$450 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3042$452 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3045$454 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3045$454 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3045$454 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3050$456 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3053$458 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3053$458 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3053$458 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3058$460 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3061$462 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3061$462 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3061$462 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3066$464 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3069$466 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3069$466 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3069$466 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3074$468 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3077$470 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3077$470 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3077$470 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3082$472 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3085$474 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3085$474 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3085$474 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3090$476 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3093$478 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3093$478 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3093$478 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3098$480 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3101$482 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3101$482 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3101$482 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3106$484 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3109$486 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3109$486 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3109$486 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3114$488 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3117$490 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3117$490 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3117$490 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3122$492 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3125$494 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3125$494 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3125$494 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3130$496 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3133$498 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3133$498 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3133$498 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3138$500 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3141$502 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3141$502 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3141$502 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3146$504 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3149$506 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3149$506 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3149$506 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3154$508 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3157$510 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3157$510 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3157$510 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3162$512 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3165$514 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3165$514 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3165$514 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3170$516 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3173$518 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3173$518 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3173$518 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3178$520 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3181$522 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3181$522 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3181$522 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3186$524 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3189$526 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3189$526 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3189$526 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3194$528 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3197$530 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3197$530 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3197$530 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3202$532 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3205$534 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3205$534 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3205$534 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3210$536 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3213$538 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3213$538 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3213$538 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3218$540 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3221$542 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3221$542 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3221$542 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3226$544 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3229$546 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3229$546 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3229$546 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3234$548 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3237$550 ($sub).
Removed top 32 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3237$550 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3242$552 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3459$573 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3459$573 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3459$573 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3467$577 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3467$577 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3467$577 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3472$579 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3475$581 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3475$581 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3475$581 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3480$583 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3483$585 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3483$585 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3483$585 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3488$587 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3491$589 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3491$589 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3491$589 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3496$591 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3499$593 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3499$593 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3499$593 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3504$595 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3507$597 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3507$597 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3507$597 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3512$599 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3515$601 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3515$601 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3515$601 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3520$603 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3523$605 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3523$605 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3523$605 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3528$607 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3531$609 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3531$609 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3531$609 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3536$611 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3539$613 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3539$613 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3539$613 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3544$615 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3547$617 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3547$617 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3547$617 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3552$619 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3555$621 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3555$621 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3555$621 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3560$623 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3563$625 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3563$625 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3563$625 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3568$627 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3571$629 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3571$629 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3571$629 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3576$631 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3579$633 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3579$633 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3579$633 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3584$635 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3587$637 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3587$637 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3587$637 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3592$639 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3595$641 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3595$641 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3595$641 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3600$643 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3603$645 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3603$645 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3603$645 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3608$647 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3611$649 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3611$649 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3611$649 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3616$651 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3619$653 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3619$653 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3619$653 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3624$655 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3627$657 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3627$657 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3627$657 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3632$659 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3635$661 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3635$661 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3635$661 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3640$663 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3643$665 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3643$665 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3643$665 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3648$667 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3651$669 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3651$669 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3651$669 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3656$671 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3659$673 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3659$673 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3659$673 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3664$675 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3667$677 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3667$677 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3667$677 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3672$679 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3675$681 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3675$681 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3675$681 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3680$683 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3683$685 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3683$685 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3683$685 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3688$687 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3691$689 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3691$689 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3691$689 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3696$691 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3699$693 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3699$693 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3699$693 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3704$695 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3707$697 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3707$697 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3707$697 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3712$699 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3715$701 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3715$701 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3715$701 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3720$703 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3723$705 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3723$705 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3723$705 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3728$707 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3731$709 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3731$709 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3731$709 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3736$711 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3739$713 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3739$713 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3739$713 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3744$715 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3747$717 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3747$717 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3747$717 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3752$719 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3755$721 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3755$721 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3755$721 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3760$723 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3763$725 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3763$725 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3763$725 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3768$727 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3771$729 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3771$729 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3771$729 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3776$731 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3779$733 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3779$733 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3779$733 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3784$735 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3787$737 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3787$737 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3787$737 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3792$739 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3795$741 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3795$741 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3795$741 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3800$743 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3803$745 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3803$745 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3803$745 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3808$747 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3811$749 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3811$749 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3811$749 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3816$751 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3819$753 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3819$753 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3819$753 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3824$755 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3827$757 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3827$757 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3827$757 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3832$759 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3835$761 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3835$761 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3835$761 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3840$763 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3843$765 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3843$765 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3843$765 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3848$767 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3851$769 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3851$769 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3851$769 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3856$771 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3859$773 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3859$773 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3859$773 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3864$775 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3867$777 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3867$777 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3867$777 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3872$779 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3875$781 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3875$781 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3875$781 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3880$783 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3883$785 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3883$785 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3883$785 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3888$787 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3891$789 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3891$789 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3891$789 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3896$791 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3899$793 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3899$793 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3899$793 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3904$795 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3907$797 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3907$797 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3907$797 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3912$799 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3915$801 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3915$801 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3915$801 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3920$803 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3923$805 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3923$805 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3923$805 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3928$807 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3931$809 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3931$809 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3931$809 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3936$811 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3939$813 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3939$813 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3939$813 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3944$815 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3947$817 ($sub).
Removed top 1 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3947$817 ($sub).
Removed top 1 bits (of 64) from port A of cell day2.$sub$build/day2.v:3947$817 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3952$819 ($lt).
Removed top 33 bits (of 64) from port B of cell day2.$sub$build/day2.v:3955$821 ($sub).
Removed top 32 bits (of 64) from port Y of cell day2.$sub$build/day2.v:3955$821 ($sub).
Removed top 33 bits (of 64) from port B of cell day2.$lt$build/day2.v:3960$823 ($lt).
Removed top 30 bits (of 64) from wire day2._100.
Removed top 38 bits (of 64) from wire day2._1004.
Removed top 37 bits (of 63) from wire day2._1005.
Removed top 1 bits (of 64) from wire day2._1006.
Removed top 37 bits (of 64) from wire day2._1013.
Removed top 36 bits (of 63) from wire day2._1014.
Removed top 1 bits (of 64) from wire day2._1015.
Removed top 28 bits (of 64) from wire day2._1016.
Removed top 30 bits (of 64) from wire day2._102.
Removed top 36 bits (of 64) from wire day2._1022.
Removed top 35 bits (of 63) from wire day2._1023.
Removed top 1 bits (of 64) from wire day2._1024.
Removed top 61 bits (of 64) from wire day2._1025.
Removed top 35 bits (of 64) from wire day2._1031.
Removed top 34 bits (of 63) from wire day2._1032.
Removed top 34 bits (of 64) from wire day2._1040.
Removed top 33 bits (of 63) from wire day2._1041.
Removed top 33 bits (of 64) from wire day2._1049.
Removed top 32 bits (of 63) from wire day2._1050.
Removed top 32 bits (of 64) from wire day2._1058.
Removed top 31 bits (of 63) from wire day2._1059.
Removed top 31 bits (of 64) from wire day2._1067.
Removed top 30 bits (of 63) from wire day2._1068.
Removed top 1 bits (of 64) from wire day2._1069.
Removed top 30 bits (of 64) from wire day2._1076.
Removed top 29 bits (of 63) from wire day2._1077.
Removed top 1 bits (of 64) from wire day2._1078.
Removed top 29 bits (of 64) from wire day2._1085.
Removed top 28 bits (of 63) from wire day2._1086.
Removed top 54 bits (of 64) from wire day2._109.
Removed top 28 bits (of 64) from wire day2._1094.
Removed top 27 bits (of 63) from wire day2._1095.
Removed top 1 bits (of 64) from wire day2._1096.
Removed top 13 bits (of 64) from wire day2._1097.
Removed top 27 bits (of 64) from wire day2._1103.
Removed top 26 bits (of 63) from wire day2._1104.
Removed top 47 bits (of 64) from wire day2._111.
Removed top 26 bits (of 64) from wire day2._1112.
Removed top 25 bits (of 63) from wire day2._1113.
Removed top 1 bits (of 64) from wire day2._1114.
Removed top 17 bits (of 64) from wire day2._1115.
Removed top 25 bits (of 64) from wire day2._1121.
Removed top 24 bits (of 63) from wire day2._1122.
Removed top 40 bits (of 64) from wire day2._113.
Removed top 24 bits (of 64) from wire day2._1130.
Removed top 23 bits (of 63) from wire day2._1131.
Removed top 23 bits (of 64) from wire day2._1139.
Removed top 22 bits (of 63) from wire day2._1140.
Removed top 22 bits (of 64) from wire day2._1148.
Removed top 21 bits (of 63) from wire day2._1149.
Removed top 34 bits (of 64) from wire day2._115.
Removed top 1 bits (of 64) from wire day2._1150.
Removed top 29 bits (of 64) from wire day2._1151.
Removed top 21 bits (of 64) from wire day2._1157.
Removed top 20 bits (of 63) from wire day2._1158.
Removed top 20 bits (of 64) from wire day2._1166.
Removed top 19 bits (of 63) from wire day2._1167.
Removed top 34 bits (of 64) from wire day2._117.
Removed top 19 bits (of 64) from wire day2._1175.
Removed top 18 bits (of 63) from wire day2._1176.
Removed top 18 bits (of 64) from wire day2._1184.
Removed top 17 bits (of 63) from wire day2._1185.
Removed top 34 bits (of 64) from wire day2._119.
Removed top 17 bits (of 64) from wire day2._1193.
Removed top 16 bits (of 63) from wire day2._1194.
Removed top 16 bits (of 64) from wire day2._1202.
Removed top 15 bits (of 63) from wire day2._1203.
Removed top 34 bits (of 64) from wire day2._121.
Removed top 15 bits (of 64) from wire day2._1211.
Removed top 14 bits (of 63) from wire day2._1212.
Removed top 14 bits (of 64) from wire day2._1220.
Removed top 13 bits (of 63) from wire day2._1221.
Removed top 1 bits (of 64) from wire day2._1222.
Removed top 53 bits (of 64) from wire day2._1223.
Removed top 13 bits (of 64) from wire day2._1229.
Removed top 34 bits (of 64) from wire day2._123.
Removed top 12 bits (of 63) from wire day2._1230.
Removed top 12 bits (of 64) from wire day2._1238.
Removed top 11 bits (of 63) from wire day2._1239.
Removed top 11 bits (of 64) from wire day2._1247.
Removed top 10 bits (of 63) from wire day2._1248.
Removed top 34 bits (of 64) from wire day2._125.
Removed top 10 bits (of 64) from wire day2._1256.
Removed top 9 bits (of 63) from wire day2._1257.
Removed top 9 bits (of 64) from wire day2._1265.
Removed top 8 bits (of 63) from wire day2._1266.
Removed top 34 bits (of 64) from wire day2._127.
Removed top 8 bits (of 64) from wire day2._1274.
Removed top 7 bits (of 63) from wire day2._1275.
Removed top 7 bits (of 64) from wire day2._1283.
Removed top 6 bits (of 63) from wire day2._1284.
Removed top 34 bits (of 64) from wire day2._129.
Removed top 6 bits (of 64) from wire day2._1292.
Removed top 5 bits (of 63) from wire day2._1293.
Removed top 5 bits (of 64) from wire day2._1301.
Removed top 4 bits (of 63) from wire day2._1302.
Removed top 33 bits (of 64) from wire day2._131.
Removed top 4 bits (of 64) from wire day2._1310.
Removed top 3 bits (of 63) from wire day2._1311.
Removed top 3 bits (of 64) from wire day2._1319.
Removed top 2 bits (of 63) from wire day2._1320.
Removed top 2 bits (of 64) from wire day2._1328.
Removed top 1 bits (of 63) from wire day2._1329.
Removed top 1 bits (of 64) from wire day2._1409.
Removed top 57 bits (of 64) from wire day2._141.
Removed top 34 bits (of 64) from wire day2._1410.
Removed top 54 bits (of 64) from wire day2._143.
Removed top 50 bits (of 64) from wire day2._145.
Removed top 47 bits (of 64) from wire day2._147.
Removed top 47 bits (of 64) from wire day2._149.
Removed top 47 bits (of 64) from wire day2._151.
Removed top 47 bits (of 64) from wire day2._153.
Removed top 43 bits (of 64) from wire day2._155.
Removed top 43 bits (of 64) from wire day2._157.
Removed top 37 bits (of 64) from wire day2._159.
Removed top 37 bits (of 64) from wire day2._161.
Removed top 33 bits (of 64) from wire day2._163.
Removed top 1 bits (of 64) from wire day2._173.
Removed top 3 bits (of 64) from wire day2._174.
Removed top 62 bits (of 64) from wire day2._180.
Removed top 61 bits (of 63) from wire day2._181.
Removed top 1 bits (of 64) from wire day2._182.
Removed top 35 bits (of 64) from wire day2._183.
Removed top 61 bits (of 64) from wire day2._189.
Removed top 60 bits (of 63) from wire day2._190.
Removed top 60 bits (of 64) from wire day2._198.
Removed top 59 bits (of 63) from wire day2._199.
Removed top 59 bits (of 64) from wire day2._207.
Removed top 58 bits (of 63) from wire day2._208.
Removed top 58 bits (of 64) from wire day2._216.
Removed top 57 bits (of 63) from wire day2._217.
Removed top 57 bits (of 64) from wire day2._225.
Removed top 56 bits (of 63) from wire day2._226.
Removed top 56 bits (of 64) from wire day2._234.
Removed top 55 bits (of 63) from wire day2._235.
Removed top 55 bits (of 64) from wire day2._243.
Removed top 54 bits (of 63) from wire day2._244.
Removed top 54 bits (of 64) from wire day2._252.
Removed top 53 bits (of 63) from wire day2._253.
Removed top 1 bits (of 64) from wire day2._254.
Removed top 35 bits (of 64) from wire day2._255.
Removed top 53 bits (of 64) from wire day2._261.
Removed top 52 bits (of 63) from wire day2._262.
Removed top 52 bits (of 64) from wire day2._270.
Removed top 51 bits (of 63) from wire day2._271.
Removed top 51 bits (of 64) from wire day2._279.
Removed top 50 bits (of 63) from wire day2._280.
Removed top 50 bits (of 64) from wire day2._288.
Removed top 49 bits (of 63) from wire day2._289.
Removed top 49 bits (of 64) from wire day2._297.
Removed top 48 bits (of 63) from wire day2._298.
Removed top 48 bits (of 64) from wire day2._306.
Removed top 47 bits (of 63) from wire day2._307.
Removed top 47 bits (of 64) from wire day2._315.
Removed top 46 bits (of 63) from wire day2._316.
Removed top 46 bits (of 64) from wire day2._324.
Removed top 45 bits (of 63) from wire day2._325.
Removed top 45 bits (of 64) from wire day2._333.
Removed top 44 bits (of 63) from wire day2._334.
Removed top 44 bits (of 64) from wire day2._342.
Removed top 43 bits (of 63) from wire day2._343.
Removed top 43 bits (of 64) from wire day2._351.
Removed top 42 bits (of 63) from wire day2._352.
Removed top 42 bits (of 64) from wire day2._360.
Removed top 41 bits (of 63) from wire day2._361.
Removed top 41 bits (of 64) from wire day2._369.
Removed top 40 bits (of 63) from wire day2._370.
Removed top 40 bits (of 64) from wire day2._378.
Removed top 39 bits (of 63) from wire day2._379.
Removed top 39 bits (of 64) from wire day2._387.
Removed top 38 bits (of 63) from wire day2._388.
Removed top 38 bits (of 64) from wire day2._396.
Removed top 37 bits (of 63) from wire day2._397.
Removed top 1 bits (of 64) from wire day2._398.
Removed top 35 bits (of 64) from wire day2._399.
Removed top 37 bits (of 64) from wire day2._405.
Removed top 36 bits (of 63) from wire day2._406.
Removed top 36 bits (of 64) from wire day2._414.
Removed top 35 bits (of 63) from wire day2._415.
Removed top 35 bits (of 64) from wire day2._423.
Removed top 34 bits (of 63) from wire day2._424.
Removed top 34 bits (of 64) from wire day2._432.
Removed top 33 bits (of 63) from wire day2._433.
Removed top 33 bits (of 64) from wire day2._441.
Removed top 32 bits (of 63) from wire day2._442.
Removed top 32 bits (of 64) from wire day2._450.
Removed top 31 bits (of 63) from wire day2._451.
Removed top 31 bits (of 64) from wire day2._459.
Removed top 30 bits (of 63) from wire day2._460.
Removed top 30 bits (of 64) from wire day2._468.
Removed top 29 bits (of 63) from wire day2._469.
Removed top 29 bits (of 64) from wire day2._477.
Removed top 28 bits (of 63) from wire day2._478.
Removed top 28 bits (of 64) from wire day2._486.
Removed top 27 bits (of 63) from wire day2._487.
Removed top 27 bits (of 64) from wire day2._495.
Removed top 26 bits (of 63) from wire day2._496.
Removed top 26 bits (of 64) from wire day2._504.
Removed top 25 bits (of 63) from wire day2._505.
Removed top 25 bits (of 64) from wire day2._513.
Removed top 24 bits (of 63) from wire day2._514.
Removed top 24 bits (of 64) from wire day2._522.
Removed top 23 bits (of 63) from wire day2._523.
Removed top 23 bits (of 64) from wire day2._531.
Removed top 22 bits (of 63) from wire day2._532.
Removed top 22 bits (of 64) from wire day2._540.
Removed top 21 bits (of 63) from wire day2._541.
Removed top 21 bits (of 64) from wire day2._549.
Removed top 20 bits (of 63) from wire day2._550.
Removed top 20 bits (of 64) from wire day2._558.
Removed top 19 bits (of 63) from wire day2._559.
Removed top 19 bits (of 64) from wire day2._567.
Removed top 18 bits (of 63) from wire day2._568.
Removed top 18 bits (of 64) from wire day2._576.
Removed top 17 bits (of 63) from wire day2._577.
Removed top 17 bits (of 64) from wire day2._585.
Removed top 16 bits (of 63) from wire day2._586.
Removed top 16 bits (of 64) from wire day2._594.
Removed top 15 bits (of 63) from wire day2._595.
Removed top 15 bits (of 64) from wire day2._603.
Removed top 14 bits (of 63) from wire day2._604.
Removed top 14 bits (of 64) from wire day2._612.
Removed top 13 bits (of 63) from wire day2._613.
Removed top 13 bits (of 64) from wire day2._621.
Removed top 12 bits (of 63) from wire day2._622.
Removed top 12 bits (of 64) from wire day2._630.
Removed top 11 bits (of 63) from wire day2._631.
Removed top 11 bits (of 64) from wire day2._639.
Removed top 10 bits (of 63) from wire day2._640.
Removed top 10 bits (of 64) from wire day2._648.
Removed top 9 bits (of 63) from wire day2._649.
Removed top 9 bits (of 64) from wire day2._657.
Removed top 8 bits (of 63) from wire day2._658.
Removed top 8 bits (of 64) from wire day2._666.
Removed top 7 bits (of 63) from wire day2._667.
Removed top 7 bits (of 64) from wire day2._675.
Removed top 6 bits (of 63) from wire day2._676.
Removed top 6 bits (of 64) from wire day2._684.
Removed top 5 bits (of 63) from wire day2._685.
Removed top 1 bits (of 64) from wire day2._686.
Removed top 35 bits (of 64) from wire day2._687.
Removed top 5 bits (of 64) from wire day2._693.
Removed top 4 bits (of 63) from wire day2._694.
Removed top 4 bits (of 64) from wire day2._702.
Removed top 3 bits (of 63) from wire day2._703.
Removed top 3 bits (of 64) from wire day2._711.
Removed top 2 bits (of 63) from wire day2._712.
Removed top 2 bits (of 64) from wire day2._720.
Removed top 1 bits (of 63) from wire day2._721.
Removed top 50 bits (of 64) from wire day2._80.
Removed top 44 bits (of 64) from wire day2._82.
Removed top 37 bits (of 64) from wire day2._84.
Removed top 30 bits (of 64) from wire day2._86.
Removed top 30 bits (of 64) from wire day2._88.
Removed top 30 bits (of 64) from wire day2._90.
Removed top 30 bits (of 64) from wire day2._92.
Removed top 30 bits (of 64) from wire day2._94.
Removed top 30 bits (of 64) from wire day2._96.

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 0 unused cells and 258 unused wires.
<suppressed ~1 debug messages>

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module day2:
  creating $macc model for $add$build/day2.v:1991$16 ($add).
  creating $macc model for $add$build/day2.v:2018$37 ($add).
  creating $macc model for $add$build/day2.v:2030$43 ($add).
  creating $macc model for $add$build/day2.v:2538$297 ($add).
  creating $macc model for $add$build/day2.v:3444$559 ($add).
  creating $macc model for $add$build/day2.v:3999$842 ($add).
  creating $macc model for $add$build/day2.v:4284$896 ($add).
  creating $macc model for $add$build/day2.v:4300$902 ($add).
  creating $macc model for $mul$build/day2.v:2539$298 ($mul).
  creating $macc model for $mul$build/day2.v:2738$301 ($mul).
  creating $macc model for $mul$build/day2.v:3442$558 ($mul).
  creating $macc model for $mul$build/day2.v:4196$845 ($mul).
  creating $macc model for $sub$build/day2.v:2031$44 ($sub).
  creating $macc model for $sub$build/day2.v:2033$45 ($sub).
  creating $macc model for $sub$build/day2.v:2041$49 ($sub).
  creating $macc model for $sub$build/day2.v:2049$53 ($sub).
  creating $macc model for $sub$build/day2.v:2057$57 ($sub).
  creating $macc model for $sub$build/day2.v:2065$61 ($sub).
  creating $macc model for $sub$build/day2.v:2073$65 ($sub).
  creating $macc model for $sub$build/day2.v:2081$69 ($sub).
  creating $macc model for $sub$build/day2.v:2089$73 ($sub).
  creating $macc model for $sub$build/day2.v:2097$77 ($sub).
  creating $macc model for $sub$build/day2.v:2105$81 ($sub).
  creating $macc model for $sub$build/day2.v:2113$85 ($sub).
  creating $macc model for $sub$build/day2.v:2121$89 ($sub).
  creating $macc model for $sub$build/day2.v:2129$93 ($sub).
  creating $macc model for $sub$build/day2.v:2137$97 ($sub).
  creating $macc model for $sub$build/day2.v:2145$101 ($sub).
  creating $macc model for $sub$build/day2.v:2153$105 ($sub).
  creating $macc model for $sub$build/day2.v:2161$109 ($sub).
  creating $macc model for $sub$build/day2.v:2169$113 ($sub).
  creating $macc model for $sub$build/day2.v:2177$117 ($sub).
  creating $macc model for $sub$build/day2.v:2185$121 ($sub).
  creating $macc model for $sub$build/day2.v:2193$125 ($sub).
  creating $macc model for $sub$build/day2.v:2201$129 ($sub).
  creating $macc model for $sub$build/day2.v:2209$133 ($sub).
  creating $macc model for $sub$build/day2.v:2217$137 ($sub).
  creating $macc model for $sub$build/day2.v:2225$141 ($sub).
  creating $macc model for $sub$build/day2.v:2233$145 ($sub).
  creating $macc model for $sub$build/day2.v:2241$149 ($sub).
  creating $macc model for $sub$build/day2.v:2249$153 ($sub).
  creating $macc model for $sub$build/day2.v:2257$157 ($sub).
  creating $macc model for $sub$build/day2.v:2265$161 ($sub).
  creating $macc model for $sub$build/day2.v:2273$165 ($sub).
  creating $macc model for $sub$build/day2.v:2281$169 ($sub).
  creating $macc model for $sub$build/day2.v:2289$173 ($sub).
  creating $macc model for $sub$build/day2.v:2297$177 ($sub).
  creating $macc model for $sub$build/day2.v:2305$181 ($sub).
  creating $macc model for $sub$build/day2.v:2313$185 ($sub).
  creating $macc model for $sub$build/day2.v:2321$189 ($sub).
  creating $macc model for $sub$build/day2.v:2329$193 ($sub).
  creating $macc model for $sub$build/day2.v:2337$197 ($sub).
  creating $macc model for $sub$build/day2.v:2345$201 ($sub).
  creating $macc model for $sub$build/day2.v:2353$205 ($sub).
  creating $macc model for $sub$build/day2.v:2361$209 ($sub).
  creating $macc model for $sub$build/day2.v:2369$213 ($sub).
  creating $macc model for $sub$build/day2.v:2377$217 ($sub).
  creating $macc model for $sub$build/day2.v:2385$221 ($sub).
  creating $macc model for $sub$build/day2.v:2393$225 ($sub).
  creating $macc model for $sub$build/day2.v:2401$229 ($sub).
  creating $macc model for $sub$build/day2.v:2409$233 ($sub).
  creating $macc model for $sub$build/day2.v:2417$237 ($sub).
  creating $macc model for $sub$build/day2.v:2425$241 ($sub).
  creating $macc model for $sub$build/day2.v:2433$245 ($sub).
  creating $macc model for $sub$build/day2.v:2441$249 ($sub).
  creating $macc model for $sub$build/day2.v:2449$253 ($sub).
  creating $macc model for $sub$build/day2.v:2457$257 ($sub).
  creating $macc model for $sub$build/day2.v:2465$261 ($sub).
  creating $macc model for $sub$build/day2.v:2473$265 ($sub).
  creating $macc model for $sub$build/day2.v:2481$269 ($sub).
  creating $macc model for $sub$build/day2.v:2489$273 ($sub).
  creating $macc model for $sub$build/day2.v:2497$277 ($sub).
  creating $macc model for $sub$build/day2.v:2505$281 ($sub).
  creating $macc model for $sub$build/day2.v:2513$285 ($sub).
  creating $macc model for $sub$build/day2.v:2521$289 ($sub).
  creating $macc model for $sub$build/day2.v:2529$293 ($sub).
  creating $macc model for $sub$build/day2.v:2741$302 ($sub).
  creating $macc model for $sub$build/day2.v:2749$306 ($sub).
  creating $macc model for $sub$build/day2.v:2757$310 ($sub).
  creating $macc model for $sub$build/day2.v:2765$314 ($sub).
  creating $macc model for $sub$build/day2.v:2773$318 ($sub).
  creating $macc model for $sub$build/day2.v:2781$322 ($sub).
  creating $macc model for $sub$build/day2.v:2789$326 ($sub).
  creating $macc model for $sub$build/day2.v:2797$330 ($sub).
  creating $macc model for $sub$build/day2.v:2805$334 ($sub).
  creating $macc model for $sub$build/day2.v:2813$338 ($sub).
  creating $macc model for $sub$build/day2.v:2821$342 ($sub).
  creating $macc model for $sub$build/day2.v:2829$346 ($sub).
  creating $macc model for $sub$build/day2.v:2837$350 ($sub).
  creating $macc model for $sub$build/day2.v:2845$354 ($sub).
  creating $macc model for $sub$build/day2.v:2853$358 ($sub).
  creating $macc model for $sub$build/day2.v:2861$362 ($sub).
  creating $macc model for $sub$build/day2.v:2869$366 ($sub).
  creating $macc model for $sub$build/day2.v:2877$370 ($sub).
  creating $macc model for $sub$build/day2.v:2885$374 ($sub).
  creating $macc model for $sub$build/day2.v:2893$378 ($sub).
  creating $macc model for $sub$build/day2.v:2901$382 ($sub).
  creating $macc model for $sub$build/day2.v:2909$386 ($sub).
  creating $macc model for $sub$build/day2.v:2917$390 ($sub).
  creating $macc model for $sub$build/day2.v:2925$394 ($sub).
  creating $macc model for $sub$build/day2.v:2933$398 ($sub).
  creating $macc model for $sub$build/day2.v:2941$402 ($sub).
  creating $macc model for $sub$build/day2.v:2949$406 ($sub).
  creating $macc model for $sub$build/day2.v:2957$410 ($sub).
  creating $macc model for $sub$build/day2.v:2965$414 ($sub).
  creating $macc model for $sub$build/day2.v:2973$418 ($sub).
  creating $macc model for $sub$build/day2.v:2981$422 ($sub).
  creating $macc model for $sub$build/day2.v:2989$426 ($sub).
  creating $macc model for $sub$build/day2.v:2997$430 ($sub).
  creating $macc model for $sub$build/day2.v:3005$434 ($sub).
  creating $macc model for $sub$build/day2.v:3013$438 ($sub).
  creating $macc model for $sub$build/day2.v:3021$442 ($sub).
  creating $macc model for $sub$build/day2.v:3029$446 ($sub).
  creating $macc model for $sub$build/day2.v:3037$450 ($sub).
  creating $macc model for $sub$build/day2.v:3045$454 ($sub).
  creating $macc model for $sub$build/day2.v:3053$458 ($sub).
  creating $macc model for $sub$build/day2.v:3061$462 ($sub).
  creating $macc model for $sub$build/day2.v:3069$466 ($sub).
  creating $macc model for $sub$build/day2.v:3077$470 ($sub).
  creating $macc model for $sub$build/day2.v:3085$474 ($sub).
  creating $macc model for $sub$build/day2.v:3093$478 ($sub).
  creating $macc model for $sub$build/day2.v:3101$482 ($sub).
  creating $macc model for $sub$build/day2.v:3109$486 ($sub).
  creating $macc model for $sub$build/day2.v:3117$490 ($sub).
  creating $macc model for $sub$build/day2.v:3125$494 ($sub).
  creating $macc model for $sub$build/day2.v:3133$498 ($sub).
  creating $macc model for $sub$build/day2.v:3141$502 ($sub).
  creating $macc model for $sub$build/day2.v:3149$506 ($sub).
  creating $macc model for $sub$build/day2.v:3157$510 ($sub).
  creating $macc model for $sub$build/day2.v:3165$514 ($sub).
  creating $macc model for $sub$build/day2.v:3173$518 ($sub).
  creating $macc model for $sub$build/day2.v:3181$522 ($sub).
  creating $macc model for $sub$build/day2.v:3189$526 ($sub).
  creating $macc model for $sub$build/day2.v:3197$530 ($sub).
  creating $macc model for $sub$build/day2.v:3205$534 ($sub).
  creating $macc model for $sub$build/day2.v:3213$538 ($sub).
  creating $macc model for $sub$build/day2.v:3221$542 ($sub).
  creating $macc model for $sub$build/day2.v:3229$546 ($sub).
  creating $macc model for $sub$build/day2.v:3237$550 ($sub).
  creating $macc model for $sub$build/day2.v:3244$554 ($sub).
  creating $macc model for $sub$build/day2.v:3459$573 ($sub).
  creating $macc model for $sub$build/day2.v:3467$577 ($sub).
  creating $macc model for $sub$build/day2.v:3475$581 ($sub).
  creating $macc model for $sub$build/day2.v:3483$585 ($sub).
  creating $macc model for $sub$build/day2.v:3491$589 ($sub).
  creating $macc model for $sub$build/day2.v:3499$593 ($sub).
  creating $macc model for $sub$build/day2.v:3507$597 ($sub).
  creating $macc model for $sub$build/day2.v:3515$601 ($sub).
  creating $macc model for $sub$build/day2.v:3523$605 ($sub).
  creating $macc model for $sub$build/day2.v:3531$609 ($sub).
  creating $macc model for $sub$build/day2.v:3539$613 ($sub).
  creating $macc model for $sub$build/day2.v:3547$617 ($sub).
  creating $macc model for $sub$build/day2.v:3555$621 ($sub).
  creating $macc model for $sub$build/day2.v:3563$625 ($sub).
  creating $macc model for $sub$build/day2.v:3571$629 ($sub).
  creating $macc model for $sub$build/day2.v:3579$633 ($sub).
  creating $macc model for $sub$build/day2.v:3587$637 ($sub).
  creating $macc model for $sub$build/day2.v:3595$641 ($sub).
  creating $macc model for $sub$build/day2.v:3603$645 ($sub).
  creating $macc model for $sub$build/day2.v:3611$649 ($sub).
  creating $macc model for $sub$build/day2.v:3619$653 ($sub).
  creating $macc model for $sub$build/day2.v:3627$657 ($sub).
  creating $macc model for $sub$build/day2.v:3635$661 ($sub).
  creating $macc model for $sub$build/day2.v:3643$665 ($sub).
  creating $macc model for $sub$build/day2.v:3651$669 ($sub).
  creating $macc model for $sub$build/day2.v:3659$673 ($sub).
  creating $macc model for $sub$build/day2.v:3667$677 ($sub).
  creating $macc model for $sub$build/day2.v:3675$681 ($sub).
  creating $macc model for $sub$build/day2.v:3683$685 ($sub).
  creating $macc model for $sub$build/day2.v:3691$689 ($sub).
  creating $macc model for $sub$build/day2.v:3699$693 ($sub).
  creating $macc model for $sub$build/day2.v:3707$697 ($sub).
  creating $macc model for $sub$build/day2.v:3715$701 ($sub).
  creating $macc model for $sub$build/day2.v:3723$705 ($sub).
  creating $macc model for $sub$build/day2.v:3731$709 ($sub).
  creating $macc model for $sub$build/day2.v:3739$713 ($sub).
  creating $macc model for $sub$build/day2.v:3747$717 ($sub).
  creating $macc model for $sub$build/day2.v:3755$721 ($sub).
  creating $macc model for $sub$build/day2.v:3763$725 ($sub).
  creating $macc model for $sub$build/day2.v:3771$729 ($sub).
  creating $macc model for $sub$build/day2.v:3779$733 ($sub).
  creating $macc model for $sub$build/day2.v:3787$737 ($sub).
  creating $macc model for $sub$build/day2.v:3795$741 ($sub).
  creating $macc model for $sub$build/day2.v:3803$745 ($sub).
  creating $macc model for $sub$build/day2.v:3811$749 ($sub).
  creating $macc model for $sub$build/day2.v:3819$753 ($sub).
  creating $macc model for $sub$build/day2.v:3827$757 ($sub).
  creating $macc model for $sub$build/day2.v:3835$761 ($sub).
  creating $macc model for $sub$build/day2.v:3843$765 ($sub).
  creating $macc model for $sub$build/day2.v:3851$769 ($sub).
  creating $macc model for $sub$build/day2.v:3859$773 ($sub).
  creating $macc model for $sub$build/day2.v:3867$777 ($sub).
  creating $macc model for $sub$build/day2.v:3875$781 ($sub).
  creating $macc model for $sub$build/day2.v:3883$785 ($sub).
  creating $macc model for $sub$build/day2.v:3891$789 ($sub).
  creating $macc model for $sub$build/day2.v:3899$793 ($sub).
  creating $macc model for $sub$build/day2.v:3907$797 ($sub).
  creating $macc model for $sub$build/day2.v:3915$801 ($sub).
  creating $macc model for $sub$build/day2.v:3923$805 ($sub).
  creating $macc model for $sub$build/day2.v:3931$809 ($sub).
  creating $macc model for $sub$build/day2.v:3939$813 ($sub).
  creating $macc model for $sub$build/day2.v:3947$817 ($sub).
  creating $macc model for $sub$build/day2.v:3955$821 ($sub).
  creating $macc model for $sub$build/day2.v:3988$838 ($sub).
  merging $macc model for $add$build/day2.v:2030$43 into $sub$build/day2.v:2031$44.
  merging $macc model for $mul$build/day2.v:3442$558 into $add$build/day2.v:3444$559.
  merging $macc model for $mul$build/day2.v:2738$301 into $add$build/day2.v:3444$559.
  creating $alu model for $macc $sub$build/day2.v:3939$813.
  creating $alu model for $macc $sub$build/day2.v:3931$809.
  creating $alu model for $macc $sub$build/day2.v:3923$805.
  creating $alu model for $macc $sub$build/day2.v:3915$801.
  creating $alu model for $macc $sub$build/day2.v:3907$797.
  creating $alu model for $macc $sub$build/day2.v:3899$793.
  creating $alu model for $macc $sub$build/day2.v:3891$789.
  creating $alu model for $macc $sub$build/day2.v:3883$785.
  creating $alu model for $macc $sub$build/day2.v:3875$781.
  creating $alu model for $macc $sub$build/day2.v:3867$777.
  creating $alu model for $macc $sub$build/day2.v:3859$773.
  creating $alu model for $macc $sub$build/day2.v:3851$769.
  creating $alu model for $macc $sub$build/day2.v:3843$765.
  creating $alu model for $macc $sub$build/day2.v:3835$761.
  creating $alu model for $macc $sub$build/day2.v:3827$757.
  creating $alu model for $macc $sub$build/day2.v:3819$753.
  creating $alu model for $macc $sub$build/day2.v:3811$749.
  creating $alu model for $macc $sub$build/day2.v:3803$745.
  creating $alu model for $macc $sub$build/day2.v:3795$741.
  creating $alu model for $macc $sub$build/day2.v:3787$737.
  creating $alu model for $macc $sub$build/day2.v:3779$733.
  creating $alu model for $macc $sub$build/day2.v:3771$729.
  creating $alu model for $macc $sub$build/day2.v:3763$725.
  creating $alu model for $macc $sub$build/day2.v:3755$721.
  creating $alu model for $macc $sub$build/day2.v:3747$717.
  creating $alu model for $macc $sub$build/day2.v:3739$713.
  creating $alu model for $macc $sub$build/day2.v:3731$709.
  creating $alu model for $macc $sub$build/day2.v:3723$705.
  creating $alu model for $macc $sub$build/day2.v:3715$701.
  creating $alu model for $macc $sub$build/day2.v:3707$697.
  creating $alu model for $macc $sub$build/day2.v:3699$693.
  creating $alu model for $macc $sub$build/day2.v:3691$689.
  creating $alu model for $macc $sub$build/day2.v:3683$685.
  creating $alu model for $macc $sub$build/day2.v:3675$681.
  creating $alu model for $macc $sub$build/day2.v:3667$677.
  creating $alu model for $macc $sub$build/day2.v:3659$673.
  creating $alu model for $macc $sub$build/day2.v:3651$669.
  creating $alu model for $macc $sub$build/day2.v:3643$665.
  creating $alu model for $macc $sub$build/day2.v:3635$661.
  creating $alu model for $macc $sub$build/day2.v:3627$657.
  creating $alu model for $macc $sub$build/day2.v:3619$653.
  creating $alu model for $macc $sub$build/day2.v:3611$649.
  creating $alu model for $macc $sub$build/day2.v:3603$645.
  creating $alu model for $macc $sub$build/day2.v:3595$641.
  creating $alu model for $macc $sub$build/day2.v:3587$637.
  creating $alu model for $macc $sub$build/day2.v:3579$633.
  creating $alu model for $macc $sub$build/day2.v:3571$629.
  creating $alu model for $macc $sub$build/day2.v:3563$625.
  creating $alu model for $macc $sub$build/day2.v:3555$621.
  creating $alu model for $macc $sub$build/day2.v:3547$617.
  creating $alu model for $macc $sub$build/day2.v:3539$613.
  creating $alu model for $macc $sub$build/day2.v:3531$609.
  creating $alu model for $macc $sub$build/day2.v:3523$605.
  creating $alu model for $macc $sub$build/day2.v:3515$601.
  creating $alu model for $macc $sub$build/day2.v:3507$597.
  creating $alu model for $macc $sub$build/day2.v:3499$593.
  creating $alu model for $macc $sub$build/day2.v:3491$589.
  creating $alu model for $macc $sub$build/day2.v:3483$585.
  creating $alu model for $macc $sub$build/day2.v:3475$581.
  creating $alu model for $macc $sub$build/day2.v:3467$577.
  creating $alu model for $macc $sub$build/day2.v:3459$573.
  creating $alu model for $macc $sub$build/day2.v:3244$554.
  creating $alu model for $macc $sub$build/day2.v:3237$550.
  creating $alu model for $macc $sub$build/day2.v:3229$546.
  creating $alu model for $macc $sub$build/day2.v:3221$542.
  creating $alu model for $macc $sub$build/day2.v:3213$538.
  creating $alu model for $macc $sub$build/day2.v:3205$534.
  creating $alu model for $macc $sub$build/day2.v:3197$530.
  creating $alu model for $macc $sub$build/day2.v:3189$526.
  creating $alu model for $macc $sub$build/day2.v:3181$522.
  creating $alu model for $macc $sub$build/day2.v:3173$518.
  creating $alu model for $macc $sub$build/day2.v:3165$514.
  creating $alu model for $macc $sub$build/day2.v:3157$510.
  creating $alu model for $macc $sub$build/day2.v:3149$506.
  creating $alu model for $macc $sub$build/day2.v:3141$502.
  creating $alu model for $macc $sub$build/day2.v:3133$498.
  creating $alu model for $macc $sub$build/day2.v:3125$494.
  creating $alu model for $macc $sub$build/day2.v:3117$490.
  creating $alu model for $macc $sub$build/day2.v:3109$486.
  creating $alu model for $macc $sub$build/day2.v:3101$482.
  creating $alu model for $macc $sub$build/day2.v:3093$478.
  creating $alu model for $macc $sub$build/day2.v:3085$474.
  creating $alu model for $macc $sub$build/day2.v:3077$470.
  creating $alu model for $macc $sub$build/day2.v:3069$466.
  creating $alu model for $macc $sub$build/day2.v:3061$462.
  creating $alu model for $macc $sub$build/day2.v:3053$458.
  creating $alu model for $macc $sub$build/day2.v:3045$454.
  creating $alu model for $macc $sub$build/day2.v:3037$450.
  creating $alu model for $macc $sub$build/day2.v:3029$446.
  creating $alu model for $macc $sub$build/day2.v:3021$442.
  creating $alu model for $macc $sub$build/day2.v:3013$438.
  creating $alu model for $macc $sub$build/day2.v:3005$434.
  creating $alu model for $macc $sub$build/day2.v:2997$430.
  creating $alu model for $macc $sub$build/day2.v:2989$426.
  creating $alu model for $macc $sub$build/day2.v:2981$422.
  creating $alu model for $macc $sub$build/day2.v:2973$418.
  creating $alu model for $macc $sub$build/day2.v:2965$414.
  creating $alu model for $macc $sub$build/day2.v:2957$410.
  creating $alu model for $macc $sub$build/day2.v:2949$406.
  creating $alu model for $macc $sub$build/day2.v:2941$402.
  creating $alu model for $macc $sub$build/day2.v:2933$398.
  creating $alu model for $macc $sub$build/day2.v:2925$394.
  creating $alu model for $macc $sub$build/day2.v:2917$390.
  creating $alu model for $macc $sub$build/day2.v:2909$386.
  creating $alu model for $macc $sub$build/day2.v:2901$382.
  creating $alu model for $macc $sub$build/day2.v:2893$378.
  creating $alu model for $macc $sub$build/day2.v:2885$374.
  creating $alu model for $macc $sub$build/day2.v:2877$370.
  creating $alu model for $macc $sub$build/day2.v:2869$366.
  creating $alu model for $macc $sub$build/day2.v:2861$362.
  creating $alu model for $macc $sub$build/day2.v:2853$358.
  creating $alu model for $macc $sub$build/day2.v:2845$354.
  creating $alu model for $macc $sub$build/day2.v:2837$350.
  creating $alu model for $macc $sub$build/day2.v:2829$346.
  creating $alu model for $macc $sub$build/day2.v:2821$342.
  creating $alu model for $macc $sub$build/day2.v:2813$338.
  creating $alu model for $macc $sub$build/day2.v:2805$334.
  creating $alu model for $macc $sub$build/day2.v:2797$330.
  creating $alu model for $macc $sub$build/day2.v:2789$326.
  creating $alu model for $macc $sub$build/day2.v:2781$322.
  creating $alu model for $macc $sub$build/day2.v:2773$318.
  creating $alu model for $macc $sub$build/day2.v:2765$314.
  creating $alu model for $macc $sub$build/day2.v:2757$310.
  creating $alu model for $macc $sub$build/day2.v:2749$306.
  creating $alu model for $macc $sub$build/day2.v:2741$302.
  creating $alu model for $macc $sub$build/day2.v:2529$293.
  creating $alu model for $macc $sub$build/day2.v:2521$289.
  creating $alu model for $macc $sub$build/day2.v:2513$285.
  creating $alu model for $macc $sub$build/day2.v:2505$281.
  creating $alu model for $macc $sub$build/day2.v:2497$277.
  creating $alu model for $macc $sub$build/day2.v:2489$273.
  creating $alu model for $macc $sub$build/day2.v:2481$269.
  creating $alu model for $macc $sub$build/day2.v:2473$265.
  creating $alu model for $macc $sub$build/day2.v:2465$261.
  creating $alu model for $macc $sub$build/day2.v:2457$257.
  creating $alu model for $macc $sub$build/day2.v:2449$253.
  creating $alu model for $macc $sub$build/day2.v:2441$249.
  creating $alu model for $macc $sub$build/day2.v:2433$245.
  creating $alu model for $macc $sub$build/day2.v:2425$241.
  creating $alu model for $macc $sub$build/day2.v:2417$237.
  creating $alu model for $macc $sub$build/day2.v:2409$233.
  creating $alu model for $macc $sub$build/day2.v:2401$229.
  creating $alu model for $macc $sub$build/day2.v:2393$225.
  creating $alu model for $macc $sub$build/day2.v:2385$221.
  creating $alu model for $macc $sub$build/day2.v:2377$217.
  creating $alu model for $macc $sub$build/day2.v:2369$213.
  creating $alu model for $macc $sub$build/day2.v:2361$209.
  creating $alu model for $macc $sub$build/day2.v:2353$205.
  creating $alu model for $macc $sub$build/day2.v:2345$201.
  creating $alu model for $macc $sub$build/day2.v:2337$197.
  creating $alu model for $macc $sub$build/day2.v:2329$193.
  creating $alu model for $macc $sub$build/day2.v:2321$189.
  creating $alu model for $macc $sub$build/day2.v:2313$185.
  creating $alu model for $macc $sub$build/day2.v:2305$181.
  creating $alu model for $macc $sub$build/day2.v:2297$177.
  creating $alu model for $macc $sub$build/day2.v:2289$173.
  creating $alu model for $macc $sub$build/day2.v:2281$169.
  creating $alu model for $macc $sub$build/day2.v:2273$165.
  creating $alu model for $macc $sub$build/day2.v:2265$161.
  creating $alu model for $macc $sub$build/day2.v:2257$157.
  creating $alu model for $macc $sub$build/day2.v:2249$153.
  creating $alu model for $macc $sub$build/day2.v:2241$149.
  creating $alu model for $macc $sub$build/day2.v:2233$145.
  creating $alu model for $macc $sub$build/day2.v:2225$141.
  creating $alu model for $macc $sub$build/day2.v:2217$137.
  creating $alu model for $macc $sub$build/day2.v:2209$133.
  creating $alu model for $macc $sub$build/day2.v:2201$129.
  creating $alu model for $macc $sub$build/day2.v:2193$125.
  creating $alu model for $macc $sub$build/day2.v:2185$121.
  creating $alu model for $macc $sub$build/day2.v:2177$117.
  creating $alu model for $macc $sub$build/day2.v:2169$113.
  creating $alu model for $macc $sub$build/day2.v:2161$109.
  creating $alu model for $macc $sub$build/day2.v:2153$105.
  creating $alu model for $macc $sub$build/day2.v:2145$101.
  creating $alu model for $macc $sub$build/day2.v:2137$97.
  creating $alu model for $macc $sub$build/day2.v:2129$93.
  creating $alu model for $macc $sub$build/day2.v:2121$89.
  creating $alu model for $macc $sub$build/day2.v:2113$85.
  creating $alu model for $macc $sub$build/day2.v:2105$81.
  creating $alu model for $macc $sub$build/day2.v:2097$77.
  creating $alu model for $macc $sub$build/day2.v:2089$73.
  creating $alu model for $macc $sub$build/day2.v:2081$69.
  creating $alu model for $macc $sub$build/day2.v:2073$65.
  creating $alu model for $macc $sub$build/day2.v:2065$61.
  creating $alu model for $macc $sub$build/day2.v:2057$57.
  creating $alu model for $macc $sub$build/day2.v:2049$53.
  creating $alu model for $macc $sub$build/day2.v:2041$49.
  creating $alu model for $macc $sub$build/day2.v:2033$45.
  creating $alu model for $macc $sub$build/day2.v:3955$821.
  creating $alu model for $macc $sub$build/day2.v:3988$838.
  creating $alu model for $macc $add$build/day2.v:4300$902.
  creating $alu model for $macc $add$build/day2.v:4284$896.
  creating $alu model for $macc $add$build/day2.v:3999$842.
  creating $alu model for $macc $add$build/day2.v:2538$297.
  creating $alu model for $macc $sub$build/day2.v:3947$817.
  creating $alu model for $macc $add$build/day2.v:2018$37.
  creating $alu model for $macc $add$build/day2.v:1991$16.
  creating $macc cell for $sub$build/day2.v:2031$44: $auto$alumacc.cc:382:replace_macc$1256
  creating $macc cell for $mul$build/day2.v:4196$845: $auto$alumacc.cc:382:replace_macc$1257
  creating $macc cell for $mul$build/day2.v:2539$298: $auto$alumacc.cc:382:replace_macc$1258
  creating $macc cell for $add$build/day2.v:3444$559: $auto$alumacc.cc:382:replace_macc$1259
  creating $alu model for $lt$build/day2.v:2038$47 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2046$51 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2054$55 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2062$59 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2070$63 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2078$67 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2086$71 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2094$75 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2102$79 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2110$83 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2118$87 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2126$91 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2134$95 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2142$99 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2150$103 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2158$107 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2166$111 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2174$115 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2182$119 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2190$123 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2198$127 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2206$131 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2214$135 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2222$139 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2230$143 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2238$147 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2246$151 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2254$155 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2262$159 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2270$163 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2278$167 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2286$171 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2294$175 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2302$179 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2310$183 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2318$187 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2326$191 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2334$195 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2342$199 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2350$203 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2358$207 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2366$211 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2374$215 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2382$219 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2390$223 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2398$227 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2406$231 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2414$235 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2422$239 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2430$243 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2438$247 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2446$251 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2454$255 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2462$259 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2470$263 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2478$267 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2486$271 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2494$275 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2502$279 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2510$283 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2518$287 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2526$291 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2534$295 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2545$299 ($lt): merged with $sub$build/day2.v:2529$293.
  creating $alu model for $lt$build/day2.v:2746$304 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2754$308 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2762$312 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2770$316 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2778$320 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2786$324 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2794$328 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2802$332 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2810$336 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2818$340 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2826$344 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2834$348 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2842$352 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2850$356 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2858$360 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2866$364 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2874$368 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2882$372 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2890$376 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2898$380 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2906$384 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2914$388 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2922$392 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2930$396 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2938$400 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2946$404 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2954$408 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2962$412 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2970$416 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2978$420 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2986$424 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:2994$428 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3002$432 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3010$436 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3018$440 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3026$444 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3034$448 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3042$452 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3050$456 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3058$460 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3066$464 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3074$468 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3082$472 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3090$476 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3098$480 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3106$484 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3114$488 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3122$492 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3130$496 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3138$500 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3146$504 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3154$508 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3162$512 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3170$516 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3178$520 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3186$524 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3194$528 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3202$532 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3210$536 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3218$540 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3226$544 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3234$548 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3242$552 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3248$555 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3464$575 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3472$579 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3480$583 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3488$587 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3496$591 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3504$595 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3512$599 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3520$603 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3528$607 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3536$611 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3544$615 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3552$619 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3560$623 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3568$627 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3576$631 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3584$635 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3592$639 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3600$643 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3608$647 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3616$651 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3624$655 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3632$659 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3640$663 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3648$667 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3656$671 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3664$675 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3672$679 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3680$683 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3688$687 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3696$691 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3704$695 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3712$699 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3720$703 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3728$707 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3736$711 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3744$715 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3752$719 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3760$723 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3768$727 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3776$731 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3784$735 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3792$739 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3800$743 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3808$747 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3816$751 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3824$755 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3832$759 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3840$763 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3848$767 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3856$771 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3864$775 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3872$779 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3880$783 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3888$787 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3896$791 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3904$795 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3912$799 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3920$803 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3928$807 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3936$811 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3944$815 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3952$819 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:3960$823 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:4003$843 ($lt): merged with $sub$build/day2.v:3955$821.
  creating $alu model for $lt$build/day2.v:4218$859 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:4278$890 ($lt): new $alu
  creating $alu model for $lt$build/day2.v:4280$892 ($lt): merged with $sub$build/day2.v:3244$554.
  creating $alu cell for $lt$build/day2.v:4278$890: $auto$alumacc.cc:512:replace_alu$1452
  creating $alu cell for $lt$build/day2.v:4218$859: $auto$alumacc.cc:512:replace_alu$1457
  creating $alu cell for $lt$build/day2.v:3960$823: $auto$alumacc.cc:512:replace_alu$1462
  creating $alu cell for $lt$build/day2.v:3952$819: $auto$alumacc.cc:512:replace_alu$1467
  creating $alu cell for $lt$build/day2.v:3944$815: $auto$alumacc.cc:512:replace_alu$1472
  creating $alu cell for $lt$build/day2.v:3936$811: $auto$alumacc.cc:512:replace_alu$1477
  creating $alu cell for $lt$build/day2.v:3928$807: $auto$alumacc.cc:512:replace_alu$1482
  creating $alu cell for $lt$build/day2.v:3920$803: $auto$alumacc.cc:512:replace_alu$1487
  creating $alu cell for $lt$build/day2.v:3912$799: $auto$alumacc.cc:512:replace_alu$1492
  creating $alu cell for $lt$build/day2.v:3904$795: $auto$alumacc.cc:512:replace_alu$1497
  creating $alu cell for $lt$build/day2.v:3896$791: $auto$alumacc.cc:512:replace_alu$1502
  creating $alu cell for $lt$build/day2.v:3888$787: $auto$alumacc.cc:512:replace_alu$1507
  creating $alu cell for $lt$build/day2.v:3880$783: $auto$alumacc.cc:512:replace_alu$1512
  creating $alu cell for $lt$build/day2.v:3872$779: $auto$alumacc.cc:512:replace_alu$1517
  creating $alu cell for $lt$build/day2.v:3864$775: $auto$alumacc.cc:512:replace_alu$1522
  creating $alu cell for $lt$build/day2.v:3856$771: $auto$alumacc.cc:512:replace_alu$1527
  creating $alu cell for $lt$build/day2.v:3848$767: $auto$alumacc.cc:512:replace_alu$1532
  creating $alu cell for $lt$build/day2.v:3840$763: $auto$alumacc.cc:512:replace_alu$1537
  creating $alu cell for $lt$build/day2.v:3832$759: $auto$alumacc.cc:512:replace_alu$1542
  creating $alu cell for $lt$build/day2.v:3824$755: $auto$alumacc.cc:512:replace_alu$1547
  creating $alu cell for $lt$build/day2.v:3816$751: $auto$alumacc.cc:512:replace_alu$1552
  creating $alu cell for $lt$build/day2.v:3808$747: $auto$alumacc.cc:512:replace_alu$1557
  creating $alu cell for $lt$build/day2.v:3800$743: $auto$alumacc.cc:512:replace_alu$1562
  creating $alu cell for $lt$build/day2.v:3792$739: $auto$alumacc.cc:512:replace_alu$1567
  creating $alu cell for $lt$build/day2.v:3784$735: $auto$alumacc.cc:512:replace_alu$1572
  creating $alu cell for $lt$build/day2.v:3776$731: $auto$alumacc.cc:512:replace_alu$1577
  creating $alu cell for $lt$build/day2.v:3768$727: $auto$alumacc.cc:512:replace_alu$1582
  creating $alu cell for $lt$build/day2.v:3760$723: $auto$alumacc.cc:512:replace_alu$1587
  creating $alu cell for $lt$build/day2.v:3752$719: $auto$alumacc.cc:512:replace_alu$1592
  creating $alu cell for $lt$build/day2.v:3744$715: $auto$alumacc.cc:512:replace_alu$1597
  creating $alu cell for $lt$build/day2.v:3736$711: $auto$alumacc.cc:512:replace_alu$1602
  creating $alu cell for $lt$build/day2.v:3728$707: $auto$alumacc.cc:512:replace_alu$1607
  creating $alu cell for $lt$build/day2.v:3720$703: $auto$alumacc.cc:512:replace_alu$1612
  creating $alu cell for $lt$build/day2.v:3712$699: $auto$alumacc.cc:512:replace_alu$1617
  creating $alu cell for $lt$build/day2.v:3704$695: $auto$alumacc.cc:512:replace_alu$1622
  creating $alu cell for $lt$build/day2.v:3696$691: $auto$alumacc.cc:512:replace_alu$1627
  creating $alu cell for $lt$build/day2.v:3688$687: $auto$alumacc.cc:512:replace_alu$1632
  creating $alu cell for $lt$build/day2.v:3680$683: $auto$alumacc.cc:512:replace_alu$1637
  creating $alu cell for $lt$build/day2.v:3672$679: $auto$alumacc.cc:512:replace_alu$1642
  creating $alu cell for $lt$build/day2.v:3664$675: $auto$alumacc.cc:512:replace_alu$1647
  creating $alu cell for $lt$build/day2.v:3656$671: $auto$alumacc.cc:512:replace_alu$1652
  creating $alu cell for $lt$build/day2.v:3648$667: $auto$alumacc.cc:512:replace_alu$1657
  creating $alu cell for $lt$build/day2.v:3640$663: $auto$alumacc.cc:512:replace_alu$1662
  creating $alu cell for $lt$build/day2.v:3632$659: $auto$alumacc.cc:512:replace_alu$1667
  creating $alu cell for $lt$build/day2.v:3624$655: $auto$alumacc.cc:512:replace_alu$1672
  creating $alu cell for $lt$build/day2.v:3616$651: $auto$alumacc.cc:512:replace_alu$1677
  creating $alu cell for $lt$build/day2.v:3608$647: $auto$alumacc.cc:512:replace_alu$1682
  creating $alu cell for $lt$build/day2.v:3600$643: $auto$alumacc.cc:512:replace_alu$1687
  creating $alu cell for $lt$build/day2.v:3592$639: $auto$alumacc.cc:512:replace_alu$1692
  creating $alu cell for $lt$build/day2.v:3584$635: $auto$alumacc.cc:512:replace_alu$1697
  creating $alu cell for $lt$build/day2.v:3576$631: $auto$alumacc.cc:512:replace_alu$1702
  creating $alu cell for $lt$build/day2.v:3568$627: $auto$alumacc.cc:512:replace_alu$1707
  creating $alu cell for $lt$build/day2.v:3560$623: $auto$alumacc.cc:512:replace_alu$1712
  creating $alu cell for $lt$build/day2.v:3552$619: $auto$alumacc.cc:512:replace_alu$1717
  creating $alu cell for $lt$build/day2.v:3544$615: $auto$alumacc.cc:512:replace_alu$1722
  creating $alu cell for $lt$build/day2.v:3536$611: $auto$alumacc.cc:512:replace_alu$1727
  creating $alu cell for $lt$build/day2.v:3528$607: $auto$alumacc.cc:512:replace_alu$1732
  creating $alu cell for $lt$build/day2.v:3520$603: $auto$alumacc.cc:512:replace_alu$1737
  creating $alu cell for $lt$build/day2.v:3512$599: $auto$alumacc.cc:512:replace_alu$1742
  creating $alu cell for $lt$build/day2.v:3504$595: $auto$alumacc.cc:512:replace_alu$1747
  creating $alu cell for $lt$build/day2.v:3496$591: $auto$alumacc.cc:512:replace_alu$1752
  creating $alu cell for $lt$build/day2.v:3488$587: $auto$alumacc.cc:512:replace_alu$1757
  creating $alu cell for $lt$build/day2.v:3480$583: $auto$alumacc.cc:512:replace_alu$1762
  creating $alu cell for $lt$build/day2.v:3472$579: $auto$alumacc.cc:512:replace_alu$1767
  creating $alu cell for $lt$build/day2.v:3464$575: $auto$alumacc.cc:512:replace_alu$1772
  creating $alu cell for $lt$build/day2.v:3248$555: $auto$alumacc.cc:512:replace_alu$1777
  creating $alu cell for $lt$build/day2.v:3242$552: $auto$alumacc.cc:512:replace_alu$1782
  creating $alu cell for $lt$build/day2.v:3234$548: $auto$alumacc.cc:512:replace_alu$1787
  creating $alu cell for $lt$build/day2.v:3226$544: $auto$alumacc.cc:512:replace_alu$1792
  creating $alu cell for $lt$build/day2.v:3218$540: $auto$alumacc.cc:512:replace_alu$1797
  creating $alu cell for $lt$build/day2.v:3210$536: $auto$alumacc.cc:512:replace_alu$1802
  creating $alu cell for $lt$build/day2.v:3202$532: $auto$alumacc.cc:512:replace_alu$1807
  creating $alu cell for $lt$build/day2.v:3194$528: $auto$alumacc.cc:512:replace_alu$1812
  creating $alu cell for $lt$build/day2.v:3186$524: $auto$alumacc.cc:512:replace_alu$1817
  creating $alu cell for $lt$build/day2.v:3178$520: $auto$alumacc.cc:512:replace_alu$1822
  creating $alu cell for $lt$build/day2.v:3170$516: $auto$alumacc.cc:512:replace_alu$1827
  creating $alu cell for $lt$build/day2.v:3162$512: $auto$alumacc.cc:512:replace_alu$1832
  creating $alu cell for $lt$build/day2.v:3154$508: $auto$alumacc.cc:512:replace_alu$1837
  creating $alu cell for $lt$build/day2.v:3146$504: $auto$alumacc.cc:512:replace_alu$1842
  creating $alu cell for $lt$build/day2.v:3138$500: $auto$alumacc.cc:512:replace_alu$1847
  creating $alu cell for $lt$build/day2.v:3130$496: $auto$alumacc.cc:512:replace_alu$1852
  creating $alu cell for $lt$build/day2.v:3122$492: $auto$alumacc.cc:512:replace_alu$1857
  creating $alu cell for $lt$build/day2.v:3114$488: $auto$alumacc.cc:512:replace_alu$1862
  creating $alu cell for $lt$build/day2.v:3106$484: $auto$alumacc.cc:512:replace_alu$1867
  creating $alu cell for $lt$build/day2.v:3098$480: $auto$alumacc.cc:512:replace_alu$1872
  creating $alu cell for $lt$build/day2.v:3090$476: $auto$alumacc.cc:512:replace_alu$1877
  creating $alu cell for $lt$build/day2.v:3082$472: $auto$alumacc.cc:512:replace_alu$1882
  creating $alu cell for $lt$build/day2.v:3074$468: $auto$alumacc.cc:512:replace_alu$1887
  creating $alu cell for $lt$build/day2.v:3066$464: $auto$alumacc.cc:512:replace_alu$1892
  creating $alu cell for $lt$build/day2.v:3058$460: $auto$alumacc.cc:512:replace_alu$1897
  creating $alu cell for $lt$build/day2.v:3050$456: $auto$alumacc.cc:512:replace_alu$1902
  creating $alu cell for $lt$build/day2.v:3042$452: $auto$alumacc.cc:512:replace_alu$1907
  creating $alu cell for $lt$build/day2.v:3034$448: $auto$alumacc.cc:512:replace_alu$1912
  creating $alu cell for $lt$build/day2.v:3026$444: $auto$alumacc.cc:512:replace_alu$1917
  creating $alu cell for $lt$build/day2.v:3018$440: $auto$alumacc.cc:512:replace_alu$1922
  creating $alu cell for $lt$build/day2.v:3010$436: $auto$alumacc.cc:512:replace_alu$1927
  creating $alu cell for $lt$build/day2.v:3002$432: $auto$alumacc.cc:512:replace_alu$1932
  creating $alu cell for $lt$build/day2.v:2994$428: $auto$alumacc.cc:512:replace_alu$1937
  creating $alu cell for $lt$build/day2.v:2986$424: $auto$alumacc.cc:512:replace_alu$1942
  creating $alu cell for $lt$build/day2.v:2978$420: $auto$alumacc.cc:512:replace_alu$1947
  creating $alu cell for $lt$build/day2.v:2970$416: $auto$alumacc.cc:512:replace_alu$1952
  creating $alu cell for $lt$build/day2.v:2962$412: $auto$alumacc.cc:512:replace_alu$1957
  creating $alu cell for $lt$build/day2.v:2954$408: $auto$alumacc.cc:512:replace_alu$1962
  creating $alu cell for $lt$build/day2.v:2946$404: $auto$alumacc.cc:512:replace_alu$1967
  creating $alu cell for $lt$build/day2.v:2938$400: $auto$alumacc.cc:512:replace_alu$1972
  creating $alu cell for $lt$build/day2.v:2930$396: $auto$alumacc.cc:512:replace_alu$1977
  creating $alu cell for $lt$build/day2.v:2922$392: $auto$alumacc.cc:512:replace_alu$1982
  creating $alu cell for $lt$build/day2.v:2914$388: $auto$alumacc.cc:512:replace_alu$1987
  creating $alu cell for $lt$build/day2.v:2906$384: $auto$alumacc.cc:512:replace_alu$1992
  creating $alu cell for $lt$build/day2.v:2898$380: $auto$alumacc.cc:512:replace_alu$1997
  creating $alu cell for $lt$build/day2.v:2890$376: $auto$alumacc.cc:512:replace_alu$2002
  creating $alu cell for $lt$build/day2.v:2882$372: $auto$alumacc.cc:512:replace_alu$2007
  creating $alu cell for $lt$build/day2.v:2874$368: $auto$alumacc.cc:512:replace_alu$2012
  creating $alu cell for $lt$build/day2.v:2866$364: $auto$alumacc.cc:512:replace_alu$2017
  creating $alu cell for $lt$build/day2.v:2858$360: $auto$alumacc.cc:512:replace_alu$2022
  creating $alu cell for $lt$build/day2.v:2850$356: $auto$alumacc.cc:512:replace_alu$2027
  creating $alu cell for $lt$build/day2.v:2842$352: $auto$alumacc.cc:512:replace_alu$2032
  creating $alu cell for $lt$build/day2.v:2834$348: $auto$alumacc.cc:512:replace_alu$2037
  creating $alu cell for $lt$build/day2.v:2826$344: $auto$alumacc.cc:512:replace_alu$2042
  creating $alu cell for $lt$build/day2.v:2818$340: $auto$alumacc.cc:512:replace_alu$2047
  creating $alu cell for $lt$build/day2.v:2810$336: $auto$alumacc.cc:512:replace_alu$2052
  creating $alu cell for $lt$build/day2.v:2802$332: $auto$alumacc.cc:512:replace_alu$2057
  creating $alu cell for $lt$build/day2.v:2794$328: $auto$alumacc.cc:512:replace_alu$2062
  creating $alu cell for $lt$build/day2.v:2786$324: $auto$alumacc.cc:512:replace_alu$2067
  creating $alu cell for $lt$build/day2.v:2778$320: $auto$alumacc.cc:512:replace_alu$2072
  creating $alu cell for $lt$build/day2.v:2770$316: $auto$alumacc.cc:512:replace_alu$2077
  creating $alu cell for $lt$build/day2.v:2762$312: $auto$alumacc.cc:512:replace_alu$2082
  creating $alu cell for $lt$build/day2.v:2754$308: $auto$alumacc.cc:512:replace_alu$2087
  creating $alu cell for $lt$build/day2.v:2746$304: $auto$alumacc.cc:512:replace_alu$2092
  creating $alu cell for $lt$build/day2.v:2534$295: $auto$alumacc.cc:512:replace_alu$2097
  creating $alu cell for $lt$build/day2.v:2526$291: $auto$alumacc.cc:512:replace_alu$2102
  creating $alu cell for $lt$build/day2.v:2518$287: $auto$alumacc.cc:512:replace_alu$2107
  creating $alu cell for $lt$build/day2.v:2510$283: $auto$alumacc.cc:512:replace_alu$2112
  creating $alu cell for $lt$build/day2.v:2502$279: $auto$alumacc.cc:512:replace_alu$2117
  creating $alu cell for $lt$build/day2.v:2494$275: $auto$alumacc.cc:512:replace_alu$2122
  creating $alu cell for $lt$build/day2.v:2486$271: $auto$alumacc.cc:512:replace_alu$2127
  creating $alu cell for $lt$build/day2.v:2478$267: $auto$alumacc.cc:512:replace_alu$2132
  creating $alu cell for $lt$build/day2.v:2470$263: $auto$alumacc.cc:512:replace_alu$2137
  creating $alu cell for $lt$build/day2.v:2462$259: $auto$alumacc.cc:512:replace_alu$2142
  creating $alu cell for $lt$build/day2.v:2454$255: $auto$alumacc.cc:512:replace_alu$2147
  creating $alu cell for $lt$build/day2.v:2446$251: $auto$alumacc.cc:512:replace_alu$2152
  creating $alu cell for $lt$build/day2.v:2438$247: $auto$alumacc.cc:512:replace_alu$2157
  creating $alu cell for $lt$build/day2.v:2430$243: $auto$alumacc.cc:512:replace_alu$2162
  creating $alu cell for $lt$build/day2.v:2422$239: $auto$alumacc.cc:512:replace_alu$2167
  creating $alu cell for $lt$build/day2.v:2414$235: $auto$alumacc.cc:512:replace_alu$2172
  creating $alu cell for $lt$build/day2.v:2406$231: $auto$alumacc.cc:512:replace_alu$2177
  creating $alu cell for $lt$build/day2.v:2398$227: $auto$alumacc.cc:512:replace_alu$2182
  creating $alu cell for $lt$build/day2.v:2390$223: $auto$alumacc.cc:512:replace_alu$2187
  creating $alu cell for $lt$build/day2.v:2382$219: $auto$alumacc.cc:512:replace_alu$2192
  creating $alu cell for $lt$build/day2.v:2374$215: $auto$alumacc.cc:512:replace_alu$2197
  creating $alu cell for $lt$build/day2.v:2366$211: $auto$alumacc.cc:512:replace_alu$2202
  creating $alu cell for $lt$build/day2.v:2358$207: $auto$alumacc.cc:512:replace_alu$2207
  creating $alu cell for $lt$build/day2.v:2350$203: $auto$alumacc.cc:512:replace_alu$2212
  creating $alu cell for $lt$build/day2.v:2342$199: $auto$alumacc.cc:512:replace_alu$2217
  creating $alu cell for $lt$build/day2.v:2334$195: $auto$alumacc.cc:512:replace_alu$2222
  creating $alu cell for $lt$build/day2.v:2326$191: $auto$alumacc.cc:512:replace_alu$2227
  creating $alu cell for $lt$build/day2.v:2318$187: $auto$alumacc.cc:512:replace_alu$2232
  creating $alu cell for $lt$build/day2.v:2310$183: $auto$alumacc.cc:512:replace_alu$2237
  creating $alu cell for $lt$build/day2.v:2302$179: $auto$alumacc.cc:512:replace_alu$2242
  creating $alu cell for $lt$build/day2.v:2294$175: $auto$alumacc.cc:512:replace_alu$2247
  creating $alu cell for $lt$build/day2.v:2286$171: $auto$alumacc.cc:512:replace_alu$2252
  creating $alu cell for $lt$build/day2.v:2278$167: $auto$alumacc.cc:512:replace_alu$2257
  creating $alu cell for $lt$build/day2.v:2270$163: $auto$alumacc.cc:512:replace_alu$2262
  creating $alu cell for $lt$build/day2.v:2262$159: $auto$alumacc.cc:512:replace_alu$2267
  creating $alu cell for $lt$build/day2.v:2254$155: $auto$alumacc.cc:512:replace_alu$2272
  creating $alu cell for $lt$build/day2.v:2246$151: $auto$alumacc.cc:512:replace_alu$2277
  creating $alu cell for $lt$build/day2.v:2238$147: $auto$alumacc.cc:512:replace_alu$2282
  creating $alu cell for $lt$build/day2.v:2230$143: $auto$alumacc.cc:512:replace_alu$2287
  creating $alu cell for $lt$build/day2.v:2222$139: $auto$alumacc.cc:512:replace_alu$2292
  creating $alu cell for $lt$build/day2.v:2214$135: $auto$alumacc.cc:512:replace_alu$2297
  creating $alu cell for $lt$build/day2.v:2206$131: $auto$alumacc.cc:512:replace_alu$2302
  creating $alu cell for $lt$build/day2.v:2198$127: $auto$alumacc.cc:512:replace_alu$2307
  creating $alu cell for $lt$build/day2.v:2190$123: $auto$alumacc.cc:512:replace_alu$2312
  creating $alu cell for $lt$build/day2.v:2182$119: $auto$alumacc.cc:512:replace_alu$2317
  creating $alu cell for $lt$build/day2.v:2174$115: $auto$alumacc.cc:512:replace_alu$2322
  creating $alu cell for $lt$build/day2.v:2166$111: $auto$alumacc.cc:512:replace_alu$2327
  creating $alu cell for $lt$build/day2.v:2158$107: $auto$alumacc.cc:512:replace_alu$2332
  creating $alu cell for $lt$build/day2.v:2150$103: $auto$alumacc.cc:512:replace_alu$2337
  creating $alu cell for $lt$build/day2.v:2142$99: $auto$alumacc.cc:512:replace_alu$2342
  creating $alu cell for $lt$build/day2.v:2134$95: $auto$alumacc.cc:512:replace_alu$2347
  creating $alu cell for $lt$build/day2.v:2126$91: $auto$alumacc.cc:512:replace_alu$2352
  creating $alu cell for $lt$build/day2.v:2118$87: $auto$alumacc.cc:512:replace_alu$2357
  creating $alu cell for $lt$build/day2.v:2110$83: $auto$alumacc.cc:512:replace_alu$2362
  creating $alu cell for $lt$build/day2.v:2102$79: $auto$alumacc.cc:512:replace_alu$2367
  creating $alu cell for $lt$build/day2.v:2094$75: $auto$alumacc.cc:512:replace_alu$2372
  creating $alu cell for $lt$build/day2.v:2086$71: $auto$alumacc.cc:512:replace_alu$2377
  creating $alu cell for $lt$build/day2.v:2078$67: $auto$alumacc.cc:512:replace_alu$2382
  creating $alu cell for $lt$build/day2.v:2070$63: $auto$alumacc.cc:512:replace_alu$2387
  creating $alu cell for $lt$build/day2.v:2062$59: $auto$alumacc.cc:512:replace_alu$2392
  creating $alu cell for $lt$build/day2.v:2054$55: $auto$alumacc.cc:512:replace_alu$2397
  creating $alu cell for $lt$build/day2.v:2046$51: $auto$alumacc.cc:512:replace_alu$2402
  creating $alu cell for $lt$build/day2.v:2038$47: $auto$alumacc.cc:512:replace_alu$2407
  creating $alu cell for $add$build/day2.v:1991$16: $auto$alumacc.cc:512:replace_alu$2412
  creating $alu cell for $add$build/day2.v:2018$37: $auto$alumacc.cc:512:replace_alu$2415
  creating $alu cell for $sub$build/day2.v:3947$817: $auto$alumacc.cc:512:replace_alu$2418
  creating $alu cell for $add$build/day2.v:2538$297: $auto$alumacc.cc:512:replace_alu$2421
  creating $alu cell for $add$build/day2.v:3999$842: $auto$alumacc.cc:512:replace_alu$2424
  creating $alu cell for $add$build/day2.v:4284$896: $auto$alumacc.cc:512:replace_alu$2427
  creating $alu cell for $add$build/day2.v:4300$902: $auto$alumacc.cc:512:replace_alu$2430
  creating $alu cell for $sub$build/day2.v:3988$838: $auto$alumacc.cc:512:replace_alu$2433
  creating $alu cell for $sub$build/day2.v:3955$821, $lt$build/day2.v:4003$843: $auto$alumacc.cc:512:replace_alu$2436
  creating $alu cell for $sub$build/day2.v:2033$45: $auto$alumacc.cc:512:replace_alu$2441
  creating $alu cell for $sub$build/day2.v:2041$49: $auto$alumacc.cc:512:replace_alu$2444
  creating $alu cell for $sub$build/day2.v:2049$53: $auto$alumacc.cc:512:replace_alu$2447
  creating $alu cell for $sub$build/day2.v:2057$57: $auto$alumacc.cc:512:replace_alu$2450
  creating $alu cell for $sub$build/day2.v:2065$61: $auto$alumacc.cc:512:replace_alu$2453
  creating $alu cell for $sub$build/day2.v:2073$65: $auto$alumacc.cc:512:replace_alu$2456
  creating $alu cell for $sub$build/day2.v:2081$69: $auto$alumacc.cc:512:replace_alu$2459
  creating $alu cell for $sub$build/day2.v:2089$73: $auto$alumacc.cc:512:replace_alu$2462
  creating $alu cell for $sub$build/day2.v:2097$77: $auto$alumacc.cc:512:replace_alu$2465
  creating $alu cell for $sub$build/day2.v:2105$81: $auto$alumacc.cc:512:replace_alu$2468
  creating $alu cell for $sub$build/day2.v:2113$85: $auto$alumacc.cc:512:replace_alu$2471
  creating $alu cell for $sub$build/day2.v:2121$89: $auto$alumacc.cc:512:replace_alu$2474
  creating $alu cell for $sub$build/day2.v:2129$93: $auto$alumacc.cc:512:replace_alu$2477
  creating $alu cell for $sub$build/day2.v:2137$97: $auto$alumacc.cc:512:replace_alu$2480
  creating $alu cell for $sub$build/day2.v:2145$101: $auto$alumacc.cc:512:replace_alu$2483
  creating $alu cell for $sub$build/day2.v:2153$105: $auto$alumacc.cc:512:replace_alu$2486
  creating $alu cell for $sub$build/day2.v:2161$109: $auto$alumacc.cc:512:replace_alu$2489
  creating $alu cell for $sub$build/day2.v:2169$113: $auto$alumacc.cc:512:replace_alu$2492
  creating $alu cell for $sub$build/day2.v:2177$117: $auto$alumacc.cc:512:replace_alu$2495
  creating $alu cell for $sub$build/day2.v:2185$121: $auto$alumacc.cc:512:replace_alu$2498
  creating $alu cell for $sub$build/day2.v:2193$125: $auto$alumacc.cc:512:replace_alu$2501
  creating $alu cell for $sub$build/day2.v:2201$129: $auto$alumacc.cc:512:replace_alu$2504
  creating $alu cell for $sub$build/day2.v:2209$133: $auto$alumacc.cc:512:replace_alu$2507
  creating $alu cell for $sub$build/day2.v:2217$137: $auto$alumacc.cc:512:replace_alu$2510
  creating $alu cell for $sub$build/day2.v:2225$141: $auto$alumacc.cc:512:replace_alu$2513
  creating $alu cell for $sub$build/day2.v:2233$145: $auto$alumacc.cc:512:replace_alu$2516
  creating $alu cell for $sub$build/day2.v:2241$149: $auto$alumacc.cc:512:replace_alu$2519
  creating $alu cell for $sub$build/day2.v:2249$153: $auto$alumacc.cc:512:replace_alu$2522
  creating $alu cell for $sub$build/day2.v:2257$157: $auto$alumacc.cc:512:replace_alu$2525
  creating $alu cell for $sub$build/day2.v:2265$161: $auto$alumacc.cc:512:replace_alu$2528
  creating $alu cell for $sub$build/day2.v:2273$165: $auto$alumacc.cc:512:replace_alu$2531
  creating $alu cell for $sub$build/day2.v:2281$169: $auto$alumacc.cc:512:replace_alu$2534
  creating $alu cell for $sub$build/day2.v:2289$173: $auto$alumacc.cc:512:replace_alu$2537
  creating $alu cell for $sub$build/day2.v:2297$177: $auto$alumacc.cc:512:replace_alu$2540
  creating $alu cell for $sub$build/day2.v:2305$181: $auto$alumacc.cc:512:replace_alu$2543
  creating $alu cell for $sub$build/day2.v:2313$185: $auto$alumacc.cc:512:replace_alu$2546
  creating $alu cell for $sub$build/day2.v:2321$189: $auto$alumacc.cc:512:replace_alu$2549
  creating $alu cell for $sub$build/day2.v:2329$193: $auto$alumacc.cc:512:replace_alu$2552
  creating $alu cell for $sub$build/day2.v:2337$197: $auto$alumacc.cc:512:replace_alu$2555
  creating $alu cell for $sub$build/day2.v:2345$201: $auto$alumacc.cc:512:replace_alu$2558
  creating $alu cell for $sub$build/day2.v:2353$205: $auto$alumacc.cc:512:replace_alu$2561
  creating $alu cell for $sub$build/day2.v:2361$209: $auto$alumacc.cc:512:replace_alu$2564
  creating $alu cell for $sub$build/day2.v:2369$213: $auto$alumacc.cc:512:replace_alu$2567
  creating $alu cell for $sub$build/day2.v:2377$217: $auto$alumacc.cc:512:replace_alu$2570
  creating $alu cell for $sub$build/day2.v:2385$221: $auto$alumacc.cc:512:replace_alu$2573
  creating $alu cell for $sub$build/day2.v:2393$225: $auto$alumacc.cc:512:replace_alu$2576
  creating $alu cell for $sub$build/day2.v:2401$229: $auto$alumacc.cc:512:replace_alu$2579
  creating $alu cell for $sub$build/day2.v:2409$233: $auto$alumacc.cc:512:replace_alu$2582
  creating $alu cell for $sub$build/day2.v:2417$237: $auto$alumacc.cc:512:replace_alu$2585
  creating $alu cell for $sub$build/day2.v:2425$241: $auto$alumacc.cc:512:replace_alu$2588
  creating $alu cell for $sub$build/day2.v:2433$245: $auto$alumacc.cc:512:replace_alu$2591
  creating $alu cell for $sub$build/day2.v:2441$249: $auto$alumacc.cc:512:replace_alu$2594
  creating $alu cell for $sub$build/day2.v:2449$253: $auto$alumacc.cc:512:replace_alu$2597
  creating $alu cell for $sub$build/day2.v:2457$257: $auto$alumacc.cc:512:replace_alu$2600
  creating $alu cell for $sub$build/day2.v:2465$261: $auto$alumacc.cc:512:replace_alu$2603
  creating $alu cell for $sub$build/day2.v:2473$265: $auto$alumacc.cc:512:replace_alu$2606
  creating $alu cell for $sub$build/day2.v:2481$269: $auto$alumacc.cc:512:replace_alu$2609
  creating $alu cell for $sub$build/day2.v:2489$273: $auto$alumacc.cc:512:replace_alu$2612
  creating $alu cell for $sub$build/day2.v:2497$277: $auto$alumacc.cc:512:replace_alu$2615
  creating $alu cell for $sub$build/day2.v:2505$281: $auto$alumacc.cc:512:replace_alu$2618
  creating $alu cell for $sub$build/day2.v:2513$285: $auto$alumacc.cc:512:replace_alu$2621
  creating $alu cell for $sub$build/day2.v:2521$289: $auto$alumacc.cc:512:replace_alu$2624
  creating $alu cell for $sub$build/day2.v:2529$293, $lt$build/day2.v:2545$299: $auto$alumacc.cc:512:replace_alu$2627
  creating $alu cell for $sub$build/day2.v:2741$302: $auto$alumacc.cc:512:replace_alu$2632
  creating $alu cell for $sub$build/day2.v:2749$306: $auto$alumacc.cc:512:replace_alu$2635
  creating $alu cell for $sub$build/day2.v:2757$310: $auto$alumacc.cc:512:replace_alu$2638
  creating $alu cell for $sub$build/day2.v:2765$314: $auto$alumacc.cc:512:replace_alu$2641
  creating $alu cell for $sub$build/day2.v:2773$318: $auto$alumacc.cc:512:replace_alu$2644
  creating $alu cell for $sub$build/day2.v:2781$322: $auto$alumacc.cc:512:replace_alu$2647
  creating $alu cell for $sub$build/day2.v:2789$326: $auto$alumacc.cc:512:replace_alu$2650
  creating $alu cell for $sub$build/day2.v:2797$330: $auto$alumacc.cc:512:replace_alu$2653
  creating $alu cell for $sub$build/day2.v:2805$334: $auto$alumacc.cc:512:replace_alu$2656
  creating $alu cell for $sub$build/day2.v:2813$338: $auto$alumacc.cc:512:replace_alu$2659
  creating $alu cell for $sub$build/day2.v:2821$342: $auto$alumacc.cc:512:replace_alu$2662
  creating $alu cell for $sub$build/day2.v:2829$346: $auto$alumacc.cc:512:replace_alu$2665
  creating $alu cell for $sub$build/day2.v:2837$350: $auto$alumacc.cc:512:replace_alu$2668
  creating $alu cell for $sub$build/day2.v:2845$354: $auto$alumacc.cc:512:replace_alu$2671
  creating $alu cell for $sub$build/day2.v:2853$358: $auto$alumacc.cc:512:replace_alu$2674
  creating $alu cell for $sub$build/day2.v:2861$362: $auto$alumacc.cc:512:replace_alu$2677
  creating $alu cell for $sub$build/day2.v:2869$366: $auto$alumacc.cc:512:replace_alu$2680
  creating $alu cell for $sub$build/day2.v:2877$370: $auto$alumacc.cc:512:replace_alu$2683
  creating $alu cell for $sub$build/day2.v:2885$374: $auto$alumacc.cc:512:replace_alu$2686
  creating $alu cell for $sub$build/day2.v:2893$378: $auto$alumacc.cc:512:replace_alu$2689
  creating $alu cell for $sub$build/day2.v:2901$382: $auto$alumacc.cc:512:replace_alu$2692
  creating $alu cell for $sub$build/day2.v:2909$386: $auto$alumacc.cc:512:replace_alu$2695
  creating $alu cell for $sub$build/day2.v:2917$390: $auto$alumacc.cc:512:replace_alu$2698
  creating $alu cell for $sub$build/day2.v:2925$394: $auto$alumacc.cc:512:replace_alu$2701
  creating $alu cell for $sub$build/day2.v:2933$398: $auto$alumacc.cc:512:replace_alu$2704
  creating $alu cell for $sub$build/day2.v:2941$402: $auto$alumacc.cc:512:replace_alu$2707
  creating $alu cell for $sub$build/day2.v:2949$406: $auto$alumacc.cc:512:replace_alu$2710
  creating $alu cell for $sub$build/day2.v:2957$410: $auto$alumacc.cc:512:replace_alu$2713
  creating $alu cell for $sub$build/day2.v:2965$414: $auto$alumacc.cc:512:replace_alu$2716
  creating $alu cell for $sub$build/day2.v:2973$418: $auto$alumacc.cc:512:replace_alu$2719
  creating $alu cell for $sub$build/day2.v:2981$422: $auto$alumacc.cc:512:replace_alu$2722
  creating $alu cell for $sub$build/day2.v:2989$426: $auto$alumacc.cc:512:replace_alu$2725
  creating $alu cell for $sub$build/day2.v:2997$430: $auto$alumacc.cc:512:replace_alu$2728
  creating $alu cell for $sub$build/day2.v:3005$434: $auto$alumacc.cc:512:replace_alu$2731
  creating $alu cell for $sub$build/day2.v:3013$438: $auto$alumacc.cc:512:replace_alu$2734
  creating $alu cell for $sub$build/day2.v:3021$442: $auto$alumacc.cc:512:replace_alu$2737
  creating $alu cell for $sub$build/day2.v:3029$446: $auto$alumacc.cc:512:replace_alu$2740
  creating $alu cell for $sub$build/day2.v:3037$450: $auto$alumacc.cc:512:replace_alu$2743
  creating $alu cell for $sub$build/day2.v:3045$454: $auto$alumacc.cc:512:replace_alu$2746
  creating $alu cell for $sub$build/day2.v:3053$458: $auto$alumacc.cc:512:replace_alu$2749
  creating $alu cell for $sub$build/day2.v:3061$462: $auto$alumacc.cc:512:replace_alu$2752
  creating $alu cell for $sub$build/day2.v:3069$466: $auto$alumacc.cc:512:replace_alu$2755
  creating $alu cell for $sub$build/day2.v:3077$470: $auto$alumacc.cc:512:replace_alu$2758
  creating $alu cell for $sub$build/day2.v:3085$474: $auto$alumacc.cc:512:replace_alu$2761
  creating $alu cell for $sub$build/day2.v:3093$478: $auto$alumacc.cc:512:replace_alu$2764
  creating $alu cell for $sub$build/day2.v:3101$482: $auto$alumacc.cc:512:replace_alu$2767
  creating $alu cell for $sub$build/day2.v:3109$486: $auto$alumacc.cc:512:replace_alu$2770
  creating $alu cell for $sub$build/day2.v:3117$490: $auto$alumacc.cc:512:replace_alu$2773
  creating $alu cell for $sub$build/day2.v:3125$494: $auto$alumacc.cc:512:replace_alu$2776
  creating $alu cell for $sub$build/day2.v:3133$498: $auto$alumacc.cc:512:replace_alu$2779
  creating $alu cell for $sub$build/day2.v:3141$502: $auto$alumacc.cc:512:replace_alu$2782
  creating $alu cell for $sub$build/day2.v:3149$506: $auto$alumacc.cc:512:replace_alu$2785
  creating $alu cell for $sub$build/day2.v:3157$510: $auto$alumacc.cc:512:replace_alu$2788
  creating $alu cell for $sub$build/day2.v:3165$514: $auto$alumacc.cc:512:replace_alu$2791
  creating $alu cell for $sub$build/day2.v:3173$518: $auto$alumacc.cc:512:replace_alu$2794
  creating $alu cell for $sub$build/day2.v:3181$522: $auto$alumacc.cc:512:replace_alu$2797
  creating $alu cell for $sub$build/day2.v:3189$526: $auto$alumacc.cc:512:replace_alu$2800
  creating $alu cell for $sub$build/day2.v:3197$530: $auto$alumacc.cc:512:replace_alu$2803
  creating $alu cell for $sub$build/day2.v:3205$534: $auto$alumacc.cc:512:replace_alu$2806
  creating $alu cell for $sub$build/day2.v:3213$538: $auto$alumacc.cc:512:replace_alu$2809
  creating $alu cell for $sub$build/day2.v:3221$542: $auto$alumacc.cc:512:replace_alu$2812
  creating $alu cell for $sub$build/day2.v:3229$546: $auto$alumacc.cc:512:replace_alu$2815
  creating $alu cell for $sub$build/day2.v:3237$550: $auto$alumacc.cc:512:replace_alu$2818
  creating $alu cell for $sub$build/day2.v:3244$554, $lt$build/day2.v:4280$892: $auto$alumacc.cc:512:replace_alu$2821
  creating $alu cell for $sub$build/day2.v:3459$573: $auto$alumacc.cc:512:replace_alu$2826
  creating $alu cell for $sub$build/day2.v:3467$577: $auto$alumacc.cc:512:replace_alu$2829
  creating $alu cell for $sub$build/day2.v:3475$581: $auto$alumacc.cc:512:replace_alu$2832
  creating $alu cell for $sub$build/day2.v:3483$585: $auto$alumacc.cc:512:replace_alu$2835
  creating $alu cell for $sub$build/day2.v:3491$589: $auto$alumacc.cc:512:replace_alu$2838
  creating $alu cell for $sub$build/day2.v:3499$593: $auto$alumacc.cc:512:replace_alu$2841
  creating $alu cell for $sub$build/day2.v:3507$597: $auto$alumacc.cc:512:replace_alu$2844
  creating $alu cell for $sub$build/day2.v:3515$601: $auto$alumacc.cc:512:replace_alu$2847
  creating $alu cell for $sub$build/day2.v:3523$605: $auto$alumacc.cc:512:replace_alu$2850
  creating $alu cell for $sub$build/day2.v:3531$609: $auto$alumacc.cc:512:replace_alu$2853
  creating $alu cell for $sub$build/day2.v:3539$613: $auto$alumacc.cc:512:replace_alu$2856
  creating $alu cell for $sub$build/day2.v:3547$617: $auto$alumacc.cc:512:replace_alu$2859
  creating $alu cell for $sub$build/day2.v:3555$621: $auto$alumacc.cc:512:replace_alu$2862
  creating $alu cell for $sub$build/day2.v:3563$625: $auto$alumacc.cc:512:replace_alu$2865
  creating $alu cell for $sub$build/day2.v:3571$629: $auto$alumacc.cc:512:replace_alu$2868
  creating $alu cell for $sub$build/day2.v:3579$633: $auto$alumacc.cc:512:replace_alu$2871
  creating $alu cell for $sub$build/day2.v:3587$637: $auto$alumacc.cc:512:replace_alu$2874
  creating $alu cell for $sub$build/day2.v:3595$641: $auto$alumacc.cc:512:replace_alu$2877
  creating $alu cell for $sub$build/day2.v:3603$645: $auto$alumacc.cc:512:replace_alu$2880
  creating $alu cell for $sub$build/day2.v:3611$649: $auto$alumacc.cc:512:replace_alu$2883
  creating $alu cell for $sub$build/day2.v:3619$653: $auto$alumacc.cc:512:replace_alu$2886
  creating $alu cell for $sub$build/day2.v:3627$657: $auto$alumacc.cc:512:replace_alu$2889
  creating $alu cell for $sub$build/day2.v:3635$661: $auto$alumacc.cc:512:replace_alu$2892
  creating $alu cell for $sub$build/day2.v:3643$665: $auto$alumacc.cc:512:replace_alu$2895
  creating $alu cell for $sub$build/day2.v:3651$669: $auto$alumacc.cc:512:replace_alu$2898
  creating $alu cell for $sub$build/day2.v:3659$673: $auto$alumacc.cc:512:replace_alu$2901
  creating $alu cell for $sub$build/day2.v:3667$677: $auto$alumacc.cc:512:replace_alu$2904
  creating $alu cell for $sub$build/day2.v:3675$681: $auto$alumacc.cc:512:replace_alu$2907
  creating $alu cell for $sub$build/day2.v:3683$685: $auto$alumacc.cc:512:replace_alu$2910
  creating $alu cell for $sub$build/day2.v:3691$689: $auto$alumacc.cc:512:replace_alu$2913
  creating $alu cell for $sub$build/day2.v:3699$693: $auto$alumacc.cc:512:replace_alu$2916
  creating $alu cell for $sub$build/day2.v:3707$697: $auto$alumacc.cc:512:replace_alu$2919
  creating $alu cell for $sub$build/day2.v:3715$701: $auto$alumacc.cc:512:replace_alu$2922
  creating $alu cell for $sub$build/day2.v:3723$705: $auto$alumacc.cc:512:replace_alu$2925
  creating $alu cell for $sub$build/day2.v:3731$709: $auto$alumacc.cc:512:replace_alu$2928
  creating $alu cell for $sub$build/day2.v:3739$713: $auto$alumacc.cc:512:replace_alu$2931
  creating $alu cell for $sub$build/day2.v:3747$717: $auto$alumacc.cc:512:replace_alu$2934
  creating $alu cell for $sub$build/day2.v:3755$721: $auto$alumacc.cc:512:replace_alu$2937
  creating $alu cell for $sub$build/day2.v:3763$725: $auto$alumacc.cc:512:replace_alu$2940
  creating $alu cell for $sub$build/day2.v:3771$729: $auto$alumacc.cc:512:replace_alu$2943
  creating $alu cell for $sub$build/day2.v:3779$733: $auto$alumacc.cc:512:replace_alu$2946
  creating $alu cell for $sub$build/day2.v:3787$737: $auto$alumacc.cc:512:replace_alu$2949
  creating $alu cell for $sub$build/day2.v:3795$741: $auto$alumacc.cc:512:replace_alu$2952
  creating $alu cell for $sub$build/day2.v:3803$745: $auto$alumacc.cc:512:replace_alu$2955
  creating $alu cell for $sub$build/day2.v:3811$749: $auto$alumacc.cc:512:replace_alu$2958
  creating $alu cell for $sub$build/day2.v:3819$753: $auto$alumacc.cc:512:replace_alu$2961
  creating $alu cell for $sub$build/day2.v:3827$757: $auto$alumacc.cc:512:replace_alu$2964
  creating $alu cell for $sub$build/day2.v:3835$761: $auto$alumacc.cc:512:replace_alu$2967
  creating $alu cell for $sub$build/day2.v:3843$765: $auto$alumacc.cc:512:replace_alu$2970
  creating $alu cell for $sub$build/day2.v:3851$769: $auto$alumacc.cc:512:replace_alu$2973
  creating $alu cell for $sub$build/day2.v:3859$773: $auto$alumacc.cc:512:replace_alu$2976
  creating $alu cell for $sub$build/day2.v:3867$777: $auto$alumacc.cc:512:replace_alu$2979
  creating $alu cell for $sub$build/day2.v:3875$781: $auto$alumacc.cc:512:replace_alu$2982
  creating $alu cell for $sub$build/day2.v:3883$785: $auto$alumacc.cc:512:replace_alu$2985
  creating $alu cell for $sub$build/day2.v:3891$789: $auto$alumacc.cc:512:replace_alu$2988
  creating $alu cell for $sub$build/day2.v:3899$793: $auto$alumacc.cc:512:replace_alu$2991
  creating $alu cell for $sub$build/day2.v:3907$797: $auto$alumacc.cc:512:replace_alu$2994
  creating $alu cell for $sub$build/day2.v:3915$801: $auto$alumacc.cc:512:replace_alu$2997
  creating $alu cell for $sub$build/day2.v:3923$805: $auto$alumacc.cc:512:replace_alu$3000
  creating $alu cell for $sub$build/day2.v:3931$809: $auto$alumacc.cc:512:replace_alu$3003
  creating $alu cell for $sub$build/day2.v:3939$813: $auto$alumacc.cc:512:replace_alu$3006
  created 389 $alu and 4 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module day2 that may be considered for resource sharing.
  Analyzing resource sharing options for $mul$build/day2.v:3442$558 ($mul):
    Found cell that is never activated: $mul$build/day2.v:3442$558
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$build/day2.v:2738$301 ($mul):
    Found cell that is never activated: $mul$build/day2.v:2738$301
    Cell is never active. Sharing is pointless, we simply remove it.
Removing 2 cells in module day2:
  Removing cell $mul$build/day2.v:2738$301 ($mul).
  Removing cell $mul$build/day2.v:3442$558 ($mul).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~384 debug messages>

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~451 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 196 unused cells and 391 unused wires.
<suppressed ~393 debug messages>

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~451 debug messages>

2.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.14.16. Finished fast OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~505 debug messages>

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 66 unused cells and 131 unused wires.
<suppressed ~67 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~1 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~436 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2034$46:
      Old ports: A={ \_1915 [61:0] \_1356 [1] }, B={ \_1922 [62:1] \_1356 [1] }, Y=\_1924
      New ports: A=\_1915 [61:0], B=\_1922 [62:1], Y=\_1924 [62:1]
      New connections: \_1924 [0] = \_1356 [1]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2042$50:
      Old ports: A={ \_1906 [61:0] \_1356 [2] }, B={ \_1913 [62:1] \_1356 [2] }, Y=\_1915
      New ports: A=\_1906 [61:0], B=\_1913 [62:1], Y=\_1915 [62:1]
      New connections: \_1915 [0] = \_1356 [2]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2050$54:
      Old ports: A={ \_1897 [61:0] \_1356 [3] }, B={ \_1904 [62:1] \_1356 [3] }, Y=\_1906
      New ports: A=\_1897 [61:0], B=\_1904 [62:1], Y=\_1906 [62:1]
      New connections: \_1906 [0] = \_1356 [3]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2058$58:
      Old ports: A={ \_1888 [61:0] \_1356 [4] }, B={ \_1895 [62:1] \_1356 [4] }, Y=\_1897
      New ports: A=\_1888 [61:0], B=\_1895 [62:1], Y=\_1897 [62:1]
      New connections: \_1897 [0] = \_1356 [4]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2066$62:
      Old ports: A={ \_1879 [61:0] \_1356 [5] }, B={ \_1886 [62:1] \_1356 [5] }, Y=\_1888
      New ports: A=\_1879 [61:0], B=\_1886 [62:1], Y=\_1888 [62:1]
      New connections: \_1888 [0] = \_1356 [5]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2074$66:
      Old ports: A={ \_1870 [61:0] \_1356 [6] }, B={ \_1877 [62:1] \_1356 [6] }, Y=\_1879
      New ports: A=\_1870 [61:0], B=\_1877 [62:1], Y=\_1879 [62:1]
      New connections: \_1879 [0] = \_1356 [6]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2082$70:
      Old ports: A={ \_1861 [61:0] \_1356 [7] }, B={ \_1868 [62:1] \_1356 [7] }, Y=\_1870
      New ports: A=\_1861 [61:0], B=\_1868 [62:1], Y=\_1870 [62:1]
      New connections: \_1870 [0] = \_1356 [7]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2090$74:
      Old ports: A={ \_1852 [61:0] \_1356 [8] }, B={ \_1859 [62:1] \_1356 [8] }, Y=\_1861
      New ports: A=\_1852 [61:0], B=\_1859 [62:1], Y=\_1861 [62:1]
      New connections: \_1861 [0] = \_1356 [8]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2098$78:
      Old ports: A={ \_1843 [61:0] \_1356 [9] }, B={ \_1850 [62:1] \_1356 [9] }, Y=\_1852
      New ports: A=\_1843 [61:0], B=\_1850 [62:1], Y=\_1852 [62:1]
      New connections: \_1852 [0] = \_1356 [9]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2106$82:
      Old ports: A={ \_1834 [61:0] \_1356 [10] }, B={ \_1841 [62:1] \_1356 [10] }, Y=\_1843
      New ports: A=\_1834 [61:0], B=\_1841 [62:1], Y=\_1843 [62:1]
      New connections: \_1843 [0] = \_1356 [10]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2114$86:
      Old ports: A={ \_1825 [61:0] \_1356 [11] }, B={ \_1832 [62:1] \_1356 [11] }, Y=\_1834
      New ports: A=\_1825 [61:0], B=\_1832 [62:1], Y=\_1834 [62:1]
      New connections: \_1834 [0] = \_1356 [11]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2122$90:
      Old ports: A={ \_1816 [61:0] \_1356 [12] }, B={ \_1823 [62:1] \_1356 [12] }, Y=\_1825
      New ports: A=\_1816 [61:0], B=\_1823 [62:1], Y=\_1825 [62:1]
      New connections: \_1825 [0] = \_1356 [12]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2130$94:
      Old ports: A={ \_1807 [61:0] \_1356 [13] }, B={ \_1814 [62:1] \_1356 [13] }, Y=\_1816
      New ports: A=\_1807 [61:0], B=\_1814 [62:1], Y=\_1816 [62:1]
      New connections: \_1816 [0] = \_1356 [13]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2138$98:
      Old ports: A={ \_1798 [61:0] \_1356 [14] }, B={ \_1805 [62:1] \_1356 [14] }, Y=\_1807
      New ports: A=\_1798 [61:0], B=\_1805 [62:1], Y=\_1807 [62:1]
      New connections: \_1807 [0] = \_1356 [14]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2146$102:
      Old ports: A={ \_1789 [61:0] \_1356 [15] }, B={ \_1796 [62:1] \_1356 [15] }, Y=\_1798
      New ports: A=\_1789 [61:0], B=\_1796 [62:1], Y=\_1798 [62:1]
      New connections: \_1798 [0] = \_1356 [15]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2154$106:
      Old ports: A={ \_1780 [61:0] \_1356 [16] }, B={ \_1787 [62:1] \_1356 [16] }, Y=\_1789
      New ports: A=\_1780 [61:0], B=\_1787 [62:1], Y=\_1789 [62:1]
      New connections: \_1789 [0] = \_1356 [16]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2162$110:
      Old ports: A={ \_1771 [61:0] \_1356 [17] }, B={ \_1778 [62:1] \_1356 [17] }, Y=\_1780
      New ports: A=\_1771 [61:0], B=\_1778 [62:1], Y=\_1780 [62:1]
      New connections: \_1780 [0] = \_1356 [17]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2170$114:
      Old ports: A={ \_1762 [61:0] \_1356 [18] }, B={ \_1769 [62:1] \_1356 [18] }, Y=\_1771
      New ports: A=\_1762 [61:0], B=\_1769 [62:1], Y=\_1771 [62:1]
      New connections: \_1771 [0] = \_1356 [18]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2178$118:
      Old ports: A={ \_1753 [61:0] \_1356 [19] }, B={ \_1760 [62:1] \_1356 [19] }, Y=\_1762
      New ports: A=\_1753 [61:0], B=\_1760 [62:1], Y=\_1762 [62:1]
      New connections: \_1762 [0] = \_1356 [19]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2186$122:
      Old ports: A={ \_1744 [61:0] \_1356 [20] }, B={ \_1751 [62:1] \_1356 [20] }, Y=\_1753
      New ports: A=\_1744 [61:0], B=\_1751 [62:1], Y=\_1753 [62:1]
      New connections: \_1753 [0] = \_1356 [20]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2194$126:
      Old ports: A={ \_1735 [61:0] \_1356 [21] }, B={ \_1742 [62:1] \_1356 [21] }, Y=\_1744
      New ports: A=\_1735 [61:0], B=\_1742 [62:1], Y=\_1744 [62:1]
      New connections: \_1744 [0] = \_1356 [21]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2202$130:
      Old ports: A={ \_1726 [61:0] \_1356 [22] }, B={ \_1733 [62:1] \_1356 [22] }, Y=\_1735
      New ports: A=\_1726 [61:0], B=\_1733 [62:1], Y=\_1735 [62:1]
      New connections: \_1735 [0] = \_1356 [22]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2210$134:
      Old ports: A={ \_1717 [61:0] \_1356 [23] }, B={ \_1724 [62:1] \_1356 [23] }, Y=\_1726
      New ports: A=\_1717 [61:0], B=\_1724 [62:1], Y=\_1726 [62:1]
      New connections: \_1726 [0] = \_1356 [23]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2218$138:
      Old ports: A={ \_1708 [61:0] \_1356 [24] }, B={ \_1715 [62:1] \_1356 [24] }, Y=\_1717
      New ports: A=\_1708 [61:0], B=\_1715 [62:1], Y=\_1717 [62:1]
      New connections: \_1717 [0] = \_1356 [24]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2226$142:
      Old ports: A={ \_1699 [61:0] \_1356 [25] }, B={ \_1706 [62:1] \_1356 [25] }, Y=\_1708
      New ports: A=\_1699 [61:0], B=\_1706 [62:1], Y=\_1708 [62:1]
      New connections: \_1708 [0] = \_1356 [25]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2234$146:
      Old ports: A={ \_1690 [61:0] \_1356 [26] }, B={ \_1697 [62:1] \_1356 [26] }, Y=\_1699
      New ports: A=\_1690 [61:0], B=\_1697 [62:1], Y=\_1699 [62:1]
      New connections: \_1699 [0] = \_1356 [26]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2242$150:
      Old ports: A={ \_1681 [61:0] \_1356 [27] }, B={ \_1688 [62:1] \_1356 [27] }, Y=\_1690
      New ports: A=\_1681 [61:0], B=\_1688 [62:1], Y=\_1690 [62:1]
      New connections: \_1690 [0] = \_1356 [27]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2250$154:
      Old ports: A={ \_1672 [61:0] \_1356 [28] }, B={ \_1679 [62:1] \_1356 [28] }, Y=\_1681
      New ports: A=\_1672 [61:0], B=\_1679 [62:1], Y=\_1681 [62:1]
      New connections: \_1681 [0] = \_1356 [28]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2258$158:
      Old ports: A={ \_1663 [61:0] \_1356 [29] }, B={ \_1670 [62:1] \_1356 [29] }, Y=\_1672
      New ports: A=\_1663 [61:0], B=\_1670 [62:1], Y=\_1672 [62:1]
      New connections: \_1672 [0] = \_1356 [29]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2266$162:
      Old ports: A={ \_1654 [61:0] \_1356 [30] }, B={ \_1661 [62:1] \_1356 [30] }, Y=\_1663
      New ports: A=\_1654 [61:0], B=\_1661 [62:1], Y=\_1663 [62:1]
      New connections: \_1663 [0] = \_1356 [30]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2274$166:
      Old ports: A={ \_1645 [61:0] \_1356 [31] }, B={ \_1652 [62:1] \_1356 [31] }, Y=\_1654
      New ports: A=\_1645 [61:0], B=\_1652 [62:1], Y=\_1654 [62:1]
      New connections: \_1654 [0] = \_1356 [31]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2282$170:
      Old ports: A={ \_1636 [61:0] \_1356 [32] }, B={ \_1643 [62:1] \_1356 [32] }, Y=\_1645
      New ports: A=\_1636 [61:0], B=\_1643 [62:1], Y=\_1645 [62:1]
      New connections: \_1645 [0] = \_1356 [32]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2290$174:
      Old ports: A={ \_1627 [61:0] \_1356 [33] }, B={ \_1634 [62:1] \_1356 [33] }, Y=\_1636
      New ports: A=\_1627 [61:0], B=\_1634 [62:1], Y=\_1636 [62:1]
      New connections: \_1636 [0] = \_1356 [33]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2298$178:
      Old ports: A={ \_1618 [61:0] \_1356 [34] }, B={ \_1625 [62:1] \_1356 [34] }, Y=\_1627
      New ports: A=\_1618 [61:0], B=\_1625 [62:1], Y=\_1627 [62:1]
      New connections: \_1627 [0] = \_1356 [34]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2306$182:
      Old ports: A={ \_1609 [61:0] \_1356 [35] }, B={ \_1616 [62:1] \_1356 [35] }, Y=\_1618
      New ports: A=\_1609 [61:0], B=\_1616 [62:1], Y=\_1618 [62:1]
      New connections: \_1618 [0] = \_1356 [35]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2314$186:
      Old ports: A={ \_1600 [61:0] \_1356 [36] }, B={ \_1607 [62:1] \_1356 [36] }, Y=\_1609
      New ports: A=\_1600 [61:0], B=\_1607 [62:1], Y=\_1609 [62:1]
      New connections: \_1609 [0] = \_1356 [36]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2322$190:
      Old ports: A={ \_1591 [61:0] \_1356 [37] }, B={ \_1598 [62:1] \_1356 [37] }, Y=\_1600
      New ports: A=\_1591 [61:0], B=\_1598 [62:1], Y=\_1600 [62:1]
      New connections: \_1600 [0] = \_1356 [37]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2330$194:
      Old ports: A={ \_1582 [61:0] \_1356 [38] }, B={ \_1589 [62:1] \_1356 [38] }, Y=\_1591
      New ports: A=\_1582 [61:0], B=\_1589 [62:1], Y=\_1591 [62:1]
      New connections: \_1591 [0] = \_1356 [38]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2338$198:
      Old ports: A={ \_1573 [61:0] \_1356 [39] }, B={ \_1580 [62:1] \_1356 [39] }, Y=\_1582
      New ports: A=\_1573 [61:0], B=\_1580 [62:1], Y=\_1582 [62:1]
      New connections: \_1582 [0] = \_1356 [39]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2346$202:
      Old ports: A={ \_1564 [61:0] \_1356 [40] }, B={ \_1571 [62:1] \_1356 [40] }, Y=\_1573
      New ports: A=\_1564 [61:0], B=\_1571 [62:1], Y=\_1573 [62:1]
      New connections: \_1573 [0] = \_1356 [40]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2354$206:
      Old ports: A={ \_1555 [61:0] \_1356 [41] }, B={ \_1562 [62:1] \_1356 [41] }, Y=\_1564
      New ports: A=\_1555 [61:0], B=\_1562 [62:1], Y=\_1564 [62:1]
      New connections: \_1564 [0] = \_1356 [41]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2362$210:
      Old ports: A={ \_1546 [61:0] \_1356 [42] }, B={ \_1553 [62:1] \_1356 [42] }, Y=\_1555
      New ports: A=\_1546 [61:0], B=\_1553 [62:1], Y=\_1555 [62:1]
      New connections: \_1555 [0] = \_1356 [42]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2370$214:
      Old ports: A={ \_1537 [61:0] \_1356 [43] }, B={ \_1544 [62:1] \_1356 [43] }, Y=\_1546
      New ports: A=\_1537 [61:0], B=\_1544 [62:1], Y=\_1546 [62:1]
      New connections: \_1546 [0] = \_1356 [43]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2378$218:
      Old ports: A={ \_1528 [61:0] \_1356 [44] }, B={ \_1535 [62:1] \_1356 [44] }, Y=\_1537
      New ports: A=\_1528 [61:0], B=\_1535 [62:1], Y=\_1537 [62:1]
      New connections: \_1537 [0] = \_1356 [44]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2386$222:
      Old ports: A={ \_1519 [61:0] \_1356 [45] }, B={ \_1526 [62:1] \_1356 [45] }, Y=\_1528
      New ports: A=\_1519 [61:0], B=\_1526 [62:1], Y=\_1528 [62:1]
      New connections: \_1528 [0] = \_1356 [45]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2394$226:
      Old ports: A={ \_1510 [61:0] \_1356 [46] }, B={ \_1517 [62:1] \_1356 [46] }, Y=\_1519
      New ports: A=\_1510 [61:0], B=\_1517 [62:1], Y=\_1519 [62:1]
      New connections: \_1519 [0] = \_1356 [46]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2402$230:
      Old ports: A={ \_1501 [61:0] \_1356 [47] }, B={ \_1508 [62:1] \_1356 [47] }, Y=\_1510
      New ports: A=\_1501 [61:0], B=\_1508 [62:1], Y=\_1510 [62:1]
      New connections: \_1510 [0] = \_1356 [47]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2410$234:
      Old ports: A={ \_1492 [61:0] \_1356 [48] }, B={ \_1499 [62:1] \_1356 [48] }, Y=\_1501
      New ports: A=\_1492 [61:0], B=\_1499 [62:1], Y=\_1501 [62:1]
      New connections: \_1501 [0] = \_1356 [48]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2418$238:
      Old ports: A={ \_1483 [61:0] \_1356 [49] }, B={ \_1490 [62:1] \_1356 [49] }, Y=\_1492
      New ports: A=\_1483 [61:0], B=\_1490 [62:1], Y=\_1492 [62:1]
      New connections: \_1492 [0] = \_1356 [49]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2426$242:
      Old ports: A={ \_1474 [61:0] \_1356 [50] }, B={ \_1481 [62:1] \_1356 [50] }, Y=\_1483
      New ports: A=\_1474 [61:0], B=\_1481 [62:1], Y=\_1483 [62:1]
      New connections: \_1483 [0] = \_1356 [50]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2434$246:
      Old ports: A={ \_1465 [61:0] \_1356 [51] }, B={ \_1472 [62:1] \_1356 [51] }, Y=\_1474
      New ports: A=\_1465 [61:0], B=\_1472 [62:1], Y=\_1474 [62:1]
      New connections: \_1474 [0] = \_1356 [51]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2442$250:
      Old ports: A={ \_1456 [61:0] \_1356 [52] }, B={ \_1463 [62:1] \_1356 [52] }, Y=\_1465
      New ports: A=\_1456 [61:0], B=\_1463 [62:1], Y=\_1465 [62:1]
      New connections: \_1465 [0] = \_1356 [52]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2450$254:
      Old ports: A={ \_1447 [61:0] \_1356 [53] }, B={ \_1454 [62:1] \_1356 [53] }, Y=\_1456
      New ports: A=\_1447 [61:0], B=\_1454 [62:1], Y=\_1456 [62:1]
      New connections: \_1456 [0] = \_1356 [53]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2458$258:
      Old ports: A={ \_1438 [61:0] \_1356 [54] }, B={ \_1445 [62:1] \_1356 [54] }, Y=\_1447
      New ports: A=\_1438 [61:0], B=\_1445 [62:1], Y=\_1447 [62:1]
      New connections: \_1447 [0] = \_1356 [54]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2466$262:
      Old ports: A={ \_1429 [61:0] \_1356 [55] }, B={ \_1436 [62:1] \_1356 [55] }, Y=\_1438
      New ports: A=\_1429 [61:0], B=\_1436 [62:1], Y=\_1438 [62:1]
      New connections: \_1438 [0] = \_1356 [55]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2474$266:
      Old ports: A={ \_1420 [61:0] \_1356 [56] }, B={ \_1427 [62:1] \_1356 [56] }, Y=\_1429
      New ports: A=\_1420 [61:0], B=\_1427 [62:1], Y=\_1429 [62:1]
      New connections: \_1429 [0] = \_1356 [56]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2482$270:
      Old ports: A={ \_1411 [61:0] \_1356 [57] }, B={ \_1418 [62:1] \_1356 [57] }, Y=\_1420
      New ports: A=\_1411 [61:0], B=\_1418 [62:1], Y=\_1420 [62:1]
      New connections: \_1420 [0] = \_1356 [57]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2490$274:
      Old ports: A={ \_1402 [61:0] \_1356 [58] }, B={ \_1409 [62:1] \_1356 [58] }, Y=\_1411
      New ports: A=\_1402 [61:0], B=\_1409 [62:1], Y=\_1411 [62:1]
      New connections: \_1411 [0] = \_1356 [58]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2498$278:
      Old ports: A={ \_1393 [61:0] \_1356 [59] }, B={ \_1400 [62:1] \_1356 [59] }, Y=\_1402
      New ports: A=\_1393 [61:0], B=\_1400 [62:1], Y=\_1402 [62:1]
      New connections: \_1402 [0] = \_1356 [59]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2506$282:
      Old ports: A={ \_1384 [61:0] \_1356 [60] }, B={ \_1391 [62:1] \_1356 [60] }, Y=\_1393
      New ports: A=\_1384 [61:0], B=\_1391 [62:1], Y=\_1393 [62:1]
      New connections: \_1393 [0] = \_1356 [60]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2514$286:
      Old ports: A={ \_1375 [61:0] \_1356 [61] }, B={ \_1382 [62:1] \_1356 [61] }, Y=\_1384
      New ports: A=\_1375 [61:0], B=\_1382 [62:1], Y=\_1384 [62:1]
      New connections: \_1384 [0] = \_1356 [61]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:2522$290:
      Old ports: A={ 61'0000000000000000000000000000000000000000000000000000000000000 \_1356 [63:62] }, B={ \_1373 [62:1] \_1356 [62] }, Y=\_1375
      New ports: A={ 61'0000000000000000000000000000000000000000000000000000000000000 \_1356 [63] }, B=\_1373 [62:1], Y=\_1375 [62:1]
      New connections: \_1375 [0] = \_1356 [62]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3238$551:
      Old ports: A={ 62'00000000000000000000000000000000000000000000000000000000000000 \_774 [63] }, B={ \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [62] \_781 [30:0] }, Y=\_783
      New ports: A={ 31'0000000000000000000000000000000 \_774 [63] }, B={ \_781 [62] \_781 [30:0] }, Y=\_783 [31:0]
      New connections: \_783 [62:32] = { \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] \_783 [31] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3956$822:
      Old ports: A={ 62'00000000000000000000000000000000000000000000000000000000000000 \_166 [63] }, B={ \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [62] \_173 [30:0] }, Y=\_175
      New ports: A={ 31'0000000000000000000000000000000 \_166 [63] }, B={ \_173 [62] \_173 [30:0] }, Y=\_175 [31:0]
      New connections: \_175 [62:32] = { \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] \_175 [31] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3976$826:
      Old ports: A=7'0001011, B=7'1100101, Y=\_141
      New ports: A=2'01, B=2'10, Y=\_141 [2:1]
      New connections: { \_141 [6:3] \_141 [0] } = { \_141 [2] \_141 [2] 1'0 \_141 [1] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3977$827:
      Old ports: A={ 3'000 \_141 }, B=10'1111101001, Y=\_143
      New ports: A={ 1'0 \_141 }, B=8'11101001, Y=\_143 [7:0]
      New connections: \_143 [9:8] = { \_143 [7] \_143 [7] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3978$828:
      Old ports: A={ 4'0000 \_143 }, B=14'10011100010001, Y=\_145
      New ports: A={ 1'0 \_143 }, B=11'11100010001, Y=\_145 [10:0]
      New connections: \_145 [13:11] = { \_145 [10] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3979$829:
      Old ports: A={ 3'000 \_145 }, B=17'11000011010100001, Y=\_147
      New ports: A={ 1'0 \_145 }, B=15'100011010100001, Y={ \_147 [15] \_147 [13:0] }
      New connections: { \_147 [16] \_147 [14] } = { \_147 [15] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3983$833:
      Old ports: A={ 4'0000 \_153 }, B=21'100001111010001000111, Y=\_155
      New ports: A={ 1'0 \_153 }, B=18'101111010001000111, Y={ \_155 [20] \_155 [16:0] }
      New connections: \_155 [19:17] = 3'000
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3985$835:
      Old ports: A={ 6'000000 \_157 }, B=27'110000001010100101010110101, Y=\_159
      New ports: A={ 1'0 \_157 }, B=22'1001010100101010110101, Y={ \_159 [25] \_159 [20:0] }
      New connections: { \_159 [26] \_159 [24:21] } = { \_159 [25] 4'0000 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3987$837:
      Old ports: A={ 4'0000 \_161 }, B=31'1000010001110100011010111000111, Y=\_163
      New ports: A={ 1'0 \_161 }, B=28'1010001110100011010111000111, Y={ \_163 [30] \_163 [26:0] }
      New connections: \_163 [29:27] = 3'000
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4206$847:
      Old ports: A=10'0000001011, B=10'1111110010, Y=\_109
      New ports: A=2'01, B=2'10, Y={ \_109 [4] \_109 [0] }
      New connections: { \_109 [9:5] \_109 [3:1] } = { \_109 [4] \_109 [4] \_109 [4] \_109 [4] \_109 [4] \_109 [0] 2'01 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4207$848:
      Old ports: A={ 7'0000000 \_109 }, B=17'11000011100000100, Y=\_111
      New ports: A={ 1'0 \_109 }, B=11'11100000100, Y=\_111 [10:0]
      New connections: \_111 [16:11] = { \_111 [10] \_111 [10] 4'0000 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4208$849:
      Old ports: A={ 7'0000000 \_111 }, B=24'100110001001101001101000, Y=\_113
      New ports: A={ 1'0 \_111 }, B=18'101001101001101000, Y={ \_113 [19] \_113 [16:0] }
      New connections: { \_113 [23:20] \_113 [18:17] } = { \_113 [19] 2'00 \_113 [19] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4209$850:
      Old ports: A={ 6'000000 \_113 }, B=30'111011100110101111000100010000, Y=\_115
      New ports: A={ 1'0 \_113 }, B=25'1100110101111000100010000, Y=\_115 [24:0]
      New connections: \_115 [29:25] = { \_115 [24] \_115 [24] \_115 [24] 1'0 \_115 [24] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4234$864:
      Old ports: A=14'00000001100011, B=14'10011100001111, Y=\_80
      New ports: A=2'10, B=2'01, Y={ \_80 [5] \_80 [2] }
      New connections: { \_80 [13:6] \_80 [4:3] \_80 [1:0] } = { \_80 [2] 2'00 \_80 [2] \_80 [2] \_80 [2] 1'0 \_80 [5] 1'0 \_80 [2] 2'11 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4237$866:
      Old ports: A={ 6'000000 \_80 }, B=20'11110100001000111111, Y=\_82
      New ports: A={ 1'0 \_80 }, B=15'100001000111111, Y=\_82 [14:0]
      New connections: \_82 [19:15] = { \_82 [14] \_82 [14] \_82 [14] \_82 [14] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4240$868:
      Old ports: A={ 7'0000000 \_82 }, B=27'101111101011110000011111111, Y=\_84
      New ports: A={ 1'0 \_82 }, B=21'101011110000011111111, Y=\_84 [20:0]
      New connections: \_84 [26:21] = { \_84 [20] 1'0 \_84 [20] \_84 [20] \_84 [20] \_84 [20] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4243$870:
      Old ports: A={ 7'0000000 \_84 }, B=34'1001010100000010111110001111111111, Y=\_86
      New ports: A={ 1'0 \_84 }, B=28'1100000010111110001111111111, Y={ \_86 [28] \_86 [26:0] }
      New connections: { \_86 [33:29] \_86 [27] } = { \_86 [28] 2'00 \_86 [28] 2'00 }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3977$827:
      Old ports: A={ 1'0 \_141 }, B=8'11101001, Y=\_143 [7:0]
      New ports: A={ 1'0 \_141 [2:1] \_141 [2:1] }, B=5'11100, Y={ \_143 [7] \_143 [5] \_143 [3:1] }
      New connections: { \_143 [6] \_143 [4] \_143 [0] } = { \_143 [5] 2'01 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3978$828:
      Old ports: A={ 1'0 \_143 }, B=11'11100010001, Y=\_145 [10:0]
      New ports: A={ 1'0 \_143 [7] \_143 [7:0] }, B=10'1100010001, Y={ \_145 [10] \_145 [8:0] }
      New connections: \_145 [9] = \_145 [8]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3979$829:
      Old ports: A={ 1'0 \_145 }, B=15'100011010100001, Y={ \_147 [15] \_147 [13:0] }
      New ports: A={ 1'0 \_145 [10] \_145 [10:0] }, B=13'1011010100001, Y={ \_147 [15] \_147 [13] \_147 [10:0] }
      New connections: \_147 [12:11] = 2'00
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3980$830:
      Old ports: A=\_147, B=17'00000000001101111, Y=\_149
      New ports: A={ \_147 [15] \_147 [13:0] }, B=15'000000001101111, Y={ \_149 [15] \_149 [13:0] }
      New connections: { \_149 [16] \_149 [14] } = { \_149 [15] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3984$834:
      Old ports: A=\_155, B=21'011110100011000101001, Y=\_157
      New ports: A={ \_155 [20] 1'0 \_155 [16:0] }, B=19'0110100011000101001, Y={ \_157 [20] \_157 [17:0] }
      New connections: \_157 [19:18] = { \_157 [17] \_157 [17] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3986$836:
      Old ports: A=\_159, B=27'000000000011011001000000111, Y=\_161
      New ports: A={ \_159 [25] \_159 [20:0] }, B=22'0000011011001000000111, Y={ \_161 [25] \_161 [20:0] }
      New connections: { \_161 [26] \_161 [24:21] } = { \_161 [25] 4'0000 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4207$848:
      Old ports: A={ 1'0 \_109 }, B=11'11100000100, Y=\_111 [10:0]
      New ports: A={ \_109 [4] \_109 [4] 2'01 \_109 [0] }, B=5'10100, Y={ \_111 [8] \_111 [4] \_111 [2:0] }
      New connections: { \_111 [10:9] \_111 [7:5] \_111 [3] } = { \_111 [2] \_111 [8] \_111 [4] \_111 [4] \_111 [4] \_111 [0] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4208$849:
      Old ports: A={ 1'0 \_111 }, B=18'101001101001101000, Y={ \_113 [19] \_113 [16:0] }
      New ports: A={ \_111 [10] 1'0 \_111 [10:0] }, B=13'1101001101000, Y={ \_113 [15] \_113 [11:0] }
      New connections: { \_113 [19] \_113 [16] \_113 [14:12] } = { \_113 [11:10] 2'00 \_113 [11] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4209$850:
      Old ports: A={ 1'0 \_113 }, B=25'1100110101111000100010000, Y=\_115 [24:0]
      New ports: A={ \_113 [19] 1'0 \_113 [16:0] }, B=19'1101111000100010000, Y={ \_115 [19] \_115 [17:0] }
      New connections: { \_115 [24:20] \_115 [18] } = { \_115 [17] \_115 [19] 2'00 \_115 [19] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4210$851:
      Old ports: A=\_115, B=30'000000000000000000000001101111, Y=\_117
      New ports: A=\_115 [24:0], B=25'0000000000000000001101111, Y=\_117 [24:0]
      New connections: \_117 [29:25] = { \_117 [24] \_117 [24] \_117 [24] 1'0 \_117 [24] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4237$866:
      Old ports: A={ 1'0 \_80 }, B=15'100001000111111, Y=\_82 [14:0]
      New ports: A={ \_80 [2] \_80 [5] \_80 [5] 1'0 \_80 [2] }, B=5'00111, Y={ \_82 [8] \_82 [6:4] \_82 [2] }
      New connections: { \_82 [14:9] \_82 [7] \_82 [3] \_82 [1:0] } = { \_82 [4] \_82 [8] 2'00 \_82 [8] \_82 [2] 1'0 \_82 [2] 2'11 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4240$868:
      Old ports: A={ 1'0 \_82 }, B=21'101011110000011111111, Y=\_84 [20:0]
      New ports: A={ \_82 [14] 1'0 \_82 [14:0] }, B=17'01110000011111111, Y={ \_84 [17] \_84 [15:0] }
      New connections: { \_84 [20:18] \_84 [16] } = { \_84 [15] \_84 [17] \_84 [14] \_84 [14] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4243$870:
      Old ports: A={ 1'0 \_84 }, B=28'1100000010111110001111111111, Y={ \_86 [28] \_86 [26:0] }
      New ports: A={ 1'0 \_84 [20] \_84 [20:0] }, B=23'11010111110001111111111, Y={ \_86 [28] \_86 [26] \_86 [20:0] }
      New connections: \_86 [25:21] = { 1'0 \_86 [20] \_86 [20] \_86 [20] \_86 [20] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4246$872:
      Old ports: A=\_86, B=34'0000000000000000000000001111100111, Y=\_88
      New ports: A={ \_86 [28] \_86 [26:0] }, B=28'0000000000000000001111100111, Y={ \_88 [28] \_88 [26:0] }
      New connections: { \_88 [33:29] \_88 [27] } = { \_88 [28] 2'00 \_88 [28] 2'00 }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3978$828:
      Old ports: A={ 1'0 \_143 [7] \_143 [7:0] }, B=10'1100010001, Y={ \_145 [10] \_145 [8:0] }
      New ports: A={ \_143 [7] \_143 [7] \_143 [5] 1'0 \_143 [3:1] }, B=7'1001000, Y={ \_145 [8:7] \_145 [5:1] }
      New connections: { \_145 [10] \_145 [6] \_145 [0] } = { \_145 [4] \_145 [5] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3980$830:
      Old ports: A={ \_147 [15] \_147 [13:0] }, B=15'000000001101111, Y={ \_149 [15] \_149 [13:0] }
      New ports: A={ \_147 [15] \_147 [13] \_147 [10:0] }, B=13'0000001101111, Y={ \_149 [15] \_149 [13] \_149 [10:0] }
      New connections: \_149 [12:11] = 2'00
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3981$831:
      Old ports: A=\_149, B=17'00010101101100111, Y=\_151
      New ports: A={ \_149 [15] \_149 [13:0] }, B=15'010101101100111, Y={ \_151 [15] \_151 [13:0] }
      New connections: { \_151 [16] \_151 [14] } = { \_151 [15] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3985$835:
      Old ports: A={ 1'0 \_157 }, B=22'1001010100101010110101, Y={ \_159 [25] \_159 [20:0] }
      New ports: A={ 1'0 \_157 [20] \_157 [17] \_157 [17:0] }, B=21'101010100101010110101, Y={ \_159 [25] \_159 [20] \_159 [18:0] }
      New connections: \_159 [19] = \_159 [17]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3987$837:
      Old ports: A={ 1'0 \_161 }, B=28'1010001110100011010111000111, Y={ \_163 [30] \_163 [26:0] }
      New ports: A={ \_161 [25] \_161 [25] 1'0 \_161 [20:0] }, B=24'011110100011010111000111, Y={ \_163 [26:25] \_163 [21:0] }
      New connections: { \_163 [30] \_163 [24:22] } = { \_163 [21] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4208$849:
      Old ports: A={ \_111 [10] 1'0 \_111 [10:0] }, B=13'1101001101000, Y={ \_113 [15] \_113 [11:0] }
      New ports: A={ \_111 [2] 1'0 \_111 [8] \_111 [8] \_111 [4] \_111 [4] \_111 [0] \_111 [2:0] }, B=10'1110101000, Y={ \_113 [15] \_113 [11] \_113 [9:8] \_113 [5:0] }
      New connections: { \_113 [10] \_113 [7:6] } = { \_113 [2] \_113 [4] \_113 [5] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4209$850:
      Old ports: A={ \_113 [19] 1'0 \_113 [16:0] }, B=19'1101111000100010000, Y={ \_115 [19] \_115 [17:0] }
      New ports: A={ \_113 [15] 1'0 \_113 [11] \_113 [11:0] }, B=15'111000100010000, Y={ \_115 [15] \_115 [13:0] }
      New connections: { \_115 [19] \_115 [17:16] \_115 [14] } = { \_115 [12] \_115 [13] \_115 [10] \_115 [13] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4210$851:
      Old ports: A=\_115 [24:0], B=25'0000000000000000001101111, Y=\_117 [24:0]
      New ports: A={ \_115 [19] \_115 [17:0] }, B=19'0000000000001101111, Y={ \_117 [19] \_117 [17:0] }
      New connections: { \_117 [24:20] \_117 [18] } = { \_117 [17] \_117 [19] 2'00 \_117 [19] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4211$852:
      Old ports: A=\_117, B=30'000000000000000010101101100111, Y=\_119
      New ports: A=\_117 [24:0], B=25'0000000000010101101100111, Y=\_119 [24:0]
      New connections: \_119 [29:25] = { \_119 [24] \_119 [24] \_119 [24] 1'0 \_119 [24] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4240$868:
      Old ports: A={ \_82 [14] 1'0 \_82 [14:0] }, B=17'01110000011111111, Y={ \_84 [17] \_84 [15:0] }
      New ports: A={ \_82 [4] \_82 [8] \_82 [2] \_82 [8] 1'0 \_82 [6:4] \_82 [2] }, B=9'010011111, Y={ \_84 [17] \_84 [13] \_84 [9:4] \_84 [2] }
      New connections: { \_84 [15:14] \_84 [12:10] \_84 [3] \_84 [1:0] } = { \_84 [7] \_84 [4] 2'00 \_84 [8] \_84 [2] 2'11 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4243$870:
      Old ports: A={ 1'0 \_84 [20] \_84 [20:0] }, B=23'11010111110001111111111, Y={ \_86 [28] \_86 [26] \_86 [20:0] }
      New ports: A={ 1'0 \_84 [15:14] \_84 [17] \_84 [15:0] }, B=20'10011110001111111111, Y={ \_86 [28] \_86 [20] \_86 [18:17] \_86 [15:0] }
      New connections: { \_86 [26] \_86 [19] \_86 [16] } = { \_86 [15] \_86 [17] \_86 [14] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4246$872:
      Old ports: A={ \_86 [28] \_86 [26:0] }, B=28'0000000000000000001111100111, Y={ \_88 [28] \_88 [26:0] }
      New ports: A={ \_86 [28] \_86 [26] \_86 [20:0] }, B=23'00000000000001111100111, Y={ \_88 [28] \_88 [26] \_88 [20:0] }
      New connections: \_88 [25:21] = { 1'0 \_88 [20] \_88 [20] \_88 [20] \_88 [20] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4249$874:
      Old ports: A=\_88, B=34'0000000000000000011000011010011111, Y=\_90
      New ports: A={ \_88 [28] \_88 [26:0] }, B=28'0000000000011000011010011111, Y={ \_90 [28] \_90 [26:0] }
      New connections: { \_90 [33:29] \_90 [27] } = { \_90 [28] 2'00 \_90 [28] 2'00 }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3979$829:
      Old ports: A={ 1'0 \_145 [10] \_145 [10:0] }, B=13'1011010100001, Y={ \_147 [15] \_147 [13] \_147 [10:0] }
      New ports: A={ 1'0 \_145 [4] \_145 [8] \_145 [8:7] \_145 [5] \_145 [5:1] }, B=11'11101010000, Y={ \_147 [15] \_147 [10:1] }
      New connections: { \_147 [13] \_147 [0] } = { \_147 [4] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3981$831:
      Old ports: A={ \_149 [15] \_149 [13:0] }, B=15'010101101100111, Y={ \_151 [15] \_151 [13:0] }
      New ports: A={ \_149 [15] \_149 [13] 1'0 \_149 [10:0] }, B=14'01101101100111, Y={ \_151 [15] \_151 [13] \_151 [11:0] }
      New connections: \_151 [12] = 1'0
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3982$832:
      Old ports: A=\_151, B=17'00010011101110101, Y=\_153
      New ports: A={ \_151 [15] \_151 [13:0] }, B=15'010011101110101, Y={ \_153 [15] \_153 [13:0] }
      New connections: { \_153 [16] \_153 [14] } = { \_153 [15] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3986$836:
      Old ports: A={ \_159 [25] \_159 [20:0] }, B=22'0000011011001000000111, Y={ \_161 [25] \_161 [20:0] }
      New ports: A={ \_159 [25] \_159 [20] \_159 [18:0] }, B=21'000011011001000000111, Y={ \_161 [25] \_161 [20] \_161 [18:0] }
      New connections: \_161 [19] = \_161 [17]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4209$850:
      Old ports: A={ \_113 [15] 1'0 \_113 [11] \_113 [11:0] }, B=15'111000100010000, Y={ \_115 [15] \_115 [13:0] }
      New ports: A={ \_113 [15] 1'0 \_113 [11] \_113 [11] \_113 [9:8] \_113 [4] \_113 [5:0] }, B=13'1110010010000, Y={ \_115 [15] \_115 [13:11] \_115 [9:7] \_115 [5:0] }
      New connections: { \_115 [10] \_115 [6] } = { \_115 [2] \_115 [5] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4210$851:
      Old ports: A={ \_115 [19] \_115 [17:0] }, B=19'0000000000001101111, Y={ \_117 [19] \_117 [17:0] }
      New ports: A={ \_115 [15] \_115 [13:0] }, B=15'000000001101111, Y={ \_117 [15] \_117 [13:0] }
      New connections: { \_117 [19] \_117 [17:16] \_117 [14] } = { \_117 [12] \_117 [13] \_117 [10] \_117 [13] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4211$852:
      Old ports: A=\_117 [24:0], B=25'0000000000010101101100111, Y=\_119 [24:0]
      New ports: A={ \_117 [19] \_117 [17:0] }, B=19'0000010101101100111, Y={ \_119 [19] \_119 [17:0] }
      New connections: { \_119 [24:20] \_119 [18] } = { \_119 [17] \_119 [19] 2'00 \_119 [19] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4212$853:
      Old ports: A=\_119, B=30'000000000000011000101010010010, Y=\_121
      New ports: A=\_119 [24:0], B=25'0000000011000101010010010, Y=\_121 [24:0]
      New connections: \_121 [29:25] = { \_121 [24] \_121 [24] \_121 [24] 1'0 \_121 [24] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4243$870:
      Old ports: A={ 1'0 \_84 [15:14] \_84 [17] \_84 [15:0] }, B=20'10011110001111111111, Y={ \_86 [28] \_86 [20] \_86 [18:17] \_86 [15:0] }
      New ports: A={ 1'0 \_84 [7] \_84 [4] \_84 [17] \_84 [13] \_84 [8] \_84 [9:4] \_84 [2] }, B=13'1001101111111, Y={ \_86 [28] \_86 [20] \_86 [18:17] \_86 [13] \_86 [10:4] \_86 [2] }
      New connections: { \_86 [15:14] \_86 [12:11] \_86 [3] \_86 [1:0] } = { \_86 [7] \_86 [4] 2'00 \_86 [2] 2'11 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4246$872:
      Old ports: A={ \_86 [28] \_86 [26] \_86 [20:0] }, B=23'00000000000001111100111, Y={ \_88 [28] \_88 [26] \_88 [20:0] }
      New ports: A={ \_86 [28] \_86 [20] \_86 [18:17] \_86 [15:0] }, B=20'00000000001111100111, Y={ \_88 [28] \_88 [20] \_88 [18:17] \_88 [15:0] }
      New connections: { \_88 [26] \_88 [19] \_88 [16] } = { \_88 [15] \_88 [17] \_88 [14] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4249$874:
      Old ports: A={ \_88 [28] \_88 [26:0] }, B=28'0000000000011000011010011111, Y={ \_90 [28] \_90 [26:0] }
      New ports: A={ \_88 [28] \_88 [26] \_88 [20:0] }, B=23'00000011000011010011111, Y={ \_90 [28] \_90 [26] \_90 [20:0] }
      New connections: \_90 [25:21] = { 1'0 \_90 [20] \_90 [20] \_90 [20] \_90 [20] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4252$876:
      Old ports: A=\_90, B=34'0000000000000011110100001000111111, Y=\_92
      New ports: A={ \_90 [28] \_90 [26:0] }, B=28'0000000011110100001000111111, Y={ \_92 [28] \_92 [26:0] }
      New connections: { \_92 [33:29] \_92 [27] } = { \_92 [28] 2'00 \_92 [28] 2'00 }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3980$830:
      Old ports: A={ \_147 [15] \_147 [13] \_147 [10:0] }, B=13'0000001101111, Y={ \_149 [15] \_149 [13] \_149 [10:0] }
      New ports: A={ \_147 [15] \_147 [10:1] }, B=11'00000110111, Y={ \_149 [15] \_149 [10:1] }
      New connections: { \_149 [13] \_149 [0] } = { \_149 [4] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3982$832:
      Old ports: A={ \_151 [15] \_151 [13:0] }, B=15'010011101110101, Y={ \_153 [15] \_153 [13:0] }
      New ports: A={ \_151 [15] \_151 [13] \_151 [11:0] }, B=14'01011101110101, Y={ \_153 [15] \_153 [13] \_153 [11:0] }
      New connections: \_153 [12] = 1'0
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3983$833:
      Old ports: A={ 1'0 \_153 }, B=18'101111010001000111, Y={ \_155 [20] \_155 [16:0] }
      New ports: A={ \_153 [15] \_153 [15] 1'0 \_153 [13:0] }, B=17'01111010001000111, Y=\_155 [16:0]
      New connections: \_155 [20] = \_155 [14]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3987$837:
      Old ports: A={ \_161 [25] \_161 [25] 1'0 \_161 [20:0] }, B=24'011110100011010111000111, Y={ \_163 [26:25] \_163 [21:0] }
      New ports: A={ \_161 [25] \_161 [25] 1'0 \_161 [20] \_161 [18:0] }, B=23'01110100011010111000111, Y={ \_163 [26:25] \_163 [21:20] \_163 [18:0] }
      New connections: \_163 [19] = \_163 [17]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4210$851:
      Old ports: A={ \_115 [15] \_115 [13:0] }, B=15'000000001101111, Y={ \_117 [15] \_117 [13:0] }
      New ports: A={ \_115 [15] \_115 [13:11] \_115 [2] \_115 [9:7] \_115 [5:0] }, B=14'00000000101111, Y={ \_117 [15] \_117 [13:7] \_117 [5:0] }
      New connections: \_117 [6] = \_117 [5]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4211$852:
      Old ports: A={ \_117 [19] \_117 [17:0] }, B=19'0000010101101100111, Y={ \_119 [19] \_119 [17:0] }
      New ports: A={ \_117 [15] \_117 [13] \_117 [13:0] }, B=16'0010101101100111, Y=\_119 [15:0]
      New connections: { \_119 [19] \_119 [17:16] } = { \_119 [12] \_119 [14] \_119 [10] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4212$853:
      Old ports: A=\_119 [24:0], B=25'0000000011000101010010010, Y=\_121 [24:0]
      New ports: A={ \_119 [19] \_119 [17:0] }, B=19'0011000101010010010, Y={ \_121 [19] \_121 [17:0] }
      New connections: { \_121 [24:20] \_121 [18] } = { \_121 [17] \_121 [19] 2'00 \_121 [19] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4213$854:
      Old ports: A=\_121, B=30'000000000100001111010001000111, Y=\_123
      New ports: A=\_121 [24:0], B=25'0000100001111010001000111, Y=\_123 [24:0]
      New connections: \_123 [29:25] = { \_123 [24] \_123 [24] \_123 [24] 1'0 \_123 [24] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4246$872:
      Old ports: A={ \_86 [28] \_86 [20] \_86 [18:17] \_86 [15:0] }, B=20'00000000001111100111, Y={ \_88 [28] \_88 [20] \_88 [18:17] \_88 [15:0] }
      New ports: A={ \_86 [28] \_86 [20] \_86 [18:17] \_86 [7] \_86 [13] \_86 [10:4] \_86 [2] \_86 [2] }, B=15'000000011111001, Y={ \_88 [28] \_88 [20] \_88 [18:17] \_88 [15] \_88 [13] \_88 [10:2] }
      New connections: { \_88 [14] \_88 [12:11] \_88 [1:0] } = { \_88 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4249$874:
      Old ports: A={ \_88 [28] \_88 [26] \_88 [20:0] }, B=23'00000011000011010011111, Y={ \_90 [28] \_90 [26] \_90 [20:0] }
      New ports: A={ \_88 [28] \_88 [15] \_88 [20] \_88 [18:17] \_88 [14] \_88 [15:0] }, B=22'0000011000011010011111, Y={ \_90 [28] \_90 [26] \_90 [20] \_90 [18:0] }
      New connections: \_90 [19] = \_90 [17]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4252$876:
      Old ports: A={ \_90 [28] \_90 [26:0] }, B=28'0000000011110100001000111111, Y={ \_92 [28] \_92 [26:0] }
      New ports: A={ \_90 [28] \_90 [26] \_90 [20:0] }, B=23'00011110100001000111111, Y={ \_92 [28] \_92 [26] \_92 [20:0] }
      New connections: \_92 [25:21] = { 1'0 \_92 [20] \_92 [20] \_92 [20] \_92 [20] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4255$878:
      Old ports: A=\_92, B=34'0000000000100110001001011001111111, Y=\_94
      New ports: A={ \_92 [28] \_92 [26:0] }, B=28'0000100110001001011001111111, Y={ \_94 [28] \_94 [26:0] }
      New connections: { \_94 [33:29] \_94 [27] } = { \_94 [28] 2'00 \_94 [28] 2'00 }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3981$831:
      Old ports: A={ \_149 [15] \_149 [13] 1'0 \_149 [10:0] }, B=14'01101101100111, Y={ \_151 [15] \_151 [13] \_151 [11:0] }
      New ports: A={ \_149 [15] \_149 [4] 1'0 \_149 [10:1] }, B=13'0110110110011, Y={ \_151 [15] \_151 [13] \_151 [11:1] }
      New connections: \_151 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3983$833:
      Old ports: A={ \_153 [15] \_153 [15] 1'0 \_153 [13:0] }, B=17'01111010001000111, Y=\_155 [16:0]
      New ports: A={ \_153 [15] \_153 [15] \_153 [13] 1'0 \_153 [11:0] }, B=16'0111010001000111, Y={ \_155 [16:15] \_155 [13:0] }
      New connections: \_155 [14] = \_155 [12]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4211$852:
      Old ports: A={ \_117 [15] \_117 [13] \_117 [13:0] }, B=16'0010101101100111, Y=\_119 [15:0]
      New ports: A={ \_117 [15] \_117 [13] \_117 [13:7] \_117 [5:0] }, B=15'001010110100111, Y={ \_119 [15:7] \_119 [5:0] }
      New connections: \_119 [6] = \_119 [5]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4212$853:
      Old ports: A={ \_119 [19] \_119 [17:0] }, B=19'0011000101010010010, Y={ \_121 [19] \_121 [17:0] }
      New ports: A={ \_119 [10] \_119 [15:0] }, B=17'11000101010010010, Y=\_121 [16:0]
      New connections: { \_121 [19] \_121 [17] } = { \_121 [12] \_121 [14] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4213$854:
      Old ports: A=\_121 [24:0], B=25'0000100001111010001000111, Y=\_123 [24:0]
      New ports: A={ \_121 [19] \_121 [19] \_121 [17:0] }, B=20'10001111010001000111, Y={ \_123 [20:19] \_123 [17:0] }
      New connections: { \_123 [24:21] \_123 [18] } = { \_123 [17] \_123 [19] 3'000 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4214$855:
      Old ports: A=\_123, B=30'000101111101110110100000000100, Y=\_125
      New ports: A={ 1'0 \_123 [24] \_123 [24:0] }, B=27'101111101110110100000000100, Y=\_125 [26:0]
      New connections: \_125 [29:27] = { \_125 [25] \_125 [25] \_125 [25] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4249$874:
      Old ports: A={ \_88 [28] \_88 [15] \_88 [20] \_88 [18:17] \_88 [14] \_88 [15:0] }, B=22'0000011000011010011111, Y={ \_90 [28] \_90 [26] \_90 [20] \_90 [18:0] }
      New ports: A={ \_88 [28] \_88 [15] \_88 [20] \_88 [18:17] \_88 [15] \_88 [4] \_88 [13] \_88 [10:2] }, B=17'00000100110100111, Y={ \_90 [28] \_90 [26] \_90 [20] \_90 [18:17] \_90 [15:13] \_90 [10:2] }
      New connections: { \_90 [16] \_90 [12:11] \_90 [1:0] } = { \_90 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4252$876:
      Old ports: A={ \_90 [28] \_90 [26] \_90 [20:0] }, B=23'00011110100001000111111, Y={ \_92 [28] \_92 [26] \_92 [20:0] }
      New ports: A={ \_90 [28] \_90 [26] \_90 [20] \_90 [18:0] }, B=22'0001110100001000111111, Y={ \_92 [28] \_92 [26] \_92 [20] \_92 [18:0] }
      New connections: \_92 [19] = \_92 [17]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4255$878:
      Old ports: A={ \_92 [28] \_92 [26:0] }, B=28'0000100110001001011001111111, Y={ \_94 [28] \_94 [26:0] }
      New ports: A={ \_92 [28] \_92 [26] \_92 [20] \_92 [20:0] }, B=24'000110001001011001111111, Y={ \_94 [28] \_94 [26] \_94 [21:0] }
      New connections: \_94 [25:22] = { 1'0 \_94 [21:20] \_94 [21] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4258$880:
      Old ports: A=\_94, B=34'0000111011100110101100100111111111, Y=\_96
      New ports: A={ \_94 [28] \_94 [28] 1'0 \_94 [26:0] }, B=30'011011100110101100100111111111, Y={ \_96 [30] \_96 [28:0] }
      New connections: { \_96 [33:31] \_96 [29] } = { \_96 [30] 2'00 \_96 [27] }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3982$832:
      Old ports: A={ \_151 [15] \_151 [13] \_151 [11:0] }, B=14'01011101110101, Y={ \_153 [15] \_153 [13] \_153 [11:0] }
      New ports: A={ \_151 [15] \_151 [13] \_151 [11:1] }, B=13'0101110111010, Y={ \_153 [15] \_153 [13] \_153 [11:1] }
      New connections: \_153 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3984$834:
      Old ports: A={ \_155 [20] 1'0 \_155 [16:0] }, B=19'0110100011000101001, Y={ \_157 [20] \_157 [17:0] }
      New ports: A={ 1'0 \_155 [16:15] \_155 [12] \_155 [13:0] }, B=18'110100011000101001, Y=\_157 [17:0]
      New connections: \_157 [20] = \_157 [12]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4212$853:
      Old ports: A={ \_119 [10] \_119 [15:0] }, B=17'11000101010010010, Y=\_121 [16:0]
      New ports: A={ \_119 [10] \_119 [15:7] \_119 [5:0] }, B=16'1100010101010010, Y={ \_121 [16:7] \_121 [5:0] }
      New connections: \_121 [6] = \_121 [5]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4213$854:
      Old ports: A={ \_121 [19] \_121 [19] \_121 [17:0] }, B=20'10001111010001000111, Y={ \_123 [20:19] \_123 [17:0] }
      New ports: A={ \_121 [12] \_121 [14] \_121 [16:0] }, B=19'0001111010001000111, Y={ \_123 [19] \_123 [17:0] }
      New connections: \_123 [20] = \_123 [12]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4214$855:
      Old ports: A={ 1'0 \_123 [24] \_123 [24:0] }, B=27'101111101110110100000000100, Y=\_125 [26:0]
      New ports: A={ \_123 [17] \_123 [19] \_123 [20:19] 1'0 \_123 [17:0] }, B=23'01101110110100000000100, Y={ \_125 [25] \_125 [23] \_125 [20:0] }
      New connections: { \_125 [26] \_125 [24] \_125 [22:21] } = { \_125 [18:17] \_125 [18] \_125 [18] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4215$856:
      Old ports: A=\_125, B=30'111100001101001110101100010010, Y=\_127
      New ports: A={ \_125 [25] \_125 [26:0] }, B=28'1100001101001110101100010010, Y=\_127 [27:0]
      New connections: \_127 [29:28] = { \_127 [27] \_127 [27] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4252$876:
      Old ports: A={ \_90 [28] \_90 [26] \_90 [20] \_90 [18:0] }, B=22'0001110100001000111111, Y={ \_92 [28] \_92 [26] \_92 [20] \_92 [18:0] }
      New ports: A={ \_90 [28] \_90 [26] \_90 [20] \_90 [18:17] \_90 [15:13] \_90 [10:2] }, B=17'00011010010001111, Y={ \_92 [28] \_92 [26] \_92 [20] \_92 [18:17] \_92 [15:13] \_92 [10:2] }
      New connections: { \_92 [16] \_92 [12:11] \_92 [1:0] } = { \_92 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4258$880:
      Old ports: A={ \_94 [28] \_94 [28] 1'0 \_94 [26:0] }, B=30'011011100110101100100111111111, Y={ \_96 [30] \_96 [28:0] }
      New ports: A={ \_94 [28] \_94 [28] \_94 [26] 1'0 \_94 [21] \_94 [21:0] }, B=27'010110110101100100111111111, Y={ \_96 [30] \_96 [28] \_96 [26:24] \_96 [21:0] }
      New connections: { \_96 [27] \_96 [23:22] } = { \_96 [25] \_96 [20] \_96 [21] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4261$882:
      Old ports: A=\_96, B=34'1001010100000010111110001111111111, Y=\_98 [33:0]
      New ports: A={ \_96 [30] \_96 [28:0] }, B=30'110100000010111110001111111111, Y={ \_98 [30] \_98 [28:0] }
      New connections: { \_98 [33:31] \_98 [29] } = { \_98 [30] 2'00 \_98 [27] }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3983$833:
      Old ports: A={ \_153 [15] \_153 [15] \_153 [13] 1'0 \_153 [11:0] }, B=16'0111010001000111, Y={ \_155 [16:15] \_155 [13:0] }
      New ports: A={ \_153 [15] \_153 [15] \_153 [13] 1'0 \_153 [11:1] }, B=15'011101000100011, Y={ \_155 [16:15] \_155 [13:1] }
      New connections: \_155 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3985$835:
      Old ports: A={ 1'0 \_157 [20] \_157 [17] \_157 [17:0] }, B=21'101010100101010110101, Y={ \_159 [25] \_159 [20] \_159 [18:0] }
      New ports: A={ 1'0 \_157 [17] \_157 [17:0] }, B=20'11010100101010110101, Y={ \_159 [25] \_159 [18:0] }
      New connections: \_159 [20] = \_159 [12]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4215$856:
      Old ports: A={ \_125 [25] \_125 [26:0] }, B=28'1100001101001110101100010010, Y=\_127 [27:0]
      New ports: A={ \_125 [25] \_125 [25] \_125 [23] \_125 [18] \_125 [20:0] }, B=25'1000101001110101100010010, Y={ \_127 [27] \_127 [25] \_127 [23:22] \_127 [20:0] }
      New connections: { \_127 [26] \_127 [24] \_127 [21] } = { \_127 [18:17] \_127 [18] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4216$857:
      Old ports: A=\_127, B=30'000000000000011011001000000111, Y=\_129
      New ports: A=\_127 [27:0], B=28'0000000000011011001000000111, Y=\_129 [27:0]
      New connections: \_129 [29:28] = { \_129 [27] \_129 [27] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4255$878:
      Old ports: A={ \_92 [28] \_92 [26] \_92 [20] \_92 [20:0] }, B=24'000110001001011001111111, Y={ \_94 [28] \_94 [26] \_94 [21:0] }
      New ports: A={ \_92 [28] \_92 [26] \_92 [20] \_92 [20] \_92 [17] \_92 [18:17] \_92 [4] \_92 [15:13] 1'0 \_92 [10:2] }, B=21'000110001001110011111, Y={ \_94 [28] \_94 [26] \_94 [21:12] \_94 [10:2] }
      New connections: { \_94 [11] \_94 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4261$882:
      Old ports: A={ \_96 [30] \_96 [28:0] }, B=30'110100000010111110001111111111, Y={ \_98 [30] \_98 [28:0] }
      New ports: A={ \_96 [30] \_96 [28] \_96 [26:24] \_96 [21:0] }, B=27'111000010111110001111111111, Y={ \_98 [30] \_98 [28] \_98 [26:24] \_98 [21:0] }
      New connections: { \_98 [27] \_98 [23:22] } = { \_98 [25] \_98 [20] \_98 [21] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4264$884:
      Old ports: A=\_98 [33:0], B=34'0000000000000011110100001000111111, Y=\_100
      New ports: A={ \_98 [30] \_98 [28:0] }, B=30'000000000011110100001000111111, Y={ \_100 [30] \_100 [28:0] }
      New connections: { \_100 [33:31] \_100 [29] } = { \_100 [30] 2'00 \_100 [27] }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3984$834:
      Old ports: A={ 1'0 \_155 [16:15] \_155 [12] \_155 [13:0] }, B=18'110100011000101001, Y=\_157 [17:0]
      New ports: A={ 1'0 \_155 [16:15] \_155 [12] \_155 [13:1] }, B=17'11010001100010100, Y=\_157 [17:1]
      New connections: \_157 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4216$857:
      Old ports: A=\_127 [27:0], B=28'0000000000011011001000000111, Y=\_129 [27:0]
      New ports: A={ \_127 [27] \_127 [25] \_127 [23:22] \_127 [20:0] }, B=25'0000000011011001000000111, Y={ \_129 [27] \_129 [25] \_129 [23:22] \_129 [20:0] }
      New connections: { \_129 [26] \_129 [24] \_129 [21] } = { \_129 [18:17] \_129 [18] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4217$858:
      Old ports: A={ 1'0 \_129 }, B=31'1000010001110100011010111000111, Y=\_131
      New ports: A={ 1'0 \_129 [27:0] }, B=29'10010001110100011010111000111, Y={ \_131 [30] \_131 [27:0] }
      New connections: \_131 [29:28] = { \_131 [27] \_131 [27] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4258$880:
      Old ports: A={ \_94 [28] \_94 [28] \_94 [26] 1'0 \_94 [21] \_94 [21:0] }, B=27'010110110101100100111111111, Y={ \_96 [30] \_96 [28] \_96 [26:24] \_96 [21:0] }
      New ports: A={ \_94 [28] \_94 [28] \_94 [26] \_94 [21] \_94 [21:12] 1'0 \_94 [10:2] }, B=24'010101101011001001111111, Y={ \_96 [30] \_96 [28] \_96 [26] \_96 [24] \_96 [21:2] }
      New connections: { \_96 [25] \_96 [1:0] } = { \_96 [11] 2'11 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4264$884:
      Old ports: A={ \_98 [30] \_98 [28:0] }, B=30'000000000011110100001000111111, Y={ \_100 [30] \_100 [28:0] }
      New ports: A={ \_98 [30] \_98 [28] \_98 [26:24] \_98 [21:0] }, B=27'000000011110100001000111111, Y={ \_100 [30] \_100 [28] \_100 [26:24] \_100 [21:0] }
      New connections: { \_100 [27] \_100 [23:22] } = { \_100 [25] \_100 [20] \_100 [21] }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4267$886:
      Old ports: A=\_100, B=34'1001010100000010111110001111111111, Y=\_102
      New ports: A={ \_100 [30] \_100 [28:0] }, B=30'110100000010111110001111111111, Y={ \_102 [30] \_102 [28:0] }
      New connections: { \_102 [33:31] \_102 [29] } = { \_102 [30] 2'00 \_102 [27] }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3985$835:
      Old ports: A={ 1'0 \_157 [17] \_157 [17:0] }, B=20'11010100101010110101, Y={ \_159 [25] \_159 [18:0] }
      New ports: A={ 1'0 \_157 [17] \_157 [17:1] }, B=19'1101010010101011010, Y={ \_159 [25] \_159 [18:1] }
      New connections: \_159 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4217$858:
      Old ports: A={ 1'0 \_129 [27:0] }, B=29'10010001110100011010111000111, Y={ \_131 [30] \_131 [27:0] }
      New ports: A={ 1'0 \_129 [27] \_129 [25] \_129 [17] \_129 [23:22] \_129 [18] \_129 [20:0] }, B=28'1010001110100011010111000111, Y={ \_131 [30] \_131 [27] \_131 [25:0] }
      New connections: \_131 [26] = \_131 [18]
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4261$882:
      Old ports: A={ \_96 [30] \_96 [28] \_96 [26:24] \_96 [21:0] }, B=27'111000010111110001111111111, Y={ \_98 [30] \_98 [28] \_98 [26:24] \_98 [21:0] }
      New ports: A={ \_96 [30] \_96 [28] \_96 [26] \_96 [24] \_96 [21:2] }, B=24'111000101111100011111111, Y={ \_98 [30] \_98 [28] \_98 [26] \_98 [24] \_98 [21:2] }
      New connections: { \_98 [25] \_98 [1:0] } = { \_98 [11] 2'11 }
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4267$886:
      Old ports: A={ \_100 [30] \_100 [28:0] }, B=30'110100000010111110001111111111, Y={ \_102 [30] \_102 [28:0] }
      New ports: A={ \_100 [30] \_100 [28] \_100 [26:24] \_100 [21:0] }, B=27'111000010111110001111111111, Y={ \_102 [30] \_102 [28] \_102 [26:24] \_102 [21:0] }
      New connections: { \_102 [27] \_102 [23:22] } = { \_102 [25] \_102 [20] \_102 [21] }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3986$836:
      Old ports: A={ \_159 [25] \_159 [20] \_159 [18:0] }, B=21'000011011001000000111, Y={ \_161 [25] \_161 [20] \_161 [18:0] }
      New ports: A={ \_159 [25] \_159 [12] \_159 [18:1] }, B=20'00001101100100000011, Y={ \_161 [25] \_161 [20] \_161 [18:1] }
      New connections: \_161 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4264$884:
      Old ports: A={ \_98 [30] \_98 [28] \_98 [26:24] \_98 [21:0] }, B=27'000000011110100001000111111, Y={ \_100 [30] \_100 [28] \_100 [26:24] \_100 [21:0] }
      New ports: A={ \_98 [30] \_98 [28] \_98 [26] \_98 [24] \_98 [21:2] }, B=24'000000111101000010001111, Y={ \_100 [30] \_100 [28] \_100 [26] \_100 [24] \_100 [21:2] }
      New connections: { \_100 [25] \_100 [1:0] } = { \_100 [11] 2'11 }
  Optimizing cells in module \day2.
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:3987$837:
      Old ports: A={ \_161 [25] \_161 [25] 1'0 \_161 [20] \_161 [18:0] }, B=23'01110100011010111000111, Y={ \_163 [26:25] \_163 [21:20] \_163 [18:0] }
      New ports: A={ \_161 [25] \_161 [25] 1'0 \_161 [20] \_161 [18:1] }, B=22'0111010001101011100011, Y={ \_163 [26:25] \_163 [21:20] \_163 [18:1] }
      New connections: \_163 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$build/day2.v:4267$886:
      Old ports: A={ \_100 [30] \_100 [28] \_100 [26:24] \_100 [21:0] }, B=27'111000010111110001111111111, Y={ \_102 [30] \_102 [28] \_102 [26:24] \_102 [21:0] }
      New ports: A={ \_100 [30] \_100 [28] \_100 [26] \_100 [24] \_100 [21:2] }, B=24'111000101111100011111111, Y={ \_102 [30] \_102 [28] \_102 [26] \_102 [24] \_102 [21:2] }
      New connections: { \_102 [25] \_102 [1:0] } = { \_102 [11] 2'11 }
  Optimizing cells in module \day2.
Performed a total of 170 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~16 debug messages>

2.19.10. Rerunning OPT passes. (Maybe there is more to do..)

2.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~438 debug messages>

2.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.19.14. Executing OPT_SHARE pass.

2.19.15. Executing OPT_DFF pass (perform DFF optimizations).

2.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 1 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

2.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.19.18. Rerunning OPT passes. (Maybe there is more to do..)

2.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~438 debug messages>

2.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day2.
Performed a total of 0 changes.

2.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
Removed a total of 0 cells.

2.19.22. Executing OPT_SHARE pass.

2.19.23. Executing OPT_DFF pass (perform DFF optimizations).

2.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..

2.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.19.26. Finished fast OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using template $paramod$d2455104d750d99d2c2ad573b55e75e857f021ee\_90_alu for cells of type $alu.
Using template $paramod$ef1f3e9929e41bf27c58249a838ab0adc89553d6\_90_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$da7d5bd1a7d8df4ef4b24f377f61b6105d5e8c0d\_90_alu for cells of type $alu.
Using template $paramod$cf130c52d3b73155c148d83e4a1ff9ca51113fa8\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$1d6b3d024fbc771ca17a978384f234530fb0bf4c\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$50019e270bbf481af9f88a5953d80a9e385eb4d5\_90_alu for cells of type $alu.
Using template $paramod$646a512bc9b2266a08ea214f7e291610ccf1bb6e\_90_alu for cells of type $alu.
Using template $paramod$09fb353be6f74e52bc107a63894ee516bfde8aac\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \_742 * \_1348 (64x64 bits, unsigned)
  add { \_163 [30] 3'000 \_163 [26:25] 3'000 \_163 [30] \_163 [20:18] \_163 [19] \_163 [16:1] 1'1 } * { 1'0 \_1370 \_1379 \_1388 \_1397 \_1406 \_1415 \_1424 \_1433 \_1442 \_1451 \_1460 \_1469 \_1478 \_1487 \_1496 \_1505 \_1514 \_1523 \_1532 \_1541 \_1550 \_1559 \_1568 \_1577 \_1586 \_1595 \_1604 \_1613 \_1622 \_1631 \_1640 \_1649 \_1658 \_1667 \_1676 \_1685 \_1694 \_1703 \_1712 \_1721 \_1730 \_1739 \_1748 \_1757 \_1766 \_1775 \_1784 \_1793 \_1802 \_1811 \_1820 \_1829 \_1838 \_1847 \_1856 \_1865 \_1874 \_1883 \_1892 \_1901 \_1910 \_1919 \_1928 } (31x64 bits, unsigned)
  add { \_778 \_787 \_796 \_805 \_814 \_823 \_832 \_841 \_850 \_859 \_868 \_877 \_886 \_895 \_904 \_913 \_922 \_931 \_940 \_949 \_958 \_967 \_976 \_985 \_994 \_1003 \_1012 \_1021 \_1030 \_1039 \_1048 \_1057 \_1066 \_1075 \_1084 \_1093 \_1102 \_1111 \_1120 \_1129 \_1138 \_1147 \_1156 \_1165 \_1174 \_1183 \_1192 \_1201 \_1210 \_1219 \_1228 \_1237 \_1246 \_1255 \_1264 \_1273 \_1282 \_1291 \_1300 \_1309 \_1318 \_1327 \_1336 \_1345 } * \_1348 (64x64 bits, unsigned)
  add { \_170 \_179 \_188 \_197 \_206 \_215 \_224 \_233 \_242 \_251 \_260 \_269 \_278 \_287 \_296 \_305 \_314 \_323 \_332 \_341 \_350 \_359 \_368 \_377 \_386 \_395 \_404 \_413 \_422 \_431 \_440 \_449 \_458 \_467 \_476 \_485 \_494 \_503 \_512 \_521 \_530 \_539 \_548 \_557 \_566 \_575 \_584 \_593 \_602 \_611 \_620 \_629 \_638 \_647 \_656 \_665 \_674 \_683 \_692 \_701 \_710 \_719 \_728 \_737 } * { \_163 [30] 3'000 \_163 [26:25] 3'000 \_163 [30] \_163 [20:18] \_163 [19] \_163 [16:1] 1'1 } (64x31 bits, unsigned)
  add \_1973 (64 bits, unsigned)
  sub \_46 (64 bits, unsigned)
  add \_1942 (64 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000111111 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111111 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000111110 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~119690 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.
<suppressed ~188273 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
<suppressed ~252630 debug messages>
Removed a total of 84210 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 2443 unused cells and 78331 unused wires.
<suppressed ~2444 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\day2' to `<abc-temp-dir>/input.blif'..

2.22.1.1. Executed ABC.
Extracted 136768 gates and 137100 wires to a netlist network with 330 inputs and 267 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/p8/zvw_h9yx0rjb1g7xhctdry9m0000gn/T/yosys-abc-6TvdTi/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      561
ABC RESULTS:            ANDNOT cells:    37988
ABC RESULTS:               MUX cells:     7670
ABC RESULTS:              NAND cells:     1401
ABC RESULTS:               NOR cells:    10450
ABC RESULTS:               NOT cells:     6446
ABC RESULTS:                OR cells:    10783
ABC RESULTS:             ORNOT cells:     3661
ABC RESULTS:              XNOR cells:     7708
ABC RESULTS:               XOR cells:    17771
ABC RESULTS:        internal signals:   136503
ABC RESULTS:           input signals:      330
ABC RESULTS:          output signals:      267
Removing temp directory.
Removing global temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day2.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day2'.
<suppressed ~3234 debug messages>
Removed a total of 1078 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day2..
Removed 0 unused cells and 48450 unused wires.
<suppressed ~536 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `day2'. Setting top module to day2.

2.24.1. Analyzing design hierarchy..
Top module:  \day2

2.24.2. Analyzing design hierarchy..
Top module:  \day2
Removed 0 unused modules.

2.25. Printing statistics.

=== day2 ===

        +----------Local Count, excluding submodules.
        | 
   104295 wires
   165681 wire bits
     1198 public wires
    62584 public wire bits
       12 ports
      267 port bits
   103688 cells
    37418   $_ANDNOT_
      543   $_AND_
     7656   $_MUX_
     1401   $_NAND_
    10105   $_NOR_
     6431   $_NOT_
     3659   $_ORNOT_
    10682   $_OR_
      327   $_SDFFE_PP0P_
     7708   $_XNOR_
    17758   $_XOR_

2.26. Executing CHECK pass (checking for obvious problems).
Checking module day2...
Found and reported 0 problems.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
   "invocation": "stat -tech cmos -json ",
   "modules": {
      "\\day2": {
         "num_wires":         104295,
         "num_wire_bits":     165681,
         "num_pub_wires":     1198,
         "num_pub_wire_bits": 62584,
         "num_ports":         12,
         "num_port_bits":     267,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         103688,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 37418,
            "$_AND_": 543,
            "$_MUX_": 7656,
            "$_NAND_": 1401,
            "$_NOR_": 10105,
            "$_NOT_": 6431,
            "$_ORNOT_": 3659,
            "$_OR_": 10682,
            "$_SDFFE_PP0P_": 327,
            "$_XNOR_": 7708,
            "$_XOR_": 17758
         },
         "estimated_num_transistors": "770162+"
      }
   },
      "design": {
         "num_wires":         104295,
         "num_wire_bits":     165681,
         "num_pub_wires":     1198,
         "num_pub_wire_bits": 62584,
         "num_ports":         12,
         "num_port_bits":     267,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         103688,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 37418,
            "$_AND_": 543,
            "$_MUX_": 7656,
            "$_NAND_": 1401,
            "$_NOR_": 10105,
            "$_NOT_": 6431,
            "$_ORNOT_": 3659,
            "$_OR_": 10682,
            "$_SDFFE_PP0P_": 327,
            "$_XNOR_": 7708,
            "$_XOR_": 17758
         },
         "estimated_num_transistors": "770162+"
      }
}

End of script. Logfile hash: 7a1c7e7e67, CPU: user 24.33s system 0.72s, MEM: 1137.48 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 24% 1x abc (7 sec), 19% 28x opt_expr (6 sec), ...
