
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000621                       # Number of seconds simulated
sim_ticks                                   620643000                       # Number of ticks simulated
final_tick                                  620643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85312                       # Simulator instruction rate (inst/s)
host_op_rate                                   160577                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              122319325                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707276                       # Number of bytes of host memory used
host_seconds                                     5.07                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          100416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           34368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              134784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       100416                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         100416                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1569                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              537                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2106                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          161793495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           55374829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              217168324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     161793495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         161793495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         161793495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          55374829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             217168324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1569.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       538.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4275                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2107                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  134784                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   134848                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                52                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      620550000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2107                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1542                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      471                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       78                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          499                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     269.466934                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    172.320553                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    275.033865                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           176     35.27%     35.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          136     27.25%     62.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           63     12.63%     75.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           35      7.01%     82.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           24      4.81%     86.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      3.01%     89.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      2.81%     92.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.80%     94.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           499                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       100416                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        34368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 161793494.811026632786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 55374829.007980428636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1569                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          538                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     58861250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     22588500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37515.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     41986.06                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      41962250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 81449750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10530000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19915.64                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4997.63                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38656.74                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        217.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     217.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.70                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.70                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.30                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1603                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      294518.27                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9182040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              21722130                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1566240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        111735960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         42580320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          56094060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               278155335                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             448.172838                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             568939250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2742500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13497750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     213016500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    110884250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       35463500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    245038500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1428000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    743820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5854800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              17240790                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1959360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        117170340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         49501440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          52123440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               279212550                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             449.876257                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             577702250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3725000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     191869750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    128905750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25126000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    256976500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  170751                       # Number of BP lookups
system.cpu.branchPred.condPredicted            170751                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25610                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               105992                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   59894                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10941                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          105992                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31533                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            74459                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13669                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      162816                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      119215                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           855                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           181                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      143747                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           270                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       620643000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1241287                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             133271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         854337                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      170751                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              91427                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1004508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   52220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1548                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    143601                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1205                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1165578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.449680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.852906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   279727     24.00%     24.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81987      7.03%     31.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   803864     68.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1165578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.137560                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.688267                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   200413                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                137344                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    748234                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 53477                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  26110                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1476818                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 87881                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  26110                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   297229                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   37702                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    702654                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                100100                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1385350                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44194                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    74                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  35656                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     87                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42080                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              684                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1294648                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3291965                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2374127                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4138                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   538322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     78925                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               235687                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              143886                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28541                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9579                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1296086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 609                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    994112                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             52689                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          481935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       830085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            593                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1165578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.852892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              434910     37.31%     37.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              467224     40.09%     77.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              263444     22.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1165578                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  327317     82.71%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    262      0.07%     82.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.01%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.01%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  46537     11.76%     94.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21563      5.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7462      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                684817     68.89%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.09%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    68      0.01%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  834      0.08%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  298      0.03%     69.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 284      0.03%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               176116     17.72%     87.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              121756     12.25%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1067      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            516      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 994112                       # Type of FU issued
system.cpu.iq.rate                           0.800872                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      395727                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.398071                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3595760                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1774284                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       927674                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6458                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4830                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2643                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1379042                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3335                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            54238                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        99223                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          458                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        31530                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  26110                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   19214                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3518                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1296695                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             24008                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                235687                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               143886                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    271                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2943                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            490                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          11579                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        15544                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                27123                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                940754                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                162729                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53358                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       281910                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    83464                       # Number of branches executed
system.cpu.iew.exec_stores                     119181                       # Number of stores executed
system.cpu.iew.exec_rate                     0.757886                       # Inst execution rate
system.cpu.iew.wb_sent                         932654                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        930317                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    638387                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1106711                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.749478                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.576833                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          437243                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25707                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1124679                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.724437                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.872456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       625702     55.63%     55.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183195     16.29%     71.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       315782     28.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1124679                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                315782                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2060899                       # The number of ROB reads
system.cpu.rob.rob_writes                     2544977                       # The number of ROB writes
system.cpu.timesIdled                             906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           75709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.867608                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.867608                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.348723                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.348723                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1602102                       # number of integer regfile reads
system.cpu.int_regfile_writes                  711241                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3364                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1891                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    186049                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   154074                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  435245                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.983759                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              215925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.689792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.983759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1767542                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1767542                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        97806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           97806                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       110316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110316                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       208122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           208122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       208122                       # number of overall hits
system.cpu.dcache.overall_hits::total          208122                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9779                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        11846                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11846                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11846                       # number of overall misses
system.cpu.dcache.overall_misses::total         11846                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145246500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145246500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     53469000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53469000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    198715500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    198715500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    198715500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    198715500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       219968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       219968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       219968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       219968                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.090896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090896                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018392                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053853                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053853                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14852.899069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14852.899069                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25867.924528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25867.924528                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16774.902921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16774.902921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16774.902921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16774.902921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1670                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.101449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7066                       # number of writebacks
system.cpu.dcache.writebacks::total              7066                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3914                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4042                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5865                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5865                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1939                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7804                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     87064500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     87064500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     48862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    135927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    135927000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    135927000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    135927000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035478                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14844.757033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14844.757033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25199.845281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25199.845281                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17417.606356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17417.606356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17417.606356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17417.606356                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7782                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.248691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              143141                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2124                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.392185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.248691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.945798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.945798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1150932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1150932                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       141017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          141017                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       141017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           141017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       141017                       # number of overall hits
system.cpu.icache.overall_hits::total          141017                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2584                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2584                       # number of overall misses
system.cpu.icache.overall_misses::total          2584                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168949000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    168949000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168949000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168949000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168949000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       143601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       143601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       143601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       143601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       143601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       143601                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017994                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017994                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017994                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017994                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017994                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65382.739938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65382.739938                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65382.739938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65382.739938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65382.739938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65382.739938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          459                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2125                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2125                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143445000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014798                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014798                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014798                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014798                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67503.529412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67503.529412                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67503.529412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67503.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67503.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67503.529412                       # average overall mshr miss latency
system.cpu.icache.replacements                   1596                       # number of replacements
system.l2bus.snoop_filter.tot_requests          19307                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7983                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7066                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2318                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1939                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1939                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7985                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5838                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23371                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   29209                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       135488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       950464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1085952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                29                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9935                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023855                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.152605                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9698     97.61%     97.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                      237      2.39%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9935                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             23785500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5323972                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            19496999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1657.049155                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16968                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2106                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.056980                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1202.957474                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   454.091681                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.293691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.110862                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.404553                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1972                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.512695                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               137866                       # Number of tag accesses
system.l2cache.tags.data_accesses              137866                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         7066                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7066                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1602                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1602                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          548                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5646                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6194                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             548                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7248                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7796                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            548                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7248                       # number of overall hits
system.l2cache.overall_hits::total               7796                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          330                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            330                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1570                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1778                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1570                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           538                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2108                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1570                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          538                       # number of overall misses
system.l2cache.overall_misses::total             2108                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29590500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29590500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134509500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18881500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    153391000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    134509500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     48472000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    182981500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134509500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     48472000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    182981500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         7066                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7066                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1932                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1932                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2118                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7972                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2118                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7786                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9904                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2118                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7786                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9904                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.170807                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.170807                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.741265                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.035531                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.223031                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.741265                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.069098                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.212843                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.741265                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.069098                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.212843                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 89668.181818                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 89668.181818                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85674.840764                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90776.442308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86271.653543                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85674.840764                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 90096.654275                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86803.368121                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85674.840764                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 90096.654275                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86803.368121                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          330                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          330                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1570                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1778                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1570                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          538                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2108                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1570                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          538                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2108                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     28930500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     28930500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    131371500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18467500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    149839000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    131371500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     47398000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    178769500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    131371500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     47398000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    178769500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.170807                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.170807                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.741265                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035531                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.223031                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.741265                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.069098                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.212843                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.741265                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.069098                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.212843                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 87668.181818                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 87668.181818                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83676.114650                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88786.057692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84273.903262                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83676.114650                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 88100.371747                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84805.265655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83676.114650                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 88100.371747                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84805.265655                       # average overall mshr miss latency
system.l2cache.replacements                         6                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2113                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1776                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 6                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                330                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               330                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1777                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4219                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       134784                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2107                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2107    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2107                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1056500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5265000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1658.948623                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2106                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2106                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1204.289816                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   454.658806                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.036752                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.013875                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.050627                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2106                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1978                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.064270                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                35818                       # Number of tag accesses
system.l3cache.tags.data_accesses               35818                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          330                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            330                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1569                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1777                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1569                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           538                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2107                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1569                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          538                       # number of overall misses
system.l3cache.overall_misses::total             2107                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     25960500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     25960500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    117250500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16604500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    133855000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    117250500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     42565000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    159815500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    117250500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     42565000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    159815500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          330                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          330                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1569                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1777                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1569                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          538                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2107                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1569                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          538                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2107                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 78668.181818                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 78668.181818                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74729.445507                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79829.326923                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75326.392797                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74729.445507                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 79117.100372                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 75849.786426                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74729.445507                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 79117.100372                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 75849.786426                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          330                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          330                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1569                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1777                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1569                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          538                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2107                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1569                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          538                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2107                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     25300500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     25300500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    114112500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16190500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    130303000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    114112500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     41491000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    155603500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    114112500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     41491000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    155603500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 76668.181818                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76668.181818                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72729.445507                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77838.942308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73327.518289                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72729.445507                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 77120.817844                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73850.735643                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72729.445507                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 77120.817844                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73850.735643                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    620643000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1776                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1777                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       134784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       134784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2107                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1053500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5708750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
