static inline void F_1 ( T_1 V_1 , unsigned V_2 )\r\n{\r\nF_2 ( V_1 , V_3 + V_2 ) ;\r\n}\r\nstatic inline T_1 F_3 ( unsigned V_2 )\r\n{\r\nreturn F_4 ( V_3 + V_2 ) ;\r\n}\r\nstatic inline void F_5 ( T_1 V_1 , unsigned V_2 )\r\n{\r\nF_2 ( V_1 , V_4 + V_2 ) ;\r\n}\r\nstatic inline T_1 F_6 ( unsigned V_2 )\r\n{\r\nreturn F_4 ( V_4 + V_2 ) ;\r\n}\r\nstatic inline void F_7 ( T_1 V_5 , T_1 V_6 , unsigned V_2 )\r\n{\r\nT_1 V_1 = F_6 ( V_2 ) ;\r\nV_1 &= ~ V_5 ;\r\nV_1 |= V_6 ;\r\nF_5 ( V_1 , V_2 ) ;\r\n}\r\nstatic int F_8 ( void )\r\n{\r\nunsigned long V_7 = 0x0 , V_8 = 0 ;\r\nwhile ( 1 ) {\r\nV_7 = F_6 ( V_9 ) ;\r\nif ( V_7 & V_10 )\r\nF_9 ( 100 ) ;\r\nelse\r\nbreak;\r\nif ( V_8 ++ > V_11 ) {\r\nF_10 ( V_12 L_1 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( unsigned long V_13 , unsigned long V_1 )\r\n{\r\nF_8 () ;\r\nF_5 ( V_14 | ( V_1 << V_15 ) | ( V_13 << V_16 ) ,\r\nV_9 ) ;\r\nF_9 ( 1 ) ;\r\nF_8 () ;\r\n}\r\nstatic int F_12 ( struct V_17 * V_18 , unsigned int V_19 , int V_20 ,\r\nint V_21 , T_1 * V_1 )\r\n{\r\nunsigned int V_22 = F_13 ( V_19 ) ;\r\nT_2 V_23 = F_14 ( V_19 ) ;\r\nT_1 V_24 ;\r\nT_1 V_25 ;\r\nT_1 V_26 = 0 ;\r\nif ( V_18 )\r\nV_26 = V_18 -> V_27 ;\r\nV_24 = ( ( ( V_20 & 0xF00 ) >> 8 ) << 24 ) | ( V_26 << 16 ) | ( V_22 << 11 ) |\r\n( V_23 << 8 ) | ( V_20 & 0xfc ) | 0x80000000 ;\r\nF_1 ( V_24 , V_28 ) ;\r\nV_25 = F_3 ( V_29 ) ;\r\nswitch ( V_21 ) {\r\ncase 1 :\r\n* V_1 = ( V_25 >> ( ( V_20 & 3 ) << 3 ) ) & 0xff ;\r\nbreak;\r\ncase 2 :\r\n* V_1 = ( V_25 >> ( ( V_20 & 3 ) << 3 ) ) & 0xffff ;\r\nbreak;\r\ncase 4 :\r\n* V_1 = V_25 ;\r\nbreak;\r\n}\r\nreturn V_30 ;\r\n}\r\nstatic int F_15 ( struct V_17 * V_18 , unsigned int V_19 , int V_20 ,\r\nint V_21 , T_1 V_1 )\r\n{\r\nunsigned int V_22 = F_13 ( V_19 ) ;\r\nT_2 V_23 = F_14 ( V_19 ) ;\r\nT_1 V_24 ;\r\nT_1 V_25 ;\r\nT_1 V_26 = 0 ;\r\nif ( V_18 )\r\nV_26 = V_18 -> V_27 ;\r\nV_24 = ( ( ( V_20 & 0xF00 ) >> 8 ) << 24 ) | ( V_26 << 16 ) | ( V_22 << 11 ) |\r\n( V_23 << 8 ) | ( V_20 & 0xfc ) | 0x80000000 ;\r\nF_1 ( V_24 , V_28 ) ;\r\nV_25 = F_3 ( V_29 ) ;\r\nswitch ( V_21 ) {\r\ncase 1 :\r\nV_25 = ( V_25 & ~ ( 0xff << ( ( V_20 & 3 ) << 3 ) ) ) |\r\n( V_1 << ( ( V_20 & 3 ) << 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_25 = ( V_25 & ~ ( 0xffff << ( ( V_20 & 3 ) << 3 ) ) ) |\r\n( V_1 << ( ( V_20 & 3 ) << 3 ) ) ;\r\nbreak;\r\ncase 4 :\r\nV_25 = V_1 ;\r\nbreak;\r\n}\r\nF_1 ( V_25 , V_29 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic int F_16 ( struct V_31 * V_32 )\r\n{\r\nF_11 ( 0x0 , 0x80 ) ;\r\nF_11 ( 0x1 , 0x04 ) ;\r\nF_11 ( 0x68 , 0xB4 ) ;\r\nF_7 ( 0 , V_33 , V_34 ) ;\r\nF_17 ( V_35 ) ;\r\nF_18 ( V_36 , 0 , V_37 ) ;\r\nF_18 ( V_38 , V_39 , V_40 ) ;\r\nF_19 ( V_35 ) ;\r\nF_18 ( 0 , V_36 , V_37 ) ;\r\nF_9 ( 100 ) ;\r\nif ( ! ( F_20 ( V_41 ) & V_39 ) ) {\r\nF_21 ( & V_32 -> V_42 , L_2 ) ;\r\nF_17 ( V_35 ) ;\r\nF_18 ( V_36 , 0 , V_37 ) ;\r\nreturn - 1 ;\r\n}\r\nF_18 ( V_43 | V_44 , V_38 | V_39 ,\r\nV_40 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_31 * V_32 )\r\n{\r\nT_1 V_1 = 0 ;\r\nF_18 ( F_23 ( 16 ) , 0 , V_45 ) ;\r\nF_19 ( V_35 ) ;\r\nF_18 ( 0 , V_36 , V_37 ) ;\r\nF_9 ( 100 ) ;\r\nF_7 ( ~ 0xff , 0x5 , V_46 ) ;\r\nF_12 ( NULL , 0 , 0x70c , 4 , & V_1 ) ;\r\nV_1 &= ~ ( 0xff ) << 8 ;\r\nV_1 |= 0x50 << 8 ;\r\nF_15 ( NULL , 0 , 0x70c , 4 , V_1 ) ;\r\nF_12 ( NULL , 0 , 0x70c , 4 , & V_1 ) ;\r\nF_21 ( & V_32 -> V_42 , L_3 , ( unsigned int ) V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_31 * V_32 )\r\n{\r\nstruct V_47 * V_48 = F_25 ( V_32 ,\r\nV_49 , 0 ) ;\r\nstruct V_47 * V_50 = F_25 ( V_32 ,\r\nV_49 , 1 ) ;\r\nT_1 V_1 = 0 ;\r\nV_35 = F_26 ( & V_32 -> V_42 , L_4 ) ;\r\nif ( F_27 ( V_35 ) )\r\nreturn F_28 ( V_35 ) ;\r\nV_3 = F_29 ( & V_32 -> V_42 , V_48 ) ;\r\nif ( F_27 ( V_3 ) )\r\nreturn F_28 ( V_3 ) ;\r\nV_4 = F_29 ( & V_32 -> V_42 , V_50 ) ;\r\nif ( F_27 ( V_4 ) )\r\nreturn F_28 ( V_4 ) ;\r\nV_51 . V_52 = 0 ;\r\nV_51 . V_53 = ~ 0 ;\r\nV_54 . V_52 = 0 ;\r\nV_54 . V_53 = ~ 0 ;\r\nswitch ( V_55 ) {\r\ncase V_56 :\r\nif ( F_16 ( V_32 ) )\r\nreturn - 1 ;\r\nbreak;\r\ncase V_57 :\r\nif ( F_22 ( V_32 ) )\r\nreturn - 1 ;\r\nbreak;\r\ndefault:\r\nF_21 ( & V_32 -> V_42 , L_5 ) ;\r\nreturn - 1 ;\r\n}\r\nF_9 ( 50 ) ;\r\nF_7 ( V_33 , 0 , V_34 ) ;\r\nF_9 ( 100 ) ;\r\nif ( ( F_6 ( V_58 ) & V_59 ) == 0 ) {\r\nF_17 ( V_35 ) ;\r\nF_18 ( V_36 , 0 , V_37 ) ;\r\nif ( V_55 == V_56 )\r\nF_18 ( V_38 , V_39 , V_40 ) ;\r\nF_21 ( & V_32 -> V_42 , L_6 ) ;\r\nreturn - 1 ;\r\n}\r\nF_1 ( 0xffffffff , V_60 ) ;\r\nF_1 ( V_61 , V_62 ) ;\r\nF_5 ( 0x7FFF0001 , V_63 ) ;\r\nF_5 ( V_64 , V_65 ) ;\r\nF_5 ( 0x06040001 , V_66 ) ;\r\nF_7 ( 0 , V_67 , V_68 ) ;\r\nF_12 ( NULL , 0 , 4 , 4 , & V_1 ) ;\r\nF_15 ( NULL , 0 , 4 , 4 , V_1 | 0x7 ) ;\r\nF_30 ( & V_69 , V_32 -> V_42 . V_70 ) ;\r\nF_31 ( & V_69 ) ;\r\nreturn 0 ;\r\n}\r\nint T_3 F_32 ( const struct V_71 * V_42 , T_2 V_22 , T_2 V_72 )\r\n{\r\nT_4 V_73 ;\r\nT_1 V_1 ;\r\nint V_74 = 0 ;\r\nif ( ( V_42 -> V_18 -> V_27 == 0 ) && ( V_22 == 0 ) ) {\r\nF_5 ( 0x7FFF0001 , V_63 ) ;\r\nF_15 ( V_42 -> V_18 , 0 , V_75 , 4 ,\r\nV_64 ) ;\r\nF_12 ( V_42 -> V_18 , 0 , V_75 , 4 , & V_1 ) ;\r\n} else if ( ( V_42 -> V_18 -> V_27 == 1 ) && ( V_22 == 0x0 ) ) {\r\nV_74 = V_76 ;\r\n} else {\r\nF_21 ( & V_42 -> V_42 , L_7 ,\r\nV_42 -> V_18 -> V_27 , V_22 ) ;\r\nreturn 0 ;\r\n}\r\nF_21 ( & V_42 -> V_42 , L_8 ,\r\nV_42 -> V_18 -> V_27 , V_22 , V_74 ) ;\r\nF_33 ( V_42 , V_77 , 0x14 ) ;\r\nF_33 ( V_42 , V_78 , 0xff ) ;\r\nF_34 ( V_42 , V_79 , & V_73 ) ;\r\nV_73 = V_73 | V_80 | V_81 | V_82 ;\r\nF_35 ( V_42 , V_79 , V_73 ) ;\r\nF_33 ( V_42 , V_83 , V_42 -> V_74 ) ;\r\nreturn V_74 ;\r\n}\r\nint F_36 ( struct V_71 * V_42 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_37 ( void )\r\n{\r\nreturn F_38 ( & V_84 ) ;\r\n}
