TimeQuest Timing Analyzer report for n6480
Tue Mar 24 17:09:11 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'n64_clock'
 26. Fast Model Hold: 'n64_clock'
 27. Fast Model Minimum Pulse Width: 'n64_clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 259.47 MHz ; 235.07 MHz      ; n64_clock  ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -2.854 ; -704.409      ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.391 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1258.612         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                    ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.854 ; vsync_time[3]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.854 ; vsync_time[3]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.883      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.845 ; vsync_time[4]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.874      ;
; -2.831 ; vsync_time[12] ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.831 ; vsync_time[12] ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.860      ;
; -2.795 ; vsync_time[14] ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.795 ; vsync_time[14] ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.824      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.739 ; vsync_time[2]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.768      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.731 ; vsync_time[0]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 3.759      ;
; -2.727 ; vsync_time[10] ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.756      ;
; -2.727 ; vsync_time[10] ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.756      ;
; -2.727 ; vsync_time[10] ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.756      ;
; -2.727 ; vsync_time[10] ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 3.756      ;
+--------+----------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; n64_pixel:rgb_decoder|vsync_n_cap                                                                          ; n64_pixel:rgb_decoder|vsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; n64_pixel:rgb_decoder|red_final[5]                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; n64_pixel:rgb_decoder|red_final[4]                                                                         ; n64_pixel:rgb_decoder|red_out[4]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.791      ;
; 0.528 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; out_blue[3]                                                                                                ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.560 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.826      ;
; 0.621 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.887      ;
; 0.632 ; buffer_in_a[19]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.059      ; 0.925      ;
; 0.633 ; buffer_in_b[17]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.925      ;
; 0.633 ; buffer_in_b[9]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.925      ;
; 0.642 ; buffer_in_b[12]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.934      ;
; 0.642 ; buffer_in_b[1]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.934      ;
; 0.643 ; buffer_in_b[18]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.935      ;
; 0.643 ; buffer_in_b[13]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.935      ;
; 0.656 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.924      ;
; 0.661 ; out_blue[4]                                                                                                ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.928      ;
; 0.663 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_a[19]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; n64_pixel:rgb_decoder|red_out[1]                                                                           ; buffer_in_b[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; out_blue[4]                                                                                                ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_b[19]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; n64_pixel:rgb_decoder|red_out[1]                                                                           ; buffer_in_a[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; out_blue[6]                                                                                                ; vga_blue[3]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; out_blue[6]                                                                                                ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.933      ;
; 0.670 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.935      ;
; 0.682 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.000      ;
; 0.686 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.004      ;
; 0.689 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|clock_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.955      ;
; 0.698 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.963      ;
; 0.702 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.967      ;
; 0.706 ; out_blue[2]                                                                                                ; vga_blue[5]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.973      ;
; 0.707 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.025      ;
; 0.707 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.025      ;
; 0.707 ; out_red[5]                                                                                                 ; vga_red[2]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.972      ;
; 0.708 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.026      ;
; 0.708 ; out_red[5]                                                                                                 ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.973      ;
; 0.709 ; out_blue[3]                                                                                                ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.976      ;
; 0.710 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.000      ;
; 0.712 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.977      ;
; 0.714 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.032      ;
; 0.714 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.032      ;
; 0.714 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.004      ;
; 0.715 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.033      ;
; 0.716 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.034      ;
; 0.718 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.036      ;
; 0.718 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.036      ;
; 0.720 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.038      ;
; 0.721 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.039      ;
; 0.721 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.084      ; 1.039      ;
; 0.735 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.025      ;
; 0.735 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.025      ;
; 0.736 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.026      ;
; 0.742 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.032      ;
; 0.742 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.032      ;
; 0.743 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.033      ;
; 0.744 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.034      ;
; 0.746 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.036      ;
; 0.746 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.036      ;
; 0.748 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.038      ;
; 0.749 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.039      ;
; 0.749 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.056      ; 1.039      ;
; 0.785 ; n64_pixel:rgb_decoder|hsync_n_out                                                                          ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.051      ;
; 0.795 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0]                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; n64_pixel:rgb_decoder|red_out[2]                                                                           ; buffer_in_b[16]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; n64_pixel:rgb_decoder|red_out[2]                                                                           ; buffer_in_a[16]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; n64_pixel:rgb_decoder|green_out[5]                                                                         ; buffer_in_a[12]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; n64_pixel:rgb_decoder|blue_out[3]                                                                          ; buffer_in_b[3]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; n64_pixel:rgb_decoder|blue_out[4]                                                                          ; buffer_in_a[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; n64_pixel:rgb_decoder|blue_out[3]                                                                          ; buffer_in_a[3]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; n64_pixel:rgb_decoder|green_out[1]                                                                         ; buffer_in_a[8]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; n64_pixel:rgb_decoder|green_out[1]                                                                         ; buffer_in_b[8]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.261 ; 4.261 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.222 ; 4.222 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 3.997 ; 3.997 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.118 ; 4.118 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.261 ; 4.261 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.062 ; 4.062 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.175 ; 4.175 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 3.966 ; 3.966 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -3.673 ; -3.673 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -3.749 ; -3.749 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -3.673 ; -3.673 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -3.688 ; -3.688 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -3.854 ; -3.854 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -3.789 ; -3.789 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -3.901 ; -3.901 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -3.733 ; -3.733 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 7.028 ; 7.028 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 7.001 ; 7.001 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.995 ; 6.995 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.980 ; 6.980 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.694 ; 6.694 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.697 ; 6.697 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.001 ; 7.001 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.748 ; 6.748 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.729 ; 6.729 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.738 ; 6.738 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.933 ; 6.933 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.938 ; 6.938 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.029 ; 8.029 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 7.428 ; 7.428 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 7.428 ; 7.428 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.951 ; 6.951 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.938 ; 6.938 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.951 ; 6.951 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.725 ; 6.725 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.944 ; 6.944 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 7.167 ; 7.167 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.698 ; 6.698 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.715 ; 6.715 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.710 ; 6.710 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.030 ; 7.030 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.457 ; 7.457 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 6.943 ; 6.943 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.924 ; 6.924 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.161 ; 7.161 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.150 ; 7.150 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.457 ; 7.457 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.170 ; 7.170 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.692 ; 6.692 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 6.712 ; 6.712 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 6.916 ; 6.916 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 6.909 ; 6.909 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.595 ; 7.595 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 7.028 ; 7.028 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.694 ; 6.694 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.995 ; 6.995 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.980 ; 6.980 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.694 ; 6.694 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.697 ; 6.697 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.001 ; 7.001 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.748 ; 6.748 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.729 ; 6.729 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.738 ; 6.738 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.933 ; 6.933 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.938 ; 6.938 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.029 ; 8.029 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.698 ; 6.698 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 7.428 ; 7.428 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.951 ; 6.951 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.938 ; 6.938 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.951 ; 6.951 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.725 ; 6.725 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.944 ; 6.944 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 7.167 ; 7.167 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.698 ; 6.698 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.715 ; 6.715 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.710 ; 6.710 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.030 ; 7.030 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 6.692 ; 6.692 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 6.943 ; 6.943 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.924 ; 6.924 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.161 ; 7.161 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.150 ; 7.150 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.457 ; 7.457 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.170 ; 7.170 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.692 ; 6.692 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 6.712 ; 6.712 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 6.916 ; 6.916 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 6.909 ; 6.909 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.595 ; 7.595 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 9.450 ; 9.450 ;       ;
; n64_dsync_n ; led[3]      ; 9.450 ;       ;       ; 9.450 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 9.450 ; 9.450 ;       ;
; n64_dsync_n ; led[3]      ; 9.450 ;       ;       ; 9.450 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -143.687      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1258.612         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; n64_pixel:rgb_decoder|vsync_n_cap                                                                          ; n64_pixel:rgb_decoder|vsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; n64_pixel:rgb_decoder|red_final[5]                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; n64_pixel:rgb_decoder|red_final[4]                                                                         ; n64_pixel:rgb_decoder|red_out[4]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; out_blue[3]                                                                                                ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; buffer_in_a[19]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; buffer_in_b[9]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.452      ;
; 0.250 ; buffer_in_b[17]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.064      ; 0.452      ;
; 0.254 ; buffer_in_b[13]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.457      ;
; 0.254 ; buffer_in_b[12]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.457      ;
; 0.254 ; buffer_in_b[1]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.457      ;
; 0.255 ; buffer_in_b[18]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.064      ; 0.457      ;
; 0.264 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.416      ;
; 0.294 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_a[19]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.499      ;
; 0.296 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.500      ;
; 0.297 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.449      ;
; 0.299 ; n64_pixel:rgb_decoder|red_out[1]                                                                           ; buffer_in_a[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.499      ;
; 0.300 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.500      ;
; 0.303 ; n64_pixel:rgb_decoder|red_out[1]                                                                           ; buffer_in_b[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.455      ;
; 0.304 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_b[19]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.456      ;
; 0.308 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.512      ;
; 0.308 ; out_blue[4]                                                                                                ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.461      ;
; 0.309 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.513      ;
; 0.310 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.514      ;
; 0.312 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.512      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.517      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.517      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.513      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.514      ;
; 0.314 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.314 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.315 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.519      ;
; 0.315 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.519      ;
; 0.316 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.520      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.521      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.517      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.517      ;
; 0.317 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.521      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.318 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.519      ;
; 0.319 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.519      ;
; 0.320 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.520      ;
; 0.321 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.521      ;
; 0.321 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.521      ;
; 0.321 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; n64_pixel:rgb_decoder|green_final[5]                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; out_blue[2]                                                                                                ; vga_blue[5]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.476      ;
; 0.323 ; out_blue[3]                                                                                                ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.476      ;
; 0.324 ; out_red[5]                                                                                                 ; vga_red[2]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; out_red[5]                                                                                                 ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; out_blue[4]                                                                                                ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.479      ;
; 0.332 ; out_blue[6]                                                                                                ; vga_blue[3]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; out_blue[6]                                                                                                ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.484      ;
; 0.346 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|clock_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.498      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0]                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 2.338 ; 2.338 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 2.338 ; 2.338 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.178 ; 2.178 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.257 ; 2.257 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.320 ; 2.320 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.236 ; 2.236 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.291 ; 2.291 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 2.146 ; 2.146 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -2.002 ; -2.002 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.068 ; -2.068 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.002 ; -2.002 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.011 ; -2.011 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.127 ; -2.127 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.078 ; -2.078 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.134 ; -2.134 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.026 ; -2.026 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.966 ; 3.966 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.971 ; 3.971 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.945 ; 3.945 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.941 ; 3.941 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.798 ; 3.798 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.971 ; 3.971 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.849 ; 3.849 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.830 ; 3.830 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.834 ; 3.834 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.914 ; 3.914 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.917 ; 3.917 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.432 ; 4.432 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.142 ; 4.142 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.142 ; 4.142 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.926 ; 3.926 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.914 ; 3.914 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.925 ; 3.925 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.822 ; 3.822 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.006 ; 4.006 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.801 ; 3.801 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.814 ; 3.814 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.812 ; 3.812 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.972 ; 3.972 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.155 ; 4.155 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.919 ; 3.919 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.899 ; 3.899 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.007 ; 4.007 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.155 ; 4.155 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.020 ; 4.020 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.807 ; 3.807 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.892 ; 3.892 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.295 ; 4.295 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.966 ; 3.966 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.945 ; 3.945 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.941 ; 3.941 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.798 ; 3.798 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.971 ; 3.971 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.849 ; 3.849 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.830 ; 3.830 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.834 ; 3.834 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.914 ; 3.914 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.917 ; 3.917 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.432 ; 4.432 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.801 ; 3.801 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.142 ; 4.142 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.926 ; 3.926 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.914 ; 3.914 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.925 ; 3.925 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.822 ; 3.822 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.006 ; 4.006 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.801 ; 3.801 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.814 ; 3.814 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.812 ; 3.812 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.972 ; 3.972 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.919 ; 3.919 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.899 ; 3.899 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.007 ; 4.007 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.155 ; 4.155 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.020 ; 4.020 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.807 ; 3.807 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.892 ; 3.892 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.295 ; 4.295 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.402 ; 5.402 ;       ;
; n64_dsync_n ; led[3]      ; 5.402 ;       ;       ; 5.402 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.402 ; 5.402 ;       ;
; n64_dsync_n ; led[3]      ; 5.402 ;       ;       ; 5.402 ;
+-------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.854   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  n64_clock       ; -2.854   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -704.409 ; 0.0   ; 0.0      ; 0.0     ; -1258.612           ;
;  n64_clock       ; -704.409 ; 0.000 ; N/A      ; N/A     ; -1258.612           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 4.261 ; 4.261 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.222 ; 4.222 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 3.997 ; 3.997 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.118 ; 4.118 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.261 ; 4.261 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.062 ; 4.062 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.175 ; 4.175 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 3.966 ; 3.966 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -2.002 ; -2.002 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.068 ; -2.068 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.002 ; -2.002 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.011 ; -2.011 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.127 ; -2.127 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.078 ; -2.078 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.134 ; -2.134 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.026 ; -2.026 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 8.789 ; 8.789 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 7.028 ; 7.028 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 7.001 ; 7.001 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.995 ; 6.995 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.980 ; 6.980 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.694 ; 6.694 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.697 ; 6.697 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.001 ; 7.001 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.748 ; 6.748 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.729 ; 6.729 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.738 ; 6.738 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.933 ; 6.933 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.938 ; 6.938 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.029 ; 8.029 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 7.428 ; 7.428 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 7.428 ; 7.428 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 6.951 ; 6.951 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 6.938 ; 6.938 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 6.951 ; 6.951 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 6.725 ; 6.725 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 6.944 ; 6.944 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 7.167 ; 7.167 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 6.698 ; 6.698 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 6.715 ; 6.715 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 6.710 ; 6.710 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.030 ; 7.030 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.457 ; 7.457 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 6.943 ; 6.943 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 6.924 ; 6.924 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.161 ; 7.161 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.150 ; 7.150 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.457 ; 7.457 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.170 ; 7.170 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 6.692 ; 6.692 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 6.712 ; 6.712 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 6.916 ; 6.916 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 6.909 ; 6.909 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.595 ; 7.595 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 4.917 ; 4.917 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.966 ; 3.966 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.945 ; 3.945 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.941 ; 3.941 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.798 ; 3.798 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.792 ; 3.792 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.971 ; 3.971 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.849 ; 3.849 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.830 ; 3.830 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.834 ; 3.834 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.914 ; 3.914 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.917 ; 3.917 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.432 ; 4.432 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.801 ; 3.801 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.142 ; 4.142 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.926 ; 3.926 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.914 ; 3.914 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.925 ; 3.925 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.822 ; 3.822 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.006 ; 4.006 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.801 ; 3.801 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.814 ; 3.814 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.812 ; 3.812 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.972 ; 3.972 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 3.919 ; 3.919 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 3.899 ; 3.899 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.007 ; 4.007 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.155 ; 4.155 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.020 ; 4.020 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.793 ; 3.793 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.807 ; 3.807 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.892 ; 3.892 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.890 ; 3.890 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.295 ; 4.295 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 9.450 ; 9.450 ;       ;
; n64_dsync_n ; led[3]      ; 9.450 ;       ;       ; 9.450 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.402 ; 5.402 ;       ;
; n64_dsync_n ; led[3]      ; 5.402 ;       ;       ; 5.402 ;
+-------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 4029     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 4029     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 17:09:10 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.854
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.854      -704.409 n64_clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1258.612 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -143.687 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1258.612 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Tue Mar 24 17:09:11 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


