<root><simulation><result_generated_time />2023-05-16 15:02:23<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 113, 'IX': 113, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />1806336<total_data_size_element />{'W': 576, 'I': 817216, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 2.2103531991542016, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/7</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [392, 1, 1], 'O': [392, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 14)], [('OX', 7), ('OY', 4)]], [], [], []]<I />[[], [[('OY', 14)], [('OX', 7), ('OY', 4)]], [], []]<O />[[], [[('OY', 14)], [('OX', 7), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 4), ('FX', 3), ('FY', 3)], [], []]<I />[[('OX', 2), ('OX', 4), ('FX', 3), ('FY', 3)], [], []]<O />[[('OX', 2), ('OX', 4), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [392.0, 8, 1, 1], 'I': [1.0, 2.21, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [408, 102152, 102152], 'O': [64, 25088, 25088], 'O_partial': [64, 0, 0], 'O_final': [0, 25088, 25088]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.8, 0.0, 0.0], 'O': [0.12, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.8, 0.0, 0.0], 'O': [0.12, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [408, 102152, 102152], 'O': [64, 25088, 25088], 'O_partial': [64, 0, 0], 'O_final': [0, 25088, 25088]}<total_unit_count />{'W': [392, 1, 1, 1], 'I': [392, 392, 1, 1], 'O': [392, 392, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [392, 392, 1, 1], 'O': [392, 392, 1, 1]}<duplicate_unit_count />{'W': [392.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[576, 576], [576, 576], [576, 0]]<I />[[1806336, 817216], [817216, 817216], [817216, 0]]<O />[[(1605632, 1806336), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1605632, 1806336), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[72, 72], [9, 9], [2, 0]]<I />[[225792, 102152], [12769, 12769], [3192, 0]]<O />[[(200704, 225792), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([200704, 225792], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />1806336<idle />2912256</mac_count></basic_info><energy><total_energy />4102987.4<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[115.2, 2528.0, 4249.6]<O />[160.0, 620.8, 1043.2]</mem_energy_breakdown><MAC_energy><active_MAC />3948650.5<idle_MAC />145612.8<total />4094263.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0709<utilization_without_data_loading />0.3828<utilization_spatial />0.3828<utilization_temporal_with_data_loading />0.1851<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />24896<latency_cycle_without_data_loading />4608<ideal_computing_cycle />4608<data_loading><load_cycle_total />20288<load_cycle_individual />{'W': [128, 64, 0], 'I': [20032, 12800, 0]}<load_cycle_combined />{'W': 192, 'I': 20096}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4544], [-4608, -4608], [-4608, -4608]], 'I': [[-4544], [-512, -4608], [-4608, -4608]], 'O': [[-4608], [-4544, -1472], [-1472, -3840]]}<mem_stall_cycle_shared />{'W': [[-4544], [-4608, 0], [0, 0]], 'I': [[-4544], [-512, 0], [0, 0]], 'O': [[-4608], [-4544, -1472], [-1472, -3840]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [408, 102152, 102152], 'O': [64, 25088, 25088], 'O_partial': [64, 0, 0], 'O_final': [0, 25088, 25088]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [159936, 102152, 102152], 'O': [25088, 25088, 25088]}<loop_cycles_each_level />{'W': [72, 72, 72], 'I': [72, 72, 72], 'O': [72, 72, 72]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.0], [1.0, 1.0], [1.0, 1.0]], 'I': [[8.0, 5.7], [2221.3, 1418.8], [1418.8, 1418.8]], 'O': [[8.0, 0.9], [348.4, 348.4], [348.4, 348.4]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [1.0, 1.0], [1.0, 1.0]], 'I': [[8.0, 51.0], [19992.0, 1418.8], [1418.8, 1418.8]], 'O': [[8.0, 8.0], [3136.0, 348.4], [348.4, 348.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.0], [1.0, 1.0], [1.0, 0]], 'I': [[8.0, 51.0], [19992.0, 1418.8], [1418.8, 0]], 'O': [[8.0, 0.9], [348.4, 348.4], [348.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.0], [20341.4, 1768.2], [1419.8, 348.4]], 'I': [[8.0, 51.0], [20341.4, 1768.2], [1419.8, 348.4]], 'O': [[8.0, 0.9], [20341.4, 1768.2], [1419.8, 348.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 72], [72, 72, 1], [72, 72, 1]], 'I': [[1, 1, 72], [8, 72, 1], [72, 72, 1]], 'O': [[1, 1, 72], [72, 72, 1], [72, 72, 1]]}<trans_time_real />{'W': [[0, 1, 72], [[1, 72, 1], [0, 72, 1]], [[0, 72, 1], [0, 72, 1]]], 'I': [[0, 1, 72], [[6, 72, 1], [312, 72, 1]], [[200, 72, 1], [50, 72, 1]]], 'O': [[0, 1, 72], [[1, 72, 1], [49, 72, 1]], [[49, 72, 1], [12, 72, 1]]]}<single_stall_cycle />{'W': [[-1], [-71, -72], [-72, -72]], 'I': [[-1], [-2, 304], [128, -22]], 'O': [[-1], [-71, -23], [-23, -60]]}<single_stall_count />{'W': [71, 0, 0], 'I': [71, 0, 0], 'O': [72, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [49, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [49, 49]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-72, -72], [-23, -72]], 1: [[-72, -72], [-23, -23]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.8<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>