# 32-bit Floating-Point CORDIC-Based 1024-Point FFT Processor <img src="https://flagcdn.com/w40/vn.png" alt="Vietnam Flag" /> <img width="35" height="1701" alt="image" src="https://github.com/user-attachments/assets/03c893a9-9bea-4d26-b10c-aeb074b9aa2d" />


## ğŸ“Œ Overview

This repository contains the RTL source code (SystemVerilog) for a **1024-point Radix-2 Fast Fourier Transform (FFT)** processor utilizing **IEEE 754 Single Precision Floating-Point (32-bit)** arithmetic.

This design prioritizes high precision and a wide dynamic range, effectively mitigating the overflow issues often associated with fixed-point implementations. A key feature is the use of a **Floating-Point CORDIC** algorithm to perform complex phase rotations, thereby eliminating the need for expensive hardware multipliers.

This project was developed as a Capstone Project 2 at **Ho Chi Minh City University of Technology (HCMUT)**.

## âš™ï¸ Key Specifications

* **FFT Size:** 1024 points.
* **Architecture:** 10-Stage Pipeline (Decimation-In-Time).
* **Data Format:** IEEE 754 Floating-Point 32-bit.
* **Sampling Frequency (Fs):** 100 kHz.
* **Rotation Algorithm:** CORDIC (Vector Rotation Mode).
* **Memory:** 32-bit Dual-Port RAM (Parallel Real/Imaginary processing).

## ğŸ— System Architecture

The system is designed with a **Fully Pipelined** architecture to maximize throughput:

1.  **Input Buffer:** Implements a Ping-Pong RAM mechanism with a Bit-Reversal address generator to handle continuous input data reordering.
2.  **Butterfly Unit:** Executes standard floating-point addition and subtraction operations.
3.  **CORDIC Rotator:** Replaces complex multipliers by performing vector rotation based on coordinates `(x, y)` and angle `z`.
4.  **Pipeline Storage:** Dual-Port RAMs are placed between stages to store intermediate calculation results.

## ğŸ§ª Verification & Experimental Results

To ensure hardware accuracy, the verification process relies on a **Python Co-Simulation** model:

1.  **Stimulus Generation:**
    Input data is generated using a Python script to simulate a realistic signal containing:
    * Sine waves at **2 kHz** and **10 kHz**.
    * A single-tone noise interference at **24.6 kHz**.
    * Additive White Gaussian Noise.
    This data is quantized into 32-bit Hex (IEEE 754) format for the Testbench.

2.  **Verification Method:**
    The output frequency spectrum from the RTL Core is compared directly against the reference result calculated by Python's `numpy.fft` library (Golden Reference).

**Results:**
The figure below demonstrates a perfect match between the Python model and the Hardware Core. The RTL Core accurately resolves the **2 kHz and 10 kHz** frequency components and correctly identifies the **24.6 kHz** noise peak with precise magnitude.

<p align="center">
  <img src="https://github.com/user-attachments/assets/457bf45e-2865-4886-90a3-c77cd536392f" alt="FFT Result Verification" width="100%"/>
</p>

## ğŸ“‚ Directory Structure

```text
cordic-based-fft/
â”œâ”€â”€ dv
â”‚Â Â  â”œâ”€â”€ tb_cordic.sv
â”‚Â Â  â””â”€â”€ tb_fft.sv
â”œâ”€â”€ rtl
â”‚Â Â  â”œâ”€â”€ butterfly.sv
â”‚Â Â  â”œâ”€â”€ comparator.sv
â”‚Â Â  â”œâ”€â”€ cordic.sv
â”‚Â Â  â”œâ”€â”€ cordic.sv:Zone.Identifier
â”‚Â Â  â”œâ”€â”€ delay_23.sv
â”‚Â Â  â”œâ”€â”€ dual_port_ram.sv
â”‚Â Â  â”œâ”€â”€ fft.sv
â”‚Â Â  â”œâ”€â”€ fpu_add_sub.sv
â”‚Â Â  â”œâ”€â”€ fullAdder32b.sv
â”‚Â Â  â”œâ”€â”€ input_reordering.sv
â”‚Â Â  â”œâ”€â”€ inversion_sequence.sv
â”‚Â Â  â”œâ”€â”€ mux4to1.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_10.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_3.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_4.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_5.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_6.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_7.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_8.sv
â”‚Â Â  â”œâ”€â”€ rom_stage_9.sv
â”‚Â Â  â”œâ”€â”€ stage_1.sv
â”‚Â Â  â”œâ”€â”€ stage_10.sv
â”‚Â Â  â”œâ”€â”€ stage_2.sv
â”‚Â Â  â”œâ”€â”€ stage_3.sv
â”‚Â Â  â”œâ”€â”€ stage_4.sv
â”‚Â Â  â”œâ”€â”€ stage_5.sv
â”‚Â Â  â”œâ”€â”€ stage_6.sv
â”‚Â Â  â”œâ”€â”€ stage_7.sv
â”‚Â Â  â”œâ”€â”€ stage_8.sv
â”‚Â Â  â””â”€â”€ stage_9.sv
â”œâ”€â”€ scripts
â”‚Â Â  â”œâ”€â”€ check_cordic.py
â”‚Â Â  â”œâ”€â”€ check_reordering.py
â”‚Â Â  â”œâ”€â”€ dmem_init_file.txt
â”‚Â Â  â”œâ”€â”€ output_fft.txt:Zone.Identifier
â”‚Â Â  â”œâ”€â”€ output_fft_stage1.txt
â”‚Â Â  â””â”€â”€ test_fft
â”‚Â Â      â”œâ”€â”€ fft.py
â”‚Â Â      â”œâ”€â”€ fft_final.py
â”‚Â Â      â”œâ”€â”€ fft_input_2frames_1024.txt
â”‚Â Â      â”œâ”€â”€ fft_peaks_analysis.png
â”‚Â Â      â”œâ”€â”€ fft_python.png
â”‚Â Â      â””â”€â”€ find_bit_reverse_pairs.py
â””â”€â”€ sim
    â”œâ”€â”€ Makefile
    â”œâ”€â”€ fft_sim
    â”œâ”€â”€ fft_wave_2frames.vcd
    â”œâ”€â”€ output_fft.txt
    â””â”€â”€ rtl_files.f
