From 0a83fa8bd107c54cc810667b67cad1c34bdba9f3 Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Fri, 27 Jan 2017 09:57:41 -0800
Subject: [PATCH 1274/1566] arm64: zynqmp: Add zcu100 revB dts file

commit  85732553c5717444c83faca5778078aeb1acebd2 from
https://github.com/Xilinx/linux-xlnx.git

Add support for new board revision.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/Makefile               |    1 +
 arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts |  492 +++++++++++++++++++++
 2 files changed, 493 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts

diff --git a/arch/arm64/boot/dts/xilinx/Makefile b/arch/arm64/boot/dts/xilinx/Makefile
index d820aab..791ce5d 100644
--- a/arch/arm64/boot/dts/xilinx/Makefile
+++ b/arch/arm64/boot/dts/xilinx/Makefile
@@ -3,6 +3,7 @@ dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm015-dc1.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm016-dc2.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm019-dc5.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu100-revA.dtb
+dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu100.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-revB.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu106.dtb
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
new file mode 100644
index 0000000..1f458a7
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
@@ -0,0 +1,492 @@
+/*
+ * dts file for Xilinx ZynqMP ZCU100 revB
+ *
+ * (C) Copyright 2016, Xilinx, Inc.
+ *
+ * Michal Simek <michal.simek@xilinx.com>
+ * Nathalie Chan King Choy <nathalie@xilinx.com>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ */
+
+/dts-v1/;
+
+#include "zynqmp.dtsi"
+#include "zynqmp-clk-ccf.dtsi"
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/phy/phy.h>
+
+/ {
+	model = "ZynqMP ZCU100 RevB";
+	compatible = "xlnx,zynqmp-zcu100-revB", "xlnx,zynqmp-zcu100", "xlnx,zynqmp";
+
+	aliases {
+		gpio0 = &gpio;
+		i2c0 = &i2c1;
+		rtc0 = &rtc;
+		serial0 = &uart1;
+		serial1 = &uart0;
+		serial2 = &dcc;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		usb0 = &usb0;
+		usb1 = &usb1;
+		mmc0 = &sdhci0;
+		mmc1 = &sdhci1;
+	};
+
+	chosen {
+		bootargs = "earlycon";
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x0 0x0 0x40000000>;
+	};
+
+	gpio-keys {
+		compatible = "gpio-keys";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		autorepeat;
+		sw4 {
+			label = "sw4";
+			gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
+			linux,code = <108>; /* down */
+			gpio-key,wakeup; /* FIXME test this */
+			autorepeat;
+		};
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		ds2 {
+			label = "ds2";
+			gpios = <&gpio 20 GPIO_ACTIVE_HIGH>; /* uboot: gpio toggle 20 */
+			linux,default-trigger = "heartbeat";
+		};
+
+		ds3 {
+			label = "ds3";
+			gpios = <&gpio 19 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "phy0tx"; /* WLAN tx */
+			default-state = "off";
+		};
+
+		ds4 {
+			label = "ds4";
+			gpios = <&gpio 18 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "phy0rx"; /* WLAN rx */
+			default-state = "off";
+		};
+
+		ds5 {
+			label = "ds5";
+			gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
+		};
+
+		/* FIXME this is not correct - used fixed-regulator for it */
+		vbus_det { /* U5 USB5744  VBUS detection via MIO25 */
+			label = "vbus_det";
+			gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+	};
+
+	ltc2952: ltc2952 { /* U7 */
+		/*
+		 * FIXME this is ltc2954 not ltc2952 - try this driver and
+		 * maybe just extend compatible string.
+		 */
+		compatible = "lltc,ltc2954", "lltc,ltc2952";
+		trigger-gpios = <&gpio 26 GPIO_ACTIVE_LOW>; /* INT line - input */
+		/* If there is HW watchdog on mezzanine this signal should be connected there */
+		watchdog-gpios = <&gpio 35 GPIO_ACTIVE_HIGH>; /* FIXME - unconnected MIO pin now */
+		kill-gpios = <&gpio 34 GPIO_ACTIVE_LOW>; /* KILL signal - output */
+	};
+
+	wmmcsdio_fixed: fixedregulator-mmcsdio {
+		compatible = "regulator-fixed";
+		regulator-name = "wmmcsdio_fixed";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	sdio_pwrseq: sdio_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio 7 GPIO_ACTIVE_LOW>; /* WIFI_EN */
+	};
+
+	kim { /* Bluetooth driver for connection */
+		compatible = "kim";
+		status = "okay";
+		/*
+		 * FIXME: The following is complete CRAP since
+		 * the vendor driver doesn't follow the gpio
+		 * binding. Passing in a magic Linux gpio number
+		 * here until we fix the vendor driver.
+		 */
+		/* FIXME BT_EN*/
+		/* nshutdown_gpio = <&gpio 8 GPIO_ACTIVE_HIGH>; */
+		nshutdown_gpio = <346>; /* 338 base + MIO8 */
+		dev_name = "/dev/ttyPS1"; /* MIO2/3 */
+		flow_cntrl = <1>;
+		baud_rate = <3000000>;
+	};
+	/*
+	 * CONFIG_BT_WILINK - depends on
+	 * btwilink: add minimal device tree support
+	 * commit b3ef820a9310743d62cf50341f529ca17319dd77
+	 */
+	btwilink { /* Bluetooth driver itself */
+		status = "okay";
+		compatible = "btwilink";
+	};
+};
+
+&dcc {
+	status = "okay";
+};
+
+&gpio {
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <100000>;
+	i2cswitch@75 { /* u11 */
+		compatible = "nxp,pca9548";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x75>;
+		i2csw_0: i2c@0 { /* i2c mw 75 0 1 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+			/*
+			 * LSEXP_I2C0
+			 */
+		};
+		i2csw_1: i2c@1 { /* i2c mw 75 0 2 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+			/*
+			 * LSEXP_I2C1
+			 */
+		};
+		i2csw_2: i2c@2 { /* i2c mw 75 0 4 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+			/*
+			 * HSEXP_I2C2
+			 */
+		};
+		i2csw_3: i2c@3 { /* i2c mw 75 0 8 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <3>;
+			/*
+			 * HSEXP_I2C3
+			 */
+		};
+		i2csw_4: i2c@4 { /* i2c mw 75 0 10 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x5e>;
+
+			/* Also RTC, GPIO and regulators */
+			/*
+			CONFIG_GPIO_TPS6586X
+			CONFIG_MFD_TPS6586X
+			CONFIG_REGULATOR_TPS6586X
+			CONFIG_RTC_DRV_TPS6586X -- not sure about it
+				 - max addr is 0xcd
+			*/
+			/* rtc0 = "/i2c@7000d000/tps6586x@34"; */
+
+			/* also super fast mode 1M supported */
+
+			/* Comment it out because will be pre-programmed
+			   at the factory */
+			/*
+			pmu: tps6586x@34 { // Custom TI PMIC u33
+				compatible = "ti,tps6586x";
+				reg = <0x34>;
+				interrupt-parent = <&gpio>;
+				interrupts = <39 GPIO_ACTIVE_LOW>; shared with gpio switch
+
+				#gpio-cells = <2>;
+				gpio-controller;
+
+				ti,system-power-controller;
+
+				sys-supply = <&some_reg>;
+				// spec 12V
+
+				buck1 5V0
+				buck2 PSINTLP (no idea)
+				buck3 VCC_PSDDR 1V1
+				buck4 3V3
+				buck5 1V2
+				buck6 VCC_PSAUX 1V8
+
+
+
+				vin-sm0-supply = <&some_reg>;
+				vin-sm1-supply = <&some_reg>;
+				vin-sm2-supply = <&some_reg>;
+				vinldo01-supply = <...>;
+				vinldo23-supply = <...>;
+				vinldo4-supply = <...>;
+				vinldo678-supply = <...>;
+				vinldo9-supply = <...>;
+
+				regulators {
+					sys_reg: sys {
+					        regulator-name = "vdd_sys";
+					        regulator-boot-on;
+					        regulator-always-on;
+					};
+
+					sm0_reg: sm0 {
+					        regulator-min-microvolt = < 725000>;
+					        regulator-max-microvolt = <1500000>;
+					        regulator-boot-on;
+					        regulator-always-on;
+					};
+
+					sm1_reg: sm1 {
+					        regulator-min-microvolt = < 725000>;
+					        regulator-max-microvolt = <1500000>;
+					        regulator-boot-on;
+					        regulator-always-on;
+					};
+
+					sm2_reg: sm2 {
+					        regulator-min-microvolt = <3000000>;
+					        regulator-max-microvolt = <4550000>;
+					        regulator-boot-on;
+					        regulator-always-on;
+					};
+
+					ldo0_reg: ldo0 {
+					        regulator-name = "PCIE CLK";
+					        regulator-min-microvolt = <3300000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+					ldo1_reg: ldo1 {
+					        regulator-min-microvolt = < 725000>;
+					        regulator-max-microvolt = <1500000>;
+					};
+
+					ldo2_reg: ldo2 {
+					        regulator-min-microvolt = < 725000>;
+					        regulator-max-microvolt = <1500000>;
+					};
+
+					ldo3_reg: ldo3 {
+					        regulator-min-microvolt = <1250000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+					ldo4_reg: ldo4 {
+					        regulator-min-microvolt = <1700000>;
+					        regulator-max-microvolt = <2475000>;
+					};
+
+					ldo5_reg: ldo5 {
+					        regulator-min-microvolt = <1250000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+					ldo6_reg: ldo6 {
+					        regulator-min-microvolt = <1250000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+					ldo7_reg: ldo7 {
+					        regulator-min-microvolt = <1250000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+					ldo8_reg: ldo8 {
+					        regulator-min-microvolt = <1250000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+					ldo9_reg: ldo9 {
+					        regulator-min-microvolt = <1250000>;
+					        regulator-max-microvolt = <3300000>;
+					};
+
+				// FIXME look at this one
+					ldo_rtc {
+						regulator-name = "vdd_rtc_out,vdd_cell";
+						regulator-min-microvolt = <3300000>;
+						regulator-max-microvolt = <3300000>;
+						regulator-always-on;
+					};
+				};
+			};
+			*/
+		};
+		i2csw_5: i2c@5 { /* i2c mw 75 0 20 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <5>;
+			/* PS_PMBUS */
+			ina226@40 { /* u35 */
+				compatible = "ti,ina226";
+				reg = <0x40>;
+				shunt-resistor = <10000>;
+				/* MIO31 is alert which should be routed to PMUFW */
+			};
+		};
+		i2csw_6: i2c@6 { /* i2c mw 75 0 40 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <6>;
+			/*
+			 * Not Connected
+			 */
+		};
+		i2csw_7: i2c@7 { /* i2c mw 75 0 80 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <7>;
+			/*
+			 * usb5744 (DNP) - U5
+			 * 100kHz - this is default freq for us
+			 */
+		};
+	};
+};
+
+&rtc {
+	status = "okay";
+};
+
+/* SD0 only supports 3.3V, no level shifter */
+&sdhci0 {
+	status = "okay";
+	no-1-8-v;
+	broken-cd; /* CD has to be enabled by default */
+	disable-wp;
+	xlnx,mio_bank = <0>;
+};
+
+&sdhci1 {
+	status = "okay";
+	bus-width = <0x4>;
+	xlnx,mio_bank = <0>;
+	non-removable;
+	disable-wp;
+	cap-power-off-card;
+	mmc-pwrseq = <&sdio_pwrseq>;
+	max-frequency = <16000000>;
+	vqmmc-supply = <&wmmcsdio_fixed>;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	wlcore: wlcore@2 {
+		compatible = "ti,wl1831";
+		reg = <2>;
+		interrupt-parent = <&gpio>;
+		interrupts = <76 IRQ_TYPE_EDGE_RISING>; /* MIO76 WLAN_IRQ 1V8 */
+	};
+};
+
+&serdes {
+	status = "okay";
+};
+
+&spi0 { /* Low Speed connector */
+	status = "okay";
+};
+
+&spi1 { /* High Speed connector */
+	status = "okay";
+};
+
+&uart0 {
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+};
+
+/* ULPI SMSC USB3320 */
+&usb0 {
+	status = "okay";
+};
+
+&dwc3_0 {
+	status = "okay";
+	dr_mode = "peripheral";
+/*	phy-names = "usb3-phy";
+	phys = <&lane2 PHY_TYPE_USB3 0 0 26000000>; */
+	maximum-speed = "high-speed"; /* super-speed */
+};
+
+/* ULPI SMSC USB3320 */
+&usb1 {
+	status = "okay";
+};
+
+&dwc3_1 {
+	status = "okay";
+	dr_mode = "host";
+/*	phy-names = "usb3-phy";
+	phys = <&lane3 PHY_TYPE_USB3 1 0 26000000>; */
+	maximum-speed = "high-speed"; /* super-speed */
+};
+
+&xilinx_drm {
+	status = "okay";
+};
+
+&xlnx_dp {
+	status = "okay";
+	phy-names = "dp-phy0", "dp-phy1";
+	phys = <&lane1 PHY_TYPE_DP 0 1 27000000>,
+	       <&lane0 PHY_TYPE_DP 1 1 27000000>;
+};
+
+&xlnx_dp_sub {
+	status = "okay";
+};
+
+&xlnx_dp_snd_pcm0 {
+	status = "okay";
+};
+
+&xlnx_dp_snd_pcm1 {
+	status = "okay";
+};
+
+&xlnx_dp_snd_card {
+	status = "okay";
+};
+
+&xlnx_dp_snd_codec0 {
+	status = "okay";
+};
+
+&xlnx_dpdma {
+	status = "okay";
+};
-- 
1.7.5.4

