// Seed: 2475752646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  assign module_1.id_2 = 0;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_24;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd50
) (
    input  tri0 _id_0,
    output wand id_1,
    output wire id_2
);
  logic [id_0  -  -1  ==?  id_0 : 1] id_4 = id_0;
  assign id_2 = id_0 + $realtime;
  xnor primCall (id_1, id_4, id_5);
  id_5 :
  assert property (@(posedge -1 or id_5 ^ -1 * -1) id_4 == 1)
  else;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4
  );
  logic [(  1  ) : id_0] id_6;
  ;
endmodule
