[03/02 12:06:43     0s] 
[03/02 12:06:43     0s] Cadence Innovus(TM) Implementation System.
[03/02 12:06:43     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/02 12:06:43     0s] 
[03/02 12:06:43     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/02 12:06:43     0s] Options:	-common_ui 
[03/02 12:06:43     0s] Date:		Thu Mar  2 12:06:43 2023
[03/02 12:06:43     0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/02 12:06:43     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/02 12:06:43     0s] 
[03/02 12:06:43     0s] License:
[03/02 12:06:43     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/02 12:06:43     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/02 12:06:54    10s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/02 12:06:54    10s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/02 12:06:54    10s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/02 12:06:54    10s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/02 12:06:54    10s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/02 12:06:54    10s] @(#)CDS: CPE v15.20-p002
[03/02 12:06:54    10s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/02 12:06:54    10s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/02 12:06:54    10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/02 12:06:54    10s] @(#)CDS: RCDB 11.6
[03/02 12:06:54    10s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/02 12:06:54    10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26517_pgmicro04_matheus.almeida_T0TsnU.

[03/02 12:06:54    10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26517_pgmicro04_matheus.almeida_T0TsnU.
[03/02 12:06:54    10s] 
[03/02 12:06:56    11s] 
[03/02 12:06:56    11s] **INFO:  MMMC transition support version v31-84 
[03/02 12:06:56    11s] 
[03/02 12:06:57    12s] Loading fill procedures ...
[03/02 12:06:58    13s] [DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/02 12:07:23    16s] 
[03/02 12:07:23    16s] Threads Configured:8
[03/02 12:07:24    22s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[03/02 12:07:24    22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/02 12:07:24    22s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[03/02 12:07:24    22s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[03/02 12:07:24    22s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[03/02 12:07:24    22s] Library reading multithread flow ended.
[03/02 12:07:24    22s] 
[03/02 12:07:24    22s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/02 12:07:24    22s] 
[03/02 12:07:24    22s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/02 12:07:24    22s] Set DBUPerIGU to M2 pitch 630.
[03/02 12:07:24    22s] 
[03/02 12:07:24    22s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-200' for more detail.
[03/02 12:07:25    23s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/02 12:07:25    23s] To increase the message display limit, refer to the product command reference manual.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/02 12:07:25    23s] Type 'man IMPLF-201' for more detail.
[03/02 12:07:25    23s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/02 12:07:25    23s] To increase the message display limit, refer to the product command reference manual.
[03/02 12:07:25    23s] 
[03/02 12:07:25    23s] viaInitial starts at Thu Mar  2 12:07:25 2023
[03/02 12:07:25    23s] viaInitial ends at Thu Mar  2 12:07:25 2023
[03/02 12:07:25    23s] *** Begin netlist parsing (mem=622.5M) ***
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/02 12:07:25    23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/02 12:07:25    23s] To increase the message display limit, refer to the product command reference manual.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/02 12:07:25    23s] Created 1225 new cells from 2 timing libraries.
[03/02 12:07:25    23s] Reading netlist ...
[03/02 12:07:25    23s] Backslashed names will retain backslash and a trailing blank character.
[03/02 12:07:25    23s] Reading verilog netlist 'innovus/minimips.v'
[03/02 12:07:25    23s] 
[03/02 12:07:25    23s] *** Memory Usage v#1 (Current mem = 622.473M, initial mem = 170.871M) ***
[03/02 12:07:25    23s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=622.5M) ***
[03/02 12:07:25    23s] Top level cell is minimips.
[03/02 12:07:25    24s] ** Removed 1 unused lib cells.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/02 12:07:26    24s] Type 'man IMPTS-282' for more detail.
[03/02 12:07:26    24s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/02 12:07:26    24s] To increase the message display limit, refer to the product command reference manual.
[03/02 12:07:26    24s] Hooked 1224 DB cells to tlib cells.
[03/02 12:07:26    24s] Starting recursive module instantiation check.
[03/02 12:07:26    24s] No recursion found.
[03/02 12:07:26    24s] Building hierarchical netlist for Cell minimips ...
[03/02 12:07:26    24s] *** Netlist is unique.
[03/02 12:07:26    24s] ** info: there are 1284 modules.
[03/02 12:07:26    24s] ** info: there are 10484 stdCell insts.
[03/02 12:07:26    24s] 
[03/02 12:07:26    24s] *** Memory Usage v#1 (Current mem = 639.973M, initial mem = 170.871M) ***
[03/02 12:07:26    24s] Set Default Net Delay as 1000 ps.
[03/02 12:07:26    24s] Set Default Net Load as 0.5 pF. 
[03/02 12:07:26    24s] Set Default Input Pin Transition as 0.1 ps.
[03/02 12:07:26    24s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/02 12:07:26    24s] Type 'man IMPFP-3961' for more detail.
[03/02 12:07:26    24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/02 12:07:26    24s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/02 12:07:26    24s] Cap table was created using Encounter 07.10-s219_1.
[03/02 12:07:26    24s] Process name: xc018m6_typ.
[03/02 12:07:26    24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/02 12:07:26    24s] Type 'man IMPEXT-2773' for more detail.
[03/02 12:07:26    24s] Importing multi-corner RC tables ... 
[03/02 12:07:26    24s] Summary of Active RC-Corners : 
[03/02 12:07:26    24s]  
[03/02 12:07:26    24s]  Analysis View: default_emulate_view
[03/02 12:07:26    24s]     RC-Corner Name        : default_emulate_rc_corner
[03/02 12:07:26    24s]     RC-Corner Index       : 0
[03/02 12:07:26    24s]     RC-Corner Temperature : 25 Celsius
[03/02 12:07:26    24s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/02 12:07:26    24s]     RC-Corner PreRoute Res Factor         : 1
[03/02 12:07:26    24s]     RC-Corner PreRoute Cap Factor         : 1
[03/02 12:07:26    24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/02 12:07:26    24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/02 12:07:26    24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/02 12:07:26    24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/02 12:07:26    24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/02 12:07:26    24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/02 12:07:26    24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/02 12:07:26    24s] *Info: initialize multi-corner CTS.
[03/02 12:07:26    25s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[03/02 12:07:26    25s] Current (total cpu=0:00:24.6, real=0:00:43.0, peak res=355.6M, current mem=750.0M)
[03/02 12:07:26    25s] minimips
[03/02 12:07:26    25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[03/02 12:07:26    25s] 
[03/02 12:07:26    25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[03/02 12:07:26    25s] 
[03/02 12:07:26    25s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[03/02 12:07:26    25s] 
[03/02 12:07:26    25s] Number of path exceptions in the constraint file = 1
[03/02 12:07:26    25s] Number of paths exceptions after getting compressed = 1
[03/02 12:07:27    25s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/02 12:07:27    25s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=373.7M, current mem=768.2M)
[03/02 12:07:27    25s] Current (total cpu=0:00:24.7, real=0:00:44.0, peak res=373.7M, current mem=768.2M)
[03/02 12:07:27    25s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/02 12:07:27    25s] Summary for sequential cells idenfication: 
[03/02 12:07:27    25s] Identified SBFF number: 128
[03/02 12:07:27    25s] Identified MBFF number: 0
[03/02 12:07:27    25s] Not identified SBFF number: 0
[03/02 12:07:27    25s] Not identified MBFF number: 0
[03/02 12:07:27    25s] Number of sequential cells which are not FFs: 106
[03/02 12:07:27    25s] 
[03/02 12:07:27    25s] Total number of combinational cells: 511
[03/02 12:07:27    25s] Total number of sequential cells: 234
[03/02 12:07:27    25s] Total number of tristate cells: 64
[03/02 12:07:27    25s] Total number of level shifter cells: 0
[03/02 12:07:27    25s] Total number of power gating cells: 0
[03/02 12:07:27    25s] Total number of isolation cells: 0
[03/02 12:07:27    25s] Total number of power switch cells: 0
[03/02 12:07:27    25s] Total number of pulse generator cells: 0
[03/02 12:07:27    25s] Total number of always on buffers: 0
[03/02 12:07:27    25s] Total number of retention cells: 0
[03/02 12:07:27    25s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/02 12:07:27    25s] Total number of usable buffers: 10
[03/02 12:07:27    25s] List of unusable buffers:
[03/02 12:07:27    25s] Total number of unusable buffers: 0
[03/02 12:07:27    25s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/02 12:07:27    25s] Total number of usable inverters: 13
[03/02 12:07:27    25s] List of unusable inverters:
[03/02 12:07:27    25s] Total number of unusable inverters: 0
[03/02 12:07:27    25s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/02 12:07:27    25s] Total number of identified usable delay cells: 14
[03/02 12:07:27    25s] List of identified unusable delay cells:
[03/02 12:07:27    25s] Total number of identified unusable delay cells: 0
[03/02 12:07:27    25s] *info: Added size_only attribute to 434 instances
[03/02 12:07:27    25s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[03/02 12:07:27    25s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[03/02 12:07:27    25s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[03/02 12:07:27    25s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[03/02 12:07:27    25s] Adjusting core size to PlacementGrid : width :682.92 height : 673.44
[03/02 12:07:27    25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/02 12:07:27    25s] [DEV]innovus 2> source physical/2_power_plan.tcl 

[03/02 12:07:32    26s] The power planner created 8 wires.
[03/02 12:07:32    26s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 939.2M) ***
[03/02 12:07:32    26s] *** Begin SPECIAL ROUTE on Thu Mar  2 12:07:32 2023 ***
[03/02 12:07:32    26s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[03/02 12:07:32    26s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] Begin option processing ...
[03/02 12:07:32    26s] srouteConnectPowerBump set to false
[03/02 12:07:32    26s] routeSelectNet set to "gnd vdd"
[03/02 12:07:32    26s] routeSpecial set to true
[03/02 12:07:32    26s] srouteBlockPin set to "useLef"
[03/02 12:07:32    26s] srouteBottomLayerLimit set to 1
[03/02 12:07:32    26s] srouteBottomTargetLayerLimit set to 1
[03/02 12:07:32    26s] srouteConnectConverterPin set to false
[03/02 12:07:32    26s] srouteCrossoverViaBottomLayer set to 1
[03/02 12:07:32    26s] srouteCrossoverViaTopLayer set to 6
[03/02 12:07:32    26s] srouteFollowCorePinEnd set to 3
[03/02 12:07:32    26s] srouteJogControl set to "preferWithChanges differentLayer"
[03/02 12:07:32    26s] sroutePadPinAllPorts set to true
[03/02 12:07:32    26s] sroutePreserveExistingRoutes set to true
[03/02 12:07:32    26s] srouteRoutePowerBarPortOnBothDir set to true
[03/02 12:07:32    26s] srouteStopBlockPin set to "nearestTarget"
[03/02 12:07:32    26s] srouteTopLayerLimit set to 6
[03/02 12:07:32    26s] srouteTopTargetLayerLimit set to 6
[03/02 12:07:32    26s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1571.00 megs.
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] Reading DB technology information...
[03/02 12:07:32    26s] Finished reading DB technology information.
[03/02 12:07:32    26s] Reading floorplan and netlist information...
[03/02 12:07:32    26s] Finished reading floorplan and netlist information.
[03/02 12:07:32    26s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/02 12:07:32    26s] Read in 825 macros, 154 used
[03/02 12:07:32    26s] Read in 146 components
[03/02 12:07:32    26s]   146 core components: 146 unplaced, 0 placed, 0 fixed
[03/02 12:07:32    26s] Read in 70 logical pins
[03/02 12:07:32    26s] Read in 70 nets
[03/02 12:07:32    26s] Read in 7 special nets, 2 routed
[03/02 12:07:32    26s] 2 nets selected.
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] Begin power routing ...
[03/02 12:07:32    26s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[03/02 12:07:32    26s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/02 12:07:32    26s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/02 12:07:32    26s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/02 12:07:32    26s] Type 'man IMPSR-1256' for more detail.
[03/02 12:07:32    26s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/02 12:07:32    26s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[03/02 12:07:32    26s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/02 12:07:32    26s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/02 12:07:32    26s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/02 12:07:32    26s] Type 'man IMPSR-1256' for more detail.
[03/02 12:07:32    26s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/02 12:07:32    26s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/02 12:07:32    26s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/02 12:07:32    26s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/02 12:07:32    26s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/02 12:07:32    26s] CPU time for FollowPin 0 seconds
[03/02 12:07:32    26s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/02 12:07:32    26s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/02 12:07:32    26s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/02 12:07:32    26s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/02 12:07:32    26s] CPU time for FollowPin 0 seconds
[03/02 12:07:32    26s]   Number of IO ports routed: 0
[03/02 12:07:32    26s]   Number of Block ports routed: 0
[03/02 12:07:32    26s]   Number of Stripe ports routed: 0
[03/02 12:07:32    26s]   Number of Core ports routed: 278
[03/02 12:07:32    26s]   Number of Pad ports routed: 0
[03/02 12:07:32    26s]   Number of Power Bump ports routed: 0
[03/02 12:07:32    26s]   Number of Followpin connections: 139
[03/02 12:07:32    26s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1584.00 megs.
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s]  Begin updating DB with routing results ...
[03/02 12:07:32    26s]  Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
[03/02 12:07:32    26s] Pin and blockage extraction finished
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] sroute post-processing starts at Thu Mar  2 12:07:32 2023
[03/02 12:07:32    26s] The viaGen is rebuilding shadow vias for net gnd.
[03/02 12:07:32    26s] sroute post-processing ends at Thu Mar  2 12:07:32 2023
[03/02 12:07:32    26s] 
[03/02 12:07:32    26s] sroute post-processing starts at Thu Mar  2 12:07:32 2023
[03/02 12:07:32    26s] The viaGen is rebuilding shadow vias for net vdd.
[03/02 12:07:32    26s] sroute post-processing ends at Thu Mar  2 12:07:32 2023
[03/02 12:07:32    26s] sroute: Total CPU time used = 0:0:0
[03/02 12:07:32    26s] sroute: Total Real time used = 0:0:0
[03/02 12:07:32    26s] sroute: Total Memory used = 46.31 megs
[03/02 12:07:32    26s] sroute: Total Peak Memory used = 985.52 megs
[03/02 12:07:32    26s] #spOpts: VtWidth no_cmu 
[03/02 12:07:32    26s] Core basic site is core
[03/02 12:07:33    27s] Estimated cell power/ground rail width = 0.915 um
[03/02 12:07:33    27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:07:33    27s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/02 12:07:33    27s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/02 12:07:33    27s] For 4830 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[03/02 12:07:33    27s] Inserted 4830 well-taps <FEED1> cells (prefix WELLTAP).
[03/02 12:07:33    27s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[03/02 12:07:33    27s] 
[03/02 12:07:33    27s] Starting stripe generation ...
[03/02 12:07:33    27s] Non-Default setAddStripeOption Settings :
[03/02 12:07:33    27s]   NONE
[03/02 12:07:33    27s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[03/02 12:07:33    27s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[03/02 12:07:33    27s] Stripe generation is complete; vias are now being generated.
[03/02 12:07:33    27s] The power planner created 55 wires.
[03/02 12:07:33    27s] *** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:00.0, mem: 986.5M) ***
[03/02 12:07:33    27s] [DEV]innovus 3> eval_legacy { report_message -start_cmd }
[03/02 12:08:38    40s] eval_legacy { report_message -start_cmd }
[03/02 12:08:38    40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/02 12:08:38    40s] get_multi_cpu_usage -local_cpu
[03/02 12:08:38    40s] write_netlist minimips_floor02.dat/minimips_floor02.dat/minimips.v.gz
[03/02 12:08:38    40s] Writing Netlist "minimips_floor02.dat/minimips_floor02.dat/minimips.v.gz" ...
[03/02 12:08:38    40s] Saving AAE Data ...
[03/02 12:08:38    40s] get_proto_model -type_match {none flex_module flex_instgroup blackbox full optinterface} -tcl -name
[03/02 12:08:38    40s] get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/02 12:08:38    40s] Saving preference file minimips_floor02.dat/minimips_floor02.dat/gui.pref.tcl ...
[03/02 12:08:38    40s] get_layer_preference congestH -is_visible
[03/02 12:08:38    40s] get_layer_preference congestV -is_visible
[03/02 12:08:38    40s] get_layer_preference congestObj -is_visible
[03/02 12:08:38    40s] Saving root attributes to be loaded post write_db ...
[03/02 12:08:38    40s] Saving root attributes to be loaded previous write_db ...
[03/02 12:08:39    40s] Saving floorplan file ...
[03/02 12:08:39    40s] write_floorplan minimips_floor02.dat/minimips_floor02.dat/minimips.fp.gz
[03/02 12:08:39    40s] write_black_box_lef -all minimips_floor02.dat/minimips_floor02.dat/minimips.bbox.lef
[03/02 12:08:39    40s] write_drc_markers minimips_floor02.dat/minimips_floor02.dat/minimips.marker.gz
[03/02 12:08:39    40s] Saving Drc markers ...
[03/02 12:08:39    40s] ... No Drc file written since there is no markers found.
[03/02 12:08:39    40s] Saving placement file ...
[03/02 12:08:39    40s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=989.5M) ***
[03/02 12:08:39    40s] Saving route file ...
[03/02 12:08:39    40s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=989.5M) ***
[03/02 12:08:39    40s] Saving DEF file ...
[03/02 12:08:39    40s] eval_legacy { defOut -for_saveDesign minimips_floor02.dat/minimips_floor02.dat/minimips.def.gz }
[03/02 12:08:39    40s] eval_legacy { writeIntegRouteConstraint -noDigitalConstraint -file minimips_floor02.dat/minimips_floor02.dat/minimips.integ.const }
[03/02 12:08:39    40s] No integration constraint in the design.
[03/02 12:08:39    40s] eval_legacy { is_attribute -obj_type root write_db_create_read_file }
[03/02 12:08:40    42s] 
[03/02 12:08:41    43s] 
[03/02 12:08:41    43s] 
[03/02 12:08:42    44s] Generated self-contained design minimips_floor02.dat
[03/02 12:08:42    44s] eval_legacy { report_message -end_cmd }
[03/02 12:08:42    44s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/02 12:08:42    44s] eval_legacy { report_message -end_cmd }
[03/02 12:08:42    44s] *** Message Summary: 0 warning(s), 0 error(s)
[03/02 12:08:42    44s] 
source physical/3_pin_clock.tcl 
[03/02 12:09:02    47s] *scInfo: scPctBadScanCell = 100.00%
[03/02 12:09:02    47s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/02 12:09:02    47s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/02 12:09:02    47s] *** Starting place_design default flow ***
[03/02 12:09:02    47s] **INFO: Enable pre-place timing setting for timing analysis
[03/02 12:09:02    47s] Set Using Default Delay Limit as 101.
[03/02 12:09:02    47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/02 12:09:02    47s] Set Default Net Delay as 0 ps.
[03/02 12:09:02    47s] Set Default Net Load as 0 pF. 
[03/02 12:09:02    47s] **INFO: Analyzing IO path groups for slack adjustment
[03/02 12:09:02    47s] Multithreaded Timing Analysis is initialized with 8 threads
[03/02 12:09:02    47s] 
[03/02 12:09:03    47s] Effort level <high> specified for reg2reg_tmp.26517 path_group
[03/02 12:09:03    48s] #################################################################################
[03/02 12:09:03    48s] # Design Stage: PreRoute
[03/02 12:09:03    48s] # Design Name: minimips
[03/02 12:09:03    48s] # Design Mode: 90nm
[03/02 12:09:03    48s] # Analysis Mode: MMMC Non-OCV 
[03/02 12:09:03    48s] # Parasitics Mode: No SPEF/RCDB
[03/02 12:09:03    48s] # Signoff Settings: SI Off 
[03/02 12:09:03    48s] #################################################################################
[03/02 12:09:03    48s] Calculate delays in Single mode...
[03/02 12:09:03    48s] Topological Sorting (CPU = 0:00:00.0, MEM = 1124.7M, InitMEM = 1123.1M)
[03/02 12:09:03    48s] siFlow : Timing analysis mode is single, using late cdB files
[03/02 12:09:04    52s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/02 12:09:04    52s] End delay calculation. (MEM=1748.59 CPU=0:00:03.4 REAL=0:00:00.0)
[03/02 12:09:04    52s] *** CDM Built up (cpu=0:00:04.5  real=0:00:01.0  mem= 1748.6M) ***
[03/02 12:09:05    53s] *** Start delete_buffer_trees ***
[03/02 12:09:05    53s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:09:05    53s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:09:05    53s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:09:05    53s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:09:05    53s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:09:05    53s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:09:05    53s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:09:05    53s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:09:05    53s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:09:05    53s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:09:05    53s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:09:05    53s] Info: Detect buffers to remove automatically.
[03/02 12:09:05    53s] Analyzing netlist ...
[03/02 12:09:05    53s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/02 12:09:05    53s] Updating netlist
[03/02 12:09:05    53s] 
[03/02 12:09:05    53s] *summary: 133 instances (buffers/inverters) removed
[03/02 12:09:05    53s] *** Finish delete_buffer_trees (0:00:00.6) ***
[03/02 12:09:05    53s] **INFO: Disable pre-place timing setting for timing analysis
[03/02 12:09:05    53s] Set Using Default Delay Limit as 1000.
[03/02 12:09:05    53s] Set Default Net Delay as 1000 ps.
[03/02 12:09:05    53s] Set Default Net Load as 0.5 pF. 
[03/02 12:09:05    53s] Deleted 0 physical inst  (cell - / prefix -).
[03/02 12:09:05    53s] Did not delete 4830 physical insts as they were marked preplaced.
[03/02 12:09:05    53s] *** Starting "NanoPlace(TM) placement v#2 (mem=1740.5M)" ...
[03/02 12:09:06    53s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/02 12:09:06    53s] Type 'man IMPTS-403' for more detail.
[03/02 12:09:11    59s] *** Build Buffered Sizing Timing Model
[03/02 12:09:11    59s] (cpu=0:00:05.2 mem=1740.5M) ***
[03/02 12:09:12    60s] *** Build Virtual Sizing Timing Model
[03/02 12:09:12    60s] (cpu=0:00:06.1 mem=1740.7M) ***
[03/02 12:09:12    60s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/02 12:09:12    60s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/02 12:09:12    60s] Define the scan chains before using this option.
[03/02 12:09:12    60s] Type 'man IMPSP-9042' for more detail.
[03/02 12:09:12    60s] #std cell=15216 (4830 fixed + 10386 movable) #block=0 (0 floating + 0 preplaced)
[03/02 12:09:12    60s] #ioInst=0 #net=11502 #term=41028 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
[03/02 12:09:12    60s] stdCell: 15216 single + 0 double + 0 multi
[03/02 12:09:12    60s] Total standard cell length = 59.2748 (mm), area = 0.2893 (mm^2)
[03/02 12:09:12    60s] Core basic site is core
[03/02 12:09:12    60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:09:12    60s] Apply auto density screen in pre-place stage.
[03/02 12:09:12    60s] Auto density screen increases utilization from 0.786 to 0.787
[03/02 12:09:12    60s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1740.8M
[03/02 12:09:12    60s] Average module density = 0.787.
[03/02 12:09:12    60s] Density for the design = 0.787.
[03/02 12:09:12    60s]        = stdcell_area 89257 sites (274412 um^2) / alloc_area 113463 sites (348829 um^2).
[03/02 12:09:12    60s] Pin Density = 0.2743.
[03/02 12:09:12    60s]             = total # of pins 41028 / total area 149592.
[03/02 12:09:12    60s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/02 12:09:12    60s] === lastAutoLevel = 8 
[03/02 12:09:12    60s] Found multi-fanin net ram_data[31]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[30]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[29]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[28]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[27]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[26]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[25]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[24]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[23]
[03/02 12:09:12    60s] Found multi-fanin net ram_data[22]
[03/02 12:09:12    60s] ......
[03/02 12:09:12    60s] Found 32 (out of 11502) multi-fanin nets.
[03/02 12:09:14    63s] Clock gating cells determined by native netlist tracing.
[03/02 12:09:14    63s] Effort level <high> specified for reg2reg path_group
[03/02 12:09:14    63s] Effort level <high> specified for reg2cgate path_group
[03/02 12:09:16    64s] Iteration  1: Total net bbox = 3.619e-09 (1.87e-09 1.74e-09)
[03/02 12:09:16    64s]               Est.  stn bbox = 3.914e-09 (2.01e-09 1.91e-09)
[03/02 12:09:16    64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1804.9M
[03/02 12:09:16    64s] Iteration  2: Total net bbox = 3.619e-09 (1.87e-09 1.74e-09)
[03/02 12:09:16    64s]               Est.  stn bbox = 3.914e-09 (2.01e-09 1.91e-09)
[03/02 12:09:16    64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1804.9M
[03/02 12:09:16    66s] Iteration  3: Total net bbox = 3.447e+02 (1.50e+02 1.95e+02)
[03/02 12:09:16    66s]               Est.  stn bbox = 5.006e+02 (2.32e+02 2.69e+02)
[03/02 12:09:16    66s]               cpu = 0:00:01.3 real = 0:00:00.0 mem = 1804.9M
[03/02 12:09:16    66s] Total number of setup views is 1.
[03/02 12:09:16    66s] Total number of active setup views is 1.
[03/02 12:09:18    74s] Iteration  4: Total net bbox = 3.359e+05 (2.24e+05 1.12e+05)
[03/02 12:09:18    74s]               Est.  stn bbox = 4.673e+05 (3.12e+05 1.55e+05)
[03/02 12:09:18    74s]               cpu = 0:00:08.3 real = 0:00:02.0 mem = 1804.9M
[03/02 12:09:20    82s] Iteration  5: Total net bbox = 4.039e+05 (2.42e+05 1.62e+05)
[03/02 12:09:20    82s]               Est.  stn bbox = 5.868e+05 (3.48e+05 2.39e+05)
[03/02 12:09:20    82s]               cpu = 0:00:08.0 real = 0:00:02.0 mem = 1804.9M
[03/02 12:09:23    96s] Iteration  6: Total net bbox = 4.814e+05 (2.66e+05 2.16e+05)
[03/02 12:09:23    96s]               Est.  stn bbox = 6.824e+05 (3.78e+05 3.05e+05)
[03/02 12:09:23    96s]               cpu = 0:00:13.6 real = 0:00:03.0 mem = 1836.9M
[03/02 12:09:23    96s] 
[03/02 12:09:23    96s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/02 12:09:23    96s] enableMT= 3 (onDemand)
[03/02 12:09:23    96s] useHNameCompare= 3 (lazy mode)
[03/02 12:09:23    96s] doMTMainInit= 1
[03/02 12:09:23    96s] doMTFlushLazyWireDelete= 1
[03/02 12:09:23    96s] useFastLRoute= 0
[03/02 12:09:23    96s] useFastCRoute= 1
[03/02 12:09:23    96s] doMTNetInitAdjWires= 1
[03/02 12:09:23    96s] wireMPoolNoThreadCheck= 1
[03/02 12:09:23    96s] allMPoolNoThreadCheck= 1
[03/02 12:09:23    96s] doNotUseMPoolInCRoute= 1
[03/02 12:09:23    96s] doMTSprFixZeroViaCodes= 1
[03/02 12:09:23    96s] doMTDtrRoute1CleanupA= 1
[03/02 12:09:23    96s] doMTDtrRoute1CleanupB= 1
[03/02 12:09:23    96s] doMTWireLenCalc= 0
[03/02 12:09:23    96s] doSkipQALenRecalc= 1
[03/02 12:09:23    96s] doMTMainCleanup= 1
[03/02 12:09:23    96s] doMTMoveCellTermsToMSLayer= 1
[03/02 12:09:23    96s] doMTConvertWiresToNewViaCode= 1
[03/02 12:09:23    96s] doMTRemoveAntenna= 1
[03/02 12:09:23    96s] doMTCheckConnectivity= 1
[03/02 12:09:23    96s] enableRuntimeLog= 0
[03/02 12:09:23    96s] Congestion driven padding in post-place stage.
[03/02 12:09:23    96s] Congestion driven padding increases utilization from 0.907 to 0.907
[03/02 12:09:23    96s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1836.9M
[03/02 12:09:24    99s] Iteration  7: Total net bbox = 4.974e+05 (2.79e+05 2.19e+05)
[03/02 12:09:24    99s]               Est.  stn bbox = 6.986e+05 (3.90e+05 3.08e+05)
[03/02 12:09:24    99s]               cpu = 0:00:03.6 real = 0:00:01.0 mem = 1836.9M
[03/02 12:09:27   104s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:09:29   108s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:09:29   108s] Iteration  8: Total net bbox = 4.974e+05 (2.79e+05 2.19e+05)
[03/02 12:09:29   108s]               Est.  stn bbox = 6.986e+05 (3.90e+05 3.08e+05)
[03/02 12:09:29   108s]               cpu = 0:00:08.5 real = 0:00:05.0 mem = 1836.9M
[03/02 12:09:32   118s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/02 12:09:32   118s] Congestion driven padding in post-place stage.
[03/02 12:09:32   118s] Congestion driven padding increases utilization from 0.907 to 0.907
[03/02 12:09:32   118s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1836.9M
[03/02 12:09:32   120s] Iteration  9: Total net bbox = 5.059e+05 (2.79e+05 2.26e+05)
[03/02 12:09:32   120s]               Est.  stn bbox = 7.091e+05 (3.90e+05 3.19e+05)
[03/02 12:09:32   120s]               cpu = 0:00:12.5 real = 0:00:03.0 mem = 1836.9M
[03/02 12:09:35   125s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:09:38   129s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:09:38   129s] Iteration 10: Total net bbox = 5.059e+05 (2.79e+05 2.26e+05)
[03/02 12:09:38   129s]               Est.  stn bbox = 7.091e+05 (3.90e+05 3.19e+05)
[03/02 12:09:38   129s]               cpu = 0:00:08.4 real = 0:00:06.0 mem = 1836.9M
[03/02 12:09:40   138s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/02 12:09:40   138s] Congestion driven padding in post-place stage.
[03/02 12:09:40   138s] Congestion driven padding increases utilization from 0.907 to 0.908
[03/02 12:09:40   138s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1836.9M
[03/02 12:09:41   139s] Iteration 11: Total net bbox = 5.106e+05 (2.82e+05 2.29e+05)
[03/02 12:09:41   139s]               Est.  stn bbox = 7.131e+05 (3.92e+05 3.21e+05)
[03/02 12:09:41   139s]               cpu = 0:00:10.2 real = 0:00:03.0 mem = 1836.9M
[03/02 12:09:44   143s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:09:47   148s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:09:47   148s] Iteration 12: Total net bbox = 5.106e+05 (2.82e+05 2.29e+05)
[03/02 12:09:47   148s]               Est.  stn bbox = 7.131e+05 (3.92e+05 3.21e+05)
[03/02 12:09:47   148s]               cpu = 0:00:08.5 real = 0:00:06.0 mem = 1836.9M
[03/02 12:09:50   162s] Iteration 13: Total net bbox = 5.246e+05 (2.87e+05 2.38e+05)
[03/02 12:09:50   162s]               Est.  stn bbox = 7.251e+05 (3.95e+05 3.30e+05)
[03/02 12:09:50   162s]               cpu = 0:00:14.6 real = 0:00:03.0 mem = 1836.9M
[03/02 12:09:50   162s] Iteration 14: Total net bbox = 5.246e+05 (2.87e+05 2.38e+05)
[03/02 12:09:50   162s]               Est.  stn bbox = 7.251e+05 (3.95e+05 3.30e+05)
[03/02 12:09:50   162s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1836.9M
[03/02 12:09:50   162s] *** cost = 5.246e+05 (2.87e+05 2.38e+05) (cpu for global=0:01:39) real=0:00:36.0***
[03/02 12:09:50   162s] Placement multithread real runtime: 0:00:36.0 with 8 threads.
[03/02 12:09:50   162s] Info: 41 clock gating cells identified, 41 (on average) moved
[03/02 12:09:51   163s] minimips
[03/02 12:09:51   163s] Core Placement runtime cpu: 0:01:11 real: 0:00:18.0
[03/02 12:09:51   163s] #spOpts: mergeVia=F 
[03/02 12:09:51   163s] Core basic site is core
[03/02 12:09:51   163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:09:51   163s] *** Starting refinePlace (0:02:43 mem=1420.9M) ***
[03/02 12:09:51   163s] Total net length = 5.247e+05 (2.867e+05 2.381e+05) (ext = 7.941e+03)
[03/02 12:09:51   163s] # spcSbClkGt: 41
[03/02 12:09:51   163s] Starting refinePlace ...
[03/02 12:09:51   163s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:09:51   163s] default core: bins with density >  0.75 =    0 % ( 0 / 210 )
[03/02 12:09:51   163s] Density distribution unevenness ratio = 3.839%
[03/02 12:09:51   164s]   Spread Effort: high, pre-route mode, useDDP on.
[03/02 12:09:51   164s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1436.9MB) @(0:02:43 - 0:02:43).
[03/02 12:09:51   164s] Move report: preRPlace moves 10386 insts, mean move: 4.23 um, max move: 100.67 um
[03/02 12:09:51   164s] 	Max move on inst (U7_banc_registres_reg[21][12]): (361.43, 221.09) --> (460.53, 222.65)
[03/02 12:09:51   164s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: DFRX1
[03/02 12:09:51   164s] 	Violation at original loc: Placement Blockage Violation
[03/02 12:09:51   164s] wireLenOptFixPriorityInst 0 inst fixed
[03/02 12:09:51   164s] tweakage running in 8 threads.
[03/02 12:09:51   164s] Placement tweakage begins.
[03/02 12:09:51   164s] wire length = 7.236e+05
[03/02 12:09:53   166s] wire length = 6.812e+05
[03/02 12:09:53   166s] Placement tweakage ends.
[03/02 12:09:53   166s] Move report: tweak moves 3205 insts, mean move: 9.96 um, max move: 53.70 um
[03/02 12:09:53   166s] 	Max move on inst (U4_ex_U1_alu_mul_138_45/cdnfadd_026_10): (312.48, 325.13) --> (351.54, 339.77)
[03/02 12:09:53   166s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1438.1MB) @(0:02:43 - 0:02:45).
[03/02 12:09:53   166s] Move report: legalization moves 2288 insts, mean move: 2.74 um, max move: 19.52 um
[03/02 12:09:53   166s] 	Max move on inst (U3_di_g7333): (385.56, 251.93) --> (385.56, 271.45)
[03/02 12:09:53   166s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1438.1MB) @(0:02:45 - 0:02:46).
[03/02 12:09:53   166s] Move report: Detail placement moves 10386 insts, mean move: 6.08 um, max move: 100.67 um
[03/02 12:09:53   166s] 	Max move on inst (U7_banc_registres_reg[21][12]): (361.43, 221.09) --> (460.53, 222.65)
[03/02 12:09:53   166s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1438.1MB
[03/02 12:09:53   166s] Statistics of distance of Instance movement in refine placement:
[03/02 12:09:53   166s]   maximum (X+Y) =       100.67 um
[03/02 12:09:53   166s]   inst (U7_banc_registres_reg[21][12]) with max move: (361.425, 221.088) -> (460.53, 222.65)
[03/02 12:09:53   166s]   mean    (X+Y) =         6.08 um
[03/02 12:09:53   166s] Total instances flipped for WireLenOpt: 872
[03/02 12:09:53   166s] Summary Report:
[03/02 12:09:53   166s] Instances move: 10386 (out of 10386 movable)
[03/02 12:09:53   166s] Mean displacement: 6.08 um
[03/02 12:09:53   166s] Max displacement: 100.67 um [03/02 12:09:53   166s] Total instances moved : 10386
(Instance: U7_banc_registres_reg[21][12]) (361.425, 221.088) -> (460.53, 222.65)
[03/02 12:09:53   166s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: DFRX1
[03/02 12:09:53   166s] 	Violation at original loc: Placement Blockage Violation
[03/02 12:09:53   166s] Total net length = 5.198e+05 (2.802e+05 2.396e+05) (ext = 7.869e+03)
[03/02 12:09:53   166s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1438.1MB
[03/02 12:09:53   166s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=1438.1MB) @(0:02:43 - 0:02:46).
[03/02 12:09:53   166s] *** Finished refinePlace (0:02:46 mem=1438.1M) ***
[03/02 12:09:53   166s] Total net length = 5.315e+05 (2.889e+05 2.425e+05) (ext = 7.929e+03)
[03/02 12:09:53   166s] *** End of Placement (cpu=0:01:53, real=0:00:48.0, mem=1438.1M) ***
[03/02 12:09:53   166s] #spOpts: mergeVia=F 
[03/02 12:09:53   166s] Core basic site is core
[03/02 12:09:53   166s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:09:53   166s] default core: bins with density >  0.75 =    0 % ( 0 / 210 )
[03/02 12:09:53   166s] Density distribution unevenness ratio = 3.838%
[03/02 12:09:53   166s] *** Free Virtual Timing Model ...(mem=1438.1M)
[03/02 12:09:53   166s] Starting IO pin assignment...
[03/02 12:09:53   166s] The design is not routed. Using flight-line based method for pin assignment.
[03/02 12:09:53   166s] Completed IO pin assignment.
[03/02 12:09:53   166s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:09:53   166s] UM:                                                                   final
[03/02 12:09:53   166s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:09:53   166s] UM:                                                                   global_place
[03/02 12:09:53   166s] congRepair running 8 threads
[03/02 12:09:53   166s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/02 12:09:53   166s] Starting congestion repair ...
[03/02 12:09:53   166s] (I)       Reading DB...
[03/02 12:09:53   166s] (I)       congestionReportName   : 
[03/02 12:09:53   166s] [NR-eagl] buildTerm2TermWires    : 1
[03/02 12:09:53   166s] [NR-eagl] doTrackAssignment      : 1
[03/02 12:09:53   166s] (I)       dumpBookshelfFiles     : 0
[03/02 12:09:53   166s] [NR-eagl] numThreads             : 1
[03/02 12:09:53   166s] [NR-eagl] honorMsvRouteConstraint: false
[03/02 12:09:53   166s] (I)       honorPin               : false
[03/02 12:09:53   166s] (I)       honorPinGuide          : true
[03/02 12:09:53   166s] (I)       honorPartition         : false
[03/02 12:09:53   166s] (I)       allowPartitionCrossover: false
[03/02 12:09:53   166s] (I)       honorSingleEntry       : true
[03/02 12:09:53   166s] (I)       honorSingleEntryStrong : true
[03/02 12:09:53   166s] (I)       handleViaSpacingRule   : false
[03/02 12:09:53   166s] (I)       PDConstraint           : none
[03/02 12:09:53   166s] [NR-eagl] honorClockSpecNDR      : 0
[03/02 12:09:53   166s] (I)       routingEffortLevel     : 3
[03/02 12:09:53   166s] [NR-eagl] minRouteLayer          : 2
[03/02 12:09:53   166s] [NR-eagl] maxRouteLayer          : 2147483647
[03/02 12:09:53   166s] (I)       numRowsPerGCell        : 1
[03/02 12:09:53   166s] (I)       speedUpLargeDesign     : 0
[03/02 12:09:53   166s] (I)       speedUpBlkViolationClean: 0
[03/02 12:09:53   166s] (I)       autoGCellMerging       : 1
[03/02 12:09:53   166s] (I)       multiThreadingTA       : 0
[03/02 12:09:53   166s] (I)       punchThroughDistance   : -1
[03/02 12:09:53   166s] (I)       blockedPinEscape       : 0
[03/02 12:09:53   166s] (I)       blkAwareLayerSwitching : 0
[03/02 12:09:53   166s] (I)       betterClockWireModeling: 0
[03/02 12:09:53   166s] (I)       scenicBound            : 1.15
[03/02 12:09:53   166s] (I)       maxScenicToAvoidBlk    : 100.00
[03/02 12:09:53   166s] (I)       source-to-sink ratio   : 0.00
[03/02 12:09:53   166s] (I)       targetCongestionRatio  : 1.00
[03/02 12:09:53   166s] (I)       layerCongestionRatio   : 0.70
[03/02 12:09:53   166s] (I)       m1CongestionRatio      : 0.10
[03/02 12:09:53   166s] (I)       m2m3CongestionRatio    : 0.70
[03/02 12:09:53   166s] (I)       pinAccessEffort        : 0.10
[03/02 12:09:53   166s] (I)       localRouteEffort       : 1.00
[03/02 12:09:53   166s] (I)       numSitesBlockedByOneVia: 8.00
[03/02 12:09:53   166s] (I)       supplyScaleFactorH     : 1.00
[03/02 12:09:53   166s] (I)       supplyScaleFactorV     : 1.00
[03/02 12:09:53   166s] (I)       highlight3DOverflowFactor: 0.00
[03/02 12:09:53   166s] (I)       skipTrackCommand             : 
[03/02 12:09:53   166s] (I)       readTROption           : true
[03/02 12:09:53   166s] (I)       extraSpacingBothSide   : false
[03/02 12:09:53   166s] [NR-eagl] numTracksPerClockWire  : 0
[03/02 12:09:53   166s] (I)       routeSelectedNetsOnly  : false
[03/02 12:09:53   166s] (I)       before initializing RouteDB syMemory usage = 1438.1 MB
[03/02 12:09:53   166s] (I)       starting read tracks
[03/02 12:09:53   166s] (I)       build grid graph
[03/02 12:09:53   166s] (I)       build grid graph start
[03/02 12:09:53   166s] (I)       build grid graph end
[03/02 12:09:53   166s] [NR-eagl] Layer1 has no routable track
[03/02 12:09:53   166s] [NR-eagl] Layer2 has single uniform track structure
[03/02 12:09:53   166s] [NR-eagl] Layer3 has single uniform track structure
[03/02 12:09:53   166s] [NR-eagl] Layer4 has single uniform track structure
[03/02 12:09:53   166s] [NR-eagl] Layer5 has single uniform track structure
[03/02 12:09:53   166s] [NR-eagl] Layer6 has single uniform track structure
[03/02 12:09:53   166s] (I)       Layer1   numNetMinLayer=11502
[03/02 12:09:53   166s] (I)       Layer2   numNetMinLayer=0
[03/02 12:09:53   166s] (I)       Layer3   numNetMinLayer=0
[03/02 12:09:53   166s] (I)       Layer4   numNetMinLayer=0
[03/02 12:09:53   166s] (I)       Layer5   numNetMinLayer=0
[03/02 12:09:53   166s] (I)       Layer6   numNetMinLayer=0
[03/02 12:09:53   166s] [NR-eagl] numViaLayers=5
[03/02 12:09:53   166s] (I)       end build via table
[03/02 12:09:53   166s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4278 numBumpBlks=0 numBoundaryFakeBlks=0
[03/02 12:09:53   166s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/02 12:09:53   166s] (I)       num ignored nets =0
[03/02 12:09:53   166s] (I)       readDataFromPlaceDB
[03/02 12:09:53   166s] (I)       Read net information..
[03/02 12:09:53   166s] [NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[03/02 12:09:53   166s] (I)       Read testcase time = 0.010 seconds
[03/02 12:09:53   166s] 
[03/02 12:09:53   166s] (I)       totalGlobalPin=40008, totalPins=41028
[03/02 12:09:53   166s] (I)       Model blockage into capacity
[03/02 12:09:53   166s] (I)       Read numBlocks=4278  numPreroutedWires=0  numCapScreens=0
[03/02 12:09:53   166s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/02 12:09:53   166s] (I)       blocked area on Layer2 : 61227369600  (13.07%)
[03/02 12:09:53   166s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/02 12:09:53   166s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/02 12:09:53   166s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/02 12:09:53   166s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/02 12:09:53   166s] (I)       Modeling time = 0.010 seconds
[03/02 12:09:53   166s] 
[03/02 12:09:53   166s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/02 12:09:53   166s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1438.1 MB
[03/02 12:09:53   166s] (I)       Layer1  viaCost=200.00
[03/02 12:09:53   166s] (I)       Layer2  viaCost=100.00
[03/02 12:09:53   166s] (I)       Layer3  viaCost=100.00
[03/02 12:09:53   166s] (I)       Layer4  viaCost=100.00
[03/02 12:09:53   166s] (I)       Layer5  viaCost=200.00
[03/02 12:09:53   166s] (I)       ---------------------Grid Graph Info--------------------
[03/02 12:09:53   166s] (I)       routing area        :  (0, 0) - (689220, 679540)
[03/02 12:09:53   166s] (I)       core area           :  (3150, 3050) - (686070, 676490)
[03/02 12:09:53   166s] (I)       Site Width          :   630  (dbu)
[03/02 12:09:53   166s] (I)       Row Height          :  4880  (dbu)
[03/02 12:09:53   166s] (I)       GCell Width         :  4880  (dbu)
[03/02 12:09:53   166s] (I)       GCell Height        :  4880  (dbu)
[03/02 12:09:53   166s] (I)       grid                :   141   139     6
[03/02 12:09:53   166s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/02 12:09:53   166s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/02 12:09:53   166s] (I)       Default wire width  :   230   280   280   280   280   440
[03/02 12:09:53   166s] (I)       Default wire space  :   230   280   280   280   280   460
[03/02 12:09:53   166s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/02 12:09:53   166s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/02 12:09:53   166s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/02 12:09:53   166s] (I)       Total num of tracks :     0  1094  1113  1094  1113   547
[03/02 12:09:53   166s] (I)       Num of masks        :     1     1     1     1     1     1
[03/02 12:09:53   166s] (I)       --------------------------------------------------------
[03/02 12:09:53   166s] 
[03/02 12:09:53   166s] (I)       After initializing earlyGlobalRoute syMemory usage = 1438.1 MB
[03/02 12:09:53   166s] (I)       Loading and dumping file time : 0.12 seconds
[03/02 12:09:53   166s] (I)       ============= Initialization =============
[03/02 12:09:53   166s] [NR-eagl] EstWL : 138036
[03/02 12:09:53   166s] 
[03/02 12:09:53   166s] (I)       total 2D Cap : 676795 = (313866 H, 362929 V)
[03/02 12:09:53   166s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28696
[03/02 12:09:53   166s] (I)       ============  Phase 1a Route ============
[03/02 12:09:53   166s] (I)       Phase 1a runs 0.03 seconds
[03/02 12:09:53   166s] [NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.30% H, 20.68% V) = (3.569e+05um H, 3.167e+05um V)
[03/02 12:09:54   166s] [NR-eagl] 
[03/02 12:09:54   166s] (I)       ============  Phase 1b Route ============
[03/02 12:09:54   166s] [NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.30% H, 20.68% V) = (3.569e+05um H, 3.167e+05um V)
[03/02 12:09:54   166s] [NR-eagl] 
[03/02 12:09:54   166s] (I)       ============  Phase 1c Route ============
[03/02 12:09:54   166s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[03/02 12:09:54   166s] 
[03/02 12:09:54   166s] [NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.30% H, 20.68% V) = (3.569e+05um H, 3.167e+05um V)
[03/02 12:09:54   166s] [NR-eagl] 
[03/02 12:09:54   166s] (I)       ============  Phase 1d Route ============
[03/02 12:09:54   166s] [NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.30% H, 20.68% V) = (3.569e+05um H, 3.167e+05um V)
[03/02 12:09:54   166s] [NR-eagl] 
[03/02 12:09:54   166s] (I)       ============  Phase 1e Route ============
[03/02 12:09:54   166s] (I)       Phase 1e runs 0.00 seconds
[03/02 12:09:54   166s] [NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.30% H, 20.68% V) = (3.569e+05um H, 3.167e+05um V)
[03/02 12:09:54   166s] [NR-eagl] 
[03/02 12:09:54   166s] (I)       ============  Phase 1l Route ============
[03/02 12:09:54   166s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[03/02 12:09:54   166s] 
[03/02 12:09:54   167s] (I)       dpBasedLA: time=0.04  totalOF=1634358  totalVia=90152  totalWL=138034  total(Via+WL)=228186 
[03/02 12:09:54   167s] (I)       Total Global Routing Runtime: 0.14 seconds
[03/02 12:09:54   167s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/02 12:09:54   167s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/02 12:09:54   167s] 
[03/02 12:09:54   167s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/02 12:09:54   167s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/02 12:09:54   167s] 
[03/02 12:09:54   167s] ** np local hotspot detection info verbose **
[03/02 12:09:54   167s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/02 12:09:54   167s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/02 12:09:54   167s] 
[03/02 12:09:54   167s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/02 12:09:54   167s] Skipped repairing congestion.
[03/02 12:09:54   167s] (I)       ============= track Assignment ============
[03/02 12:09:54   167s] (I)       extract Global 3D Wires
[03/02 12:09:54   167s] (I)       Extract Global WL : time=0.00
[03/02 12:09:54   167s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/02 12:09:54   167s] (I)       track assignment initialization runtime=1585 millisecond
[03/02 12:09:54   167s] (I)       #threads=1 for track assignment
[03/02 12:09:54   167s] (I)       track assignment kernel runtime=215618 millisecond
[03/02 12:09:54   167s] (I)       End Greedy Track Assignment
[03/02 12:09:54   167s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[03/02 12:09:54   167s] [NR-eagl] Layer2(MET2)(V) length: 1.677436e+05um, number of vias: 53497
[03/02 12:09:54   167s] [NR-eagl] Layer3(MET3)(H) length: 2.511865e+05um, number of vias: 10362
[03/02 12:09:54   167s] [NR-eagl] Layer4(MET4)(V) length: 1.507679e+05um, number of vias: 4628
[03/02 12:09:54   167s] [NR-eagl] Layer5(MET5)(H) length: 1.128749e+05um, number of vias: 378
[03/02 12:09:54   167s] [NR-eagl] Layer6(METTP)(V) length: 1.194868e+04um, number of vias: 0
[03/02 12:09:54   167s] [NR-eagl] Total length: 6.945216e+05um, number of vias: 109823
[03/02 12:09:54   167s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[03/02 12:09:54   167s] *** Finishing place_design default flow ***
[03/02 12:09:54   167s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/02 12:09:54   167s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/02 12:09:54   167s] ***** Total cpu  0:2:0
[03/02 12:09:54   167s] ***** Total real time  0:0:52
[03/02 12:09:54   167s] **place_design ... cpu = 0: 2: 0, real = 0: 0:52, mem = 1381.5M **
[03/02 12:09:54   167s] 
[03/02 12:09:54   167s] *** Summary of all messages that are not suppressed in this session:
[03/02 12:09:54   167s] Severity  ID               Count  Summary                                  
[03/02 12:09:54   167s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/02 12:09:54   167s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/02 12:09:54   167s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/02 12:09:54   167s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/02 12:09:54   167s] *** Message Summary: 3 warning(s), 2 error(s)
[03/02 12:09:54   167s] 
[03/02 12:09:54   167s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:09:54   167s] UM:                                                                   final
[03/02 12:09:54   167s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/02 12:09:54   167s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:09:54   167s] UM:         141.8            147                                      place_design
[03/02 12:09:54   167s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/02 12:09:54   167s] Successfully spread [19] pins.
[03/02 12:09:54   167s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1381.5M).
[03/02 12:09:54   167s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/02 12:09:54   167s] Successfully spread [17] pins.
[03/02 12:09:54   167s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1381.5M).
[03/02 12:09:54   167s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/02 12:09:54   167s] Successfully spread [18] pins.
[03/02 12:09:54   167s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1381.5M).
[03/02 12:09:54   167s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/02 12:09:54   167s] Successfully spread [16] pins.
[03/02 12:09:54   167s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1381.5M).
[03/02 12:09:54   167s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/02 12:09:54   167s] #spOpts: mergeVia=F 
[03/02 12:09:54   167s] Core basic site is core
[03/02 12:09:54   167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:09:54   167s] #spOpts: mergeVia=F 
[03/02 12:09:54   167s] Info: 8 threads available for lower-level modules during optimization.
[03/02 12:09:54   167s] GigaOpt running with 8 threads.
[03/02 12:09:54   167s] Updating RC grid for preRoute extraction ...
[03/02 12:09:54   167s] Initializing multi-corner capacitance tables ... 
[03/02 12:09:54   167s] Initializing multi-corner resistance tables ...
[03/02 12:09:57   170s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1385.5M, totSessionCpu=0:02:50 **
[03/02 12:09:57   170s] Added -handlePreroute to trialRouteMode
[03/02 12:09:57   170s] *** opt_design -pre_cts ***
[03/02 12:09:57   170s] DRC Margin: user margin 0.0; extra margin 0.2
[03/02 12:09:57   170s] Setup Target Slack: user slack 0; extra slack 0.1
[03/02 12:09:57   170s] Hold Target Slack: user slack 0
[03/02 12:09:57   170s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/02 12:09:57   170s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/02 12:09:57   170s] 'set_default_switching_activity' finished successfully.
[03/02 12:09:57   170s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/02 12:09:57   170s] Type 'man IMPOPT-3195' for more detail.
[03/02 12:09:58   170s] Multi-VT timing optimization disabled based on library information.
[03/02 12:09:58   170s] Summary for sequential cells idenfication: 
[03/02 12:09:58   170s] Identified SBFF number: 128
[03/02 12:09:58   170s] Identified MBFF number: 0
[03/02 12:09:58   170s] Not identified SBFF number: 0
[03/02 12:09:58   170s] Not identified MBFF number: 0
[03/02 12:09:58   170s] Number of sequential cells which are not FFs: 106
[03/02 12:09:58   170s] 
[03/02 12:09:58   171s] Start to check current routing status for nets...
[03/02 12:09:58   171s] Using hname+ instead name for net compare
[03/02 12:09:58   171s] Activating lazyNetListOrdering
[03/02 12:09:58   171s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/02 12:09:58   171s] All nets are already routed correctly.
[03/02 12:09:58   171s] End to check current routing status for nets (mem=1385.5M)
[03/02 12:09:58   171s] Extraction called for design 'minimips' of instances=15216 and nets=11945 using extraction engine 'preRoute' .
[03/02 12:09:58   171s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/02 12:09:58   171s] Type 'man IMPEXT-3530' for more detail.
[03/02 12:09:58   171s] PreRoute RC Extraction called for design minimips.
[03/02 12:09:58   171s] RC Extraction called in multi-corner(1) mode.
[03/02 12:09:58   171s] RCMode: PreRoute
[03/02 12:09:58   171s]       RC Corner Indexes            0   
[03/02 12:09:58   171s] Capacitance Scaling Factor   : 1.00000 
[03/02 12:09:58   171s] Resistance Scaling Factor    : 1.00000 
[03/02 12:09:58   171s] Clock Cap. Scaling Factor    : 1.00000 
[03/02 12:09:58   171s] Clock Res. Scaling Factor    : 1.00000 
[03/02 12:09:58   171s] Shrink Factor                : 1.00000
[03/02 12:09:58   171s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/02 12:09:58   171s] Using capacitance table file ...
[03/02 12:09:58   171s] Updating RC grid for preRoute extraction ...
[03/02 12:09:58   171s] Initializing multi-corner capacitance tables ... 
[03/02 12:09:58   171s] Initializing multi-corner resistance tables ...
[03/02 12:09:58   171s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1379.473M)
[03/02 12:09:58   171s] #################################################################################
[03/02 12:09:58   171s] # Design Stage: PreRoute
[03/02 12:09:58   171s] # Design Name: minimips
[03/02 12:09:58   171s] # Design Mode: 90nm
[03/02 12:09:58   171s] # Analysis Mode: MMMC Non-OCV 
[03/02 12:09:58   171s] # Parasitics Mode: No SPEF/RCDB
[03/02 12:09:58   171s] # Signoff Settings: SI Off 
[03/02 12:09:58   171s] #################################################################################
[03/02 12:09:58   172s] Calculate delays in Single mode...
[03/02 12:09:58   172s] Topological Sorting (CPU = 0:00:00.0, MEM = 1524.0M, InitMEM = 1524.0M)
[03/02 12:09:59   176s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/02 12:09:59   176s] End delay calculation. (MEM=1981.86 CPU=0:00:04.2 REAL=0:00:01.0)
[03/02 12:09:59   176s] *** CDM Built up (cpu=0:00:05.4  real=0:00:01.0  mem= 1981.9M) ***
[03/02 12:09:59   177s] *** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:01.0 totSessionCpu=0:02:57 mem=1981.9M)
[03/02 12:10:00   177s] 
[03/02 12:10:00   177s] ------------------------------------------------------------
[03/02 12:10:00   177s]              Initial Summary                             
[03/02 12:10:00   177s] ------------------------------------------------------------
[03/02 12:10:00   177s] 
[03/02 12:10:00   177s] Setup views included:
[03/02 12:10:00   177s]  default_emulate_view 
[03/02 12:10:00   177s] 
[03/02 12:10:00   177s] +--------------------+---------+
[03/02 12:10:00   177s] |     Setup mode     |   all   |
[03/02 12:10:00   177s] +--------------------+---------+
[03/02 12:10:00   177s] |           WNS (ns):| -2.300  |
[03/02 12:10:00   177s] |           TNS (ns):| -38.115 |
[03/02 12:10:00   177s] |    Violating Paths:|   29    |
[03/02 12:10:00   177s] |          All Paths:|  1765   |
[03/02 12:10:00   177s] +--------------------+---------+
[03/02 12:10:00   177s] 
[03/02 12:10:00   177s] +----------------+-------------------------------+------------------+
[03/02 12:10:00   177s] |                |              Real             |       Total      |
[03/02 12:10:00   177s] |    DRVs        +------------------+------------+------------------|
[03/02 12:10:00   177s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:10:00   177s] +----------------+------------------+------------+------------------+
[03/02 12:10:00   177s] |   max_cap      |     17 (17)      |   -0.236   |     19 (19)      |
[03/02 12:10:00   177s] |   max_tran     |     13 (616)     |   -1.722   |     13 (616)     |
[03/02 12:10:00   177s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:00   177s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:00   177s] +----------------+------------------+------------+------------------+
[03/02 12:10:00   177s] 
[03/02 12:10:00   177s] Density: 61.658%
[03/02 12:10:00   177s] ------------------------------------------------------------
[03/02 12:10:00   177s] **opt_design ... cpu = 0:00:08, real = 0:00:03, mem = 1554.0M, totSessionCpu=0:02:57 **
[03/02 12:10:00   177s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/02 12:10:00   177s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:10:00   177s] #spOpts: mergeVia=F 
[03/02 12:10:00   178s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:10:00   178s] #spOpts: mergeVia=F 
[03/02 12:10:00   178s] *** Starting optimizing excluded clock nets MEM= 1554.0M) ***
[03/02 12:10:00   178s] *info: No excluded clock nets to be optimized.
[03/02 12:10:00   178s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1554.0M) ***
[03/02 12:10:00   178s] Summary for sequential cells idenfication: 
[03/02 12:10:00   178s] Identified SBFF number: 128
[03/02 12:10:00   178s] Identified MBFF number: 0
[03/02 12:10:00   178s] Not identified SBFF number: 0
[03/02 12:10:00   178s] Not identified MBFF number: 0
[03/02 12:10:00   178s] Number of sequential cells which are not FFs: 106
[03/02 12:10:00   178s] 
[03/02 12:10:00   178s] The useful skew maximum allowed delay is: 0.3
[03/02 12:10:00   179s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:00   179s] optDesignOneStep: Leakage Power Flow
[03/02 12:10:00   179s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:00   179s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:00   179s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:00   179s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:00   179s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:00   179s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:00   179s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:00   179s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:00   179s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:00   179s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:00   179s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:00   179s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:00   179s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:00   179s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:03   181s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:10:03   181s] *info: There are 10 candidate Buffer cells
[03/02 12:10:03   181s] *info: There are 10 candidate Inverter cells
[03/02 12:10:06   184s] 
[03/02 12:10:06   184s] Netlist preparation processing... 
[03/02 12:10:06   184s] Removed 0 instance
[03/02 12:10:06   184s] *info: Marking 0 isolation instances dont touch
[03/02 12:10:06   184s] *info: Marking 0 level shifter instances dont touch
[03/02 12:10:06   184s] **opt_design ... cpu = 0:00:15, real = 0:00:09, mem = 1640.4M, totSessionCpu=0:03:04 **
[03/02 12:10:06   185s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:06   185s] optDesignOneStep: Leakage Power Flow
[03/02 12:10:06   185s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:06   185s] Begin: GigaOpt high fanout net optimization
[03/02 12:10:06   185s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:06   185s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:06   185s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:06   185s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:06   185s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:06   185s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:06   185s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:06   185s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:06   185s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:06   185s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:06   185s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:06   185s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:07   185s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:07   185s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:10:07   185s] #spOpts: mergeVia=F 
[03/02 12:10:11   189s] DEBUG: @coeDRVCandCache::init.
[03/02 12:10:11   189s] +----------+---------+--------+--------+------------+--------+
[03/02 12:10:11   189s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/02 12:10:11   189s] +----------+---------+--------+--------+------------+--------+
[03/02 12:10:11   189s] |    61.66%|        -|  -2.300| -38.115|   0:00:00.0| 2361.2M|
[03/02 12:10:11   189s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:10:11   189s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:10:11   189s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/02 12:10:11   189s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:10:11   189s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:10:11   189s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/02 12:10:11   189s] |    61.66%|        -|  -2.300| -38.115|   0:00:00.0| 2378.2M|
[03/02 12:10:11   189s] +----------+---------+--------+--------+------------+--------+
[03/02 12:10:11   189s] 
[03/02 12:10:11   189s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2378.2M) ***
[03/02 12:10:11   189s] DEBUG: @coeDRVCandCache::cleanup.
[03/02 12:10:11   189s] End: GigaOpt high fanout net optimization
[03/02 12:10:11   189s] Begin: GigaOpt DRV Optimization
[03/02 12:10:11   189s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/02 12:10:11   189s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/02 12:10:11   189s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:11   189s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:11   189s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:11   189s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:11   189s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:11   189s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:11   189s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:11   189s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:11   189s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:11   189s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:11   189s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:11   189s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:11   189s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:11   189s] PhyDesignGrid: maxLocalDensity 3.00
[03/02 12:10:11   189s] #spOpts: mergeVia=F 
[03/02 12:10:13   191s] DEBUG: @coeDRVCandCache::init.
[03/02 12:10:13   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:10:13   191s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/02 12:10:13   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:10:13   191s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/02 12:10:13   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:10:13   191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:10:13   191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:10:13   191s] Info: violation cost 483.906525 (cap = 11.841232, tran = 465.065216, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/02 12:10:13   191s] |    36   |  1496   |    48   |     48  |     0   |     0   |     0   |     0   | -2.30 |          0|          0|          0|  61.66  |            |           |
[03/02 12:10:16   199s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:10:16   199s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:10:16   199s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/02 12:10:16   199s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.48 |         30|          0|         32|  61.80  |   0:00:03.0|    2398.5M|
[03/02 12:10:16   199s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:10:16   199s] 
[03/02 12:10:16   199s] *** Finish DRV Fixing (cpu=0:00:08.5 real=0:00:04.0 mem=2398.5M) ***
[03/02 12:10:16   199s] 
[03/02 12:10:16   199s] DEBUG: @coeDRVCandCache::cleanup.
[03/02 12:10:16   199s] End: GigaOpt DRV Optimization
[03/02 12:10:16   199s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/02 12:10:16   199s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/02 12:10:16   199s] **opt_design ... cpu = 0:00:29, real = 0:00:19, mem = 1675.4M, totSessionCpu=0:03:19 **
[03/02 12:10:16   199s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:16   199s] optDesignOneStep: Leakage Power Flow
[03/02 12:10:16   199s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:16   199s] Begin: GigaOpt Global Optimization
[03/02 12:10:16   199s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:16   199s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:16   199s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:16   199s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:16   199s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:16   199s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:16   199s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:16   199s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:16   199s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:16   199s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:16   199s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:16   199s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:16   199s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:16   199s] PhyDesignGrid: maxLocalDensity 1.20
[03/02 12:10:16   199s] #spOpts: mergeVia=F 
[03/02 12:10:22   205s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:22   205s] *info: 42 clock nets excluded
[03/02 12:10:22   205s] *info: 7 special nets excluded.
[03/02 12:10:22   205s] *info: 32 multi-driver nets excluded.
[03/02 12:10:22   205s] *info: 131 no-driver nets excluded.
[03/02 12:10:25   209s] ** GigaOpt Global Opt WNS Slack -1.478  TNS Slack -17.867 
[03/02 12:10:26   209s] +--------+--------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:10:26   209s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/02 12:10:26   209s] +--------+--------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:10:26   209s] |  -1.478| -17.867|    61.80%|   0:00:01.0| 2454.5M|default_emulate_view|  default| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/02 12:10:28   218s] |  -0.778|  -6.416|    61.88%|   0:00:02.0| 2564.3M|default_emulate_view|  default| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/02 12:10:29   220s] |   0.000|   0.000|    61.91%|   0:00:01.0| 2564.3M|                  NA|       NA| NA                                       |
[03/02 12:10:29   220s] +--------+--------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:10:29   220s] 
[03/02 12:10:29   220s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:11.3 real=0:00:04.0 mem=2564.4M) ***
[03/02 12:10:29   220s] 
[03/02 12:10:29   220s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.3 real=0:00:04.0 mem=2564.3M) ***
[03/02 12:10:29   220s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/02 12:10:29   220s] End: GigaOpt Global Optimization
[03/02 12:10:29   220s] **opt_design ... cpu = 0:00:50, real = 0:00:32, mem = 1758.3M, totSessionCpu=0:03:40 **
[03/02 12:10:29   220s] 
[03/02 12:10:29   220s] Active setup views:
[03/02 12:10:29   220s]  default_emulate_view
[03/02 12:10:29   220s]   Dominating endpoints: 0
[03/02 12:10:29   220s]   Dominating TNS: -0.000
[03/02 12:10:29   220s] 
[03/02 12:10:29   220s] *** Timing NOT met, worst failing slack is 0.000
[03/02 12:10:29   220s] *** Check timing (0:00:00.0)
[03/02 12:10:29   220s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:29   220s] optDesignOneStep: Leakage Power Flow
[03/02 12:10:29   220s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:29   220s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:29   220s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:29   220s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:29   220s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:29   220s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:29   220s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:29   220s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:29   220s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:29   220s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:29   220s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:29   220s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:29   220s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:29   220s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:29   220s] **opt_design ... cpu = 0:00:50, real = 0:00:32, mem = 1756.3M, totSessionCpu=0:03:40 **
[03/02 12:10:30   221s] **INFO: Flow update: Design is easy to close.
[03/02 12:10:30   221s] setup target slack: 0.1
[03/02 12:10:30   221s] extra slack: 0.1
[03/02 12:10:30   221s] std delay: 0.0364
[03/02 12:10:30   221s] real setup target slack: 0.0364
[03/02 12:10:30   221s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:10:30   221s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/02 12:10:30   221s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/02 12:10:30   221s] [NR-eagl] Started earlyGlobalRoute kernel
[03/02 12:10:30   221s] [NR-eagl] Initial Peak syMemory usage = 1756.3 MB
[03/02 12:10:30   221s] (I)       Reading DB...
[03/02 12:10:30   221s] (I)       congestionReportName   : 
[03/02 12:10:30   221s] [NR-eagl] buildTerm2TermWires    : 0
[03/02 12:10:30   221s] [NR-eagl] doTrackAssignment      : 1
[03/02 12:10:30   221s] (I)       dumpBookshelfFiles     : 0
[03/02 12:10:30   221s] [NR-eagl] numThreads             : 1
[03/02 12:10:30   221s] [NR-eagl] honorMsvRouteConstraint: false
[03/02 12:10:30   221s] (I)       honorPin               : false
[03/02 12:10:30   221s] (I)       honorPinGuide          : true
[03/02 12:10:30   221s] (I)       honorPartition         : false
[03/02 12:10:30   221s] (I)       allowPartitionCrossover: false
[03/02 12:10:30   221s] (I)       honorSingleEntry       : true
[03/02 12:10:30   221s] (I)       honorSingleEntryStrong : true
[03/02 12:10:30   221s] (I)       handleViaSpacingRule   : false
[03/02 12:10:30   221s] (I)       PDConstraint           : none
[03/02 12:10:30   221s] [NR-eagl] honorClockSpecNDR      : 0
[03/02 12:10:30   221s] (I)       routingEffortLevel     : 3
[03/02 12:10:30   221s] [NR-eagl] minRouteLayer          : 2
[03/02 12:10:30   221s] [NR-eagl] maxRouteLayer          : 2147483647
[03/02 12:10:30   221s] (I)       numRowsPerGCell        : 1
[03/02 12:10:30   221s] (I)       speedUpLargeDesign     : 0
[03/02 12:10:30   221s] (I)       speedUpBlkViolationClean: 0
[03/02 12:10:30   221s] (I)       autoGCellMerging       : 1
[03/02 12:10:30   221s] (I)       multiThreadingTA       : 0
[03/02 12:10:30   221s] (I)       punchThroughDistance   : -1
[03/02 12:10:30   221s] (I)       blockedPinEscape       : 0
[03/02 12:10:30   221s] (I)       blkAwareLayerSwitching : 0
[03/02 12:10:30   221s] (I)       betterClockWireModeling: 0
[03/02 12:10:30   221s] (I)       scenicBound            : 1.15
[03/02 12:10:30   221s] (I)       maxScenicToAvoidBlk    : 100.00
[03/02 12:10:30   221s] (I)       source-to-sink ratio   : 0.00
[03/02 12:10:30   221s] (I)       targetCongestionRatio  : 1.00
[03/02 12:10:30   221s] (I)       layerCongestionRatio   : 0.70
[03/02 12:10:30   221s] (I)       m1CongestionRatio      : 0.10
[03/02 12:10:30   221s] (I)       m2m3CongestionRatio    : 0.70
[03/02 12:10:30   221s] (I)       pinAccessEffort        : 0.10
[03/02 12:10:30   221s] (I)       localRouteEffort       : 1.00
[03/02 12:10:30   221s] (I)       numSitesBlockedByOneVia: 8.00
[03/02 12:10:30   221s] (I)       supplyScaleFactorH     : 1.00
[03/02 12:10:30   221s] (I)       supplyScaleFactorV     : 1.00
[03/02 12:10:30   221s] (I)       highlight3DOverflowFactor: 0.00
[03/02 12:10:30   221s] (I)       skipTrackCommand             : 
[03/02 12:10:30   221s] (I)       readTROption           : true
[03/02 12:10:30   221s] (I)       extraSpacingBothSide   : false
[03/02 12:10:30   221s] [NR-eagl] numTracksPerClockWire  : 0
[03/02 12:10:30   221s] (I)       routeSelectedNetsOnly  : false
[03/02 12:10:30   221s] (I)       before initializing RouteDB syMemory usage = 1761.9 MB
[03/02 12:10:30   221s] (I)       starting read tracks
[03/02 12:10:30   221s] (I)       build grid graph
[03/02 12:10:30   221s] (I)       build grid graph start
[03/02 12:10:30   221s] (I)       build grid graph end
[03/02 12:10:30   221s] [NR-eagl] Layer1 has no routable track
[03/02 12:10:30   221s] [NR-eagl] Layer2 has single uniform track structure
[03/02 12:10:30   221s] [NR-eagl] Layer3 has single uniform track structure
[03/02 12:10:30   221s] [NR-eagl] Layer4 has single uniform track structure
[03/02 12:10:30   221s] [NR-eagl] Layer5 has single uniform track structure
[03/02 12:10:30   221s] [NR-eagl] Layer6 has single uniform track structure
[03/02 12:10:30   221s] (I)       Layer1   numNetMinLayer=11556
[03/02 12:10:30   221s] (I)       Layer2   numNetMinLayer=0
[03/02 12:10:30   221s] (I)       Layer3   numNetMinLayer=0
[03/02 12:10:30   221s] (I)       Layer4   numNetMinLayer=0
[03/02 12:10:30   221s] (I)       Layer5   numNetMinLayer=0
[03/02 12:10:30   221s] (I)       Layer6   numNetMinLayer=0
[03/02 12:10:30   221s] [NR-eagl] numViaLayers=5
[03/02 12:10:30   221s] (I)       end build via table
[03/02 12:10:30   221s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4278 numBumpBlks=0 numBoundaryFakeBlks=0
[03/02 12:10:30   221s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/02 12:10:30   221s] (I)       num ignored nets =4
[03/02 12:10:30   221s] (I)       readDataFromPlaceDB
[03/02 12:10:30   221s] (I)       Read net information..
[03/02 12:10:30   221s] [NR-eagl] Read numTotalNets=11556  numIgnoredNets=0
[03/02 12:10:30   221s] (I)       Read testcase time = 0.020 seconds
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] (I)       totalGlobalPin=40054, totalPins=41128
[03/02 12:10:30   221s] (I)       Model blockage into capacity
[03/02 12:10:30   221s] (I)       Read numBlocks=4278  numPreroutedWires=0  numCapScreens=0
[03/02 12:10:30   221s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/02 12:10:30   221s] (I)       blocked area on Layer2 : 61227369600  (13.07%)
[03/02 12:10:30   221s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/02 12:10:30   221s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/02 12:10:30   221s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/02 12:10:30   221s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/02 12:10:30   221s] (I)       Modeling time = 0.010 seconds
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/02 12:10:30   221s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1763.8 MB
[03/02 12:10:30   221s] (I)       Layer1  viaCost=200.00
[03/02 12:10:30   221s] (I)       Layer2  viaCost=100.00
[03/02 12:10:30   221s] (I)       Layer3  viaCost=100.00
[03/02 12:10:30   221s] (I)       Layer4  viaCost=100.00
[03/02 12:10:30   221s] (I)       Layer5  viaCost=200.00
[03/02 12:10:30   221s] (I)       ---------------------Grid Graph Info--------------------
[03/02 12:10:30   221s] (I)       routing area        :  (0, 0) - (689220, 679540)
[03/02 12:10:30   221s] (I)       core area           :  (3150, 3050) - (686070, 676490)
[03/02 12:10:30   221s] (I)       Site Width          :   630  (dbu)
[03/02 12:10:30   221s] (I)       Row Height          :  4880  (dbu)
[03/02 12:10:30   221s] (I)       GCell Width         :  4880  (dbu)
[03/02 12:10:30   221s] (I)       GCell Height        :  4880  (dbu)
[03/02 12:10:30   221s] (I)       grid                :   141   139     6
[03/02 12:10:30   221s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/02 12:10:30   221s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/02 12:10:30   221s] (I)       Default wire width  :   230   280   280   280   280   440
[03/02 12:10:30   221s] (I)       Default wire space  :   230   280   280   280   280   460
[03/02 12:10:30   221s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/02 12:10:30   221s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/02 12:10:30   221s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/02 12:10:30   221s] (I)       Total num of tracks :     0  1094  1113  1094  1113   547
[03/02 12:10:30   221s] (I)       Num of masks        :     1     1     1     1     1     1
[03/02 12:10:30   221s] (I)       --------------------------------------------------------
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] (I)       After initializing earlyGlobalRoute syMemory usage = 1763.8 MB
[03/02 12:10:30   221s] (I)       Loading and dumping file time : 0.12 seconds
[03/02 12:10:30   221s] (I)       ============= Initialization =============
[03/02 12:10:30   221s] [NR-eagl] EstWL : 144942
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] (I)       total 2D Cap : 676795 = (313866 H, 362929 V)
[03/02 12:10:30   221s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28707
[03/02 12:10:30   221s] (I)       ============  Phase 1a Route ============
[03/02 12:10:30   221s] (I)       Phase 1a runs 0.04 seconds
[03/02 12:10:30   221s] [NR-eagl] Usage: 144940 = (77191 H, 67749 V) = (24.59% H, 21.59% V) = (3.767e+05um H, 3.306e+05um V)
[03/02 12:10:30   221s] [NR-eagl] 
[03/02 12:10:30   221s] (I)       ============  Phase 1b Route ============
[03/02 12:10:30   221s] [NR-eagl] Usage: 144940 = (77191 H, 67749 V) = (24.59% H, 21.59% V) = (3.767e+05um H, 3.306e+05um V)
[03/02 12:10:30   221s] [NR-eagl] 
[03/02 12:10:30   221s] (I)       ============  Phase 1c Route ============
[03/02 12:10:30   221s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] [NR-eagl] Usage: 144940 = (77191 H, 67749 V) = (24.59% H, 21.59% V) = (3.767e+05um H, 3.306e+05um V)
[03/02 12:10:30   221s] [NR-eagl] 
[03/02 12:10:30   221s] (I)       ============  Phase 1d Route ============
[03/02 12:10:30   221s] [NR-eagl] Usage: 144940 = (77191 H, 67749 V) = (24.59% H, 21.59% V) = (3.767e+05um H, 3.306e+05um V)
[03/02 12:10:30   221s] [NR-eagl] 
[03/02 12:10:30   221s] (I)       ============  Phase 1e Route ============
[03/02 12:10:30   221s] (I)       Phase 1e runs 0.00 seconds
[03/02 12:10:30   221s] [NR-eagl] Usage: 144940 = (77191 H, 67749 V) = (24.59% H, 21.59% V) = (3.767e+05um H, 3.306e+05um V)
[03/02 12:10:30   221s] [NR-eagl] 
[03/02 12:10:30   221s] (I)       ============  Phase 1l Route ============
[03/02 12:10:30   221s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] (I)       dpBasedLA: time=0.03  totalOF=1649003  totalVia=90339  totalWL=144937  total(Via+WL)=235276 
[03/02 12:10:30   221s] (I)       Total Global Routing Runtime: 0.12 seconds
[03/02 12:10:30   221s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/02 12:10:30   221s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] [NR-eagl] End Peak syMemory usage = 1763.8 MB
[03/02 12:10:30   221s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.26 seconds
[03/02 12:10:30   221s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/02 12:10:30   221s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] ** np local hotspot detection info verbose **
[03/02 12:10:30   221s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/02 12:10:30   221s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/02 12:10:30   221s] 
[03/02 12:10:30   221s] Apply auto density screen in post-place stage.
[03/02 12:10:30   221s] Auto density screen increases utilization from 0.619 to 0.619
[03/02 12:10:30   221s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1763.8M
[03/02 12:10:30   221s] *** Starting refinePlace (0:03:41 mem=1763.8M) ***
[03/02 12:10:30   221s] Total net length = 5.848e+05 (3.163e+05 2.685e+05) (ext = 4.303e+04)
[03/02 12:10:30   221s] *** Checked 2 GNC rules.
[03/02 12:10:30   221s] *** Applying global-net connections...
[03/02 12:10:30   221s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/02 12:10:30   221s] **WARN: (IMPSP-315):	Found 15270 instances insts with no PG Term connections.
[03/02 12:10:30   221s] Type 'man IMPSP-315' for more detail.
[03/02 12:10:30   221s] default core: bins with density >  0.75 = 0.476 % ( 1 / 210 )
[03/02 12:10:30   221s] Density distribution unevenness ratio = 3.085%
[03/02 12:10:30   221s] RPlace IncrNP: Rollback Lev = -5
[03/02 12:10:30   221s] RPlace: Density =0.758667, incremental np is triggered.
[03/02 12:10:30   221s] nrCritNet: 0.00% ( 0 / 11868 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/02 12:10:30   221s] incrNP running in 8 threads.
[03/02 12:10:30   221s] Congestion driven padding in post-place stage.
[03/02 12:10:31   222s] Congestion driven padding increases utilization from 0.852 to 0.855
[03/02 12:10:31   222s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1763.8M
[03/02 12:10:37   250s] default core: bins with density >  0.75 = 0.952 % ( 2 / 210 )
[03/02 12:10:37   250s] RPlace postIncrNP: Density = 0.758667 -> 0.760000.
[03/02 12:10:37   250s] RPlace postIncrNP Info: Density distribution changes:
[03/02 12:10:37   250s] Density distribution unevenness ratio = 3.936%
[03/02 12:10:37   250s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[03/02 12:10:37   250s] [CPU] RefinePlace/IncrNP (cpu=0:00:29.0, real=0:00:07.0, mem=1763.8MB) @(0:03:41 - 0:04:10).
[03/02 12:10:37   250s] Move report: incrNP moves 10332 insts, mean move: 15.11 um, max move: 743.52 um
[03/02 12:10:37   250s] 	Max move on inst (g2399): (573.30, 3.05) --> (210.42, 383.69)
[03/02 12:10:37   250s] Move report: Timing Driven Placement moves 10332 insts, mean move: 15.11 um, max move: 743.52 um
[03/02 12:10:37   250s] 	Max move on inst (g2399): (573.30, 3.05) --> (210.42, 383.69)
[03/02 12:10:37   250s] Starting refinePlace ...
[03/02 12:10:37   250s] 	Runtime: CPU: 0:00:29.0 REAL: 0:00:07.0 MEM: 1763.8MB
[03/02 12:10:37   250s] default core: bins with density >  0.75 = 0.952 % ( 2 / 210 )
[03/02 12:10:37   250s] Density distribution unevenness ratio = 3.936%
[03/02 12:10:37   251s]   Spread Effort: high, pre-route mode, useDDP on.
[03/02 12:10:37   251s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1763.8MB) @(0:04:10 - 0:04:10).
[03/02 12:10:37   251s] Move report: preRPlace moves 4842 insts, mean move: 6.69 um, max move: 77.49 um
[03/02 12:10:37   251s] 	Max move on inst (U9_bus_ctrl_ei_buffer_reg[17]): (363.51, 27.45) --> (441.00, 27.45)
[03/02 12:10:37   251s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/02 12:10:37   251s] wireLenOptFixPriorityInst 0 inst fixed
[03/02 12:10:37   251s] tweakage running in 8 threads.
[03/02 12:10:37   251s] Placement tweakage begins.
[03/02 12:10:37   251s] wire length = 7.597e+05
[03/02 12:10:37   252s] wire length = 7.249e+05
[03/02 12:10:37   252s] Placement tweakage ends.
[03/02 12:10:37   252s] Move report: tweak moves 1747 insts, mean move: 5.95 um, max move: 17.01 um
[03/02 12:10:37   252s] 	Max move on inst (FE_DBTC11_U3_di_n_19414): (86.94, 603.29) --> (69.93, 603.29)
[03/02 12:10:37   252s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=1763.8MB) @(0:04:10 - 0:04:11).
[03/02 12:10:38   252s] Move report: legalization moves 2292 insts, mean move: 2.64 um, max move: 24.41 um
[03/02 12:10:38   252s] 	Max move on inst (U4_ex_U1_alu_g21055): (373.59, 466.65) --> (393.12, 471.53)
[03/02 12:10:38   252s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1763.8MB) @(0:04:11 - 0:04:11).
[03/02 12:10:38   252s] Move report: Detail placement moves 6560 insts, mean move: 6.28 um, max move: 83.63 um
[03/02 12:10:38   252s] 	Max move on inst (g2675): (375.48, 27.45) --> (454.23, 32.33)
[03/02 12:10:38   252s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1763.8MB
[03/02 12:10:38   252s] Statistics of distance of Instance movement in refine placement:
[03/02 12:10:38   252s]   maximum (X+Y) =       743.52 um
[03/02 12:10:38   252s]   inst (g2399) with max move: (573.3, 3.05) -> (210.42, 383.69)
[03/02 12:10:38   252s]   mean    (X+Y) =        16.57 um
[03/02 12:10:38   252s] Total instances flipped for WireLenOpt: 900
[03/02 12:10:38   252s] Total instances flipped, including legalization: 53
[03/02 12:10:38   252s] Total instances moved : 10130
[03/02 12:10:38   252s] Summary Report:
[03/02 12:10:38   252s] Instances move: 10130 (out of 10440 movable)
[03/02 12:10:38   252s] Mean displacement: 16.57 um
[03/02 12:10:38   252s] Max displacement: 743.52 um (Instance: g2399) (573.3, 3.05) -> (210.42, 383.69)
[03/02 12:10:38   252s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/02 12:10:38   252s] Total net length = 5.556e+05 (3.038e+05 2.518e+05) (ext = 3.633e+04)
[03/02 12:10:38   252s] [CPU] RefinePlace/total (cpu=0:00:30.4, real=0:00:08.0, mem=1763.8MB) @(0:03:41 - 0:04:11).
[03/02 12:10:38   252s] Runtime: CPU: 0:00:30.4 REAL: 0:00:08.0 MEM: 1763.8MB
[03/02 12:10:38   252s] *** Finished refinePlace (0:04:11 mem=1763.8M) ***
[03/02 12:10:38   252s] Total net length = 5.658e+05 (3.120e+05 2.538e+05) (ext = 3.631e+04)
[03/02 12:10:38   252s] default core: bins with density >  0.75 = 2.86 % ( 6 / 210 )
[03/02 12:10:38   252s] Density distribution unevenness ratio = 5.004%
[03/02 12:10:38   252s] Trial Route Overflow 0(H) 0(V)
[03/02 12:10:38   252s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/02 12:10:38   252s] Starting congestion repair ...
[03/02 12:10:38   252s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/02 12:10:38   252s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/02 12:10:38   252s] (I)       Reading DB...
[03/02 12:10:38   252s] (I)       congestionReportName   : 
[03/02 12:10:38   252s] [NR-eagl] buildTerm2TermWires    : 1
[03/02 12:10:38   252s] [NR-eagl] doTrackAssignment      : 1
[03/02 12:10:38   252s] (I)       dumpBookshelfFiles     : 0
[03/02 12:10:38   252s] [NR-eagl] numThreads             : 1
[03/02 12:10:38   252s] [NR-eagl] honorMsvRouteConstraint: false
[03/02 12:10:38   252s] (I)       honorPin               : false
[03/02 12:10:38   252s] (I)       honorPinGuide          : true
[03/02 12:10:38   252s] (I)       honorPartition         : false
[03/02 12:10:38   252s] (I)       allowPartitionCrossover: false
[03/02 12:10:38   252s] (I)       honorSingleEntry       : true
[03/02 12:10:38   252s] (I)       honorSingleEntryStrong : true
[03/02 12:10:38   252s] (I)       handleViaSpacingRule   : false
[03/02 12:10:38   252s] (I)       PDConstraint           : none
[03/02 12:10:38   252s] [NR-eagl] honorClockSpecNDR      : 0
[03/02 12:10:38   252s] (I)       routingEffortLevel     : 3
[03/02 12:10:38   252s] [NR-eagl] minRouteLayer          : 2
[03/02 12:10:38   252s] [NR-eagl] maxRouteLayer          : 2147483647
[03/02 12:10:38   252s] (I)       numRowsPerGCell        : 1
[03/02 12:10:38   252s] (I)       speedUpLargeDesign     : 0
[03/02 12:10:38   252s] (I)       speedUpBlkViolationClean: 0
[03/02 12:10:38   252s] (I)       autoGCellMerging       : 1
[03/02 12:10:38   252s] (I)       multiThreadingTA       : 0
[03/02 12:10:38   252s] (I)       punchThroughDistance   : -1
[03/02 12:10:38   252s] (I)       blockedPinEscape       : 0
[03/02 12:10:38   252s] (I)       blkAwareLayerSwitching : 0
[03/02 12:10:38   252s] (I)       betterClockWireModeling: 0
[03/02 12:10:38   252s] (I)       scenicBound            : 1.15
[03/02 12:10:38   252s] (I)       maxScenicToAvoidBlk    : 100.00
[03/02 12:10:38   252s] (I)       source-to-sink ratio   : 0.00
[03/02 12:10:38   252s] (I)       targetCongestionRatio  : 1.00
[03/02 12:10:38   252s] (I)       layerCongestionRatio   : 0.70
[03/02 12:10:38   252s] (I)       m1CongestionRatio      : 0.10
[03/02 12:10:38   252s] (I)       m2m3CongestionRatio    : 0.70
[03/02 12:10:38   252s] (I)       pinAccessEffort        : 0.10
[03/02 12:10:38   252s] (I)       localRouteEffort       : 1.00
[03/02 12:10:38   252s] (I)       numSitesBlockedByOneVia: 8.00
[03/02 12:10:38   252s] (I)       supplyScaleFactorH     : 1.00
[03/02 12:10:38   252s] (I)       supplyScaleFactorV     : 1.00
[03/02 12:10:38   252s] (I)       highlight3DOverflowFactor: 0.00
[03/02 12:10:38   252s] (I)       skipTrackCommand             : 
[03/02 12:10:38   252s] (I)       readTROption           : true
[03/02 12:10:38   252s] (I)       extraSpacingBothSide   : false
[03/02 12:10:38   252s] [NR-eagl] numTracksPerClockWire  : 0
[03/02 12:10:38   252s] (I)       routeSelectedNetsOnly  : false
[03/02 12:10:38   252s] (I)       before initializing RouteDB syMemory usage = 1763.8 MB
[03/02 12:10:38   252s] (I)       starting read tracks
[03/02 12:10:38   252s] (I)       build grid graph
[03/02 12:10:38   252s] (I)       build grid graph start
[03/02 12:10:38   252s] (I)       build grid graph end
[03/02 12:10:38   252s] [NR-eagl] Layer1 has no routable track
[03/02 12:10:38   252s] [NR-eagl] Layer2 has single uniform track structure
[03/02 12:10:38   252s] [NR-eagl] Layer3 has single uniform track structure
[03/02 12:10:38   252s] [NR-eagl] Layer4 has single uniform track structure
[03/02 12:10:38   252s] [NR-eagl] Layer5 has single uniform track structure
[03/02 12:10:38   252s] [NR-eagl] Layer6 has single uniform track structure
[03/02 12:10:38   252s] (I)       Layer1   numNetMinLayer=11556
[03/02 12:10:38   252s] (I)       Layer2   numNetMinLayer=0
[03/02 12:10:38   252s] (I)       Layer3   numNetMinLayer=0
[03/02 12:10:38   252s] (I)       Layer4   numNetMinLayer=0
[03/02 12:10:38   252s] (I)       Layer5   numNetMinLayer=0
[03/02 12:10:38   252s] (I)       Layer6   numNetMinLayer=0
[03/02 12:10:38   252s] [NR-eagl] numViaLayers=5
[03/02 12:10:38   252s] (I)       end build via table
[03/02 12:10:38   252s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4278 numBumpBlks=0 numBoundaryFakeBlks=0
[03/02 12:10:38   252s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/02 12:10:38   252s] (I)       num ignored nets =0
[03/02 12:10:38   252s] (I)       readDataFromPlaceDB
[03/02 12:10:38   252s] (I)       Read net information..
[03/02 12:10:38   252s] [NR-eagl] Read numTotalNets=11556  numIgnoredNets=0
[03/02 12:10:38   252s] (I)       Read testcase time = 0.010 seconds
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] (I)       totalGlobalPin=40257, totalPins=41136
[03/02 12:10:38   252s] (I)       Model blockage into capacity
[03/02 12:10:38   252s] (I)       Read numBlocks=4278  numPreroutedWires=0  numCapScreens=0
[03/02 12:10:38   252s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/02 12:10:38   252s] (I)       blocked area on Layer2 : 61227369600  (13.07%)
[03/02 12:10:38   252s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/02 12:10:38   252s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/02 12:10:38   252s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/02 12:10:38   252s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/02 12:10:38   252s] (I)       Modeling time = 0.010 seconds
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/02 12:10:38   252s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1763.8 MB
[03/02 12:10:38   252s] (I)       Layer1  viaCost=200.00
[03/02 12:10:38   252s] (I)       Layer2  viaCost=100.00
[03/02 12:10:38   252s] (I)       Layer3  viaCost=100.00
[03/02 12:10:38   252s] (I)       Layer4  viaCost=100.00
[03/02 12:10:38   252s] (I)       Layer5  viaCost=200.00
[03/02 12:10:38   252s] (I)       ---------------------Grid Graph Info--------------------
[03/02 12:10:38   252s] (I)       routing area        :  (0, 0) - (689220, 679540)
[03/02 12:10:38   252s] (I)       core area           :  (3150, 3050) - (686070, 676490)
[03/02 12:10:38   252s] (I)       Site Width          :   630  (dbu)
[03/02 12:10:38   252s] (I)       Row Height          :  4880  (dbu)
[03/02 12:10:38   252s] (I)       GCell Width         :  4880  (dbu)
[03/02 12:10:38   252s] (I)       GCell Height        :  4880  (dbu)
[03/02 12:10:38   252s] (I)       grid                :   141   139     6
[03/02 12:10:38   252s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/02 12:10:38   252s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/02 12:10:38   252s] (I)       Default wire width  :   230   280   280   280   280   440
[03/02 12:10:38   252s] (I)       Default wire space  :   230   280   280   280   280   460
[03/02 12:10:38   252s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/02 12:10:38   252s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/02 12:10:38   252s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/02 12:10:38   252s] (I)       Total num of tracks :     0  1094  1113  1094  1113   547
[03/02 12:10:38   252s] (I)       Num of masks        :     1     1     1     1     1     1
[03/02 12:10:38   252s] (I)       --------------------------------------------------------
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] (I)       After initializing earlyGlobalRoute syMemory usage = 1763.8 MB
[03/02 12:10:38   252s] (I)       Loading and dumping file time : 0.12 seconds
[03/02 12:10:38   252s] (I)       ============= Initialization =============
[03/02 12:10:38   252s] [NR-eagl] EstWL : 146223
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] (I)       total 2D Cap : 676795 = (313866 H, 362929 V)
[03/02 12:10:38   252s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28869
[03/02 12:10:38   252s] (I)       ============  Phase 1a Route ============
[03/02 12:10:38   252s] (I)       Phase 1a runs 0.04 seconds
[03/02 12:10:38   252s] [NR-eagl] Usage: 146221 = (78252 H, 67969 V) = (24.93% H, 21.66% V) = (3.819e+05um H, 3.317e+05um V)
[03/02 12:10:38   252s] [NR-eagl] 
[03/02 12:10:38   252s] (I)       ============  Phase 1b Route ============
[03/02 12:10:38   252s] [NR-eagl] Usage: 146221 = (78252 H, 67969 V) = (24.93% H, 21.66% V) = (3.819e+05um H, 3.317e+05um V)
[03/02 12:10:38   252s] [NR-eagl] 
[03/02 12:10:38   252s] (I)       ============  Phase 1c Route ============
[03/02 12:10:38   252s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] [NR-eagl] Usage: 146221 = (78252 H, 67969 V) = (24.93% H, 21.66% V) = (3.819e+05um H, 3.317e+05um V)
[03/02 12:10:38   252s] [NR-eagl] 
[03/02 12:10:38   252s] (I)       ============  Phase 1d Route ============
[03/02 12:10:38   252s] [NR-eagl] Usage: 146221 = (78252 H, 67969 V) = (24.93% H, 21.66% V) = (3.819e+05um H, 3.317e+05um V)
[03/02 12:10:38   252s] [NR-eagl] 
[03/02 12:10:38   252s] (I)       ============  Phase 1e Route ============
[03/02 12:10:38   252s] (I)       Phase 1e runs 0.00 seconds
[03/02 12:10:38   252s] [NR-eagl] Usage: 146221 = (78252 H, 67969 V) = (24.93% H, 21.66% V) = (3.819e+05um H, 3.317e+05um V)
[03/02 12:10:38   252s] [NR-eagl] 
[03/02 12:10:38   252s] (I)       ============  Phase 1l Route ============
[03/02 12:10:38   252s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] (I)       dpBasedLA: time=0.04  totalOF=1507105  totalVia=90629  totalWL=146220  total(Via+WL)=236849 
[03/02 12:10:38   252s] (I)       Total Global Routing Runtime: 0.14 seconds
[03/02 12:10:38   252s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/02 12:10:38   252s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/02 12:10:38   252s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] ** np local hotspot detection info verbose **
[03/02 12:10:38   252s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/02 12:10:38   252s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/02 12:10:38   252s] 
[03/02 12:10:38   252s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/02 12:10:38   252s] Skipped repairing congestion.
[03/02 12:10:38   252s] (I)       ============= track Assignment ============
[03/02 12:10:38   252s] (I)       extract Global 3D Wires
[03/02 12:10:38   252s] (I)       Extract Global WL : time=0.00
[03/02 12:10:38   252s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/02 12:10:38   252s] (I)       track assignment initialization runtime=1773 millisecond
[03/02 12:10:38   252s] (I)       #threads=1 for track assignment
[03/02 12:10:38   253s] (I)       track assignment kernel runtime=222433 millisecond
[03/02 12:10:38   253s] (I)       End Greedy Track Assignment
[03/02 12:10:39   253s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41066
[03/02 12:10:39   253s] [NR-eagl] Layer2(MET2)(V) length: 1.725982e+05um, number of vias: 54549
[03/02 12:10:39   253s] [NR-eagl] Layer3(MET3)(H) length: 2.651663e+05um, number of vias: 10195
[03/02 12:10:39   253s] [NR-eagl] Layer4(MET4)(V) length: 1.544693e+05um, number of vias: 4427
[03/02 12:10:39   253s] [NR-eagl] Layer5(MET5)(H) length: 1.239040e+05um, number of vias: 362
[03/02 12:10:39   253s] [NR-eagl] Layer6(METTP)(V) length: 1.813469e+04um, number of vias: 0
[03/02 12:10:39   253s] [NR-eagl] Total length: 7.342725e+05um, number of vias: 110599
[03/02 12:10:39   253s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[03/02 12:10:39   253s] Start to check current routing status for nets...
[03/02 12:10:39   253s] Using hname+ instead name for net compare
[03/02 12:10:39   253s] Activating lazyNetListOrdering
[03/02 12:10:39   253s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/02 12:10:39   253s] All nets are already routed correctly.
[03/02 12:10:39   253s] End to check current routing status for nets (mem=1669.6M)
[03/02 12:10:39   253s] Extraction called for design 'minimips' of instances=15270 and nets=11999 using extraction engine 'preRoute' .
[03/02 12:10:39   253s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/02 12:10:39   253s] Type 'man IMPEXT-3530' for more detail.
[03/02 12:10:39   253s] PreRoute RC Extraction called for design minimips.
[03/02 12:10:39   253s] RC Extraction called in multi-corner(1) mode.
[03/02 12:10:39   253s] RCMode: PreRoute
[03/02 12:10:39   253s]       RC Corner Indexes            0   
[03/02 12:10:39   253s] Capacitance Scaling Factor   : 1.00000 
[03/02 12:10:39   253s] Resistance Scaling Factor    : 1.00000 
[03/02 12:10:39   253s] Clock Cap. Scaling Factor    : 1.00000 
[03/02 12:10:39   253s] Clock Res. Scaling Factor    : 1.00000 
[03/02 12:10:39   253s] Shrink Factor                : 1.00000
[03/02 12:10:39   253s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/02 12:10:39   253s] Using capacitance table file ...
[03/02 12:10:39   253s] Updating RC grid for preRoute extraction ...
[03/02 12:10:39   253s] Initializing multi-corner capacitance tables ... 
[03/02 12:10:39   253s] Initializing multi-corner resistance tables ...
[03/02 12:10:39   253s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1669.629M)
[03/02 12:10:39   254s] Compute RC Scale Done ...
[03/02 12:10:39   254s] **INFO : Setting latch borrow mode to budget during optimization
[03/02 12:10:40   254s] #################################################################################
[03/02 12:10:40   254s] # Design Stage: PreRoute
[03/02 12:10:40   254s] # Design Name: minimips
[03/02 12:10:40   254s] # Design Mode: 90nm
[03/02 12:10:40   254s] # Analysis Mode: MMMC Non-OCV 
[03/02 12:10:40   254s] # Parasitics Mode: No SPEF/RCDB
[03/02 12:10:40   254s] # Signoff Settings: SI Off 
[03/02 12:10:40   254s] #################################################################################
[03/02 12:10:40   255s] Calculate delays in Single mode...
[03/02 12:10:40   255s] Topological Sorting (CPU = 0:00:00.0, MEM = 1750.1M, InitMEM = 1748.5M)
[03/02 12:10:41   259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/02 12:10:41   259s] End delay calculation. (MEM=2209.98 CPU=0:00:04.2 REAL=0:00:01.0)
[03/02 12:10:41   259s] *** CDM Built up (cpu=0:00:05.4  real=0:00:01.0  mem= 2210.0M) ***
[03/02 12:10:41   260s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:01.0 totSessionCpu=0:04:20 mem=2210.0M)
[03/02 12:10:42   261s] 
[03/02 12:10:42   261s] ------------------------------------------------------------
[03/02 12:10:42   261s]      Summary (cpu=0.55min real=0.15min mem=1669.6M)                             
[03/02 12:10:42   261s] ------------------------------------------------------------
[03/02 12:10:42   261s] 
[03/02 12:10:42   261s] Setup views included:
[03/02 12:10:42   261s]  default_emulate_view 
[03/02 12:10:42   261s] 
[03/02 12:10:42   261s] +--------------------+---------+
[03/02 12:10:42   261s] |     Setup mode     |   all   |
[03/02 12:10:42   261s] +--------------------+---------+
[03/02 12:10:42   261s] |           WNS (ns):| -0.024  |
[03/02 12:10:42   261s] |           TNS (ns):| -0.032  |
[03/02 12:10:42   261s] |    Violating Paths:|    2    |
[03/02 12:10:42   261s] |          All Paths:|  1765   |
[03/02 12:10:42   261s] +--------------------+---------+
[03/02 12:10:42   261s] 
[03/02 12:10:42   261s] +----------------+-------------------------------+------------------+
[03/02 12:10:42   261s] |                |              Real             |       Total      |
[03/02 12:10:42   261s] |    DRVs        +------------------+------------+------------------|
[03/02 12:10:42   261s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:10:42   261s] +----------------+------------------+------------+------------------+
[03/02 12:10:42   261s] |   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
[03/02 12:10:42   261s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:10:42   261s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:42   261s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:42   261s] +----------------+------------------+------------+------------------+
[03/02 12:10:42   261s] 
[03/02 12:10:42   261s] Density: 61.913%
[03/02 12:10:42   261s] ------------------------------------------------------------
[03/02 12:10:42   261s] **opt_design ... cpu = 0:01:31, real = 0:00:45, mem = 1752.1M, totSessionCpu=0:04:20 **
[03/02 12:10:42   261s] *** Timing NOT met, worst failing slack is -0.024
[03/02 12:10:42   261s] *** Check timing (0:00:00.0)
[03/02 12:10:42   261s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:42   261s] optDesignOneStep: Leakage Power Flow
[03/02 12:10:42   261s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:42   261s] Begin: GigaOpt Optimization in WNS mode
[03/02 12:10:42   261s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:42   261s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:42   261s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:42   261s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:42   261s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:42   261s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:42   261s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:42   261s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:42   261s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:42   261s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:42   261s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:42   261s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:42   261s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:42   261s] PhyDesignGrid: maxLocalDensity 1.00
[03/02 12:10:47   267s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:47   267s] *info: 42 clock nets excluded
[03/02 12:10:47   267s] *info: 7 special nets excluded.
[03/02 12:10:47   267s] *info: 32 multi-driver nets excluded.
[03/02 12:10:47   267s] *info: 131 no-driver nets excluded.
[03/02 12:10:48   267s] Effort level <high> specified for reg2reg path_group
[03/02 12:10:48   268s] Effort level <high> specified for reg2cgate path_group
[03/02 12:10:49   270s] ** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -0.032 Density 61.91
[03/02 12:10:49   270s] Optimizer WNS Pass 0
[03/02 12:10:49   270s] Active Path Group: reg2cgate reg2reg  
[03/02 12:10:49   270s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:10:49   270s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/02 12:10:49   270s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:10:49   270s] |  -0.025|   -0.025|  -0.032|   -0.032|    61.91%|   0:00:00.0| 2471.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/02 12:10:50   271s] |   0.048|    0.048|   0.000|    0.000|    61.92%|   0:00:01.0| 2526.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/02 12:10:50   271s] |   0.048|    0.048|   0.000|    0.000|    61.92%|   0:00:00.0| 2526.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/02 12:10:50   271s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:10:50   271s] 
[03/02 12:10:50   271s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2526.6M) ***
[03/02 12:10:50   271s] 
[03/02 12:10:50   271s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2526.6M) ***
[03/02 12:10:50   271s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 61.92
[03/02 12:10:50   271s] *** Starting refinePlace (0:04:31 mem=2558.6M) ***
[03/02 12:10:50   271s] Total net length = 5.785e+05 (3.166e+05 2.619e+05) (ext = 3.638e+04)
[03/02 12:10:50   271s] *** Checked 2 GNC rules.
[03/02 12:10:50   271s] *** Applying global-net connections...
[03/02 12:10:50   271s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/02 12:10:50   271s] **WARN: (IMPSP-315):	Found 15270 instances insts with no PG Term connections.
[03/02 12:10:50   271s] Type 'man IMPSP-315' for more detail.
[03/02 12:10:50   271s] default core: bins with density >  0.75 =  1.9 % ( 4 / 210 )
[03/02 12:10:50   271s] Density distribution unevenness ratio = 5.319%
[03/02 12:10:50   271s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2558.6MB) @(0:04:31 - 0:04:31).
[03/02 12:10:50   271s] Starting refinePlace ...
[03/02 12:10:50   271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:10:50   271s] default core: bins with density >  0.75 =  1.9 % ( 4 / 210 )
[03/02 12:10:50   271s] Density distribution unevenness ratio = 5.319%
[03/02 12:10:50   271s]   Spread Effort: high, pre-route mode, useDDP on.
[03/02 12:10:50   271s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2558.6MB) @(0:04:31 - 0:04:31).
[03/02 12:10:50   271s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:10:50   271s] wireLenOptFixPriorityInst 0 inst fixed
[03/02 12:10:50   271s] Move report: legalization moves 1 insts, mean move: 1.26 um, max move: 1.26 um
[03/02 12:10:50   271s] 	Max move on inst (U8_syscop_g5549): (463.68, 149.45) --> (462.42, 149.45)
[03/02 12:10:50   271s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2558.6MB) @(0:04:31 - 0:04:31).
[03/02 12:10:50   271s] Move report: Detail placement moves 1 insts, mean move: 1.26 um, max move: 1.26 um
[03/02 12:10:50   271s] 	Max move on inst (U8_syscop_g5549): (463.68, 149.45) --> (462.42, 149.45)
[03/02 12:10:50   271s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2558.6MB
[03/02 12:10:50   271s] Statistics of distance of Instance movement in refine placement:
[03/02 12:10:50   271s]   maximum (X+Y) =         1.26 um
[03/02 12:10:50   271s]   inst (U8_syscop_g5549) with max move: (463.68, 149.45) -> (462.42, 149.45)
[03/02 12:10:50   271s]   mean    (X+Y) =         1.26 um
[03/02 12:10:50   271s] Summary Report:
[03/02 12:10:50   271s] Instances move: 1 (out of 10440 movable)
[03/02 12:10:50   271s] Mean displacement: 1.26 um
[03/02 12:10:50   271s] Max displacement: 1.26 um (Instance: U8_syscop_g5549) ([03/02 12:10:50   271s] Total instances moved : 1
463.68, 149.45) -> (462.42, 149.45)
[03/02 12:10:50   271s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[03/02 12:10:50   271s] Total net length = 5.785e+05 (3.166e+05 2.619e+05) (ext = 3.638e+04)
[03/02 12:10:50   271s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2558.6MB
[03/02 12:10:50   271s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2558.6MB) @(0:04:31 - 0:04:31).
[03/02 12:10:50   271s] *** Finished refinePlace (0:04:31 mem=2558.6M) ***
[03/02 12:10:50   272s] *** maximum move = 1.26 um ***
[03/02 12:10:50   272s] *** Finished re-routing un-routed nets (2558.6M) ***
[03/02 12:10:50   272s] 
[03/02 12:10:50   272s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2558.6M) ***
[03/02 12:10:50   272s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 61.92
[03/02 12:10:50   272s] 
[03/02 12:10:50   272s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.5 real=0:00:02.0 mem=2558.6M) ***
[03/02 12:10:50   272s] 
[03/02 12:10:50   272s] End: GigaOpt Optimization in WNS mode
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] ------------------------------------------------------------
[03/02 12:10:51   273s]      Summary (cpu=0.18min real=0.13min mem=1795.4M)                             
[03/02 12:10:51   273s] ------------------------------------------------------------
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] Setup views included:
[03/02 12:10:51   273s]  default_emulate_view 
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] +--------------------+---------+---------+---------+---------+
[03/02 12:10:51   273s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/02 12:10:51   273s] +--------------------+---------+---------+---------+---------+
[03/02 12:10:51   273s] |           WNS (ns):|  0.048  |  0.048  |  1.449  |  5.446  |
[03/02 12:10:51   273s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/02 12:10:51   273s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/02 12:10:51   273s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/02 12:10:51   273s] +--------------------+---------+---------+---------+---------+
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] +----------------+-------------------------------+------------------+
[03/02 12:10:51   273s] |                |              Real             |       Total      |
[03/02 12:10:51   273s] |    DRVs        +------------------+------------+------------------|
[03/02 12:10:51   273s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:10:51   273s] +----------------+------------------+------------+------------------+
[03/02 12:10:51   273s] |   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
[03/02 12:10:51   273s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:10:51   273s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:51   273s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:51   273s] +----------------+------------------+------------+------------------+
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] Density: 61.917%
[03/02 12:10:51   273s] Routing Overflow: 0.00% H and 0.01% V
[03/02 12:10:51   273s] ------------------------------------------------------------
[03/02 12:10:51   273s] **opt_design ... cpu = 0:01:43, real = 0:00:54, mem = 1793.4M, totSessionCpu=0:04:32 **
[03/02 12:10:51   273s] *** Timing NOT met, worst failing slack is 0.048
[03/02 12:10:51   273s] *** Check timing (0:00:00.0)
[03/02 12:10:51   273s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:51   273s] optDesignOneStep: Leakage Power Flow
[03/02 12:10:51   273s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/02 12:10:51   273s] **INFO: Flow update: Design timing is met.
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] ------------------------------------------------------------
[03/02 12:10:51   273s]      Summary (cpu=0.00min real=0.00min mem=1791.4M)                             
[03/02 12:10:51   273s] ------------------------------------------------------------
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] Setup views included:
[03/02 12:10:51   273s]  default_emulate_view 
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] +--------------------+---------+---------+---------+---------+
[03/02 12:10:51   273s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/02 12:10:51   273s] +--------------------+---------+---------+---------+---------+
[03/02 12:10:51   273s] |           WNS (ns):|  0.048  |  0.048  |  1.449  |  5.446  |
[03/02 12:10:51   273s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/02 12:10:51   273s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/02 12:10:51   273s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/02 12:10:51   273s] +--------------------+---------+---------+---------+---------+
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] +----------------+-------------------------------+------------------+
[03/02 12:10:51   273s] |                |              Real             |       Total      |
[03/02 12:10:51   273s] |    DRVs        +------------------+------------+------------------|
[03/02 12:10:51   273s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:10:51   273s] +----------------+------------------+------------+------------------+
[03/02 12:10:51   273s] |   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
[03/02 12:10:51   273s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:10:51   273s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:51   273s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:10:51   273s] +----------------+------------------+------------+------------------+
[03/02 12:10:51   273s] 
[03/02 12:10:51   273s] Density: 61.917%
[03/02 12:10:51   273s] Routing Overflow: 0.00% H and 0.01% V
[03/02 12:10:51   273s] ------------------------------------------------------------
[03/02 12:10:51   273s] **opt_design ... cpu = 0:01:43, real = 0:00:54, mem = 1791.4M, totSessionCpu=0:04:33 **
[03/02 12:10:51   273s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:10:51   273s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:10:51   273s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:10:51   273s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:10:51   273s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:10:51   273s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:10:51   273s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:10:51   273s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:10:51   273s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:10:51   273s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:10:51   273s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:10:51   273s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:10:51   273s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:10:51   273s] Begin: Area Reclaim Optimization
[03/02 12:10:54   276s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:10:54   276s] #spOpts: mergeVia=F 
[03/02 12:10:54   276s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.92
[03/02 12:10:54   276s] +----------+---------+--------+--------+------------+--------+
[03/02 12:10:54   276s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/02 12:10:54   276s] +----------+---------+--------+--------+------------+--------+
[03/02 12:10:54   276s] |    61.92%|        -|   0.000|   0.000|   0:00:00.0| 2536.8M|
[03/02 12:10:55   277s] |    61.88%|       19|   0.000|   0.000|   0:00:01.0| 2536.8M|
[03/02 12:10:58   289s] |    61.26%|      290|   0.000|   0.000|   0:00:03.0| 2538.8M|
[03/02 12:10:59   290s] |    61.25%|        6|   0.000|   0.000|   0:00:01.0| 2538.8M|
[03/02 12:10:59   290s] |    61.25%|        0|   0.000|   0.000|   0:00:00.0| 2538.8M|
[03/02 12:10:59   290s] +----------+---------+--------+--------+------------+--------+
[03/02 12:10:59   290s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.25
[03/02 12:10:59   290s] 
[03/02 12:10:59   290s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 17 Resize = 285 **
[03/02 12:10:59   290s] --------------------------------------------------------------
[03/02 12:10:59   290s] |                                   | Total     | Sequential |
[03/02 12:10:59   290s] --------------------------------------------------------------
[03/02 12:10:59   290s] | Num insts resized                 |     279  |      19    |
[03/02 12:10:59   290s] | Num insts undone                  |      11  |       1    |
[03/02 12:10:59   290s] | Num insts Downsized               |     279  |      19    |
[03/02 12:10:59   290s] | Num insts Samesized               |       0  |       0    |
[03/02 12:10:59   290s] | Num insts Upsized                 |       0  |       0    |
[03/02 12:10:59   290s] | Num multiple commits+uncommits    |       6  |       -    |
[03/02 12:10:59   290s] --------------------------------------------------------------
[03/02 12:10:59   290s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:16.9) (real = 0:00:08.0) **
[03/02 12:10:59   291s] *** Starting refinePlace (0:04:50 mem=2538.8M) ***
[03/02 12:10:59   291s] Total net length = 5.795e+05 (3.177e+05 2.619e+05) (ext = 3.638e+04)
[03/02 12:10:59   291s] *** Checked 2 GNC rules.
[03/02 12:10:59   291s] *** Applying global-net connections...
[03/02 12:10:59   291s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/02 12:10:59   291s] **WARN: (IMPSP-315):	Found 15251 instances insts with no PG Term connections.
[03/02 12:10:59   291s] Type 'man IMPSP-315' for more detail.
[03/02 12:10:59   291s] Starting refinePlace ...
[03/02 12:10:59   291s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:10:59   291s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:10:59   291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2538.8MB) @(0:04:50 - 0:04:50).
[03/02 12:10:59   291s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:10:59   291s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2538.8MB
[03/02 12:10:59   291s] Statistics of distance of Instance movement in refine placement:
[03/02 12:10:59   291s]   maximum (X+Y) =         0.00 um
[03/02 12:10:59   291s]   mean    (X+Y) =         0.00 um
[03/02 12:10:59   291s] Total instances moved : 0
[03/02 12:10:59   291s] Summary Report:
[03/02 12:10:59   291s] Instances move: 0 (out of 10421 movable)
[03/02 12:10:59   291s] Mean displacement: 0.00 um
[03/02 12:10:59   291s] Max displacement: 0.00 um 
[03/02 12:10:59   291s] Total net length = 5.795e+05 (3.177e+05 2.619e+05) (ext = 3.638e+04)
[03/02 12:10:59   291s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2538.8MB
[03/02 12:10:59   291s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2538.8MB) @(0:04:50 - 0:04:50).
[03/02 12:10:59   291s] *** Finished refinePlace (0:04:50 mem=2538.8M) ***
[03/02 12:10:59   291s] *** maximum move = 0.00 um ***
[03/02 12:10:59   291s] *** Finished re-routing un-routed nets (2538.8M) ***
[03/02 12:10:59   291s] 
[03/02 12:10:59   291s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2538.8M) ***
[03/02 12:10:59   291s] *** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:08, mem=1815.73M, totSessionCpu=0:04:51).
[03/02 12:11:00   291s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/02 12:11:00   291s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/02 12:11:00   291s] [PSP] Started earlyGlobalRoute kernel
[03/02 12:11:00   291s] [PSP] Initial Peak syMemory usage = 1815.7 MB
[03/02 12:11:00   291s] (I)       Reading DB...
[03/02 12:11:00   291s] (I)       congestionReportName   : 
[03/02 12:11:00   291s] [NR-eagl] buildTerm2TermWires    : 1
[03/02 12:11:00   291s] [NR-eagl] doTrackAssignment      : 1
[03/02 12:11:00   291s] (I)       dumpBookshelfFiles     : 0
[03/02 12:11:00   291s] [NR-eagl] numThreads             : 1
[03/02 12:11:00   291s] [NR-eagl] honorMsvRouteConstraint: false
[03/02 12:11:00   291s] (I)       honorPin               : false
[03/02 12:11:00   291s] (I)       honorPinGuide          : true
[03/02 12:11:00   291s] (I)       honorPartition         : false
[03/02 12:11:00   291s] (I)       allowPartitionCrossover: false
[03/02 12:11:00   291s] (I)       honorSingleEntry       : true
[03/02 12:11:00   291s] (I)       honorSingleEntryStrong : true
[03/02 12:11:00   291s] (I)       handleViaSpacingRule   : false
[03/02 12:11:00   291s] (I)       PDConstraint           : none
[03/02 12:11:00   291s] [NR-eagl] honorClockSpecNDR      : 0
[03/02 12:11:00   291s] (I)       routingEffortLevel     : 3
[03/02 12:11:00   291s] [NR-eagl] minRouteLayer          : 2
[03/02 12:11:00   291s] [NR-eagl] maxRouteLayer          : 2147483647
[03/02 12:11:00   291s] (I)       numRowsPerGCell        : 1
[03/02 12:11:00   291s] (I)       speedUpLargeDesign     : 0
[03/02 12:11:00   291s] (I)       speedUpBlkViolationClean: 0
[03/02 12:11:00   291s] (I)       autoGCellMerging       : 1
[03/02 12:11:00   291s] (I)       multiThreadingTA       : 0
[03/02 12:11:00   291s] (I)       punchThroughDistance   : -1
[03/02 12:11:00   291s] (I)       blockedPinEscape       : 0
[03/02 12:11:00   291s] (I)       blkAwareLayerSwitching : 0
[03/02 12:11:00   291s] (I)       betterClockWireModeling: 0
[03/02 12:11:00   291s] (I)       scenicBound            : 1.15
[03/02 12:11:00   291s] (I)       maxScenicToAvoidBlk    : 100.00
[03/02 12:11:00   291s] (I)       source-to-sink ratio   : 0.00
[03/02 12:11:00   291s] (I)       targetCongestionRatio  : 1.00
[03/02 12:11:00   291s] (I)       layerCongestionRatio   : 0.70
[03/02 12:11:00   291s] (I)       m1CongestionRatio      : 0.10
[03/02 12:11:00   291s] (I)       m2m3CongestionRatio    : 0.70
[03/02 12:11:00   291s] (I)       pinAccessEffort        : 0.10
[03/02 12:11:00   291s] (I)       localRouteEffort       : 1.00
[03/02 12:11:00   291s] (I)       numSitesBlockedByOneVia: 8.00
[03/02 12:11:00   291s] (I)       supplyScaleFactorH     : 1.00
[03/02 12:11:00   291s] (I)       supplyScaleFactorV     : 1.00
[03/02 12:11:00   291s] (I)       highlight3DOverflowFactor: 0.00
[03/02 12:11:00   291s] (I)       skipTrackCommand             : 
[03/02 12:11:00   291s] (I)       readTROption           : true
[03/02 12:11:00   291s] (I)       extraSpacingBothSide   : false
[03/02 12:11:00   291s] [NR-eagl] numTracksPerClockWire  : 0
[03/02 12:11:00   291s] (I)       routeSelectedNetsOnly  : false
[03/02 12:11:00   291s] (I)       before initializing RouteDB syMemory usage = 1826.0 MB
[03/02 12:11:00   291s] (I)       starting read tracks
[03/02 12:11:00   291s] (I)       build grid graph
[03/02 12:11:00   291s] (I)       build grid graph start
[03/02 12:11:00   291s] (I)       build grid graph end
[03/02 12:11:00   291s] [NR-eagl] Layer1 has no routable track
[03/02 12:11:00   291s] [NR-eagl] Layer2 has single uniform track structure
[03/02 12:11:00   291s] [NR-eagl] Layer3 has single uniform track structure
[03/02 12:11:00   291s] [NR-eagl] Layer4 has single uniform track structure
[03/02 12:11:00   291s] [NR-eagl] Layer5 has single uniform track structure
[03/02 12:11:00   291s] [NR-eagl] Layer6 has single uniform track structure
[03/02 12:11:00   291s] (I)       Layer1   numNetMinLayer=11537
[03/02 12:11:00   291s] (I)       Layer2   numNetMinLayer=0
[03/02 12:11:00   291s] (I)       Layer3   numNetMinLayer=0
[03/02 12:11:00   291s] (I)       Layer4   numNetMinLayer=0
[03/02 12:11:00   291s] (I)       Layer5   numNetMinLayer=0
[03/02 12:11:00   291s] (I)       Layer6   numNetMinLayer=0
[03/02 12:11:00   291s] [NR-eagl] numViaLayers=5
[03/02 12:11:00   291s] (I)       end build via table
[03/02 12:11:00   291s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4278 numBumpBlks=0 numBoundaryFakeBlks=0
[03/02 12:11:00   291s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/02 12:11:00   291s] (I)       num ignored nets =0
[03/02 12:11:00   291s] (I)       readDataFromPlaceDB
[03/02 12:11:00   291s] (I)       Read net information..
[03/02 12:11:00   291s] [NR-eagl] Read numTotalNets=11537  numIgnoredNets=0
[03/02 12:11:00   291s] (I)       Read testcase time = 0.000 seconds
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] (I)       totalGlobalPin=40216, totalPins=41084
[03/02 12:11:00   291s] (I)       Model blockage into capacity
[03/02 12:11:00   291s] (I)       Read numBlocks=4278  numPreroutedWires=0  numCapScreens=0
[03/02 12:11:00   291s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/02 12:11:00   291s] (I)       blocked area on Layer2 : 61227369600  (13.07%)
[03/02 12:11:00   291s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/02 12:11:00   291s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/02 12:11:00   291s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/02 12:11:00   291s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/02 12:11:00   291s] (I)       Modeling time = 0.010 seconds
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/02 12:11:00   291s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1827.9 MB
[03/02 12:11:00   291s] (I)       Layer1  viaCost=200.00
[03/02 12:11:00   291s] (I)       Layer2  viaCost=100.00
[03/02 12:11:00   291s] (I)       Layer3  viaCost=100.00
[03/02 12:11:00   291s] (I)       Layer4  viaCost=100.00
[03/02 12:11:00   291s] (I)       Layer5  viaCost=200.00
[03/02 12:11:00   291s] (I)       ---------------------Grid Graph Info--------------------
[03/02 12:11:00   291s] (I)       routing area        :  (0, 0) - (689220, 679540)
[03/02 12:11:00   291s] (I)       core area           :  (3150, 3050) - (686070, 676490)
[03/02 12:11:00   291s] (I)       Site Width          :   630  (dbu)
[03/02 12:11:00   291s] (I)       Row Height          :  4880  (dbu)
[03/02 12:11:00   291s] (I)       GCell Width         :  4880  (dbu)
[03/02 12:11:00   291s] (I)       GCell Height        :  4880  (dbu)
[03/02 12:11:00   291s] (I)       grid                :   141   139     6
[03/02 12:11:00   291s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/02 12:11:00   291s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/02 12:11:00   291s] (I)       Default wire width  :   230   280   280   280   280   440
[03/02 12:11:00   291s] (I)       Default wire space  :   230   280   280   280   280   460
[03/02 12:11:00   291s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/02 12:11:00   291s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/02 12:11:00   291s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/02 12:11:00   291s] (I)       Total num of tracks :     0  1094  1113  1094  1113   547
[03/02 12:11:00   291s] (I)       Num of masks        :     1     1     1     1     1     1
[03/02 12:11:00   291s] (I)       --------------------------------------------------------
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] (I)       After initializing earlyGlobalRoute syMemory usage = 1827.9 MB
[03/02 12:11:00   291s] (I)       Loading and dumping file time : 0.13 seconds
[03/02 12:11:00   291s] (I)       ============= Initialization =============
[03/02 12:11:00   291s] [NR-eagl] EstWL : 146304
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] (I)       total 2D Cap : 676795 = (313866 H, 362929 V)
[03/02 12:11:00   291s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28845
[03/02 12:11:00   291s] (I)       ============  Phase 1a Route ============
[03/02 12:11:00   291s] (I)       Phase 1a runs 0.04 seconds
[03/02 12:11:00   291s] [NR-eagl] Usage: 146303 = (78372 H, 67931 V) = (24.97% H, 21.64% V) = (3.825e+05um H, 3.315e+05um V)
[03/02 12:11:00   291s] [NR-eagl] 
[03/02 12:11:00   291s] (I)       ============  Phase 1b Route ============
[03/02 12:11:00   291s] [NR-eagl] Usage: 146303 = (78372 H, 67931 V) = (24.97% H, 21.64% V) = (3.825e+05um H, 3.315e+05um V)
[03/02 12:11:00   291s] [NR-eagl] 
[03/02 12:11:00   291s] (I)       ============  Phase 1c Route ============
[03/02 12:11:00   291s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] [NR-eagl] Usage: 146303 = (78372 H, 67931 V) = (24.97% H, 21.64% V) = (3.825e+05um H, 3.315e+05um V)
[03/02 12:11:00   291s] [NR-eagl] 
[03/02 12:11:00   291s] (I)       ============  Phase 1d Route ============
[03/02 12:11:00   291s] [NR-eagl] Usage: 146303 = (78372 H, 67931 V) = (24.97% H, 21.64% V) = (3.825e+05um H, 3.315e+05um V)
[03/02 12:11:00   291s] [NR-eagl] 
[03/02 12:11:00   291s] (I)       ============  Phase 1e Route ============
[03/02 12:11:00   291s] (I)       Phase 1e runs 0.00 seconds
[03/02 12:11:00   291s] [NR-eagl] Usage: 146303 = (78372 H, 67931 V) = (24.97% H, 21.64% V) = (3.825e+05um H, 3.315e+05um V)
[03/02 12:11:00   291s] [NR-eagl] 
[03/02 12:11:00   291s] (I)       ============  Phase 1l Route ============
[03/02 12:11:00   291s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] (I)       dpBasedLA: time=0.04  totalOF=1513374  totalVia=90652  totalWL=146302  total(Via+WL)=236954 
[03/02 12:11:00   291s] (I)       Total Global Routing Runtime: 0.13 seconds
[03/02 12:11:00   291s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/02 12:11:00   291s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/02 12:11:00   291s] 
[03/02 12:11:00   291s] (I)       ============= track Assignment ============
[03/02 12:11:00   291s] (I)       extract Global 3D Wires
[03/02 12:11:00   291s] (I)       Extract Global WL : time=0.00
[03/02 12:11:00   291s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/02 12:11:00   291s] (I)       track assignment initialization runtime=1800 millisecond
[03/02 12:11:00   291s] (I)       #threads=1 for track assignment
[03/02 12:11:00   292s] (I)       track assignment kernel runtime=216806 millisecond
[03/02 12:11:00   292s] (I)       End Greedy Track Assignment
[03/02 12:11:00   292s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41014
[03/02 12:11:00   292s] [NR-eagl] Layer2(MET2)(V) length: 1.717348e+05um, number of vias: 54468
[03/02 12:11:00   292s] [NR-eagl] Layer3(MET3)(H) length: 2.650186e+05um, number of vias: 10231
[03/02 12:11:00   292s] [NR-eagl] Layer4(MET4)(V) length: 1.552119e+05um, number of vias: 4467
[03/02 12:11:00   292s] [NR-eagl] Layer5(MET5)(H) length: 1.246687e+05um, number of vias: 361
[03/02 12:11:00   292s] [NR-eagl] Layer6(METTP)(V) length: 1.802611e+04um, number of vias: 0
[03/02 12:11:00   292s] [NR-eagl] Total length: 7.346600e+05um, number of vias: 110541
[03/02 12:11:00   292s] [NR-eagl] End Peak syMemory usage = 1738.0 MB
[03/02 12:11:00   292s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.74 seconds
[03/02 12:11:00   292s] Extraction called for design 'minimips' of instances=15251 and nets=11980 using extraction engine 'preRoute' .
[03/02 12:11:00   292s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/02 12:11:00   292s] Type 'man IMPEXT-3530' for more detail.
[03/02 12:11:00   292s] PreRoute RC Extraction called for design minimips.
[03/02 12:11:00   292s] RC Extraction called in multi-corner(1) mode.
[03/02 12:11:00   292s] RCMode: PreRoute
[03/02 12:11:00   292s]       RC Corner Indexes            0   
[03/02 12:11:00   292s] Capacitance Scaling Factor   : 1.00000 
[03/02 12:11:00   292s] Resistance Scaling Factor    : 1.00000 
[03/02 12:11:00   292s] Clock Cap. Scaling Factor    : 1.00000 
[03/02 12:11:00   292s] Clock Res. Scaling Factor    : 1.00000 
[03/02 12:11:00   292s] Shrink Factor                : 1.00000
[03/02 12:11:00   292s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/02 12:11:00   292s] Using capacitance table file ...
[03/02 12:11:00   292s] Updating RC grid for preRoute extraction ...
[03/02 12:11:00   292s] Initializing multi-corner capacitance tables ... 
[03/02 12:11:00   292s] Initializing multi-corner resistance tables ...
[03/02 12:11:00   292s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1737.988M)
[03/02 12:11:01   293s] Compute RC Scale Done ...
[03/02 12:11:01   293s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/02 12:11:01   293s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/02 12:11:01   293s] 
[03/02 12:11:01   293s] ** np local hotspot detection info verbose **
[03/02 12:11:01   293s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/02 12:11:01   293s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/02 12:11:01   293s] 
[03/02 12:11:01   293s] Adjusting target slack by 0.1 ns for power optimization
[03/02 12:11:01   293s] #################################################################################
[03/02 12:11:01   293s] # Design Stage: PreRoute
[03/02 12:11:01   293s] # Design Name: minimips
[03/02 12:11:01   293s] # Design Mode: 90nm
[03/02 12:11:01   293s] # Analysis Mode: MMMC Non-OCV 
[03/02 12:11:01   293s] # Parasitics Mode: No SPEF/RCDB
[03/02 12:11:01   293s] # Signoff Settings: SI Off 
[03/02 12:11:01   293s] #################################################################################
[03/02 12:11:02   294s] Calculate delays in Single mode...
[03/02 12:11:02   294s] Topological Sorting (CPU = 0:00:00.0, MEM = 1811.9M, InitMEM = 1810.3M)
[03/02 12:11:02   298s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/02 12:11:02   298s] End delay calculation. (MEM=2271.77 CPU=0:00:04.1 REAL=0:00:00.0)
[03/02 12:11:02   298s] *** CDM Built up (cpu=0:00:05.4  real=0:00:01.0  mem= 2271.8M) ***
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] ------------------------------------------------------------
[03/02 12:11:03   300s]         Before Power Reclaim                             
[03/02 12:11:03   300s] ------------------------------------------------------------
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Setup views included:
[03/02 12:11:03   300s]  default_emulate_view 
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] +--------------------+---------+---------+---------+---------+
[03/02 12:11:03   300s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/02 12:11:03   300s] +--------------------+---------+---------+---------+---------+
[03/02 12:11:03   300s] |           WNS (ns):| -0.022  | -0.022  |  1.197  |  5.526  |
[03/02 12:11:03   300s] |           TNS (ns):| -0.045  | -0.045  |  0.000  |  0.000  |
[03/02 12:11:03   300s] |    Violating Paths:|    3    |    3    |    0    |    0    |
[03/02 12:11:03   300s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/02 12:11:03   300s] +--------------------+---------+---------+---------+---------+
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] +----------------+-------------------------------+------------------+
[03/02 12:11:03   300s] |                |              Real             |       Total      |
[03/02 12:11:03   300s] |    DRVs        +------------------+------------+------------------|
[03/02 12:11:03   300s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:11:03   300s] +----------------+------------------+------------+------------------+
[03/02 12:11:03   300s] |   max_cap      |      0 (0)       |   0.000    |      9 (9)       |
[03/02 12:11:03   300s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:11:03   300s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:11:03   300s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:11:03   300s] +----------------+------------------+------------+------------------+
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Density: 61.252%
[03/02 12:11:03   300s] ------------------------------------------------------------
[03/02 12:11:03   300s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:11:03   300s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:11:03   300s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:11:03   300s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:11:03   300s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:11:03   300s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:11:03   300s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:11:03   300s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:11:03   300s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:11:03   300s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:11:03   300s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:11:03   300s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:11:03   300s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Power Net Detected:
[03/02 12:11:03   300s]     Voltage	    Name
[03/02 12:11:03   300s]     0.00V	    gnd!
[03/02 12:11:03   300s]     0.00V	    gnd
[03/02 12:11:03   300s]     0.00V	    GND
[03/02 12:11:03   300s]     0.00V	    VSS
[03/02 12:11:03   300s]     0.00V	    vdd!
[03/02 12:11:03   300s]     0.00V	    vdd
[03/02 12:11:03   300s]     0.00V	    VDD
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Power Analysis
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s]     0.00V	    gnd!
[03/02 12:11:03   300s]     0.00V	    gnd
[03/02 12:11:03   300s]     0.00V	    GND
[03/02 12:11:03   300s]     0.00V	    VSS
[03/02 12:11:03   300s]     0.00V	    vdd!
[03/02 12:11:03   300s]     0.00V	    vdd
[03/02 12:11:03   300s]     0.00V	    VDD
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Warning:
[03/02 12:11:03   300s]   There are 7 power/gnd nets that are not connected
[03/02 12:11:03   300s] VDD gnd GND VSS ...
[03/02 12:11:03   300s] Use 'globalNetConnect' to define rail connections.
[03/02 12:11:03   300s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[03/02 12:11:03   300s] VDD gnd GND VSS ...
[03/02 12:11:03   300s] Use 'globalNetConnect' to define rail connections.
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Processing Timing Library for Power Calculation
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Processing Timing Library for Power Calculation
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Processing Power Net/Grid for Power Calculation
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1295.17MB/1295.17MB)
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Processing Timing Window Data for Power Calculation
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] clock(100MHz) CK: assigning clock clock to net clock
[03/02 12:11:03   300s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1295.26MB/1295.26MB)
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Processing User Attributes
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1295.30MB/1295.30MB)
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Begin Processing Signal Activity
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] 
[03/02 12:11:03   300s] Starting Levelizing
[03/02 12:11:03   300s] 2023-Mar-02 12:11:03 (2023-Mar-02 17:11:03 GMT)
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 10%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 20%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 30%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 40%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 50%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 60%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 70%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 80%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 90%
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Finished Levelizing
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT)
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Starting Activity Propagation
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT)
[03/02 12:11:04   301s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[03/02 12:11:04   301s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 10%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 20%
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Finished Activity Propagation
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT)
[03/02 12:11:04   301s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1295.87MB/1295.87MB)
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Begin Power Computation
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s]       ----------------------------------------------------------
[03/02 12:11:04   301s]       # of cell(s) missing both power/leakage table: 0
[03/02 12:11:04   301s]       # of cell(s) missing power table: 0
[03/02 12:11:04   301s]       # of cell(s) missing leakage table: 0
[03/02 12:11:04   301s]       # of MSMV cell(s) missing power_level: 0
[03/02 12:11:04   301s]       ----------------------------------------------------------
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Starting Calculating power
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT)
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 10%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 20%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 30%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 40%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 50%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 60%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 70%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 80%
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT): 90%
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Finished Calculating power
[03/02 12:11:04   301s] 2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT)
[03/02 12:11:04   301s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1312.29MB/1312.29MB)
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Begin Processing User Attributes
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1312.29MB/1312.29MB)
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1312.31MB/1312.31MB)
[03/02 12:11:04   301s] 
[03/02 12:11:04   301s] Begin Static Power Report Generation
[03/02 12:11:04   301s] *----------------------------------------------------------------------------------------
[03/02 12:11:04   301s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/02 12:11:04   301s] *	
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] * 	Date & Time:	2023-Mar-02 12:11:04 (2023-Mar-02 17:11:04 GMT)
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *----------------------------------------------------------------------------------------
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *	Design: minimips
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *	Liberty Libraries used:
[03/02 12:11:04   301s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/02 12:11:04   301s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *	Power Domain used:
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Power View : default_emulate_view
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       User-Defined Activity : N.A.
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Activity File: N.A.
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Hierarchical Global Activity: N.A.
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Global Activity: N.A.
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Sequential Element Activity: 0.200000
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Primary Input Activity: 0.200000
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Default icg ratio: N.A.
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       Global Comb ClockGate Ratio: N.A.
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *	Power Units = 1mW
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *	Time Units = 1e-09 secs
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] *       report_power -leakage
[03/02 12:11:04   301s] *
[03/02 12:11:04   301s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] Total Power
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] Total Leakage Power:         0.00060364
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] Group                           Leakage       Percentage 
[03/02 12:11:04   302s]                                 Power         (%)        
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] Sequential                     0.0002546        42.1
[03/02 12:11:04   302s] Macro                          1.449e-08    0.002396
[03/02 12:11:04   302s] IO                                     0           0
[03/02 12:11:04   302s] Combinational                  0.0003478       57.51
[03/02 12:11:04   302s] Clock (Combinational)          1.164e-06      0.1924
[03/02 12:11:04   302s] Clock (Sequential)                     0           0
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] Total                          0.0006036         100
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] Rail                  Voltage   Leakage       Percentage 
[03/02 12:11:04   302s]                                 Power         (%)        
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] Default                   1.8  0.0006036         100
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] 
[03/02 12:11:04   302s] Clock                           Leakage       Percentage 
[03/02 12:11:04   302s]                                 Power         (%)        
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] clock                          1.164e-06      0.1928
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] Total                          1.164e-06      0.1928
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s]  
[03/02 12:11:04   302s]  
[03/02 12:11:04   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:04   302s] *	Power Distribution Summary: 
[03/02 12:11:04   302s] * 		Highest Average Power:       FE_OFC126_DI_op2_1_ (BUX6): 	  1.86e-07
[03/02 12:11:04   302s] * 		Highest Leakage Power:       FE_OFC126_DI_op2_1_ (BUX6): 	  1.86e-07
[03/02 12:11:05   302s] * 		Total Cap: 	2.40404e-10 F
[03/02 12:11:05   302s] * 		Total instances in design: 15251
[03/02 12:11:05   302s] * 		Total instances in design with no power:     0
[03/02 12:11:05   302s] *                Total instances in design with no activty:     0
[03/02 12:11:05   302s] 
[03/02 12:11:05   302s] * 		Total Fillers and Decap:  4830
[03/02 12:11:05   302s] -----------------------------------------------------------------------------------------
[03/02 12:11:05   302s]  
[03/02 12:11:05   302s] Total leakage power = 0.000603644 mW
[03/02 12:11:05   302s] Cell usage statistics:  
[03/02 12:11:05   302s] Library D_CELLS_MOSST_typ_1_80V_25C , 15251 cells ( 100.000000%) , 0.000603644 mW ( 100.000000% ) 
[03/02 12:11:05   302s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/02 12:11:05   302s] mem(process/total)=1313.05MB/1313.05MB)
[03/02 12:11:05   302s] 
[03/02 12:11:05   302s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:11:05   302s] UM:                                         -0.045            -0.022  report_power
[03/02 12:11:05   302s] Begin: Leakage Power Optimization
[03/02 12:11:05   302s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:11:05   302s] #spOpts: mergeVia=F 
[03/02 12:11:05   303s] Reclaim Optimization WNS Slack -0.022  TNS Slack -0.045 Density 61.25
[03/02 12:11:05   303s] +----------+---------+--------+--------+------------+--------+
[03/02 12:11:05   303s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/02 12:11:05   303s] +----------+---------+--------+--------+------------+--------+
[03/02 12:11:05   303s] |    61.25%|        -|  -0.022|  -0.045|   0:00:00.0| 2540.1M|
[03/02 12:11:23   320s] |    61.25%|        0|  -0.022|  -0.045|   0:00:18.0| 2540.1M|
[03/02 12:11:23   320s] |    61.25%|        0|  -0.022|  -0.045|   0:00:00.0| 2540.1M|
[03/02 12:11:23   320s] +----------+---------+--------+--------+------------+--------+
[03/02 12:11:23   320s] Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.045 Density 61.25
[03/02 12:11:23   320s] 
[03/02 12:11:23   320s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/02 12:11:23   320s] --------------------------------------------------------------
[03/02 12:11:23   320s] |                                   | Total     | Sequential |
[03/02 12:11:23   320s] --------------------------------------------------------------
[03/02 12:11:23   320s] | Num insts resized                 |       0  |       0    |
[03/02 12:11:23   320s] | Num insts undone                  |       0  |       0    |
[03/02 12:11:23   320s] | Num insts Downsized               |       0  |       0    |
[03/02 12:11:23   320s] | Num insts Samesized               |       0  |       0    |
[03/02 12:11:23   320s] | Num insts Upsized                 |       0  |       0    |
[03/02 12:11:23   320s] | Num multiple commits+uncommits    |       0  |       -    |
[03/02 12:11:23   320s] --------------------------------------------------------------
[03/02 12:11:23   320s] ** Finished Core Leakage Power Optimization (cpu = 0:00:18.5) (real = 0:00:18.0) **
[03/02 12:11:23   320s] *** Finished Leakage Power Optimization (cpu=0:00:19, real=0:00:18, mem=1832.98M, totSessionCpu=0:05:20).
[03/02 12:11:23   320s] Begin: GigaOpt postEco DRV Optimization
[03/02 12:11:23   320s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:11:23   320s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:11:23   320s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:11:23   320s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:11:23   320s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:11:23   320s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:11:23   320s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:11:23   320s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:11:23   320s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:11:23   320s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:11:23   320s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:11:23   320s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:11:23   320s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:11:23   320s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:11:23   320s] #spOpts: mergeVia=F 
[03/02 12:11:24   322s] DEBUG: @coeDRVCandCache::init.
[03/02 12:11:24   322s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:11:24   322s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/02 12:11:24   322s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:11:24   322s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/02 12:11:24   322s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:11:24   322s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:11:24   322s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:11:24   322s] Info: violation cost 1.421247 (cap = 0.154372, tran = 1.266875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/02 12:11:25   322s] |     5   |    36   |     9   |      9  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  61.25  |            |           |
[03/02 12:11:25   323s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:11:25   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:11:25   323s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/02 12:11:25   323s] |     4   |     4   |     4   |      4  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          5|  61.26  |   0:00:00.0|    2575.1M|
[03/02 12:11:25   323s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/02 12:11:25   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/02 12:11:25   323s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/02 12:11:25   323s] |     4   |     4   |     4   |      4  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  61.26  |   0:00:00.0|    2575.1M|
[03/02 12:11:25   323s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/02 12:11:25   323s] 
[03/02 12:11:25   323s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2575.1M) ***
[03/02 12:11:25   323s] 
[03/02 12:11:25   323s] *** Starting refinePlace (0:05:23 mem=2575.1M) ***
[03/02 12:11:25   323s] Total net length = 5.789e+05 (3.171e+05 2.618e+05) (ext = 3.638e+04)
[03/02 12:11:25   323s] *** Checked 2 GNC rules.
[03/02 12:11:25   323s] *** Applying global-net connections...
[03/02 12:11:25   323s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/02 12:11:25   323s] **WARN: (IMPSP-315):	Found 15251 instances insts with no PG Term connections.
[03/02 12:11:25   323s] Type 'man IMPSP-315' for more detail.
[03/02 12:11:25   323s] Starting refinePlace ...
[03/02 12:11:25   323s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:11:25   323s] Move report: legalization moves 10 insts, mean move: 3.92 um, max move: 7.40 um
[03/02 12:11:25   323s] 	Max move on inst (U7_banc_g32887): (304.29, 120.17) --> (301.77, 125.05)
[03/02 12:11:25   323s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2575.1MB) @(0:05:23 - 0:05:23).
[03/02 12:11:25   323s] Move report: Detail placement moves 10 insts, mean move: 3.92 um, max move: 7.40 um
[03/02 12:11:25   323s] 	Max move on inst (U7_banc_g32887): (304.29, 120.17) --> (301.77, 125.05)
[03/02 12:11:25   323s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2575.1MB
[03/02 12:11:25   323s] Statistics of distance of Instance movement in refine placement:
[03/02 12:11:25   323s]   maximum (X+Y) =         7.40 um
[03/02 12:11:25   323s]   inst (U7_banc_g32887) with max move: (304.29, 120.17) -> (301.77, 125.05)
[03/02 12:11:25   323s]   mean    (X+Y) =         3.92 um
[03/02 12:11:25   323s] Summary Report:
[03/02 12:11:25   323s] Instances move: 10 (out of 10421 movable)
[03/02 12:11:25   323s] Mean displacement: 3.92 um
[03/02 12:11:25   323s] Max displacement: [03/02 12:11:25   323s] Total instances moved : 10
7.40 um (Instance: U7_banc_g32887) (304.29, 120.17) -> (301.77, 125.05)
[03/02 12:11:25   323s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/02 12:11:25   323s] Total net length = 5.789e+05 (3.171e+05 2.618e+05) (ext = 3.638e+04)
[03/02 12:11:25   323s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2575.1MB
[03/02 12:11:25   323s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2575.1MB) @(0:05:23 - 0:05:23).
[03/02 12:11:25   323s] *** Finished refinePlace (0:05:23 mem=2575.1M) ***
[03/02 12:11:25   323s] *** maximum move = 7.40 um ***
[03/02 12:11:25   323s] *** Finished re-routing un-routed nets (2575.1M) ***
[03/02 12:11:25   323s] 
[03/02 12:11:25   323s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2575.1M) ***
[03/02 12:11:25   323s] DEBUG: @coeDRVCandCache::cleanup.
[03/02 12:11:25   323s] End: GigaOpt postEco DRV Optimization
[03/02 12:11:25   324s] GigaOpt: WNS changes after routing: 0.003 -> -0.022 (bump = 0.025)
[03/02 12:11:25   324s] Begin: GigaOpt postEco optimization
[03/02 12:11:25   324s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/02 12:11:25   324s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/02 12:11:25   324s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/02 12:11:25   324s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/02 12:11:25   324s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/02 12:11:25   324s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/02 12:11:25   324s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/02 12:11:25   324s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/02 12:11:25   324s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/02 12:11:25   324s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/02 12:11:25   324s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/02 12:11:25   324s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:11:25   324s] Info: 42 clock nets excluded from IPO operation.
[03/02 12:11:25   324s] PhyDesignGrid: maxLocalDensity 1.00
[03/02 12:11:28   326s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/02 12:11:28   326s] *info: 42 clock nets excluded
[03/02 12:11:28   326s] *info: 7 special nets excluded.
[03/02 12:11:28   326s] *info: 32 multi-driver nets excluded.
[03/02 12:11:28   326s] *info: 131 no-driver nets excluded.
[03/02 12:11:29   327s] ** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -0.045 Density 61.26
[03/02 12:11:29   327s] Optimizer WNS Pass 0
[03/02 12:11:29   327s] Active Path Group: reg2cgate reg2reg  
[03/02 12:11:29   327s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:11:29   327s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/02 12:11:29   327s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:11:29   327s] |  -0.022|   -0.022|  -0.045|   -0.045|    61.26%|   0:00:00.0| 2575.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
[03/02 12:11:30   329s] |   0.000|    0.008|   0.000|    0.000|    61.26%|   0:00:01.0| 2600.4M|default_emulate_view|       NA| NA                                       |
[03/02 12:11:30   329s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/02 12:11:30   329s] 
[03/02 12:11:30   329s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=2600.4M) ***
[03/02 12:11:30   329s] 
[03/02 12:11:30   329s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=2600.4M) ***
[03/02 12:11:30   329s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.26
[03/02 12:11:30   329s] *** Starting refinePlace (0:05:28 mem=2600.4M) ***
[03/02 12:11:30   329s] Total net length = 5.789e+05 (3.171e+05 2.618e+05) (ext = 3.638e+04)
[03/02 12:11:30   329s] *** Checked 2 GNC rules.
[03/02 12:11:30   329s] *** Applying global-net connections...
[03/02 12:11:30   329s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/02 12:11:30   329s] **WARN: (IMPSP-315):	Found 15251 instances insts with no PG Term connections.
[03/02 12:11:30   329s] Type 'man IMPSP-315' for more detail.
[03/02 12:11:30   329s] Starting refinePlace ...
[03/02 12:11:30   329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:11:30   329s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:11:30   329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2600.4MB) @(0:05:28 - 0:05:29).
[03/02 12:11:30   329s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:11:30   329s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2600.4MB
[03/02 12:11:30   329s] Statistics of distance of Instance movement in refine placement:
[03/02 12:11:30   329s]   maximum (X+Y) =         0.00 um
[03/02 12:11:30   329s]   mean    (X+Y) =         0.00 um
[03/02 12:11:30   329s] Total instances moved : 0
[03/02 12:11:30   329s] Summary Report:
[03/02 12:11:30   329s] Instances move: 0 (out of 10421 movable)
[03/02 12:11:30   329s] Mean displacement: 0.00 um
[03/02 12:11:30   329s] Max displacement: 0.00 um 
[03/02 12:11:30   329s] Total net length = 5.789e+05 (3.171e+05 2.618e+05) (ext = 3.638e+04)
[03/02 12:11:30   329s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2600.4MB
[03/02 12:11:30   329s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2600.4MB) @(0:05:28 - 0:05:29).
[03/02 12:11:30   329s] *** Finished refinePlace (0:05:29 mem=2600.4M) ***
[03/02 12:11:30   329s] *** maximum move = 0.00 um ***
[03/02 12:11:30   329s] *** Finished re-routing un-routed nets (2600.4M) ***
[03/02 12:11:30   329s] 
[03/02 12:11:30   329s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2600.4M) ***
[03/02 12:11:30   329s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.26
[03/02 12:11:30   329s] 
[03/02 12:11:30   329s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:01.0 mem=2600.4M) ***
[03/02 12:11:30   329s] 
[03/02 12:11:30   329s] End: GigaOpt postEco optimization
[03/02 12:11:30   330s] **INFO: Flow update: Design timing is met.
[03/02 12:11:30   330s] **INFO: Flow update: Design timing is met.
[03/02 12:11:30   330s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/02 12:11:30   330s] Start to check current routing status for nets...
[03/02 12:11:30   330s] Using hname+ instead name for net compare
[03/02 12:11:30   330s] Activating lazyNetListOrdering
[03/02 12:11:30   330s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/02 12:11:30   330s] All nets are already routed correctly.
[03/02 12:11:30   330s] End to check current routing status for nets (mem=2392.4M)
[03/02 12:11:31   330s] Compute RC Scale Done ...
[03/02 12:11:31   330s] **INFO: Flow update: Design timing is met.
[03/02 12:11:31   330s] **INFO : Latch borrow mode reset to max_borrow
[03/02 12:11:31   330s] Multi-CPU acceleration using 8 CPU(s).
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Power Analysis
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s]     0.00V	    gnd!
[03/02 12:11:32   330s]     0.00V	    gnd
[03/02 12:11:32   330s]     0.00V	    GND
[03/02 12:11:32   330s]     0.00V	    VSS
[03/02 12:11:32   330s]     0.00V	    vdd!
[03/02 12:11:32   330s]     0.00V	    vdd
[03/02 12:11:32   330s]     0.00V	    VDD
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Warning:
[03/02 12:11:32   330s]   There are 7 power/gnd nets that are not connected
[03/02 12:11:32   330s] VDD gnd GND VSS ...
[03/02 12:11:32   330s] Use 'globalNetConnect' to define rail connections.
[03/02 12:11:32   330s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[03/02 12:11:32   330s] VDD gnd GND VSS ...
[03/02 12:11:32   330s] Use 'globalNetConnect' to define rail connections.
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Processing Timing Library for Power Calculation
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Processing Timing Library for Power Calculation
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Processing Power Net/Grid for Power Calculation
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1388.21MB/1388.21MB)
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Processing Timing Window Data for Power Calculation
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] CK: assigning clock clock to net clock
[03/02 12:11:32   330s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1388.44MB/1388.44MB)
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Processing User Attributes
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1388.50MB/1388.50MB)
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Begin Processing Signal Activity
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Starting Levelizing
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT)
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 10%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 20%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 30%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 40%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 50%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 60%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 70%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 80%
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 90%
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Finished Levelizing
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT)
[03/02 12:11:32   330s] 
[03/02 12:11:32   330s] Starting Activity Propagation
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT)
[03/02 12:11:32   330s] 2023-Mar-02 12:11:32 (2023-Mar-02 17:11:32 GMT): 10%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 20%
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Finished Activity Propagation
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT)
[03/02 12:11:33   330s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1388.88MB/1388.88MB)
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Begin Power Computation
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s]       ----------------------------------------------------------
[03/02 12:11:33   330s]       # of cell(s) missing both power/leakage table: 0
[03/02 12:11:33   330s]       # of cell(s) missing power table: 0
[03/02 12:11:33   330s]       # of cell(s) missing leakage table: 0
[03/02 12:11:33   330s]       # of MSMV cell(s) missing power_level: 0
[03/02 12:11:33   330s]       ----------------------------------------------------------
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Starting Calculating power
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT)
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 10%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 20%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 30%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 40%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 50%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 60%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 70%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 80%
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT): 90%
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Finished Calculating power
[03/02 12:11:33   330s] 2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT)
[03/02 12:11:33   330s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1376.50MB/1376.50MB)
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Begin Processing User Attributes
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1376.50MB/1376.50MB)
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=1376.52MB/1376.52MB)
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Begin Static Power Report Generation
[03/02 12:11:33   330s] *----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/02 12:11:33   330s] *	
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] * 	Date & Time:	2023-Mar-02 12:11:33 (2023-Mar-02 17:11:33 GMT)
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *	Design: minimips
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *	Liberty Libraries used:
[03/02 12:11:33   330s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/02 12:11:33   330s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *	Power Domain used:
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Power View : default_emulate_view
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       User-Defined Activity : N.A.
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Activity File: N.A.
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Hierarchical Global Activity: N.A.
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Global Activity: N.A.
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Sequential Element Activity: 0.200000
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Primary Input Activity: 0.200000
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Default icg ratio: N.A.
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       Global Comb ClockGate Ratio: N.A.
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *	Power Units = 1mW
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *	Time Units = 1e-09 secs
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] *       report_power -leakage
[03/02 12:11:33   330s] *
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Total Power
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] Total Leakage Power:         0.00060386
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Group                           Leakage       Percentage 
[03/02 12:11:33   330s]                                 Power         (%)        
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] Sequential                     0.0002547        42.1
[03/02 12:11:33   330s] Macro                          1.449e-08    0.002395
[03/02 12:11:33   330s] IO                                     0           0
[03/02 12:11:33   330s] Combinational                   0.000348       57.51
[03/02 12:11:33   330s] Clock (Combinational)          1.164e-06      0.1924
[03/02 12:11:33   330s] Clock (Sequential)                     0           0
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] Total                          0.0006039         100
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Rail                  Voltage   Leakage       Percentage 
[03/02 12:11:33   330s]                                 Power         (%)        
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] Default                   1.8  0.0006039         100
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] Clock                           Leakage       Percentage 
[03/02 12:11:33   330s]                                 Power         (%)        
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] clock                          1.164e-06      0.1927
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] Total                          1.164e-06      0.1927
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s]  
[03/02 12:11:33   330s]  
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s] *	Power Distribution Summary: 
[03/02 12:11:33   330s] * 		Highest Average Power: U4_ex_U1_alu_hilo_reg[56] (DFRX0): 	 1.895e-07
[03/02 12:11:33   330s] * 		Highest Leakage Power: U4_ex_U1_alu_hilo_reg[56] (DFRX0): 	 1.895e-07
[03/02 12:11:33   330s] * 		Total Cap: 	2.40434e-10 F
[03/02 12:11:33   330s] * 		Total instances in design: 15251
[03/02 12:11:33   330s] * 		Total instances in design with no power:     0
[03/02 12:11:33   330s] *                Total instances in design with no activty:     0
[03/02 12:11:33   330s] 
[03/02 12:11:33   330s] * 		Total Fillers and Decap:  4830
[03/02 12:11:33   330s] -----------------------------------------------------------------------------------------
[03/02 12:11:33   330s]  
[03/02 12:11:33   330s] Total leakage power = 0.000603856 mW
[03/02 12:11:33   330s] Cell usage statistics:  
[03/02 12:11:33   330s] Library D_CELLS_MOSST_typ_1_80V_25C , 15251 cells ( 100.000000%) , 0.000603856 mW ( 100.000000% ) 
[03/02 12:11:33   330s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/02 12:11:33   330s] mem(process/total)=1376.95MB/1376.95MB)
[03/02 12:11:33   330s] 
[03/02 12:11:34   330s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:11:34   330s] UM:                                                                   report_power
[03/02 12:11:34   333s] doiPBLastSyncSlave
[03/02 12:11:34   333s] <optDesign CMD> Restore Using all VT Cells
[03/02 12:11:34   334s] Reported timing to dir ./timingReports
[03/02 12:11:34   334s] **opt_design ... cpu = 0:02:43, real = 0:01:37, mem = 1871.3M, totSessionCpu=0:05:33 **
[03/02 12:11:35   335s] 
[03/02 12:11:35   335s] ------------------------------------------------------------
[03/02 12:11:35   335s]      opt_design Final Summary                             
[03/02 12:11:35   335s] ------------------------------------------------------------
[03/02 12:11:35   335s] 
[03/02 12:11:35   335s] Setup views included:
[03/02 12:11:35   335s]  default_emulate_view 
[03/02 12:11:35   335s] 
[03/02 12:11:35   335s] +--------------------+---------+---------+---------+---------+
[03/02 12:11:35   335s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/02 12:11:35   335s] +--------------------+---------+---------+---------+---------+
[03/02 12:11:35   335s] |           WNS (ns):|  0.000  |  0.000  |  2.394  |  3.852  |
[03/02 12:11:35   335s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/02 12:11:35   335s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/02 12:11:35   335s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/02 12:11:35   335s] +--------------------+---------+---------+---------+---------+
[03/02 12:11:35   335s] 
[03/02 12:11:35   335s] +----------------+-------------------------------+------------------+
[03/02 12:11:35   335s] |                |              Real             |       Total      |
[03/02 12:11:35   335s] |    DRVs        +------------------+------------+------------------|
[03/02 12:11:35   335s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:11:35   335s] +----------------+------------------+------------+------------------+
[03/02 12:11:35   335s] |   max_cap      |      0 (0)       |   0.000    |      9 (9)       |
[03/02 12:11:35   335s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:11:35   335s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:11:35   335s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:11:35   335s] +----------------+------------------+------------+------------------+
[03/02 12:11:35   335s] 
[03/02 12:11:35   335s] Density: 61.259%
[03/02 12:11:35   335s] Routing Overflow: 0.00% H and 0.01% V
[03/02 12:11:35   335s] ------------------------------------------------------------
[03/02 12:11:35   335s] **opt_design ... cpu = 0:02:44, real = 0:01:38, mem = 1871.3M, totSessionCpu=0:05:34 **
[03/02 12:11:35   335s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/02 12:11:35   335s] Type 'man IMPOPT-3195' for more detail.
[03/02 12:11:35   335s] *** Finished opt_design ***
[03/02 12:11:35   335s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:11:35   335s] UM:                                          0.000             0.000  final
[03/02 12:11:35   335s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/02 12:11:35   335s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:11:35   335s] UM:        167.53            101             0.000             0.000  opt_design_prects
[03/02 12:11:35   335s] 
[03/02 12:11:35   335s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:56 real=  0:01:44)
[03/02 12:11:35   335s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.9 real=0:00:05.9)
[03/02 12:11:35   335s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:20.8 real=0:00:13.0)
[03/02 12:11:35   335s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:35.0 real=0:00:15.8)
[03/02 12:11:35   335s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:40.1 real=0:00:11.8)
[03/02 12:11:35   335s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:19.0 real=0:00:15.7)
[03/02 12:11:35   335s] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:03.0 real=0:00:01.5)
[03/02 12:11:35   335s] 	OPT_RUNTIME:          phyUpdate (count =  4): (cpu=0:00:02.1 real=0:00:01.9)
[03/02 12:11:35   335s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:12.5 real=0:00:09.8)
[03/02 12:11:35   335s] Info: pop threads available for lower-level modules during optimization.
[03/02 12:11:35   336s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[03/02 12:11:35   336s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1821.9M **
[03/02 12:11:35   336s] setCTSMode -engine ck -moveGateLimit 25
[03/02 12:11:35   336s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] <clockDesign CMD> cleanupSpecifyClockTree
[03/02 12:11:35   336s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[03/02 12:11:35   336s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/02 12:11:35   336s] Checking spec file integrity...
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] Reading clock tree spec file 'Clock.ctstch' ...
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] RouteType               : FE_CTS_DEFAULT
[03/02 12:11:35   336s] PreferredExtraSpace     : 1
[03/02 12:11:35   336s] Shield                  : NONE
[03/02 12:11:35   336s] PreferLayer             : M3 M4 
[03/02 12:11:35   336s] RC Information for View default_emulate_view :
[03/02 12:11:35   336s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/02 12:11:35   336s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/02 12:11:35   336s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/02 12:11:35   336s] Est. Via Cap            : 0.183117(ff)
[03/02 12:11:35   336s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/02 12:11:35   336s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/02 12:11:35   336s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/02 12:11:35   336s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/02 12:11:35   336s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/02 12:11:35   336s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] RouteType               : FE_CTS_DEFAULT_LEAF
[03/02 12:11:35   336s] PreferredExtraSpace     : 1
[03/02 12:11:35   336s] Shield                  : NONE
[03/02 12:11:35   336s] PreferLayer             : M3 M4 
[03/02 12:11:35   336s] RC Information for View default_emulate_view :
[03/02 12:11:35   336s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/02 12:11:35   336s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/02 12:11:35   336s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/02 12:11:35   336s] Est. Via Cap            : 0.183117(ff)
[03/02 12:11:35   336s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/02 12:11:35   336s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/02 12:11:35   336s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/02 12:11:35   336s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/02 12:11:35   336s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/02 12:11:35   336s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] Switching off Advanced RC Correlation modes in AAE mode.
[03/02 12:11:35   336s] Active Analysis Views for CTS are,
[03/02 12:11:35   336s] #1 default_emulate_view
[03/02 12:11:35   336s] Default Analysis Views is default_emulate_view
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] ****** AutoClockRootPin ******
[03/02 12:11:35   336s] AutoClockRootPin 1: clock
[03/02 12:11:35   336s] # NoGating         NO
[03/02 12:11:35   336s] # SetDPinAsSync    NO
[03/02 12:11:35   336s] # SetIoPinAsSync   NO
[03/02 12:11:35   336s] # SetAsyncSRPinAsSync   NO
[03/02 12:11:35   336s] # SetTriStEnPinAsSync   NO
[03/02 12:11:35   336s] # SetBBoxPinAsSync   NO
[03/02 12:11:35   336s] # RouteClkNet      YES
[03/02 12:11:35   336s] # PostOpt          YES
[03/02 12:11:35   336s] # RouteType        FE_CTS_DEFAULT
[03/02 12:11:35   336s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] ***** !! NOTE !! *****
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[03/02 12:11:35   336s] If you want to change the behavior, you need to use the SetDPinAsSync
[03/02 12:11:35   336s] or SetIoPinAsSync statement in the clock tree specification file,
[03/02 12:11:35   336s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[03/02 12:11:35   336s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[03/02 12:11:35   336s] before specifyClockTree command.
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M) ***
[03/02 12:11:35   336s] <clockDesign CMD> deleteClockTree -all
[03/02 12:11:35   336s] Redoing specifyClockTree ...
[03/02 12:11:35   336s] Checking spec file integrity...
[03/02 12:11:35   336s] 
[03/02 12:11:35   336s] deleteClockTree Option :  -all 
[03/02 12:11:35   336s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/02 12:11:35   336s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/02 12:11:35   336s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[03/02 12:11:35   336s] *** Removed (0) buffers and (0) inverters in Clock clock.
[03/02 12:11:35   336s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.1  MEM: 1831.949M)
[03/02 12:11:35   336s] *** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1831.9M) ***
[03/02 12:11:35   336s] <clockDesign CMD> ckSynthesis -report clk_report/clock.report -forceReconvergent -breakLoop
[03/02 12:11:35   336s] Redoing specifyClockTree ...
[03/02 12:11:36   336s] Checking spec file integrity...
[03/02 12:11:36   336s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/02 12:11:36   336s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/02 12:11:36   336s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/02 12:11:36   336s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[03/02 12:11:36   336s] ***** Allocate Placement Memory Finished (MEM: 1831.949M)
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Start to trace clock trees ...
[03/02 12:11:36   336s] *** Begin Tracer (mem=1831.9M) ***
[03/02 12:11:36   336s] **INFO: remove cell BUX20 from spec clock, because the cell cannot be placed.
[03/02 12:11:36   336s] **INFO: remove cell INX20 from spec clock, because the cell cannot be placed.
[03/02 12:11:36   336s] Tracing Clock clock ...
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/02 12:11:36   336s] **WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
[03/02 12:11:36   336s] To increase the message display limit, refer to the product command reference manual.
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Reconvergent mux Check for spec:clock 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] *** End Tracer (mem=1832.0M) ***
[03/02 12:11:36   336s] ***** Allocate Obstruction Memory  Finished (MEM: 1831.949M)
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] #############################################################################
[03/02 12:11:36   336s] #
[03/02 12:11:36   336s] # Pre-Synthesis Checks and Parameters
[03/02 12:11:36   336s] #
[03/02 12:11:36   336s] #############################################################################
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Types of Check                                    :          Enabled|Disabled
[03/02 12:11:36   336s] ----------------------------------------------------------------------------
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Check cell drive strength                         :          enabled
[03/02 12:11:36   336s] Check root input transition                       :          enabled
[03/02 12:11:36   336s] Check pin capacitance                             :          enabled
[03/02 12:11:36   336s] Check multiple path through MUX                   :          enabled
[03/02 12:11:36   336s] Check gating depth                                :          enabled
[03/02 12:11:36   336s] Check placement near clock pins                   :          enabled
[03/02 12:11:36   336s] Check route blockages over clock pins             :          enabled
[03/02 12:11:36   336s] Report FIXED, DontUse and DontTouch               :          enabled
[03/02 12:11:36   336s] clock gating checks                               :          enabled
[03/02 12:11:36   336s] MacroModel checks                                 :          enabled
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Parameters of checking :
[03/02 12:11:36   336s] CTS uses following values to determine if diagnostic checks are successful.
[03/02 12:11:36   336s] Use setCTSMode to change default values.
[03/02 12:11:36   336s] ----------------------------------------------------------------------------
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 1) Pin capacitance check
[03/02 12:11:36   336s]    Threshold for MaxCap check                     :          90% of constraint (default)
[03/02 12:11:36   336s] 2) Gating depth check
[03/02 12:11:36   336s]    Maximum gating depth                           :          10 levels (default)
[03/02 12:11:36   336s] 3) Placement near clock pin check
[03/02 12:11:36   336s]    Threshold distance for placeable location      :          14.64(um) (default)
[03/02 12:11:36   336s] 4) Clock gating location check
[03/02 12:11:36   336s]    Allowed clock gate detour                      :          913.5(um) (default)
[03/02 12:11:36   336s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[03/02 12:11:36   336s] 5) Macromodel check
[03/02 12:11:36   336s]    MacroModel max delay threshold                 :          0.9 (default)
[03/02 12:11:36   336s]    MacroModel max skew threshold                  :          0.9 (default)
[03/02 12:11:36   336s]    MacroModel variance step size                  :          100ps  (default)
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] ****** Clock (clock) Diagnostic check Parameters
[03/02 12:11:36   336s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[03/02 12:11:36   336s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[03/02 12:11:36   336s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[03/02 12:11:36   336s] Root Input Transition                             :          [3(ps) 3(ps)]
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Max Cap Limit Checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Deep Gating Level Checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] ** INFO Clock clock has a maximum of 1 levels of logic before synthesis.
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Max placement distance Checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Max placement distance Checks Finished, CPU=0:00:00.1 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Root input tran Checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Root input tran Checks Finished, CPU=0:00:00.1 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Attribute settings check 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Following standard cells instances have FIXED placement
[03/02 12:11:36   336s] ---------------------------------------------------------
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Following instances are marked as DontTouch
[03/02 12:11:36   336s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/02 12:11:36   336s] | Instance                                                                                 | Analysis Views                        |
[03/02 12:11:36   336s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/02 12:11:36   336s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Following Cells are marked as DontUse in library 
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] | Cell                              | Analysis Views                                                                               |
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Following Cells are marked as DontUse in SDC
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] | Cell                              | Analysis Views                                                                               |
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Following Cells are marked as DontTouch in library 
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] | Cell                              | Analysis Views                                                                               |
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Following Cells are marked as DontTouch in SDC
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] | Cell                              | Analysis Views                                                                               |
[03/02 12:11:36   336s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Attribute settings check Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Routing OBS checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Routing OBS Checks Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Weak Cell Checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Weak Cell Checks Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] MacroModel Debugging Check
[03/02 12:11:36   336s] ==========================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] Summary for sequential cells idenfication: 
[03/02 12:11:36   336s] Identified SBFF number: 128
[03/02 12:11:36   336s] Identified MBFF number: 0
[03/02 12:11:36   336s] Not identified SBFF number: 0
[03/02 12:11:36   336s] Not identified MBFF number: 0
[03/02 12:11:36   336s] Number of sequential cells which are not FFs: 106
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Clock gating checks
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Clock gating Checks Finished, CPU=0:00:00.0 
[03/02 12:11:36   336s] ============================================================
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] #############################################################################
[03/02 12:11:36   336s] #
[03/02 12:11:36   336s] # Summary of Pre-Synthesis Checks
[03/02 12:11:36   336s] #
[03/02 12:11:36   336s] #############################################################################
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Types of Check                                    :          Number of warnings
[03/02 12:11:36   336s] ----------------------------------------------------------------------------
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Check cell drive strength                         :          0
[03/02 12:11:36   336s] Check root input transition                       :          0
[03/02 12:11:36   336s] Check pin capacitance                             :          0
[03/02 12:11:36   336s] Check multiple path through MUX                   :          0
[03/02 12:11:36   336s] Check gating depth                                :          0
[03/02 12:11:36   336s] Check placement near clock pins                   :          0
[03/02 12:11:36   336s] Check route blockages over clock pins             :          0
[03/02 12:11:36   336s] Report FIXED, DontUse and DontTouch               :          0
[03/02 12:11:36   336s] clock gating checks                               :          0
[03/02 12:11:36   336s] MacroModel checks                                 :          0
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Switching off Advanced RC Correlation modes in AAE mode.
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] #############################################################################
[03/02 12:11:36   336s] #
[03/02 12:11:36   336s] # During-Synthesis Checks and Parameters
[03/02 12:11:36   336s] #
[03/02 12:11:36   336s] #############################################################################
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Types of Check                                    :          Enabled|Disabled
[03/02 12:11:36   336s] ----------------------------------------------------------------------------
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Check RefinePlacement move distance               :          enabled
[03/02 12:11:36   336s] Check route layer follows preference              :          enabled
[03/02 12:11:36   336s] Check route follows guide                         :          enabled
[03/02 12:11:36   336s] clock gating checks                               :          enabled
[03/02 12:11:36   336s] Wire resistance check                             :          enabled
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Parameters of checking :
[03/02 12:11:36   336s] CTS uses following values to determine if diagnostic checks are successful.
[03/02 12:11:36   336s] Use setCTSMode to change default values.
[03/02 12:11:36   336s] ----------------------------------------------------------------------------
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 1) Route layer follows preference check
[03/02 12:11:36   336s]    Minimum preferred layer utilization            :          80% (default)
[03/02 12:11:36   336s]    Minimum length to check threshold              :          126(um) (default)
[03/02 12:11:36   336s] 2) Route follows guide check
[03/02 12:11:36   336s]    Deviation in length from route guide           :          50% (user set)
[03/02 12:11:36   336s]    Minimum length to check threshold              :          126(um) (default)
[03/02 12:11:36   336s]    Delay threshold                                :          10(ps) (default)
[03/02 12:11:36   336s] 3) Saving intermediate database
[03/02 12:11:36   336s]    Save long-running subtrees time                :          0(min) (default)
[03/02 12:11:36   336s]    Maximum number of saved databases              :          1 (default)
[03/02 12:11:36   336s] 4) Clock gating location check
[03/02 12:11:36   336s]    Allowed clock gate detour                      :          913.5(um) (default)
[03/02 12:11:36   336s] 5) Wire resistance check
[03/02 12:11:36   336s]    Allowed resistance deviation                   :          0.2 (default)
[03/02 12:11:36   336s]    Resistance threshold                           :          85.1657 Ohm (user set)
[03/02 12:11:36   336s]    Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] ****** Clock (clock) Diagnostic check Parameters
[03/02 12:11:36   336s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[03/02 12:11:36   336s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[03/02 12:11:36   336s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[03/02 12:11:36   336s] Movement threshold                                :          16.988501(um) (derived 5% of MaxBuf strength)
[03/02 12:11:36   336s] Root Input Transition                             :          [3(ps) 3(ps)]
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] ****** Clock Tree (clock) Structure
[03/02 12:11:36   336s] Max. Skew           : 160(ps)
[03/02 12:11:36   336s] Max. Sink Transition: 200(ps)
[03/02 12:11:36   336s] Max. Buf Transition : 200(ps)
[03/02 12:11:36   336s] Max. Delay          : 10(ps)
[03/02 12:11:36   336s] Min. Delay          : 0(ps)
[03/02 12:11:36   336s] Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
[03/02 12:11:36   336s] Nr. Subtrees                    : 42
[03/02 12:11:36   336s] Nr. Sinks                       : 1723
[03/02 12:11:36   336s] Nr.          Rising  Sync Pins  : 1723
[03/02 12:11:36   336s] Nr. Inverter Rising  Sync Pins  : 0
[03/02 12:11:36   336s] Nr.          Falling Sync Pins  : 0
[03/02 12:11:36   336s] Nr. Inverter Falling Sync Pins  : 0
[03/02 12:11:36   336s] Nr. Unsync Pins                 : 0
[03/02 12:11:36   336s] ***********************************************************
[03/02 12:11:36   336s] SubTree No: 0
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Input_Pin:  (RC_CG_DECLONE_HIER_INST/g12/A)
[03/02 12:11:36   336s] Output_Pin: (RC_CG_DECLONE_HIER_INST/g12/Q)
[03/02 12:11:36   336s] Output_Net: (rc_gclk)   
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:36   336s] **** CK_START: TopDown Tree Construction for rc_gclk (191-leaf) (mem=1839.9M)
[03/02 12:11:36   336s] 
[03/02 12:11:36   336s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[03/02 12:11:36   336s]  1 channel(s).
[03/02 12:11:41   342s] Total 4 topdown clustering. 
[03/02 12:11:41   342s] Skew=16[345,360*] N191 B7 G1 A21(21.0) L[3,3] score=44297 cpu=0:00:05.0 mem=1832M 
[03/02 12:11:41   342s] Trig. Edge Skew=16[345,360*] N191 B7 G1 A21(21.0) L[3,3] score=44297 cpu=0:00:05.0 mem=1832M 
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] **** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:05.4, real=0:00:05.0, mem=1831.9M)
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:41   342s] 7 Clock Buffers/Inverters inserted.
[03/02 12:11:41   342s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:41   342s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] Macro model: Skew=15[346,361]ps N8 inTran=0/0ps.
[03/02 12:11:41   342s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:41   342s] SubTree No: 1
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] Input_Pin:  (U8_syscop_RC_CG_HIER_INST41/g12/A)
[03/02 12:11:41   342s] Output_Pin: (U8_syscop_RC_CG_HIER_INST41/g12/Q)
[03/02 12:11:41   342s] Output_Net: (U8_syscop_rc_gclk_5742)   
[03/02 12:11:41   342s] 
[03/02 12:11:41   342s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:41   342s] **** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (31-leaf) (mem=1831.9M)
[03/02 12:11:41   342s] 
[03/02 12:11:42   342s] Total 3 topdown clustering. 
[03/02 12:11:42   342s] Skew=11[230,241*] N31 B1 G1 A4(3.5) L[2,2] score=30991 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:42   342s] Trig. Edge Skew=11[230,241*] N31 B1 G1 A4(3.5) L[2,2] score=30991 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] **** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (cpu=0:00:00.5, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:42   342s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:42   342s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:42   342s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] Macro model: Skew=11[230,241]ps N2 inTran=0/0ps.
[03/02 12:11:42   342s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:42   342s] SubTree No: 2
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] Input_Pin:  (U8_syscop_RC_CG_HIER_INST40/g12/A)
[03/02 12:11:42   342s] Output_Pin: (U8_syscop_RC_CG_HIER_INST40/g12/Q)
[03/02 12:11:42   342s] Output_Net: (U8_syscop_rc_gclk)   
[03/02 12:11:42   342s] 
[03/02 12:11:42   342s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:42   342s] **** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk (32-leaf) (mem=1831.9M)
[03/02 12:11:42   342s] 
[03/02 12:11:42   343s] Total 3 topdown clustering. 
[03/02 12:11:42   343s] Skew=11[228,239*] N32 B1 G1 A4(3.5) L[2,2] score=30809 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:42   343s] Trig. Edge Skew=11[228,239*] N32 B1 G1 A4(3.5) L[2,2] score=30809 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] **** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:42   343s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:42   343s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:42   343s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] Macro model: Skew=10[228,239]ps N2 inTran=0/0ps.
[03/02 12:11:42   343s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:42   343s] SubTree No: 3
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] Input_Pin:  (U3_di_RC_CG_HIER_INST4/g12/A)
[03/02 12:11:42   343s] Output_Pin: (U3_di_RC_CG_HIER_INST4/g12/Q)
[03/02 12:11:42   343s] Output_Net: (U3_di_rc_gclk)   
[03/02 12:11:42   343s] 
[03/02 12:11:42   343s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:42   343s] **** CK_START: TopDown Tree Construction for U3_di_rc_gclk (174-leaf) (mem=1831.9M)
[03/02 12:11:42   343s] 
[03/02 12:11:46   346s] Total 4 topdown clustering. 
[03/02 12:11:46   346s] Skew=31[336,367*] N174 B11 G1 A24(23.5) L[3,3] score=45442 cpu=0:00:03.0 mem=1832M 
[03/02 12:11:46   346s] Trig. Edge Skew=31[336,367*] N174 B11 G1 A24(23.5) L[3,3] score=45442 cpu=0:00:03.0 mem=1832M 
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] **** CK_END: TopDown Tree Construction for U3_di_rc_gclk (cpu=0:00:03.8, real=0:00:04.0, mem=1831.9M)
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:46   346s] 11 Clock Buffers/Inverters inserted.
[03/02 12:11:46   346s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:46   346s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] Macro model: Skew=32[336,368]ps N12 inTran=0/0ps.
[03/02 12:11:46   346s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:46   346s] SubTree No: 4
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] Input_Pin:  (U7_banc_RC_CG_HIER_INST9/g13/A)
[03/02 12:11:46   346s] Output_Pin: (U7_banc_RC_CG_HIER_INST9/g13/Q)
[03/02 12:11:46   346s] Output_Net: (U7_banc_rc_gclk)   
[03/02 12:11:46   346s] 
[03/02 12:11:46   346s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:46   346s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk (32-leaf) (mem=1831.9M)
[03/02 12:11:46   346s] 
[03/02 12:11:47   347s] Total 3 topdown clustering. 
[03/02 12:11:47   347s] Skew=5[240,245*] N32 B1 G1 A5(5.0) L[2,2] score=31365 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:47   347s] Trig. Edge Skew=5[240,245*] N32 B1 G1 A5(5.0) L[2,2] score=31365 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:47   347s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:47   347s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:47   347s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] Macro model: Skew=6[241,247]ps N2 inTran=0/0ps.
[03/02 12:11:47   347s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:47   347s] SubTree No: 5
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] Input_Pin:  (U7_banc_RC_CG_HIER_INST39/g13/A)
[03/02 12:11:47   347s] Output_Pin: (U7_banc_RC_CG_HIER_INST39/g13/Q)
[03/02 12:11:47   347s] Output_Net: (U7_banc_rc_gclk_14059)   
[03/02 12:11:47   347s] 
[03/02 12:11:47   347s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:47   347s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14059 (32-leaf) (mem=1831.9M)
[03/02 12:11:47   347s] 
[03/02 12:11:47   348s] Total 3 topdown clustering. 
[03/02 12:11:47   348s] Skew=22[226,249*] N32 B1 G1 A5(5.0) L[2,2] score=31966 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:47   348s] Trig. Edge Skew=22[226,249*] N32 B1 G1 A5(5.0) L[2,2] score=31966 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14059 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:47   348s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:47   348s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:47   348s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] Macro model: Skew=4[226,231]ps N2 inTran=0/0ps.
[03/02 12:11:47   348s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:47   348s] SubTree No: 6
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] Input_Pin:  (U7_banc_RC_CG_HIER_INST38/g13/A)
[03/02 12:11:47   348s] Output_Pin: (U7_banc_RC_CG_HIER_INST38/g13/Q)
[03/02 12:11:47   348s] Output_Net: (U7_banc_rc_gclk_14056)   
[03/02 12:11:47   348s] 
[03/02 12:11:47   348s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:47   348s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14056 (32-leaf) (mem=1831.9M)
[03/02 12:11:47   348s] 
[03/02 12:11:48   348s] Total 3 topdown clustering. 
[03/02 12:11:48   348s] Skew=25[227,252*] N32 B1 G1 A5(5.0) L[2,2] score=32364 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:48   348s] Trig. Edge Skew=25[227,252*] N32 B1 G1 A5(5.0) L[2,2] score=32364 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14056 (cpu=0:00:00.5, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:48   348s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:48   348s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:48   348s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] Macro model: Skew=25[228,253]ps N2 inTran=0/0ps.
[03/02 12:11:48   348s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:48   348s] SubTree No: 7
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] Input_Pin:  (U7_banc_RC_CG_HIER_INST37/g13/A)
[03/02 12:11:48   348s] Output_Pin: (U7_banc_RC_CG_HIER_INST37/g13/Q)
[03/02 12:11:48   348s] Output_Net: (U7_banc_rc_gclk_14053)   
[03/02 12:11:48   348s] 
[03/02 12:11:48   348s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:48   348s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14053 (32-leaf) (mem=1831.9M)
[03/02 12:11:48   348s] 
[03/02 12:11:48   349s] Total 3 topdown clustering. 
[03/02 12:11:48   349s] Skew=15[223,238*] N32 B1 G1 A5(5.0) L[2,2] score=30792 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:48   349s] Trig. Edge Skew=15[223,238*] N32 B1 G1 A5(5.0) L[2,2] score=30792 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14053 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:48   349s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:48   349s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:48   349s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] Macro model: Skew=16[221,237]ps N2 inTran=0/0ps.
[03/02 12:11:48   349s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:48   349s] SubTree No: 8
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] Input_Pin:  (U7_banc_RC_CG_HIER_INST36/g13/A)
[03/02 12:11:48   349s] Output_Pin: (U7_banc_RC_CG_HIER_INST36/g13/Q)
[03/02 12:11:48   349s] Output_Net: (U7_banc_rc_gclk_14050)   
[03/02 12:11:48   349s] 
[03/02 12:11:48   349s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:48   349s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14050 (32-leaf) (mem=1831.9M)
[03/02 12:11:48   349s] 
[03/02 12:11:49   349s] Total 3 topdown clustering. 
[03/02 12:11:49   349s] Skew=4[230,234*] N32 B1 G1 A5(5.0) L[2,2] score=30240 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:49   349s] Trig. Edge Skew=4[230,234*] N32 B1 G1 A5(5.0) L[2,2] score=30240 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14050 (cpu=0:00:00.7, real=0:00:01.0, mem=1832.0M)
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:49   349s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:49   349s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:49   349s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] Macro model: Skew=4[231,235]ps N2 inTran=0/0ps.
[03/02 12:11:49   349s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:49   349s] SubTree No: 9
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] Input_Pin:  (U7_banc_RC_CG_HIER_INST35/g13/A)
[03/02 12:11:49   349s] Output_Pin: (U7_banc_RC_CG_HIER_INST35/g13/Q)
[03/02 12:11:49   349s] Output_Net: (U7_banc_rc_gclk_14047)   
[03/02 12:11:49   349s] 
[03/02 12:11:49   349s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:49   349s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14047 (32-leaf) (mem=1831.9M)
[03/02 12:11:49   349s] 
[03/02 12:11:50   350s] Total 3 topdown clustering. 
[03/02 12:11:50   350s] Skew=13[223,236*] N32 B1 G1 A5(5.0) L[2,2] score=30564 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:50   350s] Trig. Edge Skew=13[223,236*] N32 B1 G1 A5(5.0) L[2,2] score=30564 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14047 (cpu=0:00:00.6, real=0:00:01.0, mem=1832.0M)
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:50   350s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:50   350s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:50   350s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] Macro model: Skew=13[226,239]ps N2 inTran=0/0ps.
[03/02 12:11:50   350s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:50   350s] SubTree No: 10
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] Input_Pin:  (U7_banc_RC_CG_HIER_INST34/g13/A)
[03/02 12:11:50   350s] Output_Pin: (U7_banc_RC_CG_HIER_INST34/g13/Q)
[03/02 12:11:50   350s] Output_Net: (U7_banc_rc_gclk_14044)   
[03/02 12:11:50   350s] 
[03/02 12:11:50   350s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:50   350s] CTS move inst U7_banc_RC_CG_HIER_INST34/g13 18um (180810 198250) => (161916 198258).
[03/02 12:11:50   350s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14044 (32-leaf) (mem=1831.9M)
[03/02 12:11:50   350s] 
[03/02 12:11:50   351s] Total 3 topdown clustering. 
[03/02 12:11:50   351s] Skew=6[272,278*] N32 B3 G1 A6(6.5) L[3,3] score=35683 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:50   351s] Trig. Edge Skew=6[272,278*] N32 B3 G1 A6(6.5) L[3,3] score=35683 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14044 (cpu=0:00:00.8, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:50   351s] 3 Clock Buffers/Inverters inserted.
[03/02 12:11:50   351s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:50   351s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] Macro model: Skew=6[271,277]ps N4 inTran=0/0ps.
[03/02 12:11:50   351s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:50   351s] SubTree No: 11
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] Input_Pin:  (U7_banc_RC_CG_HIER_INST33/g13/A)
[03/02 12:11:50   351s] Output_Pin: (U7_banc_RC_CG_HIER_INST33/g13/Q)
[03/02 12:11:50   351s] Output_Net: (U7_banc_rc_gclk_14041)   
[03/02 12:11:50   351s] 
[03/02 12:11:50   351s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:50   351s] CTS move inst U7_banc_RC_CG_HIER_INST33/g13 24um (182070 168970) => (167589 178734).
[03/02 12:11:50   351s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14041 (32-leaf) (mem=1831.9M)
[03/02 12:11:50   351s] 
[03/02 12:11:51   351s] Total 3 topdown clustering. 
[03/02 12:11:51   351s] Skew=4[228,232*] N32 B1 G1 A5(5.0) L[2,2] score=30065 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:51   351s] Trig. Edge Skew=4[228,232*] N32 B1 G1 A5(5.0) L[2,2] score=30065 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14041 (cpu=0:00:00.5, real=0:00:01.0, mem=1832.0M)
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:51   351s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:51   351s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:51   351s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] Macro model: Skew=12[228,240]ps N2 inTran=0/0ps.
[03/02 12:11:51   351s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:51   351s] SubTree No: 12
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] Input_Pin:  (U7_banc_RC_CG_HIER_INST32/g13/A)
[03/02 12:11:51   351s] Output_Pin: (U7_banc_RC_CG_HIER_INST32/g13/Q)
[03/02 12:11:51   351s] Output_Net: (U7_banc_rc_gclk_14038)   
[03/02 12:11:51   351s] 
[03/02 12:11:51   351s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:51   351s] CTS move inst U7_banc_RC_CG_HIER_INST32/g13 21um (182070 164090) => (170106 173858).
[03/02 12:11:51   351s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14038 (32-leaf) (mem=1831.9M)
[03/02 12:11:51   351s] 
[03/02 12:11:51   352s] Total 3 topdown clustering. 
[03/02 12:11:51   352s] Skew=12[222,234*] N32 B1 G1 A5(5.0) L[2,2] score=30316 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:51   352s] Trig. Edge Skew=12[222,234*] N32 B1 G1 A5(5.0) L[2,2] score=30316 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14038 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:51   352s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:51   352s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:51   352s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] Macro model: Skew=16[225,241]ps N2 inTran=0/0ps.
[03/02 12:11:51   352s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:51   352s] SubTree No: 13
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] Input_Pin:  (U7_banc_RC_CG_HIER_INST31/g13/A)
[03/02 12:11:51   352s] Output_Pin: (U7_banc_RC_CG_HIER_INST31/g13/Q)
[03/02 12:11:51   352s] Output_Net: (U7_banc_rc_gclk_14035)   
[03/02 12:11:51   352s] 
[03/02 12:11:51   352s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:51   352s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14035 (32-leaf) (mem=1831.9M)
[03/02 12:11:51   352s] 
[03/02 12:11:52   352s] Total 3 topdown clustering. 
[03/02 12:11:52   352s] Skew=11[225,235*] N32 B1 G1 A5(5.0) L[2,2] score=30459 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:52   352s] Trig. Edge Skew=11[225,235*] N32 B1 G1 A5(5.0) L[2,2] score=30459 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14035 (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:52   352s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:52   352s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:52   352s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] Macro model: Skew=11[223,234]ps N2 inTran=0/0ps.
[03/02 12:11:52   352s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:52   352s] SubTree No: 14
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] Input_Pin:  (U7_banc_RC_CG_HIER_INST30/g13/A)
[03/02 12:11:52   352s] Output_Pin: (U7_banc_RC_CG_HIER_INST30/g13/Q)
[03/02 12:11:52   352s] Output_Net: (U7_banc_rc_gclk_14032)   
[03/02 12:11:52   352s] 
[03/02 12:11:52   352s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:52   352s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14032 (32-leaf) (mem=1831.9M)
[03/02 12:11:52   352s] 
[03/02 12:11:52   353s] Total 3 topdown clustering. 
[03/02 12:11:52   353s] Skew=11[232,242*] N32 B1 G1 A5(5.0) L[2,2] score=31162 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:52   353s] Trig. Edge Skew=11[232,242*] N32 B1 G1 A5(5.0) L[2,2] score=31162 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:52   353s] 
[03/02 12:11:52   353s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14032 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:52   353s] 
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:53   353s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:53   353s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:53   353s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Macro model: Skew=10[232,242]ps N2 inTran=0/0ps.
[03/02 12:11:53   353s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   353s] SubTree No: 15
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Input_Pin:  (U7_banc_RC_CG_HIER_INST29/g13/A)
[03/02 12:11:53   353s] Output_Pin: (U7_banc_RC_CG_HIER_INST29/g13/Q)
[03/02 12:11:53   353s] Output_Net: (U7_banc_rc_gclk_14029)   
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:53   353s] CTS move inst U7_banc_RC_CG_HIER_INST29/g13 25um (220500 168970) => (209801 183618).
[03/02 12:11:53   353s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14029 (32-leaf) (mem=1831.9M)
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Total 3 topdown clustering. 
[03/02 12:11:53   353s] Skew=12[223,234*] N32 B1 G1 A5(5.0) L[2,2] score=30383 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:53   353s] Trig. Edge Skew=12[223,234*] N32 B1 G1 A5(5.0) L[2,2] score=30383 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14029 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:53   353s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:53   353s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   353s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Macro model: Skew=11[223,234]ps N2 inTran=0/0ps.
[03/02 12:11:53   353s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   353s] SubTree No: 16
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Input_Pin:  (U7_banc_RC_CG_HIER_INST28/g13/A)
[03/02 12:11:53   353s] Output_Pin: (U7_banc_RC_CG_HIER_INST28/g13/Q)
[03/02 12:11:53   353s] Output_Net: (U7_banc_rc_gclk_14026)   
[03/02 12:11:53   353s] 
[03/02 12:11:53   353s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:53   353s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14026 (32-leaf) (mem=1831.9M)
[03/02 12:11:53   353s] 
[03/02 12:11:53   354s] Total 3 topdown clustering. 
[03/02 12:11:53   354s] Skew=11[223,234*] N32 B1 G1 A5(5.0) L[2,2] score=30305 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:53   354s] Trig. Edge Skew=11[223,234*] N32 B1 G1 A5(5.0) L[2,2] score=30305 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14026 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:53   354s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:53   354s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   354s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] Macro model: Skew=11[220,231]ps N2 inTran=0/0ps.
[03/02 12:11:53   354s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:53   354s] SubTree No: 17
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] Input_Pin:  (U7_banc_RC_CG_HIER_INST27/g13/A)
[03/02 12:11:53   354s] Output_Pin: (U7_banc_RC_CG_HIER_INST27/g13/Q)
[03/02 12:11:53   354s] Output_Net: (U7_banc_rc_gclk_14023)   
[03/02 12:11:53   354s] 
[03/02 12:11:53   354s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:53   354s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14023 (32-leaf) (mem=1831.9M)
[03/02 12:11:53   354s] 
[03/02 12:11:54   354s] Total 3 topdown clustering. 
[03/02 12:11:54   354s] Skew=6[236,242*] N32 B1 G1 A5(5.0) L[2,2] score=31027 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:54   354s] Trig. Edge Skew=6[236,242*] N32 B1 G1 A5(5.0) L[2,2] score=31027 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14023 (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:54   354s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:54   354s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:54   354s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] Macro model: Skew=7[234,241]ps N2 inTran=0/0ps.
[03/02 12:11:54   354s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:54   354s] SubTree No: 18
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] Input_Pin:  (U7_banc_RC_CG_HIER_INST26/g13/A)
[03/02 12:11:54   354s] Output_Pin: (U7_banc_RC_CG_HIER_INST26/g13/Q)
[03/02 12:11:54   354s] Output_Net: (U7_banc_rc_gclk_14020)   
[03/02 12:11:54   354s] 
[03/02 12:11:54   354s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:54   354s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14020 (32-leaf) (mem=1831.9M)
[03/02 12:11:54   354s] 
[03/02 12:11:55   355s] Total 3 topdown clustering. 
[03/02 12:11:55   355s] Skew=6[246,252*] N32 B1 G1 A5(5.0) L[2,2] score=32043 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:55   355s] Trig. Edge Skew=6[246,252*] N32 B1 G1 A5(5.0) L[2,2] score=32043 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14020 (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:55   355s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:55   355s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:55   355s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Macro model: Skew=6[246,252]ps N2 inTran=0/0ps.
[03/02 12:11:55   355s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:55   355s] SubTree No: 19
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Input_Pin:  (U7_banc_RC_CG_HIER_INST25/g13/A)
[03/02 12:11:55   355s] Output_Pin: (U7_banc_RC_CG_HIER_INST25/g13/Q)
[03/02 12:11:55   355s] Output_Net: (U7_banc_rc_gclk_14017)   
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:55   355s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14017 (32-leaf) (mem=1831.9M)
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Total 3 topdown clustering. 
[03/02 12:11:55   355s] Skew=8[227,235*] N32 B1 G1 A5(5.0) L[2,2] score=30344 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:55   355s] Trig. Edge Skew=8[227,235*] N32 B1 G1 A5(5.0) L[2,2] score=30344 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14017 (cpu=0:00:00.6, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:55   355s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:55   355s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:55   355s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Macro model: Skew=8[226,234]ps N2 inTran=0/0ps.
[03/02 12:11:55   355s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:55   355s] SubTree No: 20
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Input_Pin:  (U7_banc_RC_CG_HIER_INST24/g13/A)
[03/02 12:11:55   355s] Output_Pin: (U7_banc_RC_CG_HIER_INST24/g13/Q)
[03/02 12:11:55   355s] Output_Net: (U7_banc_rc_gclk_14014)   
[03/02 12:11:55   355s] 
[03/02 12:11:55   355s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:55   355s] CTS move inst U7_banc_RC_CG_HIER_INST24/g13 19um (168210 154330) => (163173 168977).
[03/02 12:11:55   355s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14014 (32-leaf) (mem=1831.9M)
[03/02 12:11:55   355s] 
[03/02 12:11:56   356s] Total 3 topdown clustering. 
[03/02 12:11:56   356s] Skew=4[224,228*] N32 B1 G1 A5(5.0) L[2,2] score=29624 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:56   356s] Trig. Edge Skew=4[224,228*] N32 B1 G1 A5(5.0) L[2,2] score=29624 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14014 (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:56   356s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:56   356s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:56   356s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] Macro model: Skew=5[224,228]ps N2 inTran=0/0ps.
[03/02 12:11:56   356s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:56   356s] SubTree No: 21
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] Input_Pin:  (U7_banc_RC_CG_HIER_INST23/g13/A)
[03/02 12:11:56   356s] Output_Pin: (U7_banc_RC_CG_HIER_INST23/g13/Q)
[03/02 12:11:56   356s] Output_Net: (U7_banc_rc_gclk_14011)   
[03/02 12:11:56   356s] 
[03/02 12:11:56   356s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:56   356s] CTS move inst U7_banc_RC_CG_HIER_INST23/g13 1um (187110 168970) => (189016 168972).
[03/02 12:11:56   356s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14011 (32-leaf) (mem=1831.9M)
[03/02 12:11:56   356s] 
[03/02 12:11:56   357s] Total 3 topdown clustering. 
[03/02 12:11:56   357s] Skew=14[224,238*] N32 B1 G1 A5(5.0) L[2,2] score=30822 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:56   357s] Trig. Edge Skew=14[224,238*] N32 B1 G1 A5(5.0) L[2,2] score=30822 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14011 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:56   357s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:56   357s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:56   357s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] Macro model: Skew=15[224,239]ps N2 inTran=0/0ps.
[03/02 12:11:56   357s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:56   357s] SubTree No: 22
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] Input_Pin:  (U7_banc_RC_CG_HIER_INST22/g13/A)
[03/02 12:11:56   357s] Output_Pin: (U7_banc_RC_CG_HIER_INST22/g13/Q)
[03/02 12:11:56   357s] Output_Net: (U7_banc_rc_gclk_14008)   
[03/02 12:11:56   357s] 
[03/02 12:11:56   357s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:56   357s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14008 (32-leaf) (mem=1831.9M)
[03/02 12:11:56   357s] 
[03/02 12:11:57   357s] Total 3 topdown clustering. 
[03/02 12:11:57   357s] Skew=19[226,244*] N32 B1 G1 A5(5.0) L[2,2] score=31472 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:57   357s] Trig. Edge Skew=19[226,244*] N32 B1 G1 A5(5.0) L[2,2] score=31472 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14008 (cpu=0:00:00.4, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:11:57   357s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:57   357s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:57   357s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] Macro model: Skew=20[225,246]ps N2 inTran=0/0ps.
[03/02 12:11:57   357s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:57   357s] SubTree No: 23
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] Input_Pin:  (U7_banc_RC_CG_HIER_INST21/g13/A)
[03/02 12:11:57   357s] Output_Pin: (U7_banc_RC_CG_HIER_INST21/g13/Q)
[03/02 12:11:57   357s] Output_Net: (U7_banc_rc_gclk_14005)   
[03/02 12:11:57   357s] 
[03/02 12:11:57   357s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:57   357s] CTS move inst U7_banc_RC_CG_HIER_INST21/g13 11um (188370 173850) => (181443 178744).
[03/02 12:11:57   357s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14005 (32-leaf) (mem=1831.9M)
[03/02 12:11:57   357s] 
[03/02 12:11:57   358s] Total 3 topdown clustering. 
[03/02 12:11:57   358s] Skew=25[225,250*] N32 B1 G1 A5(5.0) L[2,2] score=32092 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:57   358s] Trig. Edge Skew=25[225,250*] N32 B1 G1 A5(5.0) L[2,2] score=32092 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14005 (cpu=0:00:00.7, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:57   358s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:57   358s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:57   358s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] Macro model: Skew=20[226,246]ps N2 inTran=0/0ps.
[03/02 12:11:57   358s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:57   358s] SubTree No: 24
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] Input_Pin:  (U7_banc_RC_CG_HIER_INST20/g13/A)
[03/02 12:11:57   358s] Output_Pin: (U7_banc_RC_CG_HIER_INST20/g13/Q)
[03/02 12:11:57   358s] Output_Net: (U7_banc_rc_gclk_14002)   
[03/02 12:11:57   358s] 
[03/02 12:11:57   358s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:57   358s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14002 (32-leaf) (mem=1831.9M)
[03/02 12:11:57   358s] 
[03/02 12:11:58   358s] Total 3 topdown clustering. 
[03/02 12:11:58   358s] Skew=13[226,239*] N32 B1 G1 A5(5.0) L[2,2] score=30828 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:58   358s] Trig. Edge Skew=13[226,239*] N32 B1 G1 A5(5.0) L[2,2] score=30828 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14002 (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:58   358s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:58   358s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:58   358s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] Macro model: Skew=14[226,240]ps N2 inTran=0/0ps.
[03/02 12:11:58   358s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:58   358s] SubTree No: 25
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] Input_Pin:  (U7_banc_RC_CG_HIER_INST19/g13/A)
[03/02 12:11:58   358s] Output_Pin: (U7_banc_RC_CG_HIER_INST19/g13/Q)
[03/02 12:11:58   358s] Output_Net: (U7_banc_rc_gclk_13999)   
[03/02 12:11:58   358s] 
[03/02 12:11:58   358s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:58   358s] CTS move inst U7_banc_RC_CG_HIER_INST19/g13 18um (173250 198250) => (160024 203141).
[03/02 12:11:58   358s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13999 (32-leaf) (mem=1831.9M)
[03/02 12:11:58   358s] 
[03/02 12:11:59   359s] Total 3 topdown clustering. 
[03/02 12:11:59   359s] Skew=9[272,282*] N32 B3 G1 A6(6.5) L[3,3] score=36088 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:59   359s] Trig. Edge Skew=9[272,282*] N32 B3 G1 A6(6.5) L[3,3] score=36088 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13999 (cpu=0:00:00.8, real=0:00:01.0, mem=1831.9M)
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:59   359s] 3 Clock Buffers/Inverters inserted.
[03/02 12:11:59   359s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:59   359s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] Macro model: Skew=9[271,280]ps N4 inTran=0/0ps.
[03/02 12:11:59   359s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:59   359s] SubTree No: 26
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] Input_Pin:  (U7_banc_RC_CG_HIER_INST18/g13/A)
[03/02 12:11:59   359s] Output_Pin: (U7_banc_RC_CG_HIER_INST18/g13/Q)
[03/02 12:11:59   359s] Output_Net: (U7_banc_rc_gclk_13996)   
[03/02 12:11:59   359s] 
[03/02 12:11:59   359s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:59   359s] CTS move inst U7_banc_RC_CG_HIER_INST18/g13 13um (189630 168970) => (180810 173863).
[03/02 12:11:59   359s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13996 (32-leaf) (mem=1831.9M)
[03/02 12:11:59   359s] 
[03/02 12:11:59   360s] Total 3 topdown clustering. 
[03/02 12:11:59   360s] Skew=20[224,244*] N32 B1 G1 A5(5.0) L[2,2] score=31470 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:59   360s] Trig. Edge Skew=20[224,244*] N32 B1 G1 A5(5.0) L[2,2] score=31470 cpu=0:00:00.0 mem=1832M 
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13996 (cpu=0:00:00.6, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:11:59   360s] 1 Clock Buffers/Inverters inserted.
[03/02 12:11:59   360s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:59   360s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] Macro model: Skew=21[224,245]ps N2 inTran=0/0ps.
[03/02 12:11:59   360s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:11:59   360s] SubTree No: 27
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] Input_Pin:  (U7_banc_RC_CG_HIER_INST17/g13/A)
[03/02 12:11:59   360s] Output_Pin: (U7_banc_RC_CG_HIER_INST17/g13/Q)
[03/02 12:11:59   360s] Output_Net: (U7_banc_rc_gclk_13993)   
[03/02 12:11:59   360s] 
[03/02 12:11:59   360s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:11:59   360s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13993 (32-leaf) (mem=1831.9M)
[03/02 12:11:59   360s] 
[03/02 12:12:00   360s] Total 3 topdown clustering. 
[03/02 12:12:00   360s] Skew=13[234,247*] N32 B1 G1 A5(5.0) L[2,2] score=31628 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:00   360s] Trig. Edge Skew=13[234,247*] N32 B1 G1 A5(5.0) L[2,2] score=31628 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13993 (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:00   360s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:00   360s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:00   360s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] Macro model: Skew=14[233,247]ps N2 inTran=0/0ps.
[03/02 12:12:00   360s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:00   360s] SubTree No: 28
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] Input_Pin:  (U7_banc_RC_CG_HIER_INST16/g13/A)
[03/02 12:12:00   360s] Output_Pin: (U7_banc_RC_CG_HIER_INST16/g13/Q)
[03/02 12:12:00   360s] Output_Net: (U7_banc_rc_gclk_13990)   
[03/02 12:12:00   360s] 
[03/02 12:12:00   360s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:00   360s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13990 (32-leaf) (mem=1831.9M)
[03/02 12:12:00   360s] 
[03/02 12:12:01   361s] Total 3 topdown clustering. 
[03/02 12:12:01   361s] Skew=4[221,225*] N32 B1 G1 A5(5.0) L[2,2] score=29309 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:01   361s] Trig. Edge Skew=4[221,225*] N32 B1 G1 A5(5.0) L[2,2] score=29309 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13990 (cpu=0:00:00.7, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:01   361s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:01   361s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:01   361s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] Macro model: Skew=4[223,227]ps N2 inTran=0/0ps.
[03/02 12:12:01   361s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:01   361s] SubTree No: 29
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] Input_Pin:  (U7_banc_RC_CG_HIER_INST15/g13/A)
[03/02 12:12:01   361s] Output_Pin: (U7_banc_RC_CG_HIER_INST15/g13/Q)
[03/02 12:12:01   361s] Output_Net: (U7_banc_rc_gclk_13987)   
[03/02 12:12:01   361s] 
[03/02 12:12:01   361s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:01   361s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13987 (32-leaf) (mem=1831.9M)
[03/02 12:12:01   361s] 
[03/02 12:12:01   362s] Total 3 topdown clustering. 
[03/02 12:12:01   362s] Skew=14[228,242*] N32 B1 G1 A5(5.0) L[2,2] score=31119 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:01   362s] Trig. Edge Skew=14[228,242*] N32 B1 G1 A5(5.0) L[2,2] score=31119 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13987 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:01   362s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:01   362s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:01   362s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] Macro model: Skew=14[230,243]ps N2 inTran=0/0ps.
[03/02 12:12:01   362s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:01   362s] SubTree No: 30
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] Input_Pin:  (U7_banc_RC_CG_HIER_INST14/g13/A)
[03/02 12:12:01   362s] Output_Pin: (U7_banc_RC_CG_HIER_INST14/g13/Q)
[03/02 12:12:01   362s] Output_Net: (U7_banc_rc_gclk_13984)   
[03/02 12:12:01   362s] 
[03/02 12:12:01   362s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:01   362s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13984 (32-leaf) (mem=1831.9M)
[03/02 12:12:01   362s] 
[03/02 12:12:02   362s] Total 3 topdown clustering. 
[03/02 12:12:02   362s] Skew=7[232,239*] N32 B1 G1 A5(5.0) L[2,2] score=30804 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:02   362s] Trig. Edge Skew=7[232,239*] N32 B1 G1 A5(5.0) L[2,2] score=30804 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13984 (cpu=0:00:00.8, real=0:00:01.0, mem=1832.0M)
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:02   362s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:02   362s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:02   362s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] Macro model: Skew=8[234,242]ps N2 inTran=0/0ps.
[03/02 12:12:02   362s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:02   362s] SubTree No: 31
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] Input_Pin:  (U7_banc_RC_CG_HIER_INST13/g13/A)
[03/02 12:12:02   362s] Output_Pin: (U7_banc_RC_CG_HIER_INST13/g13/Q)
[03/02 12:12:02   362s] Output_Net: (U7_banc_rc_gclk_13981)   
[03/02 12:12:02   362s] 
[03/02 12:12:02   362s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:02   362s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13981 (32-leaf) (mem=1831.9M)
[03/02 12:12:02   362s] 
[03/02 12:12:03   363s] Total 3 topdown clustering. 
[03/02 12:12:03   363s] Skew=4[221,226*] N32 B1 G1 A5(5.0) L[2,2] score=29386 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:03   363s] Trig. Edge Skew=4[221,226*] N32 B1 G1 A5(5.0) L[2,2] score=29386 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13981 (cpu=0:00:00.5, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:03   363s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:03   363s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:03   363s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] Macro model: Skew=4[222,226]ps N2 inTran=0/0ps.
[03/02 12:12:03   363s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:03   363s] SubTree No: 32
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] Input_Pin:  (U7_banc_RC_CG_HIER_INST12/g13/A)
[03/02 12:12:03   363s] Output_Pin: (U7_banc_RC_CG_HIER_INST12/g13/Q)
[03/02 12:12:03   363s] Output_Net: (U7_banc_rc_gclk_13978)   
[03/02 12:12:03   363s] 
[03/02 12:12:03   363s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:03   363s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13978 (32-leaf) (mem=1831.9M)
[03/02 12:12:03   363s] 
[03/02 12:12:03   364s] Total 3 topdown clustering. 
[03/02 12:12:03   364s] Skew=6[302,309*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38048 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:03   364s] Trig. Edge Skew=6[302,309*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38048 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13978 (cpu=0:00:00.8, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:03   364s] 3 Clock Buffers/Inverters inserted.
[03/02 12:12:03   364s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:03   364s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] Macro model: Skew=8[302,309]ps N4 inTran=0/0ps.
[03/02 12:12:03   364s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:03   364s] SubTree No: 33
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] Input_Pin:  (U7_banc_RC_CG_HIER_INST11/g13/A)
[03/02 12:12:03   364s] Output_Pin: (U7_banc_RC_CG_HIER_INST11/g13/Q)
[03/02 12:12:03   364s] Output_Net: (U7_banc_rc_gclk_13975)   
[03/02 12:12:03   364s] 
[03/02 12:12:03   364s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:03   364s] CTS move inst U7_banc_RC_CG_HIER_INST11/g13 24um (167580 168970) => (162549 188498).
[03/02 12:12:03   364s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13975 (32-leaf) (mem=1831.9M)
[03/02 12:12:03   364s] 
[03/02 12:12:04   364s] Total 3 topdown clustering. 
[03/02 12:12:04   364s] Skew=7[247,253*] N32 B1 G1 A5(5.0) L[2,2] score=32179 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:04   364s] Trig. Edge Skew=7[247,253*] N32 B1 G1 A5(5.0) L[2,2] score=32179 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13975 (cpu=0:00:00.7, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:04   364s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:04   364s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:04   364s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] Macro model: Skew=7[246,253]ps N2 inTran=0/0ps.
[03/02 12:12:04   364s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:04   364s] SubTree No: 34
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] Input_Pin:  (U7_banc_RC_CG_HIER_INST10/g13/A)
[03/02 12:12:04   364s] Output_Pin: (U7_banc_RC_CG_HIER_INST10/g13/Q)
[03/02 12:12:04   364s] Output_Net: (U7_banc_rc_gclk_13972)   
[03/02 12:12:04   364s] 
[03/02 12:12:04   364s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:04   364s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13972 (32-leaf) (mem=1831.9M)
[03/02 12:12:04   364s] 
[03/02 12:12:05   365s] Total 3 topdown clustering. 
[03/02 12:12:05   365s] Skew=8[294,302*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=37370 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:05   365s] Trig. Edge Skew=8[294,302*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=37370 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13972 (cpu=0:00:00.8, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:05   365s] 3 Clock Buffers/Inverters inserted.
[03/02 12:12:05   365s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:05   365s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] Macro model: Skew=8[293,302]ps N4 inTran=0/0ps.
[03/02 12:12:05   365s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:05   365s] SubTree No: 35
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A)
[03/02 12:12:05   365s] Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q)
[03/02 12:12:05   365s] Output_Net: (U4_ex_U1_alu_rc_gclk_6887)   
[03/02 12:12:05   365s] 
[03/02 12:12:05   365s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:05   365s] **** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (32-leaf) (mem=1831.9M)
[03/02 12:12:05   365s] 
[03/02 12:12:05   366s] Total 3 topdown clustering. 
[03/02 12:12:05   366s] Skew=2[213,214*] N32 B1 G1 A4(3.5) L[2,2] score=28239 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:05   366s] Trig. Edge Skew=2[213,214*] N32 B1 G1 A4(3.5) L[2,2] score=28239 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:05   366s] 
[03/02 12:12:05   366s] **** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (cpu=0:00:00.6, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:05   366s] 
[03/02 12:12:05   366s] 
[03/02 12:12:05   366s] 
[03/02 12:12:05   366s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:05   366s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:05   366s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:05   366s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:05   366s] 
[03/02 12:12:05   366s] Macro model: Skew=2[212,214]ps N2 inTran=0/0ps.
[03/02 12:12:05   366s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:05   366s] SubTree No: 36
[03/02 12:12:05   366s] 
[03/02 12:12:05   366s] Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A)
[03/02 12:12:05   366s] Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q)
[03/02 12:12:05   366s] Output_Net: (U4_ex_U1_alu_rc_gclk)   
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:06   366s] **** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (32-leaf) (mem=1831.9M)
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] Total 3 topdown clustering. 
[03/02 12:12:06   366s] Skew=4[238,242*] N32 B3 G1 A5(5.0) L[3,3] score=32082 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:06   366s] Trig. Edge Skew=4[238,242*] N32 B3 G1 A5(5.0) L[3,3] score=32082 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] **** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (cpu=0:00:00.6, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:06   366s] 3 Clock Buffers/Inverters inserted.
[03/02 12:12:06   366s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:06   366s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] Macro model: Skew=3[237,240]ps N4 inTran=0/0ps.
[03/02 12:12:06   366s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:06   366s] SubTree No: 37
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] Input_Pin:  (U9_bus_ctrl_RC_CG_HIER_INST42/g13/A)
[03/02 12:12:06   366s] Output_Pin: (U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q)
[03/02 12:12:06   366s] Output_Net: (U9_bus_ctrl_rc_gclk)   
[03/02 12:12:06   366s] 
[03/02 12:12:06   366s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:06   366s] **** CK_START: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (32-leaf) (mem=1831.9M)
[03/02 12:12:06   366s] 
[03/02 12:12:07   367s] Total 3 topdown clustering. 
[03/02 12:12:07   367s] Skew=12[217,229*] N32 B1 G1 A4(3.5) L[2,2] score=29799 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:07   367s] Trig. Edge Skew=12[217,229*] N32 B1 G1 A4(3.5) L[2,2] score=29799 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] **** CK_END: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:07   367s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:07   367s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:07   367s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Macro model: Skew=9[218,227]ps N2 inTran=0/0ps.
[03/02 12:12:07   367s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:07   367s] SubTree No: 38
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Input_Pin:  (U2_ei_RC_CG_HIER_INST3/g12/A)
[03/02 12:12:07   367s] Output_Pin: (U2_ei_RC_CG_HIER_INST3/g12/Q)
[03/02 12:12:07   367s] Output_Net: (U2_ei_rc_gclk_1264)   
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:07   367s] **** CK_START: TopDown Tree Construction for U2_ei_rc_gclk_1264 (32-leaf) (mem=1831.9M)
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Total 3 topdown clustering. 
[03/02 12:12:07   367s] Skew=17[240,257*] N32 B3 G1 A5(5.0) L[3,3] score=33760 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:07   367s] Trig. Edge Skew=17[240,257*] N32 B3 G1 A5(5.0) L[3,3] score=33760 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] **** CK_END: TopDown Tree Construction for U2_ei_rc_gclk_1264 (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:07   367s] 3 Clock Buffers/Inverters inserted.
[03/02 12:12:07   367s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:07   367s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Macro model: Skew=17[239,256]ps N4 inTran=0/0ps.
[03/02 12:12:07   367s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:07   367s] SubTree No: 39
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Input_Pin:  (U2_ei_RC_CG_HIER_INST2/g12/A)
[03/02 12:12:07   367s] Output_Pin: (U2_ei_RC_CG_HIER_INST2/g12/Q)
[03/02 12:12:07   367s] Output_Net: (U2_ei_rc_gclk)   
[03/02 12:12:07   367s] 
[03/02 12:12:07   367s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:07   367s] **** CK_START: TopDown Tree Construction for U2_ei_rc_gclk (33-leaf) (mem=1831.9M)
[03/02 12:12:07   367s] 
[03/02 12:12:08   368s] Total 3 topdown clustering. 
[03/02 12:12:08   368s] Skew=8[236,244*] N33 B3 G1 A5(5.0) L[3,3] score=32329 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:08   368s] Trig. Edge Skew=8[236,244*] N33 B3 G1 A5(5.0) L[3,3] score=32329 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] **** CK_END: TopDown Tree Construction for U2_ei_rc_gclk (cpu=0:00:00.5, real=0:00:01.0, mem=1831.9M)
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:08   368s] 3 Clock Buffers/Inverters inserted.
[03/02 12:12:08   368s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:08   368s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] Macro model: Skew=8[234,242]ps N4 inTran=0/0ps.
[03/02 12:12:08   368s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:08   368s] SubTree No: 40
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] Input_Pin:  (U1_pf_RC_CG_HIER_INST1/g12/A)
[03/02 12:12:08   368s] Output_Pin: (U1_pf_RC_CG_HIER_INST1/g12/Q)
[03/02 12:12:08   368s] Output_Net: (U1_pf_rc_gclk)   
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/02 12:12:08   368s] **** CK_START: TopDown Tree Construction for U1_pf_rc_gclk (32-leaf) (mem=1831.9M)
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] Total 3 topdown clustering. 
[03/02 12:12:08   368s] Skew=10[233,243*] N32 B1 G1 A4(3.5) L[2,2] score=31240 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:08   368s] Trig. Edge Skew=10[233,243*] N32 B1 G1 A4(3.5) L[2,2] score=31240 cpu=0:00:00.0 mem=1832M 
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] **** CK_END: TopDown Tree Construction for U1_pf_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] **** CK_START: Update Database (mem=1832.0M)
[03/02 12:12:08   368s] 1 Clock Buffers/Inverters inserted.
[03/02 12:12:08   368s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:08   368s] **** CK_START: Macro Models Generation (mem=1831.9M)
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] Macro model: Skew=10[234,243]ps N2 inTran=0/0ps.
[03/02 12:12:08   368s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:08   368s] SubTree No: 41
[03/02 12:12:08   368s] 
[03/02 12:12:08   368s] Input_Pin:  (NULL)
[03/02 12:12:08   368s] Output_Pin: (clock)
[03/02 12:12:08   368s] Output_Net: (clock)   
[03/02 12:12:08   368s] **** CK_START: TopDown Tree Construction for clock (151-leaf) (41 macro model) (mem=1831.9M)
[03/02 12:12:08   368s] 
[03/02 12:12:13   373s] 0: ckNode L0_0_INX8: loc not Legalized (475967 117745)=>(473130 115290) 5um
[03/02 12:12:24   384s] Total 4 topdown clustering. 
[03/02 12:12:24   384s] Trig. Edge Skew=108[506,614*] N151 B11 G42 A37(37.0) L[3,5] C1/2 score=75908 cpu=0:00:15.0 mem=1832M 
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] **** CK_END: TopDown Tree Construction for clock (cpu=0:00:15.6, real=0:00:16.0, mem=1831.9M)
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] **** CK_START: Update Database (mem=1831.9M)
[03/02 12:12:24   384s] 11 Clock Buffers/Inverters inserted.
[03/02 12:12:24   384s] **** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=1831.9M)
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] Refine place movement check
[03/02 12:12:24   384s] ============================================================
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] **INFO: The distance threshold for maximum refine placement move is 16.988501 microns (5% of max driving distance).
[03/02 12:12:24   384s] 
[03/02 12:12:24   384s] ***** Start Refine Placement.....
[03/02 12:12:24   384s] *** Starting refinePlace (0:06:23 mem=1832.0M) ***
[03/02 12:12:24   384s] Total net length = 5.746e+05 (3.163e+05 2.583e+05) (ext = 3.516e+04)
[03/02 12:12:24   384s] Starting refinePlace ...
[03/02 12:12:24   384s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:24   384s] default core: bins with density >  0.75 =  1.9 % ( 4 / 210 )
[03/02 12:12:24   384s] Density distribution unevenness ratio = 5.742%
[03/02 12:12:24   385s]   Spread Effort: high, pre-route mode, useDDP on.
[03/02 12:12:24   385s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1832.0MB) @(0:06:23 - 0:06:23).
[03/02 12:12:24   385s] Move report: preRPlace moves 646 insts, mean move: 16.17 um, max move: 60.32 um
[03/02 12:12:24   385s] 	Max move on inst (U7_banc_RC_CG_HIER_INST29/enl_reg): (229.32, 164.09) --> (284.76, 159.21)
[03/02 12:12:24   385s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DLLQX1
[03/02 12:12:24   385s] wireLenOptFixPriorityInst 1846 inst fixed
[03/02 12:12:24   385s] Move report: legalization moves 174 insts, mean move: 4.79 um, max move: 19.21 um
[03/02 12:12:24   385s] 	Max move on inst (U7_banc_g31709): (200.97, 217.77) --> (191.52, 208.01)
[03/02 12:12:24   385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1832.0MB) @(0:06:23 - 0:06:23).
[03/02 12:12:24   385s] Move report: Detail placement moves 662 insts, mean move: 16.62 um, max move: 60.95 um
[03/02 12:12:24   385s] 	Max move on inst (g2262): (426.51, 173.85) --> (482.58, 178.73)
[03/02 12:12:24   385s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1832.0MB
[03/02 12:12:24   385s] Statistics of distance of Instance movement in refine placement:
[03/02 12:12:24   385s]   maximum (X+Y) =        60.95 um
[03/02 12:12:24   385s]   inst (g2262) with max move: (426.51, 173.85) -> (482.58, 178.73)
[03/02 12:12:24   385s]   mean    (X+Y) =        16.62 um
[03/02 12:12:24   385s] Total instances flipped for legalization: 2
[03/02 12:12:24   385s] Summary Report:
[03/02 12:12:24   385s] Instances move: 662 (out of 10503 movable)
[03/02 12:12:24   385s] Mean displacement: [03/02 12:12:24   385s] Total instances moved : 662
16.62 um
[03/02 12:12:24   385s] Max displacement: 60.95 um (Instance: g2262) (426.51, 173.85) -> (482.58, 178.73)
[03/02 12:12:24   385s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/02 12:12:24   385s] Total net length = 5.746e+05 (3.163e+05 2.583e+05) (ext = 3.516e+04)
[03/02 12:12:24   385s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1832.0MB
[03/02 12:12:24   385s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1832.0MB) @(0:06:23 - 0:06:23).
[03/02 12:12:24   385s] *** Finished refinePlace (0:06:23 mem=1832.0M) ***
[03/02 12:12:24   385s] ***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 1831.961M)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of g2262 was moved by 60.95 microns during refinePlace. Original location : (426.51, 173.85), Refined location : (482.58, 178.73)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of g2278 was moved by 60.48 microns during refinePlace. Original location : (415.8, 173.85), Refined location : (476.28, 173.85)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST29/enl_reg was moved by 60.32 microns during refinePlace. Original location : (229.32, 164.09), Refined location : (284.76, 159.21)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U2_ei_EI_instr_reg[10] was moved by 58.59 microns during refinePlace. Original location : (401.94, 173.85), Refined location : (460.53, 173.85)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_registres_reg[1][19] was moved by 56.7 microns during refinePlace. Original location : (267.12, 173.85), Refined location : (323.82, 173.85)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_g31613 was moved by 56.07 microns during refinePlace. Original location : (279.09, 173.85), Refined location : (335.16, 173.85)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_g31232 was moved by 56.07 microns during refinePlace. Original location : (287.28, 173.85), Refined location : (343.35, 173.85)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_g31295 was moved by 55.44 microns during refinePlace. Original location : (294.21, 173.85), Refined location : (349.65, 173.85)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST28/enl_reg was moved by 54.02 microns during refinePlace. Original location : (245.7, 164.09), Refined location : (294.84, 159.21)
[03/02 12:12:24   385s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST38/g13 was moved by 54.02 microns during refinePlace. Original location : (228.69, 183.61), Refined location : (277.83, 188.49)
[03/02 12:12:24   385s] **WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 16.9885 microns.
[03/02 12:12:24   385s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[03/02 12:12:24   385s] 
[03/02 12:12:24   385s] 
[03/02 12:12:24   385s] **INFO: Total instances moved beyond threshold limit during refinePlace are 267...
[03/02 12:12:24   385s] 
[03/02 12:12:24   385s] 
[03/02 12:12:24   385s] Refine place movement check finished, CPU=0:00:00.7 
[03/02 12:12:24   385s] ============================================================
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] # Analysis View: default_emulate_view
[03/02 12:12:25   385s] ********** Clock clock Pre-Route Timing Analysis **********
[03/02 12:12:25   385s] Nr. of Subtrees                : 42
[03/02 12:12:25   385s] Nr. of Sinks                   : 1723
[03/02 12:12:25   385s] Nr. of Buffer                  : 82
[03/02 12:12:25   385s] Nr. of Level (including gates) : 6
[03/02 12:12:25   385s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:25   385s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:25   385s] No Driving Cell Specified!
[03/02 12:12:25   385s] Max trig. edge delay at sink(R): U7_banc_registres_reg[23][12]/C 620.3(ps)
[03/02 12:12:25   385s] Min trig. edge delay at sink(R): U7_banc_registres_reg[7][3]/C 510.8(ps)
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s]                                  (Actual)               (Required)          
[03/02 12:12:25   385s] Rise Phase Delay               : 510.8~620.3(ps)        0~10(ps)            
[03/02 12:12:25   385s] Fall Phase Delay               : 538.8~658.1(ps)        0~10(ps)            
[03/02 12:12:25   385s] Trig. Edge Skew                : 109.5(ps)              160(ps)             
[03/02 12:12:25   385s] Rise Skew                      : 109.5(ps)              
[03/02 12:12:25   385s] Fall Skew                      : 119.3(ps)              
[03/02 12:12:25   385s] Max. Rise Buffer Tran.         : 190.2(ps)              200(ps)             
[03/02 12:12:25   385s] Max. Fall Buffer Tran.         : 170.7(ps)              200(ps)             
[03/02 12:12:25   385s] Max. Rise Sink Tran.           : 160.6(ps)              200(ps)             
[03/02 12:12:25   385s] Max. Fall Sink Tran.           : 150.6(ps)              200(ps)             
[03/02 12:12:25   385s] Min. Rise Buffer Tran.         : 37.7(ps)               0(ps)               
[03/02 12:12:25   385s] Min. Fall Buffer Tran.         : 35.2(ps)               0(ps)               
[03/02 12:12:25   385s] Min. Rise Sink Tran.           : 79.4(ps)               0(ps)               
[03/02 12:12:25   385s] Min. Fall Sink Tran.           : 79.1(ps)               0(ps)               
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] view default_emulate_view : skew = 109.5ps (required = 160ps)
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] Enabling 8 Threads ...
[03/02 12:12:25   385s] Multi-CPU acceleration using 8 CPU(s).
[03/02 12:12:25   385s] Switching to the default view 'default_emulate_view'...
[03/02 12:12:25   385s] *** Look For Reconvergent Clock Component ***
[03/02 12:12:25   385s] The clock tree clock has no reconvergent cell.
[03/02 12:12:25   385s] Reducing the latency of clock tree 'clock' in 'default_emulate_view' view ...
[03/02 12:12:25   385s] 
[03/02 12:12:25   385s] Calculating pre-route downstream delay for clock tree 'clock'...
[03/02 12:12:25   385s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[03/02 12:12:25   385s] moving 'clock__L2_I1' from (421470 266570) to (395010 286090)
[03/02 12:12:25   386s] moving 'clock__L1_I0' from (206640 671610) to (304290 481290)
[03/02 12:12:25   386s] moving 'clock__L2_I1' from (395010 286090) to (373590 334890)
[03/02 12:12:26   386s] MaxTriggerDelay: 596.2 (ps)
[03/02 12:12:26   386s] MinTriggerDelay: 493.7 (ps)
[03/02 12:12:26   386s] Skew: 102.5 (ps)
[03/02 12:12:26   386s] *** Finished Latency Reduction ((cpu=0:00:01.4 real=0:00:01.0 mem=1832.0M) ***
[03/02 12:12:26   386s] Reducing the skew of clock tree 'clock' in 'default_emulate_view' view ...
[03/02 12:12:26   386s] 
[03/02 12:12:27   387s] moving 'U7_banc_RC_CG_HIER_INST39/g13' from (159390 129930) to (119070 81130)
[03/02 12:12:27   387s] MaxTriggerDelay: 594.2 (ps)
[03/02 12:12:27   387s] MinTriggerDelay: 514.5 (ps)
[03/02 12:12:27   387s] Skew: 79.7 (ps)
[03/02 12:12:27   387s] *** Finished Skew Reduction ((cpu=0:00:00.7 real=0:00:01.0 mem=1832.0M) ***
[03/02 12:12:27   387s] Resized (BUX12->BUX8): U7_banc_rc_gclk_13996__L1_I0
[03/02 12:12:27   387s] Resized (AND2X4->AND2X2): U7_banc_RC_CG_HIER_INST15/g13
[03/02 12:12:27   387s] Resized (AND2X4->AND2X2): U7_banc_RC_CG_HIER_INST30/g13
[03/02 12:12:27   387s] Resized (AND2X4->AND2X2): U7_banc_RC_CG_HIER_INST32/g13
[03/02 12:12:27   387s] Resized (AND2X4->AND2X2): U7_banc_RC_CG_HIER_INST36/g13
[03/02 12:12:27   387s] Resized (AND2X4->AND2X2): U7_banc_RC_CG_HIER_INST37/g13
[03/02 12:12:27   387s] Resized (INX2->INX4): U7_banc_rc_gclk_13978__L1_I0
[03/02 12:12:27   387s] Resized (INX4->INX6): U2_ei_rc_gclk_1264__L1_I0
[03/02 12:12:27   387s] Resized (INX4->INX3): clock__L3_I1
[03/02 12:12:27   387s] Resized (BUX12->BUX16): U7_banc_rc_gclk_14056__L1_I0
[03/02 12:12:27   387s] Resized (BUX12->BUX8): U7_banc_rc_gclk_14059__L1_I0
[03/02 12:12:27   387s] Resized (BUX12->BUX8): U7_banc_rc_gclk_14029__L1_I0
[03/02 12:12:27   387s] Resized (BUX12->BUX8): U7_banc_rc_gclk_14041__L1_I0
[03/02 12:12:27   387s] Resized (BUX12->BUX8): U7_banc_rc_gclk_14014__L1_I0
[03/02 12:12:27   387s] Resized (BUX12->BUX8): U7_banc_rc_gclk_14011__L1_I0
[03/02 12:12:27   387s] resized 15 standard cell(s).
[03/02 12:12:27   387s] inserted 0 standard cell(s).
[03/02 12:12:27   387s] deleted 0 standard cell(s).
[03/02 12:12:27   387s] moved 4 standard cell(s).
[03/02 12:12:27   387s] *** Optimized Clock Tree Latency (cpu=0:00:02.1 real=0:00:02.0 mem=1832.0M) ***
[03/02 12:12:27   387s] Doing the final refine placement ...
[03/02 12:12:27   387s] ***** Start Refine Placement.....
[03/02 12:12:27   387s] *** Starting refinePlace (0:06:26 mem=1832.0M) ***
[03/02 12:12:27   387s] Total net length = 5.838e+05 (3.248e+05 2.589e+05) (ext = 3.550e+04)
[03/02 12:12:27   387s] Starting refinePlace ...
[03/02 12:12:27   387s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:27   387s] default core: bins with density >  0.75 = 3.33 % ( 7 / 210 )
[03/02 12:12:27   387s] Density distribution unevenness ratio = 5.599%
[03/02 12:12:27   387s]   Spread Effort: high, pre-route mode, useDDP on.
[03/02 12:12:27   387s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1832.0MB) @(0:06:26 - 0:06:26).
[03/02 12:12:27   387s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:27   387s] wireLenOptFixPriorityInst 1846 inst fixed
[03/02 12:12:27   387s] Move report: legalization moves 9 insts, mean move: 4.46 um, max move: 15.43 um
[03/02 12:12:27   387s] 	Max move on inst (U7_banc_g31127): (173.25, 183.61) --> (178.92, 173.85)
[03/02 12:12:27   387s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1832.0MB) @(0:06:26 - 0:06:26).
[03/02 12:12:27   387s] Move report: Detail placement moves 9 insts, mean move: 4.46 um, max move: 15.43 um
[03/02 12:12:27   387s] 	Max move on inst (U7_banc_g31127): (173.25, 183.61) --> (178.92, 173.85)
[03/02 12:12:27   387s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1832.0MB
[03/02 12:12:27   387s] Statistics of distance of Instance movement in refine placement:
[03/02 12:12:27   387s]   maximum (X+Y) =        15.43 um
[03/02 12:12:27   387s]   inst (U7_banc_g31127) with max move: (173.25, 183.61) -> (178.92, 173.85)
[03/02 12:12:27   387s]   mean    (X+Y) =         4.46 um
[03/02 12:12:27   387s] Summary Report:
[03/02 12:12:27   387s] Instances move: 9 (out of 10503 movable)
[03/02 12:12:27   387s] Mean displacement: 4.46 um
[03/02 12:12:27   387s] Max displacement: 15.43 um (Instance: U7_banc_g31127) ([03/02 12:12:27   387s] Total instances moved : 9
173.25, 183.61) -> (178.92, 173.85)
[03/02 12:12:27   387s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NA3X1
[03/02 12:12:27   387s] Total net length = 5.838e+05 (3.248e+05 2.589e+05) (ext = 3.550e+04)
[03/02 12:12:27   387s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1832.0MB
[03/02 12:12:27   387s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1832.0MB) @(0:06:26 - 0:06:26).
[03/02 12:12:27   387s] *** Finished refinePlace (0:06:26 mem=1832.0M) ***
[03/02 12:12:27   387s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1831.957M)
[03/02 12:12:27   387s] 
[03/02 12:12:27   387s] # Analysis View: default_emulate_view
[03/02 12:12:27   387s] ********** Clock clock Pre-Route Timing Analysis **********
[03/02 12:12:27   387s] Nr. of Subtrees                : 42
[03/02 12:12:27   387s] Nr. of Sinks                   : 1723
[03/02 12:12:27   387s] Nr. of Buffer                  : 82
[03/02 12:12:27   387s] Nr. of Level (including gates) : 6
[03/02 12:12:27   387s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:27   387s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:27   387s] No Driving Cell Specified!
[03/02 12:12:27   387s] Max trig. edge delay at sink(R): U7_banc_registres_reg[23][12]/C 594.2(ps)
[03/02 12:12:27   387s] Min trig. edge delay at sink(R): U7_banc_registres_reg[28][19]/C 514.4(ps)
[03/02 12:12:27   387s] 
[03/02 12:12:27   387s] 
[03/02 12:12:27   387s]                                  (Actual)               (Required)          
[03/02 12:12:27   387s] Rise Phase Delay               : 514.4~594.2(ps)        0~10(ps)            
[03/02 12:12:27   387s] Fall Phase Delay               : 530.6~634.6(ps)        0~10(ps)            
[03/02 12:12:27   387s] Trig. Edge Skew                : 79.8(ps)               160(ps)             
[03/02 12:12:27   388s] Rise Skew                      : 79.8(ps)               
[03/02 12:12:27   388s] Fall Skew                      : 104(ps)                
[03/02 12:12:27   388s] Max. Rise Buffer Tran.         : 188.1(ps)              200(ps)             
[03/02 12:12:27   388s] Max. Fall Buffer Tran.         : 167(ps)                200(ps)             
[03/02 12:12:27   388s] Max. Rise Sink Tran.           : 185.6(ps)              200(ps)             
[03/02 12:12:27   388s] Max. Fall Sink Tran.           : 165.9(ps)              200(ps)             
[03/02 12:12:27   388s] Min. Rise Buffer Tran.         : 35.1(ps)               0(ps)               
[03/02 12:12:27   388s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[03/02 12:12:27   388s] Min. Rise Sink Tran.           : 79.4(ps)               0(ps)               
[03/02 12:12:27   388s] Min. Fall Sink Tran.           : 79.1(ps)               0(ps)               
[03/02 12:12:27   388s] 
[03/02 12:12:27   388s] view default_emulate_view : skew = 79.8ps (required = 160ps)
[03/02 12:12:27   388s] 
[03/02 12:12:27   388s] 
[03/02 12:12:27   388s] Generating Clock Analysis Report clk_report/clock.report ....
[03/02 12:12:27   388s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:27   388s] 
[03/02 12:12:27   388s] 
[03/02 12:12:27   388s] *** ckSynthesis Opt Latency (cpu=0:00:02.7 real=0:00:03.0 mem=1832.0M) ***
[03/02 12:12:27   388s] ***** Start Refine Placement.....
[03/02 12:12:27   388s] *** Starting refinePlace (0:06:27 mem=1832.0M) ***
[03/02 12:12:27   388s] Total net length = 5.838e+05 (3.249e+05 2.590e+05) (ext = 3.550e+04)
[03/02 12:12:27   388s] Starting refinePlace ...
[03/02 12:12:27   388s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:27   388s] default core: bins with density >  0.75 = 3.33 % ( 7 / 210 )
[03/02 12:12:27   388s] Density distribution unevenness ratio = 5.599%
[03/02 12:12:27   388s]   Spread Effort: high, pre-route mode, useDDP on.
[03/02 12:12:27   388s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1832.0MB) @(0:06:27 - 0:06:27).
[03/02 12:12:27   388s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:27   388s] wireLenOptFixPriorityInst 1846 inst fixed
[03/02 12:12:27   388s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:27   388s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1832.0MB) @(0:06:27 - 0:06:27).
[03/02 12:12:27   388s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/02 12:12:27   388s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1832.0MB
[03/02 12:12:27   388s] Statistics of distance of Instance movement in refine placement:
[03/02 12:12:27   388s]   maximum (X+Y) =         0.00 um
[03/02 12:12:27   388s]   mean    (X+Y) =         0.00 um
[03/02 12:12:27   388s] Total instances moved : 0
[03/02 12:12:27   388s] Summary Report:
[03/02 12:12:27   388s] Instances move: 0 (out of 10503 movable)
[03/02 12:12:27   388s] Mean displacement: 0.00 um
[03/02 12:12:27   388s] Max displacement: 0.00 um 
[03/02 12:12:27   388s] Total net length = 5.838e+05 (3.249e+05 2.590e+05) (ext = 3.550e+04)
[03/02 12:12:27   388s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1832.0MB
[03/02 12:12:27   388s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1832.0MB) @(0:06:27 - 0:06:27).
[03/02 12:12:27   388s] *** Finished refinePlace (0:06:27 mem=1832.0M) ***
[03/02 12:12:28   388s] ***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1831.957M)
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] # Analysis View: default_emulate_view
[03/02 12:12:28   388s] ********** Clock clock Pre-Route Timing Analysis **********
[03/02 12:12:28   388s] Nr. of Subtrees                : 42
[03/02 12:12:28   388s] Nr. of Sinks                   : 1723
[03/02 12:12:28   388s] Nr. of Buffer                  : 82
[03/02 12:12:28   388s] Nr. of Level (including gates) : 6
[03/02 12:12:28   388s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:28   388s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:28   388s] No Driving Cell Specified!
[03/02 12:12:28   388s] Max trig. edge delay at sink(R): U7_banc_registres_reg[23][12]/C 594.2(ps)
[03/02 12:12:28   388s] Min trig. edge delay at sink(R): U7_banc_registres_reg[28][19]/C 514.4(ps)
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s]                                  (Actual)               (Required)          
[03/02 12:12:28   388s] Rise Phase Delay               : 514.4~594.2(ps)        0~10(ps)            
[03/02 12:12:28   388s] Fall Phase Delay               : 530.6~634.6(ps)        0~10(ps)            
[03/02 12:12:28   388s] Trig. Edge Skew                : 79.8(ps)               160(ps)             
[03/02 12:12:28   388s] Rise Skew                      : 79.8(ps)               
[03/02 12:12:28   388s] Fall Skew                      : 104(ps)                
[03/02 12:12:28   388s] Max. Rise Buffer Tran.         : 188.1(ps)              200(ps)             
[03/02 12:12:28   388s] Max. Fall Buffer Tran.         : 167(ps)                200(ps)             
[03/02 12:12:28   388s] Max. Rise Sink Tran.           : 185.6(ps)              200(ps)             
[03/02 12:12:28   388s] Max. Fall Sink Tran.           : 165.9(ps)              200(ps)             
[03/02 12:12:28   388s] Min. Rise Buffer Tran.         : 35.1(ps)               0(ps)               
[03/02 12:12:28   388s] Min. Fall Buffer Tran.         : 32.4(ps)               0(ps)               
[03/02 12:12:28   388s] Min. Rise Sink Tran.           : 79.4(ps)               0(ps)               
[03/02 12:12:28   388s] Min. Fall Sink Tran.           : 79.1(ps)               0(ps)               
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] view default_emulate_view : skew = 79.8ps (required = 160ps)
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:28   388s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] globalDetailRoute
[03/02 12:12:28   388s] 
[03/02 12:12:28   388s] #setNanoRouteMode -drouteAutoStop false
[03/02 12:12:28   388s] #setNanoRouteMode -drouteEndIteration 5
[03/02 12:12:28   388s] #setNanoRouteMode -routeSelectedNetOnly true
[03/02 12:12:28   388s] #setNanoRouteMode -routeWithEco true
[03/02 12:12:28   388s] #setNanoRouteMode -routeWithTimingDriven false
[03/02 12:12:28   388s] #Start globalDetailRoute on Thu Mar  2 12:12:28 2023
[03/02 12:12:28   388s] #
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/02 12:12:28   388s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/02 12:12:28   388s] #To increase the message display limit, refer to the product command reference manual.
[03/02 12:12:29   390s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/02 12:12:29   390s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/02 12:12:29   390s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[03/02 12:12:29   390s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[03/02 12:12:30   391s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/02 12:12:30   391s] #Using multithreading with 8 threads.
[03/02 12:12:30   391s] #Start routing data preparation.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/02 12:12:30   391s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/02 12:12:30   391s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/02 12:12:30   391s] #Minimum voltage of a net in the design = 0.000.
[03/02 12:12:30   391s] #Maximum voltage of a net in the design = 1.800.
[03/02 12:12:30   391s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/02 12:12:30   391s] #Voltage range [0.000 - 1.800] has 12058 nets.
[03/02 12:12:30   393s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/02 12:12:30   393s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/02 12:12:30   393s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/02 12:12:30   393s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/02 12:12:30   393s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/02 12:12:30   393s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/02 12:12:30   394s] #Regenerating Ggrids automatically.
[03/02 12:12:30   394s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/02 12:12:30   394s] #Using automatically generated G-grids.
[03/02 12:12:30   394s] #Done routing data preparation.
[03/02 12:12:30   394s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1296.77 (MB), peak = 1561.51 (MB)
[03/02 12:12:30   394s] #Merging special wires using 8 threads...
[03/02 12:12:31   394s] #reading routing guides ......
[03/02 12:12:31   394s] #Number of eco nets is 0
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Start data preparation...
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Data preparation is done on Thu Mar  2 12:12:31 2023
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Analyzing routing resource...
[03/02 12:12:31   394s] #Routing resource analysis is done on Thu Mar  2 12:12:31 2023
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #  Resource Analysis:
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/02 12:12:31   394s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/02 12:12:31   394s] #  --------------------------------------------------------------
[03/02 12:12:31   394s] #  Metal 1        H        1113           0        5256    81.98%
[03/02 12:12:31   394s] #  Metal 2        V        1094           0        5256     0.00%
[03/02 12:12:31   394s] #  Metal 3        H        1113           0        5256     0.00%
[03/02 12:12:31   394s] #  Metal 4        V        1094           0        5256     0.00%
[03/02 12:12:31   394s] #  Metal 5        H        1113           0        5256     0.00%
[03/02 12:12:31   394s] #  Metal 6        V         547           0        5256     0.00%
[03/02 12:12:31   394s] #  --------------------------------------------------------------
[03/02 12:12:31   394s] #  Total                   6074       0.00%  31536    13.66%
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #  124 nets (1.03%) with 1 preferred extra spacing.
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Routing guide is on.
[03/02 12:12:31   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.24 (MB), peak = 1561.51 (MB)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #start global routing iteration 1...
[03/02 12:12:31   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.11 (MB), peak = 1561.51 (MB)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #start global routing iteration 2...
[03/02 12:12:31   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.21 (MB), peak = 1561.51 (MB)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Total number of trivial nets (e.g. < 2 pins) = 441 (skipped).
[03/02 12:12:31   394s] #Total number of selected nets for routing = 124.
[03/02 12:12:31   394s] #Total number of unselected nets (but routable) for routing = 11497 (skipped).
[03/02 12:12:31   394s] #Total number of nets in the design = 12062.
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #11497 skipped nets do not have any wires.
[03/02 12:12:31   394s] #124 routable nets have only global wires.
[03/02 12:12:31   394s] #124 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Routed net constraints summary:
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #        Rules   Pref Extra Space   Unconstrained  
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #      Default                124               0  
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #        Total                124               0  
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Routing constraints summary of the whole design:
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #        Rules   Pref Extra Space   Unconstrained  
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #      Default                124           11497  
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #        Total                124           11497  
[03/02 12:12:31   394s] #------------------------------------------------
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #                 OverCon          
[03/02 12:12:31   394s] #                  #Gcell    %Gcell
[03/02 12:12:31   394s] #     Layer           (1)   OverCon
[03/02 12:12:31   394s] #  --------------------------------
[03/02 12:12:31   394s] #   Metal 1      0(0.00%)   (0.00%)
[03/02 12:12:31   394s] #   Metal 2      0(0.00%)   (0.00%)
[03/02 12:12:31   394s] #   Metal 3      2(0.04%)   (0.04%)
[03/02 12:12:31   394s] #   Metal 4      0(0.00%)   (0.00%)
[03/02 12:12:31   394s] #   Metal 5      0(0.00%)   (0.00%)
[03/02 12:12:31   394s] #   Metal 6      0(0.00%)   (0.00%)
[03/02 12:12:31   394s] #  --------------------------------
[03/02 12:12:31   394s] #     Total      2(0.01%)   (0.01%)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/02 12:12:31   394s] #  Overflow after GR: 0.02% H + 0.00% V
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Complete Global Routing.
[03/02 12:12:31   394s] #Total number of nets with non-default rule or having extra spacing = 124
[03/02 12:12:31   394s] #Total wire length = 58459 um.
[03/02 12:12:31   394s] #Total half perimeter of net bounding box = 32011 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET1 = 0 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET2 = 189 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET3 = 31013 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET4 = 25650 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET5 = 1465 um.
[03/02 12:12:31   394s] #Total wire length on LAYER METTP = 142 um.
[03/02 12:12:31   394s] #Total number of vias = 5602
[03/02 12:12:31   394s] #Up-Via Summary (total 5602):
[03/02 12:12:31   394s] #           
[03/02 12:12:31   394s] #-----------------------
[03/02 12:12:31   394s] #  Metal 1         1968
[03/02 12:12:31   394s] #  Metal 2         1836
[03/02 12:12:31   394s] #  Metal 3         1729
[03/02 12:12:31   394s] #  Metal 4           57
[03/02 12:12:31   394s] #  Metal 5           12
[03/02 12:12:31   394s] #-----------------------
[03/02 12:12:31   394s] #                  5602 
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Max overcon = 1 tracks.
[03/02 12:12:31   394s] #Total overcon = 0.01%.
[03/02 12:12:31   394s] #Worst layer Gcell overcon rate = 0.04%.
[03/02 12:12:31   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.39 (MB), peak = 1561.51 (MB)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.62 (MB), peak = 1561.51 (MB)
[03/02 12:12:31   394s] #Start Track Assignment.
[03/02 12:12:31   394s] #Done with 1546 horizontal wires in 1 hboxes and 1326 vertical wires in 1 hboxes.
[03/02 12:12:31   394s] #Done with 186 horizontal wires in 1 hboxes and 147 vertical wires in 1 hboxes.
[03/02 12:12:31   394s] #Complete Track Assignment.
[03/02 12:12:31   394s] #Total number of nets with non-default rule or having extra spacing = 124
[03/02 12:12:31   394s] #Total wire length = 62108 um.
[03/02 12:12:31   394s] #Total half perimeter of net bounding box = 32011 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET1 = 2945 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET2 = 195 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET3 = 31377 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET4 = 25929 um.
[03/02 12:12:31   394s] #Total wire length on LAYER MET5 = 1516 um.
[03/02 12:12:31   394s] #Total wire length on LAYER METTP = 146 um.
[03/02 12:12:31   394s] #Total number of vias = 5602
[03/02 12:12:31   394s] #Up-Via Summary (total 5602):
[03/02 12:12:31   394s] #           
[03/02 12:12:31   394s] #-----------------------
[03/02 12:12:31   394s] #  Metal 1         1968
[03/02 12:12:31   394s] #  Metal 2         1836
[03/02 12:12:31   394s] #  Metal 3         1729
[03/02 12:12:31   394s] #  Metal 4           57
[03/02 12:12:31   394s] #  Metal 5           12
[03/02 12:12:31   394s] #-----------------------
[03/02 12:12:31   394s] #                  5602 
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1307.32 (MB), peak = 1561.51 (MB)
[03/02 12:12:31   394s] #
[03/02 12:12:31   394s] #Cpu time = 00:00:04
[03/02 12:12:31   394s] #Elapsed time = 00:00:01
[03/02 12:12:31   394s] #Increased memory = 19.79 (MB)
[03/02 12:12:31   394s] #Total memory = 1307.32 (MB)
[03/02 12:12:31   394s] #Peak memory = 1561.51 (MB)
[03/02 12:12:31   394s] #Using multithreading with 8 threads.
[03/02 12:12:31   395s] #
[03/02 12:12:31   395s] #Start Detail Routing..
[03/02 12:12:31   395s] #start initial detail routing ...
[03/02 12:12:34   411s] # ECO: 5.6% of the total area was rechecked for DRC, and 68.1% required routing.
[03/02 12:12:34   411s] #    number of violations = 171
[03/02 12:12:34   411s] #
[03/02 12:12:34   411s] #    By Layer and Type :
[03/02 12:12:34   411s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:34   411s] #	MET1          0        0        0        0        0
[03/02 12:12:34   411s] #	MET2         73       17        1       80      171
[03/02 12:12:34   411s] #	Totals       73       17        1       80      171
[03/02 12:12:34   411s] #cpu time = 00:00:16, elapsed time = 00:00:03, memory = 1492.89 (MB), peak = 1561.51 (MB)
[03/02 12:12:34   411s] #start 1st optimization iteration ...
[03/02 12:12:35   414s] #    number of violations = 102
[03/02 12:12:35   414s] #
[03/02 12:12:35   414s] #    By Layer and Type :
[03/02 12:12:35   414s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:35   414s] #	MET1          0        0        0        0        0
[03/02 12:12:35   414s] #	MET2         46        8        4       44      102
[03/02 12:12:35   414s] #	Totals       46        8        4       44      102
[03/02 12:12:35   414s] #    number of process antenna violations = 35
[03/02 12:12:35   414s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1405.89 (MB), peak = 1561.51 (MB)
[03/02 12:12:35   414s] #start 2nd optimization iteration ...
[03/02 12:12:35   416s] #    number of violations = 79
[03/02 12:12:35   416s] #
[03/02 12:12:35   416s] #    By Layer and Type :
[03/02 12:12:35   416s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:35   416s] #	MET1          0        0        0        0        0
[03/02 12:12:35   416s] #	MET2         23       17        6       33       79
[03/02 12:12:35   416s] #	Totals       23       17        6       33       79
[03/02 12:12:35   416s] #    number of process antenna violations = 42
[03/02 12:12:35   416s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1401.72 (MB), peak = 1561.51 (MB)
[03/02 12:12:35   416s] #start 3rd optimization iteration ...
[03/02 12:12:36   418s] #    number of violations = 78
[03/02 12:12:36   418s] #
[03/02 12:12:36   418s] #    By Layer and Type :
[03/02 12:12:36   418s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:36   418s] #	MET1          0        0        0        0        0
[03/02 12:12:36   418s] #	MET2         27       12        5       34       78
[03/02 12:12:36   418s] #	Totals       27       12        5       34       78
[03/02 12:12:36   418s] #    number of process antenna violations = 42
[03/02 12:12:36   418s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1399.85 (MB), peak = 1561.51 (MB)
[03/02 12:12:36   418s] #start 4th optimization iteration ...
[03/02 12:12:36   420s] #    number of violations = 78
[03/02 12:12:36   420s] #
[03/02 12:12:36   420s] #    By Layer and Type :
[03/02 12:12:36   420s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:36   420s] #	MET1          0        0        0        0        0
[03/02 12:12:36   420s] #	MET2         22       17        6       33       78
[03/02 12:12:36   420s] #	Totals       22       17        6       33       78
[03/02 12:12:36   420s] #    number of process antenna violations = 42
[03/02 12:12:36   420s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1400.52 (MB), peak = 1561.51 (MB)
[03/02 12:12:36   420s] #start 5th optimization iteration ...
[03/02 12:12:36   422s] #    number of violations = 77
[03/02 12:12:36   422s] #
[03/02 12:12:36   422s] #    By Layer and Type :
[03/02 12:12:36   422s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:36   422s] #	MET1          0        0        0        0        0
[03/02 12:12:36   422s] #	MET2         26       13        6       32       77
[03/02 12:12:36   422s] #	Totals       26       13        6       32       77
[03/02 12:12:36   422s] #    number of process antenna violations = 42
[03/02 12:12:36   422s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1399.23 (MB), peak = 1561.51 (MB)
[03/02 12:12:36   422s] #Complete Detail Routing.
[03/02 12:12:36   422s] #Total number of nets with non-default rule or having extra spacing = 124
[03/02 12:12:36   422s] #Total wire length = 59511 um.
[03/02 12:12:36   422s] #Total half perimeter of net bounding box = 32011 um.
[03/02 12:12:36   422s] #Total wire length on LAYER MET1 = 51 um.
[03/02 12:12:36   422s] #Total wire length on LAYER MET2 = 2522 um.
[03/02 12:12:36   422s] #Total wire length on LAYER MET3 = 30815 um.
[03/02 12:12:36   422s] #Total wire length on LAYER MET4 = 25498 um.
[03/02 12:12:36   422s] #Total wire length on LAYER MET5 = 592 um.
[03/02 12:12:36   422s] #Total wire length on LAYER METTP = 32 um.
[03/02 12:12:36   422s] #Total number of vias = 6143
[03/02 12:12:36   422s] #Up-Via Summary (total 6143):
[03/02 12:12:36   422s] #           
[03/02 12:12:36   422s] #-----------------------
[03/02 12:12:36   422s] #  Metal 1         1972
[03/02 12:12:36   422s] #  Metal 2         1891
[03/02 12:12:36   422s] #  Metal 3         2256
[03/02 12:12:36   422s] #  Metal 4           22
[03/02 12:12:36   422s] #  Metal 5            2
[03/02 12:12:36   422s] #-----------------------
[03/02 12:12:36   422s] #                  6143 
[03/02 12:12:36   422s] #
[03/02 12:12:36   422s] #Total number of DRC violations = 77
[03/02 12:12:36   422s] #Total number of violations on LAYER MET1 = 0
[03/02 12:12:36   422s] #Total number of violations on LAYER MET2 = 77
[03/02 12:12:36   422s] #Total number of violations on LAYER MET3 = 0
[03/02 12:12:36   422s] #Total number of violations on LAYER MET4 = 0
[03/02 12:12:36   422s] #Total number of violations on LAYER MET5 = 0
[03/02 12:12:36   422s] #Total number of violations on LAYER METTP = 0
[03/02 12:12:36   422s] #Cpu time = 00:00:27
[03/02 12:12:36   422s] #Elapsed time = 00:00:05
[03/02 12:12:36   422s] #Increased memory = 14.42 (MB)
[03/02 12:12:36   422s] #Total memory = 1321.73 (MB)
[03/02 12:12:36   422s] #Peak memory = 1561.51 (MB)
[03/02 12:12:36   422s] #detailRoute Statistics:
[03/02 12:12:36   422s] #Cpu time = 00:00:27
[03/02 12:12:36   422s] #Elapsed time = 00:00:05
[03/02 12:12:36   422s] #Increased memory = 14.42 (MB)
[03/02 12:12:36   422s] #Total memory = 1321.74 (MB)
[03/02 12:12:36   422s] #Peak memory = 1561.51 (MB)
[03/02 12:12:36   422s] #
[03/02 12:12:36   422s] #globalDetailRoute statistics:
[03/02 12:12:36   422s] #Cpu time = 00:00:34
[03/02 12:12:36   422s] #Elapsed time = 00:00:09
[03/02 12:12:36   422s] #Increased memory = 68.57 (MB)
[03/02 12:12:36   422s] #Total memory = 1304.21 (MB)
[03/02 12:12:36   422s] #Peak memory = 1561.51 (MB)
[03/02 12:12:36   422s] #Number of warnings = 45
[03/02 12:12:36   422s] #Total number of warnings = 45
[03/02 12:12:36   422s] #Number of fails = 0
[03/02 12:12:36   422s] #Total number of fails = 0
[03/02 12:12:36   422s] #Complete globalDetailRoute on Thu Mar  2 12:12:36 2023
[03/02 12:12:36   422s] #
[03/02 12:12:36   422s] There are 155 violation left....
[03/02 12:12:36   422s] 
[03/02 12:12:36   422s] globalDetailRoute
[03/02 12:12:36   422s] 
[03/02 12:12:36   422s] #setNanoRouteMode -drouteAutoStop false
[03/02 12:12:36   422s] #setNanoRouteMode -drouteEndIteration 5
[03/02 12:12:36   422s] #setNanoRouteMode -routeSelectedNetOnly true
[03/02 12:12:36   422s] #setNanoRouteMode -routeWithEco true
[03/02 12:12:36   422s] #setNanoRouteMode -routeWithTimingDriven false
[03/02 12:12:36   422s] #Start globalDetailRoute on Thu Mar  2 12:12:36 2023
[03/02 12:12:36   422s] #
[03/02 12:12:37   422s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/02 12:12:37   422s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/02 12:12:37   422s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[03/02 12:12:37   422s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[03/02 12:12:37   422s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/02 12:12:37   422s] #Using multithreading with 8 threads.
[03/02 12:12:37   422s] #Start routing data preparation.
[03/02 12:12:37   422s] #Minimum voltage of a net in the design = 0.000.
[03/02 12:12:37   422s] #Maximum voltage of a net in the design = 1.800.
[03/02 12:12:37   422s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/02 12:12:37   422s] #Voltage range [0.000 - 1.800] has 12058 nets.
[03/02 12:12:37   422s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/02 12:12:37   422s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/02 12:12:37   422s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/02 12:12:37   422s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/02 12:12:37   422s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/02 12:12:37   422s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/02 12:12:37   423s] #Regenerating Ggrids automatically.
[03/02 12:12:37   423s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/02 12:12:37   423s] #Using automatically generated G-grids.
[03/02 12:12:37   423s] #Done routing data preparation.
[03/02 12:12:37   423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.22 (MB), peak = 1561.51 (MB)
[03/02 12:12:37   423s] #Merging special wires using 8 threads...
[03/02 12:12:37   423s] #Number of eco nets is 0
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #Start data preparation...
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #Data preparation is done on Thu Mar  2 12:12:37 2023
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #Analyzing routing resource...
[03/02 12:12:37   423s] #Routing resource analysis is done on Thu Mar  2 12:12:37 2023
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #  Resource Analysis:
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/02 12:12:37   423s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/02 12:12:37   423s] #  --------------------------------------------------------------
[03/02 12:12:37   423s] #  Metal 1        H        1113           0        5256    81.98%
[03/02 12:12:37   423s] #  Metal 2        V        1094           0        5256     0.00%
[03/02 12:12:37   423s] #  Metal 3        H        1113           0        5256     0.00%
[03/02 12:12:37   423s] #  Metal 4        V        1094           0        5256     0.00%
[03/02 12:12:37   423s] #  Metal 5        H        1113           0        5256     0.00%
[03/02 12:12:37   423s] #  Metal 6        V         547           0        5256     0.00%
[03/02 12:12:37   423s] #  --------------------------------------------------------------
[03/02 12:12:37   423s] #  Total                   6074       0.00%  31536    13.66%
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #  124 nets (1.03%) with 1 preferred extra spacing.
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.25 (MB), peak = 1561.51 (MB)
[03/02 12:12:37   423s] #
[03/02 12:12:37   423s] #start global routing iteration 1...
[03/02 12:12:38   423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.15 (MB), peak = 1561.51 (MB)
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #start global routing iteration 2...
[03/02 12:12:38   423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.40 (MB), peak = 1561.51 (MB)
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #Total number of trivial nets (e.g. < 2 pins) = 441 (skipped).
[03/02 12:12:38   423s] #Total number of selected nets for routing = 124.
[03/02 12:12:38   423s] #Total number of unselected nets (but routable) for routing = 11497 (skipped).
[03/02 12:12:38   423s] #Total number of nets in the design = 12062.
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #11497 skipped nets do not have any wires.
[03/02 12:12:38   423s] #25 routable nets have only global wires.
[03/02 12:12:38   423s] #99 routable nets have only detail routed wires.
[03/02 12:12:38   423s] #25 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/02 12:12:38   423s] #99 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #Routed net constraints summary:
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #        Rules   Pref Extra Space   Unconstrained  
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #      Default                 25               0  
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #        Total                 25               0  
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #Routing constraints summary of the whole design:
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #        Rules   Pref Extra Space   Unconstrained  
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #      Default                124           11497  
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #        Total                124           11497  
[03/02 12:12:38   423s] #------------------------------------------------
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #                 OverCon          
[03/02 12:12:38   423s] #                  #Gcell    %Gcell
[03/02 12:12:38   423s] #     Layer           (1)   OverCon
[03/02 12:12:38   423s] #  --------------------------------
[03/02 12:12:38   423s] #   Metal 1      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #   Metal 2      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #   Metal 3      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #   Metal 4      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #   Metal 5      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #   Metal 6      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #  --------------------------------
[03/02 12:12:38   423s] #     Total      0(0.00%)   (0.00%)
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/02 12:12:38   423s] #  Overflow after GR: 0.00% H + 0.00% V
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #Complete Global Routing.
[03/02 12:12:38   423s] #Total number of nets with non-default rule or having extra spacing = 124
[03/02 12:12:38   423s] #Total wire length = 59036 um.
[03/02 12:12:38   423s] #Total half perimeter of net bounding box = 32011 um.
[03/02 12:12:38   423s] #Total wire length on LAYER MET1 = 50 um.
[03/02 12:12:38   423s] #Total wire length on LAYER MET2 = 1671 um.
[03/02 12:12:38   423s] #Total wire length on LAYER MET3 = 31271 um.
[03/02 12:12:38   423s] #Total wire length on LAYER MET4 = 25660 um.
[03/02 12:12:38   423s] #Total wire length on LAYER MET5 = 384 um.
[03/02 12:12:38   423s] #Total wire length on LAYER METTP = 0 um.
[03/02 12:12:38   423s] #Total number of vias = 5769
[03/02 12:12:38   423s] #Up-Via Summary (total 5769):
[03/02 12:12:38   423s] #           
[03/02 12:12:38   423s] #-----------------------
[03/02 12:12:38   423s] #  Metal 1         1971
[03/02 12:12:38   423s] #  Metal 2         1868
[03/02 12:12:38   423s] #  Metal 3         1916
[03/02 12:12:38   423s] #  Metal 4           14
[03/02 12:12:38   423s] #-----------------------
[03/02 12:12:38   423s] #                  5769 
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #Max overcon = 0 track.
[03/02 12:12:38   423s] #Total overcon = 0.00%.
[03/02 12:12:38   423s] #Worst layer Gcell overcon rate = 0.00%.
[03/02 12:12:38   423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.40 (MB), peak = 1561.51 (MB)
[03/02 12:12:38   423s] #
[03/02 12:12:38   423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.48 (MB), peak = 1561.51 (MB)
[03/02 12:12:38   423s] #Start Track Assignment.
[03/02 12:12:38   423s] #Done with 633 horizontal wires in 1 hboxes and 524 vertical wires in 1 hboxes.
[03/02 12:12:38   423s] #Done with 62 horizontal wires in 1 hboxes and 36 vertical wires in 1 hboxes.
[03/02 12:12:38   424s] #Complete Track Assignment.
[03/02 12:12:38   424s] #Total number of nets with non-default rule or having extra spacing = 124
[03/02 12:12:38   424s] #Total wire length = 60434 um.
[03/02 12:12:38   424s] #Total half perimeter of net bounding box = 32011 um.
[03/02 12:12:38   424s] #Total wire length on LAYER MET1 = 1255 um.
[03/02 12:12:38   424s] #Total wire length on LAYER MET2 = 1671 um.
[03/02 12:12:38   424s] #Total wire length on LAYER MET3 = 31417 um.
[03/02 12:12:38   424s] #Total wire length on LAYER MET4 = 25707 um.
[03/02 12:12:38   424s] #Total wire length on LAYER MET5 = 384 um.
[03/02 12:12:38   424s] #Total wire length on LAYER METTP = 0 um.
[03/02 12:12:38   424s] #Total number of vias = 5769
[03/02 12:12:38   424s] #Up-Via Summary (total 5769):
[03/02 12:12:38   424s] #           
[03/02 12:12:38   424s] #-----------------------
[03/02 12:12:38   424s] #  Metal 1         1971
[03/02 12:12:38   424s] #  Metal 2         1868
[03/02 12:12:38   424s] #  Metal 3         1916
[03/02 12:12:38   424s] #  Metal 4           14
[03/02 12:12:38   424s] #-----------------------
[03/02 12:12:38   424s] #                  5769 
[03/02 12:12:38   424s] #
[03/02 12:12:38   424s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1222.52 (MB), peak = 1561.51 (MB)
[03/02 12:12:38   424s] #
[03/02 12:12:38   424s] #Cpu time = 00:00:01
[03/02 12:12:38   424s] #Elapsed time = 00:00:01
[03/02 12:12:38   424s] #Increased memory = 0.33 (MB)
[03/02 12:12:38   424s] #Total memory = 1222.52 (MB)
[03/02 12:12:38   424s] #Peak memory = 1561.51 (MB)
[03/02 12:12:38   424s] #Using multithreading with 8 threads.
[03/02 12:12:38   424s] #
[03/02 12:12:38   424s] #Start Detail Routing..
[03/02 12:12:38   424s] #start initial detail routing ...
[03/02 12:12:40   435s] # ECO: 4.2% of the total area was rechecked for DRC, and 58.3% required routing.
[03/02 12:12:40   435s] #    number of violations = 125
[03/02 12:12:40   435s] #
[03/02 12:12:40   435s] #    By Layer and Type :
[03/02 12:12:40   435s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:40   435s] #	MET1          0        0        0        0        0
[03/02 12:12:40   435s] #	MET2         48       17        1       59      125
[03/02 12:12:40   435s] #	Totals       48       17        1       59      125
[03/02 12:12:40   435s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1388.83 (MB), peak = 1561.51 (MB)
[03/02 12:12:40   435s] #start 1st optimization iteration ...
[03/02 12:12:41   438s] #    number of violations = 98
[03/02 12:12:41   438s] #
[03/02 12:12:41   438s] #    By Layer and Type :
[03/02 12:12:41   438s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/02 12:12:41   438s] #	MET1          0        0        0        0        0        0
[03/02 12:12:41   438s] #	MET2         43        8        0        5       41       97
[03/02 12:12:41   438s] #	MET3          0        0        1        0        0        1
[03/02 12:12:41   438s] #	Totals       43        8        1        5       41       98
[03/02 12:12:41   438s] #    number of process antenna violations = 31
[03/02 12:12:41   438s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1304.00 (MB), peak = 1561.51 (MB)
[03/02 12:12:41   438s] #start 2nd optimization iteration ...
[03/02 12:12:41   440s] #    number of violations = 78
[03/02 12:12:41   440s] #
[03/02 12:12:41   440s] #    By Layer and Type :
[03/02 12:12:41   440s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:41   440s] #	MET1          0        0        0        0        0
[03/02 12:12:41   440s] #	MET2         22       17        6       33       78
[03/02 12:12:41   440s] #	Totals       22       17        6       33       78
[03/02 12:12:41   440s] #    number of process antenna violations = 31
[03/02 12:12:41   440s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1296.95 (MB), peak = 1561.51 (MB)
[03/02 12:12:41   440s] #start 3rd optimization iteration ...
[03/02 12:12:41   441s] #    number of violations = 77
[03/02 12:12:41   441s] #
[03/02 12:12:41   441s] #    By Layer and Type :
[03/02 12:12:41   441s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:41   441s] #	MET1          0        0        0        0        0
[03/02 12:12:41   441s] #	MET2         29       10        4       34       77
[03/02 12:12:41   441s] #	Totals       29       10        4       34       77
[03/02 12:12:41   441s] #    number of process antenna violations = 31
[03/02 12:12:41   441s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1299.04 (MB), peak = 1561.51 (MB)
[03/02 12:12:41   441s] #start 4th optimization iteration ...
[03/02 12:12:42   443s] #    number of violations = 78
[03/02 12:12:42   443s] #
[03/02 12:12:42   443s] #    By Layer and Type :
[03/02 12:12:42   443s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:42   443s] #	MET1          0        0        0        0        0
[03/02 12:12:42   443s] #	MET2         22       17        6       33       78
[03/02 12:12:42   443s] #	Totals       22       17        6       33       78
[03/02 12:12:42   443s] #    number of process antenna violations = 31
[03/02 12:12:42   443s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1298.66 (MB), peak = 1561.51 (MB)
[03/02 12:12:42   443s] #start 5th optimization iteration ...
[03/02 12:12:42   445s] #    number of violations = 78
[03/02 12:12:42   445s] #
[03/02 12:12:42   445s] #    By Layer and Type :
[03/02 12:12:42   445s] #	         MetSpc    Short      Mar   WreExt   Totals
[03/02 12:12:42   445s] #	MET1          0        0        0        0        0
[03/02 12:12:42   445s] #	MET2         29       10        4       35       78
[03/02 12:12:42   445s] #	Totals       29       10        4       35       78
[03/02 12:12:42   445s] #    number of process antenna violations = 31
[03/02 12:12:42   445s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1297.58 (MB), peak = 1561.51 (MB)
[03/02 12:12:42   445s] #Complete Detail Routing.
[03/02 12:12:42   445s] #Total number of nets with non-default rule or having extra spacing = 124
[03/02 12:12:42   445s] #Total wire length = 59490 um.
[03/02 12:12:42   445s] #Total half perimeter of net bounding box = 32011 um.
[03/02 12:12:42   445s] #Total wire length on LAYER MET1 = 56 um.
[03/02 12:12:42   445s] #Total wire length on LAYER MET2 = 2554 um.
[03/02 12:12:42   445s] #Total wire length on LAYER MET3 = 30691 um.
[03/02 12:12:42   445s] #Total wire length on LAYER MET4 = 25805 um.
[03/02 12:12:42   445s] #Total wire length on LAYER MET5 = 384 um.
[03/02 12:12:42   445s] #Total wire length on LAYER METTP = 0 um.
[03/02 12:12:42   445s] #Total number of vias = 6096
[03/02 12:12:42   445s] #Up-Via Summary (total 6096):
[03/02 12:12:42   445s] #           
[03/02 12:12:42   445s] #-----------------------
[03/02 12:12:42   445s] #  Metal 1         1972
[03/02 12:12:42   445s] #  Metal 2         1899
[03/02 12:12:42   445s] #  Metal 3         2211
[03/02 12:12:42   445s] #  Metal 4           14
[03/02 12:12:42   445s] #-----------------------
[03/02 12:12:42   445s] #                  6096 
[03/02 12:12:42   445s] #
[03/02 12:12:42   445s] #Total number of DRC violations = 78
[03/02 12:12:42   445s] #Total number of violations on LAYER MET1 = 0
[03/02 12:12:42   445s] #Total number of violations on LAYER MET2 = 78
[03/02 12:12:42   445s] #Total number of violations on LAYER MET3 = 0
[03/02 12:12:42   445s] #Total number of violations on LAYER MET4 = 0
[03/02 12:12:42   445s] #Total number of violations on LAYER MET5 = 0
[03/02 12:12:42   445s] #Total number of violations on LAYER METTP = 0
[03/02 12:12:42   445s] #Cpu time = 00:00:21
[03/02 12:12:42   445s] #Elapsed time = 00:00:04
[03/02 12:12:42   445s] #Increased memory = -1.09 (MB)
[03/02 12:12:42   445s] #Total memory = 1221.43 (MB)
[03/02 12:12:42   445s] #Peak memory = 1561.51 (MB)
[03/02 12:12:42   445s] #detailRoute Statistics:
[03/02 12:12:42   445s] #Cpu time = 00:00:21
[03/02 12:12:42   445s] #Elapsed time = 00:00:04
[03/02 12:12:42   445s] #Increased memory = -1.09 (MB)
[03/02 12:12:42   445s] #Total memory = 1221.43 (MB)
[03/02 12:12:42   445s] #Peak memory = 1561.51 (MB)
[03/02 12:12:42   445s] #
[03/02 12:12:42   445s] #globalDetailRoute statistics:
[03/02 12:12:42   445s] #Cpu time = 00:00:23
[03/02 12:12:42   445s] #Elapsed time = 00:00:05
[03/02 12:12:42   445s] #Increased memory = -5.61 (MB)
[03/02 12:12:42   445s] #Total memory = 1212.55 (MB)
[03/02 12:12:42   445s] #Peak memory = 1561.51 (MB)
[03/02 12:12:42   445s] #Number of warnings = 4
[03/02 12:12:42   445s] #Total number of warnings = 49
[03/02 12:12:42   445s] #Number of fails = 0
[03/02 12:12:42   445s] #Total number of fails = 0
[03/02 12:12:42   445s] #Complete globalDetailRoute on Thu Mar  2 12:12:42 2023
[03/02 12:12:42   445s] #
[03/02 12:12:42   445s] *** Look For Un-Routed Clock Tree Net ***
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Routing correlation check
[03/02 12:12:42   445s] ============================================================
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Min length threshold value is :: 126 microns
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Allowed deviation from route guide is 50%
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14026__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1018.48 microns, max path length = 465.18 microns; Routed result: total = 1201.32 microns, max path length = 890.66 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14017__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1278.9 microns, max path length = 276.37 microns; Routed result: total = 1158.54 microns, max path length = 830.65 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14008__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1075.4 microns, max path length = 601.1 microns; Routed result: total = 1185.79 microns, max path length = 931.32 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_13984__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1379.96 microns, max path length = 298.26 microns; Routed result: total = 1186.12 microns, max path length = 932.02 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1655.54 microns, max path length = 333.32 microns; Routed result: total = 1512.62 microns, max path length = 952.91 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14014__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1244.32 microns, max path length = 229.42 microns; Routed result: total = 1206.78 microns, max path length = 392.32 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14005__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1292.81 microns, max path length = 284.8 microns; Routed result: total = 1215.62 microns, max path length = 906.41 microns.
[03/02 12:12:42   445s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_13978__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1779.73 microns, max path length = 435.85 microns; Routed result: total = 1553.08 microns, max path length = 1253.02 microns.
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Routing correlation check finished, CPU=0:00:00.0 
[03/02 12:12:42   445s] ============================================================
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Wire resistance checks
[03/02 12:12:42   445s] ============================================================
[03/02 12:12:42   445s] Calculating clock delays in preRoute mode...
[03/02 12:12:42   445s] Calculating clock delays in clkRouteOnly mode...
[03/02 12:12:42   445s] Updating RC grid for preRoute extraction ...
[03/02 12:12:42   445s] Initializing multi-corner capacitance tables ... 
[03/02 12:12:42   445s] Initializing multi-corner resistance tables ...
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N0 has 56.2994 percent resistance deviation between preRoute resistance (352.462 ohm) and after route resistance (806.537 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net clock__L4_N1 has 54.157 percent resistance deviation between preRoute resistance (397.576 ohm) and after route resistance (867.257 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk__L2_N0 has 53.3126 percent resistance deviation between preRoute resistance (205.009 ohm) and after route resistance (439.11 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U8_syscop_rc_gclk_5742__L1_N0 has 51.3075 percent resistance deviation between preRoute resistance (404.584 ohm) and after route resistance (830.896 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14020__L1_N0 has 50.8569 percent resistance deviation between preRoute resistance (659.77 ohm) and after route resistance (1342.55 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U4_ex_U1_alu_rc_gclk__L2_N0 has 50.5855 percent resistance deviation between preRoute resistance (199.724 ohm) and after route resistance (404.181 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N3 has 50.4064 percent resistance deviation between preRoute resistance (345.072 ohm) and after route resistance (695.799 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N2 has 50.3821 percent resistance deviation between preRoute resistance (334.64 ohm) and after route resistance (674.433 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk__L2_N1 has 49.9946 percent resistance deviation between preRoute resistance (197.057 ohm) and after route resistance (394.07 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U1_pf_rc_gclk__L1_N0 has 49.9535 percent resistance deviation between preRoute resistance (406.644 ohm) and after route resistance (812.531 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N9 has 49.7175 percent resistance deviation between preRoute resistance (246.55 ohm) and after route resistance (490.331 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N4 has 49.3955 percent resistance deviation between preRoute resistance (372.019 ohm) and after route resistance (735.151 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U4_ex_U1_alu_rc_gclk__L2_N1 has 49.0663 percent resistance deviation between preRoute resistance (198.204 ohm) and after route resistance (389.141 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N1 has 48.993 percent resistance deviation between preRoute resistance (347.517 ohm) and after route resistance (681.312 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net clock__L2_N2 has 48.9884 percent resistance deviation between preRoute resistance (258.732 ohm) and after route resistance (507.201 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk_1264__L2_N1 has 48.5731 percent resistance deviation between preRoute resistance (170.371 ohm) and after route resistance (331.287 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L1_N0 has 48.444 percent resistance deviation between preRoute resistance (500.752 ohm) and after route resistance (971.277 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net clock__L4_N0 has 48.4339 percent resistance deviation between preRoute resistance (391.375 ohm) and after route resistance (758.978 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14035__L1_N0 has 48.4084 percent resistance deviation between preRoute resistance (488.838 ohm) and after route resistance (947.514 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (IMPCK-6350):	Clock net U4_ex_U1_alu_rc_gclk_6887__L1_N0 has 48.1736 percent resistance deviation between preRoute resistance (317.192 ohm) and after route resistance (612.028 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/02 12:12:42   445s] **WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
[03/02 12:12:42   445s] To increase the message display limit, refer to the product command reference manual.
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Wire resistance checks Finished, CPU=0:00:00.1 
[03/02 12:12:42   445s] ============================================================
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] # Analysis View: default_emulate_view
[03/02 12:12:42   445s] ********** Clock clock Clk-Route-Only Timing Analysis **********
[03/02 12:12:42   445s] Nr. of Subtrees                : 42
[03/02 12:12:42   445s] Nr. of Sinks                   : 1723
[03/02 12:12:42   445s] Nr. of Buffer                  : 82
[03/02 12:12:42   445s] Nr. of Level (including gates) : 6
[03/02 12:12:42   445s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:42   445s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:42   445s] No Driving Cell Specified!
[03/02 12:12:42   445s] Max trig. edge delay at sink(R): U7_banc_registres_reg[13][12]/C 675.8(ps)
[03/02 12:12:42   445s] Min trig. edge delay at sink(R): U7_banc_registres_reg[15][19]/C 533.6(ps)
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s]                                  (Actual)               (Required)          
[03/02 12:12:42   445s] Rise Phase Delay               : 533.6~675.8(ps)        0~10(ps)            
[03/02 12:12:42   445s] Fall Phase Delay               : 551~703.8(ps)          0~10(ps)            
[03/02 12:12:42   445s] Trig. Edge Skew                : 142.2(ps)              160(ps)             
[03/02 12:12:42   445s] Rise Skew                      : 142.2(ps)              
[03/02 12:12:42   445s] Fall Skew                      : 152.8(ps)              
[03/02 12:12:42   445s] Max. Rise Buffer Tran.         : 193.9(ps)              200(ps)             
[03/02 12:12:42   445s] Max. Fall Buffer Tran.         : 172.8(ps)              200(ps)             
[03/02 12:12:42   445s] Max. Rise Sink Tran.           : 186.3(ps)              200(ps)             
[03/02 12:12:42   445s] Max. Fall Sink Tran.           : 170.2(ps)              200(ps)             
[03/02 12:12:42   445s] Min. Rise Buffer Tran.         : 35.6(ps)               0(ps)               
[03/02 12:12:42   445s] Min. Fall Buffer Tran.         : 33(ps)                 0(ps)               
[03/02 12:12:42   445s] Min. Rise Sink Tran.           : 80.8(ps)               0(ps)               
[03/02 12:12:42   445s] Min. Fall Sink Tran.           : 80.5(ps)               0(ps)               
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] view default_emulate_view : skew = 142.2ps (required = 160ps)
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] setting up for view 'default_emulate_view'...
[03/02 12:12:42   445s] Enabling 8 Threads ...
[03/02 12:12:42   445s] Multi-CPU acceleration using 8 CPU(s).
[03/02 12:12:42   445s] Selecting the worst MMMC view of clock tree 'clock' ...
[03/02 12:12:42   445s] resized 0 standard cell(s).
[03/02 12:12:42   445s] inserted 0 standard cell(s).
[03/02 12:12:42   445s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1850.5M) ***
[03/02 12:12:42   445s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1850.5M) ***
[03/02 12:12:42   445s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:42   445s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:42   445s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] None of the clock tree buffers/gates are modified by the skew optimization.
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] Switching to the default view 'default_emulate_view' ...
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] *** None of the buffer chains at roots are modified by the fine-tune process.
[03/02 12:12:42   445s] 
[03/02 12:12:42   445s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:42   445s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:42   445s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:42   445s] *** Look For Reconvergent Clock Component ***
[03/02 12:12:42   445s] The clock tree clock has no reconvergent cell.
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] # Analysis View: default_emulate_view
[03/02 12:12:43   445s] ********** Clock clock Clk-Route-Only Timing Analysis **********
[03/02 12:12:43   445s] Nr. of Subtrees                : 42
[03/02 12:12:43   445s] Nr. of Sinks                   : 1723
[03/02 12:12:43   445s] Nr. of Buffer                  : 82
[03/02 12:12:43   445s] Nr. of Level (including gates) : 6
[03/02 12:12:43   445s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:43   445s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:43   445s] No Driving Cell Specified!
[03/02 12:12:43   445s] Max trig. edge delay at sink(R): U7_banc_registres_reg[13][12]/C 675.8(ps)
[03/02 12:12:43   445s] Min trig. edge delay at sink(R): U7_banc_registres_reg[15][19]/C 533.6(ps)
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s]                                  (Actual)               (Required)          
[03/02 12:12:43   445s] Rise Phase Delay               : 533.6~675.8(ps)        0~10(ps)            
[03/02 12:12:43   445s] Fall Phase Delay               : 551~703.8(ps)          0~10(ps)            
[03/02 12:12:43   445s] Trig. Edge Skew                : 142.2(ps)              160(ps)             
[03/02 12:12:43   445s] Rise Skew                      : 142.2(ps)              
[03/02 12:12:43   445s] Fall Skew                      : 152.8(ps)              
[03/02 12:12:43   445s] Max. Rise Buffer Tran.         : 193.9(ps)              200(ps)             
[03/02 12:12:43   445s] Max. Fall Buffer Tran.         : 172.8(ps)              200(ps)             
[03/02 12:12:43   445s] Max. Rise Sink Tran.           : 186.3(ps)              200(ps)             
[03/02 12:12:43   445s] Max. Fall Sink Tran.           : 170.2(ps)              200(ps)             
[03/02 12:12:43   445s] Min. Rise Buffer Tran.         : 35.6(ps)               0(ps)               
[03/02 12:12:43   445s] Min. Fall Buffer Tran.         : 33(ps)                 0(ps)               
[03/02 12:12:43   445s] Min. Rise Sink Tran.           : 80.8(ps)               0(ps)               
[03/02 12:12:43   445s] Min. Fall Sink Tran.           : 80.5(ps)               0(ps)               
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] view default_emulate_view : skew = 142.2ps (required = 160ps)
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] Clock clock has been routed. Routing guide will not be generated.
[03/02 12:12:43   445s] Generating Clock Analysis Report clk_report/clock.report ....
[03/02 12:12:43   445s] Generating Clock Routing Guide minimips.rguide ....
[03/02 12:12:43   445s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] Clock gating checks
[03/02 12:12:43   445s] ============================================================
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] Clock gating Checks Finished, CPU=0:00:00.0 
[03/02 12:12:43   445s] ============================================================
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] #############################################################################
[03/02 12:12:43   445s] #
[03/02 12:12:43   445s] # Summary of During-Synthesis Checks
[03/02 12:12:43   445s] #
[03/02 12:12:43   445s] #############################################################################
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] Types of Check                                    :          Number of warnings
[03/02 12:12:43   445s] ----------------------------------------------------------------------------
[03/02 12:12:43   445s] 
[03/02 12:12:43   445s] Check RefinePlacement move distance               :          267
[03/02 12:12:43   445s] Check route layer follows preference              :          8
[03/02 12:12:43   445s] Check route follows guide                         :          0
[03/02 12:12:43   445s] clock gating checks                               :          0
[03/02 12:12:43   445s] Wire resistance checks                            :          76
[03/02 12:12:43   445s] 
[03/02 12:12:43   446s] *** End ckSynthesis (cpu=0:01:50, real=0:01:08, mem=1854.5M) ***
[03/02 12:12:43   446s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[03/02 12:12:43   446s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/02 12:12:43   446s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clk_report/clock.postCTS.report
[03/02 12:12:43   446s] **WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/02 12:12:43   446s] Redoing specifyClockTree ...
[03/02 12:12:43   446s] Checking spec file integrity...
[03/02 12:12:43   446s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/02 12:12:43   446s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/02 12:12:43   446s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[03/02 12:12:43   446s] ***** Doing trialRoute -handlePreroute.
[03/02 12:12:43   446s] 
[03/02 12:12:43   446s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/02 12:12:43   446s] Set wireMPool w/ noThreadCheck
[03/02 12:12:43   446s] *** Starting trialRoute (mem=1854.5M) ***
[03/02 12:12:43   446s] 
[03/02 12:12:43   446s] Using hname+ instead name for net compare
[03/02 12:12:43   446s] Activating lazyNetListOrdering
[03/02 12:12:43   446s] There are 0 guide points passed to route_trial for fixed pins.
[03/02 12:12:43   446s] There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
[03/02 12:12:43   446s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[03/02 12:12:43   446s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1854.5M)
[03/02 12:12:43   446s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[03/02 12:12:43   446s] 
[03/02 12:12:43   446s] Nr of prerouted/Fixed nets = 124
[03/02 12:12:43   446s] There are 124 nets with 1 extra space.
[03/02 12:12:43   446s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[03/02 12:12:43   446s] routingBox: (0 0) (689220 679540)
[03/02 12:12:43   446s] coreBox:    (3150 3050) (686070 676490)
[03/02 12:12:43   446s] There are 124 prerouted nets with extraSpace.
[03/02 12:12:43   446s] Number of multi-gpin terms=2235, multi-gpins=5065, moved blk term=0/0
[03/02 12:12:44   446s] 
[03/02 12:12:44   446s] Phase 1a route (cpu=0:00:00.1 real=0:00:00.1 mem=1854.5M):
[03/02 12:12:44   446s] Est net length = 6.736e+05um = 3.659e+05H + 3.077e+05V
[03/02 12:12:44   446s] Usage: (34.1%H 33.3%V) = (5.229e+05um 5.935e+05um) = (165352 121615)
[03/02 12:12:44   446s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[03/02 12:12:44   446s] Overflow: 95 = 36 (0.12% H) + 58 (0.19% V)
[03/02 12:12:44   446s] 
[03/02 12:12:44   446s] Phase 1b route (cpu=0:00:00.1 real=0:00:00.1 mem=1854.5M):
[03/02 12:12:44   446s] Usage: (34.0%H 33.3%V) = (5.216e+05um 5.934e+05um) = (164948 121610)
[03/02 12:12:44   446s] Overflow: 86 = 31 (0.10% H) + 55 (0.18% V)
[03/02 12:12:44   446s] 
[03/02 12:12:44   447s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1854.5M):
[03/02 12:12:44   447s] Usage: (34.0%H 33.3%V) = (5.210e+05um 5.935e+05um) = (164761 121616)
[03/02 12:12:44   447s] Overflow: 81 = 33 (0.11% H) + 48 (0.16% V)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1854.5M):
[03/02 12:12:44   447s] Usage: (34.0%H 33.3%V) = (5.211e+05um 5.935e+05um) = (164776 121627)
[03/02 12:12:44   447s] Overflow: 66 = 26 (0.09% H) + 40 (0.13% V)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Phase 1a-1d Overflow: 0.09% H + 0.13% V (0:00:00.3 1854.5M)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.0 mem=1854.5M):
[03/02 12:12:44   447s] Usage: (34.0%H 33.3%V) = (5.211e+05um 5.937e+05um) = (164771 121666)
[03/02 12:12:44   447s] Overflow: 33 = 9 (0.03% H) + 23 (0.08% V)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.0 mem=1854.5M):
[03/02 12:12:44   447s] Usage: (34.0%H 33.3%V) = (5.211e+05um 5.938e+05um) = (164772 121689)
[03/02 12:12:44   447s] Overflow: 20 = 4 (0.01% H) + 16 (0.05% V)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Congestion distribution:
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Remain	cntH		cntV
[03/02 12:12:44   447s] --------------------------------------
[03/02 12:12:44   447s]  -2:	1	 0.00%	0	 0.00%
[03/02 12:12:44   447s]  -1:	3	 0.01%	16	 0.05%
[03/02 12:12:44   447s] --------------------------------------
[03/02 12:12:44   447s]   0:	39	 0.13%	66	 0.22%
[03/02 12:12:44   447s]   1:	87	 0.29%	152	 0.50%
[03/02 12:12:44   447s]   2:	152	 0.50%	367	 1.20%
[03/02 12:12:44   447s]   3:	381	 1.25%	737	 2.41%
[03/02 12:12:44   447s]   4:	768	 2.52%	1846	 6.05%
[03/02 12:12:44   447s]   5:	29089	95.31%	27336	89.57%
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Phase 1e-1f Overflow: 0.01% H + 0.05% V (0:00:00.1 1854.5M)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Global route (cpu=0.4s real=0.4s 1854.5M)
[03/02 12:12:44   447s] Updating RC grid for preRoute extraction ...
[03/02 12:12:44   447s] Initializing multi-corner capacitance tables ... 
[03/02 12:12:44   447s] Initializing multi-corner resistance tables ...
[03/02 12:12:44   447s] There are 124 prerouted nets with extraSpace.
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] *** After '-updateRemainTrks' operation: 
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Usage: (35.0%H 34.8%V) = (5.375e+05um 6.215e+05um) = (169983 127366)
[03/02 12:12:44   447s] Overflow: 53 = 8 (0.03% H) + 44 (0.15% V)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Phase 1l Overflow: 0.03% H + 0.15% V (0:00:00.5 1862.5M)
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Congestion distribution:
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Remain	cntH		cntV
[03/02 12:12:44   447s] --------------------------------------
[03/02 12:12:44   447s]  -2:	1	 0.00%	6	 0.02%
[03/02 12:12:44   447s]  -1:	7	 0.02%	36	 0.12%
[03/02 12:12:44   447s] --------------------------------------
[03/02 12:12:44   447s]   0:	57	 0.19%	123	 0.40%
[03/02 12:12:44   447s]   1:	120	 0.39%	262	 0.86%
[03/02 12:12:44   447s]   2:	205	 0.67%	558	 1.83%
[03/02 12:12:44   447s]   3:	471	 1.54%	1125	 3.69%
[03/02 12:12:44   447s]   4:	826	 2.71%	1977	 6.48%
[03/02 12:12:44   447s]   5:	28833	94.47%	26433	86.61%
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Starting trMTInitAdjWires in MT mode ...
[03/02 12:12:44   447s] Set wireMPool w/ threadCheck
[03/02 12:12:44   447s] Set wireMPool w/ noThreadCheck
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] *** Completed Phase 1 route (cpu=0:00:01.2 real=0:00:01.1 1862.5M) ***
[03/02 12:12:44   447s] 
[03/02 12:12:44   447s] Using trMTFlushLazyWireDel= 1
[03/02 12:12:44   447s] Not using mpools for CRoute
[03/02 12:12:44   447s] Activating useFastCRoute= 1 in phase 2a.
[03/02 12:12:45   448s] Starting trMTDtrRoute1CleanupA in MT mode ...
[03/02 12:12:45   448s] Set wireMPool w/ threadCheck
[03/02 12:12:45   448s] Set wireMPool w/ noThreadCheck
[03/02 12:12:45   448s] Phase 2a (cpu=0:00:00.6 real=0:00:00.3 mem=1862.5M)
[03/02 12:12:45   448s] Not using mpools for CRoute
[03/02 12:12:45   448s] Activating useFastCRoute= 1 in phase 2b.
[03/02 12:12:45   448s] Remain wire count= 8 (w/term= 8)
[03/02 12:12:45   448s] Phase 2b (cpu=0:00:00.4 real=0:00:00.3 mem=1862.5M)
[03/02 12:12:45   448s] Starting trMTDtrRoute1CleanupB in MT mode ...
[03/02 12:12:45   448s] Set wireMPool w/ threadCheck
[03/02 12:12:45   449s] Set wireMPool w/ noThreadCheck
[03/02 12:12:45   449s] Cleanup real= 0:00:00.1
[03/02 12:12:45   449s] Phase 2 total (cpu=0:00:01.5 real=0:00:00.6 mem=1862.5M)
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] Total length: 7.615e+05um, number of vias: 94093
[03/02 12:12:45   449s] M1(H) length: 5.980e+01um, number of vias: 41181
[03/02 12:12:45   449s] M2(V) length: 1.785e+05um, number of vias: 38259
[03/02 12:12:45   449s] M3(H) length: 3.073e+05um, number of vias: 11897
[03/02 12:12:45   449s] M4(V) length: 1.793e+05um, number of vias: 2494
[03/02 12:12:45   449s] M5(H) length: 9.002e+04um, number of vias: 262
[03/02 12:12:45   449s] M6(V) length: 6.260e+03um
[03/02 12:12:45   449s] *** Completed Phase 2 route (cpu=0:00:01.5 real=0:00:00.7 1862.5M) ***
[03/02 12:12:45   449s] Skipping QALenRecalc
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[03/02 12:12:45   449s] Set wireMPool w/ threadCheck
[03/02 12:12:45   449s] Set wireMPool w/ noThreadCheck
[03/02 12:12:45   449s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[03/02 12:12:45   449s] *** Finished all Phases (cpu=0:00:02.8 mem=1862.5M) ***
[03/02 12:12:45   449s] trMTFlushLazyWireDel was already disabled
[03/02 12:12:45   449s] Starting trMTSprFixZeroViaCodes in MT mode ...
[03/02 12:12:45   449s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[03/02 12:12:45   449s] Starting trMTRemoveAntenna in MT mode ...
[03/02 12:12:45   449s] Set wireMPool w/ threadCheck
[03/02 12:12:45   449s] Set wireMPool w/ noThreadCheck
[03/02 12:12:45   449s] TrialRoute+GlbRouteEst total runtime= +0:00:01.8 = 0:00:02.2
[03/02 12:12:45   449s] Peak Memory Usage was 1862.5M 
[03/02 12:12:45   449s]   TrialRoute full (called once) runtime= 0:00:01.8
[03/02 12:12:45   449s]   GlbRouteEst (called 3x) runtime= 0:00:00.3
[03/02 12:12:45   449s] *** Finished trialRoute (cpu=0:00:02.9 real=0:00:01.8 mem=[03/02 12:12:45   449s] Set wireMPool w/ threadCheck
1862.5M) ***
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] Extraction called for design 'minimips' of instances=15333 and nets=12062 using extraction engine 'preRoute' .
[03/02 12:12:45   449s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/02 12:12:45   449s] Type 'man IMPEXT-3530' for more detail.
[03/02 12:12:45   449s] PreRoute RC Extraction called for design minimips.
[03/02 12:12:45   449s] RC Extraction called in multi-corner(1) mode.
[03/02 12:12:45   449s] RCMode: PreRoute
[03/02 12:12:45   449s]       RC Corner Indexes            0   
[03/02 12:12:45   449s] Capacitance Scaling Factor   : 1.00000 
[03/02 12:12:45   449s] Resistance Scaling Factor    : 1.00000 
[03/02 12:12:45   449s] Clock Cap. Scaling Factor    : 1.00000 
[03/02 12:12:45   449s] Clock Res. Scaling Factor    : 1.00000 
[03/02 12:12:45   449s] Shrink Factor                : 1.00000
[03/02 12:12:45   449s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/02 12:12:45   449s] Using capacitance table file ...
[03/02 12:12:45   449s] Updating RC grid for preRoute extraction ...
[03/02 12:12:45   449s] Initializing multi-corner capacitance tables ... 
[03/02 12:12:45   449s] Initializing multi-corner resistance tables ...
[03/02 12:12:45   449s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1862.484M)
[03/02 12:12:45   449s] setting up for view 'default_emulate_view'...
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] # Analysis View: default_emulate_view
[03/02 12:12:45   449s] ********** Clock clock Post-CTS Timing Analysis **********
[03/02 12:12:45   449s] Nr. of Subtrees                : 42
[03/02 12:12:45   449s] Nr. of Sinks                   : 1723
[03/02 12:12:45   449s] Nr. of Buffer                  : 82
[03/02 12:12:45   449s] Nr. of Level (including gates) : 6
[03/02 12:12:45   449s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:45   449s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:45   449s] No Driving Cell Specified!
[03/02 12:12:45   449s] Max trig. edge delay at sink(R): U3_di_DI_op1_reg[9]/C 473.1(ps)
[03/02 12:12:45   449s] Min trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST10/enl_reg/GN 343.5(ps)
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s]                                  (Actual)               (Required)          
[03/02 12:12:45   449s] Rise Phase Delay               : 343.5~473.1(ps)        0~10(ps)            
[03/02 12:12:45   449s] Fall Phase Delay               : 358.3~523.9(ps)        0~10(ps)            
[03/02 12:12:45   449s] Trig. Edge Skew                : 129.6(ps)              160(ps)             
[03/02 12:12:45   449s] Rise Skew                      : 129.6(ps)              
[03/02 12:12:45   449s] Fall Skew                      : 165.6(ps)              
[03/02 12:12:45   449s] Max. Rise Buffer Tran.         : 101(ps)                200(ps)             
[03/02 12:12:45   449s] Max. Fall Buffer Tran.         : 89.6(ps)               200(ps)             
[03/02 12:12:45   449s] Max. Rise Sink Tran.           : 101.2(ps)              200(ps)             
[03/02 12:12:45   449s] Max. Fall Sink Tran.           : 90.4(ps)               200(ps)             
[03/02 12:12:45   449s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[03/02 12:12:45   449s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[03/02 12:12:45   449s] Min. Rise Sink Tran.           : 57.3(ps)               0(ps)               
[03/02 12:12:45   449s] Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] view default_emulate_view : skew = 129.6ps (required = 160ps)
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] 
[03/02 12:12:45   449s] Switching to the default view 'default_emulate_view' ...
[03/02 12:12:45   449s] Enabling 8 Threads ...
[03/02 12:12:45   449s] Multi-CPU acceleration using 8 CPU(s).
[03/02 12:12:46   449s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1862.5M) ***
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] *** None of the buffer chains at roots are modified by the re-build process.
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] Enabling 8 Threads ...
[03/02 12:12:46   450s] Multi-CPU acceleration using 8 CPU(s).
[03/02 12:12:46   450s] Selecting the worst MMMC view of clock tree 'clock' ...
[03/02 12:12:46   450s] resized 0 standard cell(s).
[03/02 12:12:46   450s] inserted 0 standard cell(s).
[03/02 12:12:46   450s] *** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1862.5M) ***
[03/02 12:12:46   450s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1862.5M) ***
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] Switching to the default view 'default_emulate_view' ...
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] *** None of the buffer chains at roots are modified by the fine-tune process.
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/02 12:12:46   450s] *** Look For Reconvergent Clock Component ***
[03/02 12:12:46   450s] The clock tree clock has no reconvergent cell.
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] # Analysis View: default_emulate_view
[03/02 12:12:46   450s] ********** Clock clock Post-CTS Timing Analysis **********
[03/02 12:12:46   450s] Nr. of Subtrees                : 42
[03/02 12:12:46   450s] Nr. of Sinks                   : 1723
[03/02 12:12:46   450s] Nr. of Buffer                  : 82
[03/02 12:12:46   450s] Nr. of Level (including gates) : 6
[03/02 12:12:46   450s] Root Rise Input Tran           : 3(ps)
[03/02 12:12:46   450s] Root Fall Input Tran           : 3(ps)
[03/02 12:12:46   450s] No Driving Cell Specified!
[03/02 12:12:46   450s] Max trig. edge delay at sink(R): U3_di_DI_op1_reg[9]/C 473.1(ps)
[03/02 12:12:46   450s] Min trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST10/enl_reg/GN 343.5(ps)
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s]                                  (Actual)               (Required)          
[03/02 12:12:46   450s] Rise Phase Delay               : 343.5~473.1(ps)        0~10(ps)            
[03/02 12:12:46   450s] Fall Phase Delay               : 358.3~523.9(ps)        0~10(ps)            
[03/02 12:12:46   450s] Trig. Edge Skew                : 129.6(ps)              160(ps)             
[03/02 12:12:46   450s] Rise Skew                      : 129.6(ps)              
[03/02 12:12:46   450s] Fall Skew                      : 165.6(ps)              
[03/02 12:12:46   450s] Max. Rise Buffer Tran.         : 101(ps)                200(ps)             
[03/02 12:12:46   450s] Max. Fall Buffer Tran.         : 89.6(ps)               200(ps)             
[03/02 12:12:46   450s] Max. Rise Sink Tran.           : 101.2(ps)              200(ps)             
[03/02 12:12:46   450s] Max. Fall Sink Tran.           : 90.4(ps)               200(ps)             
[03/02 12:12:46   450s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[03/02 12:12:46   450s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[03/02 12:12:46   450s] Min. Rise Sink Tran.           : 57.3(ps)               0(ps)               
[03/02 12:12:46   450s] Min. Fall Sink Tran.           : 53.3(ps)               0(ps)               
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] view default_emulate_view : skew = 129.6ps (required = 160ps)
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] Generating Clock Analysis Report clk_report/clock.postCTS.report ....
[03/02 12:12:46   450s] Clock Analysis (CPU Time 0:00:00.1)
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] *** End ckECO (cpu=0:00:04.3, real=0:00:03.0, mem=1862.5M) ***
[03/02 12:12:46   450s] **clockDesign ... cpu = 0:01:55, real = 0:01:11, mem = 1854.5M **
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] *** Summary of all messages that are not suppressed in this session:
[03/02 12:12:46   450s] Severity  ID               Count  Summary                                  
[03/02 12:12:46   450s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/02 12:12:46   450s] WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
[03/02 12:12:46   450s] WARNING   IMPCK-6327           8  The final routing for net "%s" is signif...
[03/02 12:12:46   450s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[03/02 12:12:46   450s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[03/02 12:12:46   450s] WARNING   IMPCK-6350          76  Clock net %s has %g percent resistance d...
[03/02 12:12:46   450s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[03/02 12:12:46   450s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[03/02 12:12:46   450s] *** Message Summary: 199 warning(s), 0 error(s)
[03/02 12:12:46   450s] 
[03/02 12:12:46   450s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/02 12:12:46   450s] **INFO: Enabling Trial Route flow for DRV Fixing.
[03/02 12:12:46   450s] Core basic site is core
[03/02 12:12:46   450s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:12:47   451s] #spOpts: mergeVia=F 
[03/02 12:12:47   451s] Info: 8 threads available for lower-level modules during optimization.
[03/02 12:12:47   451s] GigaOpt running with 8 threads.
[03/02 12:12:50   454s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1858.5M, totSessionCpu=0:07:33 **
[03/02 12:12:50   454s] *** opt_design -post_cts ***
[03/02 12:12:50   454s] DRC Margin: user margin 0.0; extra margin 0.2
[03/02 12:12:50   454s] Hold Target Slack: user slack 0
[03/02 12:12:50   454s] Setup Target Slack: user slack 0; extra slack 0.1
[03/02 12:12:50   454s] setUsefulSkewMode -noEcoRoute
[03/02 12:12:50   454s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/02 12:12:50   454s] Multi-VT timing optimization disabled based on library information.
[03/02 12:12:50   454s] Summary for sequential cells idenfication: 
[03/02 12:12:50   454s] Identified SBFF number: 128
[03/02 12:12:50   454s] Identified MBFF number: 0
[03/02 12:12:50   454s] Not identified SBFF number: 0
[03/02 12:12:50   454s] Not identified MBFF number: 0
[03/02 12:12:50   454s] Number of sequential cells which are not FFs: 106
[03/02 12:12:50   454s] 
[03/02 12:12:50   454s] Start to check current routing status for nets...
[03/02 12:12:50   454s] Using hname+ instead name for net compare
[03/02 12:12:50   454s] Activating lazyNetListOrdering
[03/02 12:12:50   454s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/02 12:12:50   454s] All nets are already routed correctly.
[03/02 12:12:50   454s] End to check current routing status for nets (mem=1858.5M)
[03/02 12:12:51   455s] #################################################################################
[03/02 12:12:51   455s] # Design Stage: PreRoute
[03/02 12:12:51   455s] # Design Name: minimips
[03/02 12:12:51   455s] # Design Mode: 90nm
[03/02 12:12:51   455s] # Analysis Mode: MMMC Non-OCV 
[03/02 12:12:51   455s] # Parasitics Mode: No SPEF/RCDB
[03/02 12:12:51   455s] # Signoff Settings: SI Off 
[03/02 12:12:51   455s] #################################################################################
[03/02 12:12:51   455s] Calculate delays in Single mode...
[03/02 12:12:51   455s] Topological Sorting (CPU = 0:00:00.0, MEM = 1866.5M, InitMEM = 1866.5M)
[03/02 12:12:51   459s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/02 12:12:51   459s] End delay calculation. (MEM=2320.41 CPU=0:00:04.2 REAL=0:00:00.0)
[03/02 12:12:51   459s] *** CDM Built up (cpu=0:00:04.4  real=0:00:00.0  mem= 2320.4M) ***
[03/02 12:12:52   460s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:01.0 totSessionCpu=0:07:39 mem=2320.4M)
[03/02 12:12:52   460s] 
[03/02 12:12:52   460s] ------------------------------------------------------------
[03/02 12:12:52   460s]              Initial Summary                             
[03/02 12:12:52   460s] ------------------------------------------------------------
[03/02 12:12:52   460s] 
[03/02 12:12:52   460s] Setup views included:
[03/02 12:12:52   460s]  default_emulate_view 
[03/02 12:12:52   460s] 
[03/02 12:12:52   460s] +--------------------+---------+
[03/02 12:12:52   460s] |     Setup mode     |   all   |
[03/02 12:12:52   460s] +--------------------+---------+
[03/02 12:12:52   460s] |           WNS (ns):| -0.098  |
[03/02 12:12:52   460s] |           TNS (ns):| -0.407  |
[03/02 12:12:52   460s] |    Violating Paths:|    5    |
[03/02 12:12:52   460s] |          All Paths:|  1765   |
[03/02 12:12:52   460s] +--------------------+---------+
[03/02 12:12:52   460s] 
[03/02 12:12:52   460s] +----------------+-------------------------------+------------------+
[03/02 12:12:52   460s] |                |              Real             |       Total      |
[03/02 12:12:52   460s] |    DRVs        +------------------+------------+------------------|
[03/02 12:12:52   460s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:12:52   460s] +----------------+------------------+------------+------------------+
[03/02 12:12:52   460s] |   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
[03/02 12:12:52   460s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:12:52   460s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:12:52   460s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:12:52   460s] +----------------+------------------+------------+------------------+
[03/02 12:12:52   460s] 
[03/02 12:12:52   460s] Density: 62.146%
[03/02 12:12:52   460s] ------------------------------------------------------------
[03/02 12:12:52   460s] **opt_design ... cpu = 0:00:06, real = 0:00:02, mem = 1860.5M, totSessionCpu=0:07:39 **
[03/02 12:12:52   460s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:12:52   460s] #spOpts: mergeVia=F 
[03/02 12:12:52   460s] *** Starting optimizing excluded clock nets MEM= 1860.5M) ***
[03/02 12:12:52   460s] *info: No excluded clock nets to be optimized.
[03/02 12:12:52   460s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1860.5M) ***
[03/02 12:12:52   460s] *** Starting optimizing excluded clock nets MEM= 1860.5M) ***
[03/02 12:12:52   460s] *info: No excluded clock nets to be optimized.
[03/02 12:12:52   460s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1860.5M) ***
[03/02 12:12:52   461s] <optDesign CMD> Restore Using all VT Cells
[03/02 12:12:52   461s] Effort level <high> specified for reg2reg path_group
[03/02 12:12:53   461s] Effort level <high> specified for reg2cgate path_group
[03/02 12:12:53   462s] Reported timing to dir ./timingReports
[03/02 12:12:53   462s] **opt_design ... cpu = 0:00:08, real = 0:00:03, mem = 1862.5M, totSessionCpu=0:07:41 **
[03/02 12:12:54   463s] 
[03/02 12:12:54   463s] ------------------------------------------------------------
[03/02 12:12:54   463s]      opt_design Final Summary                             
[03/02 12:12:54   463s] ------------------------------------------------------------
[03/02 12:12:54   463s] 
[03/02 12:12:54   463s] Setup views included:
[03/02 12:12:54   463s]  default_emulate_view 
[03/02 12:12:54   463s] 
[03/02 12:12:54   463s] +--------------------+---------+---------+---------+---------+
[03/02 12:12:54   463s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/02 12:12:54   463s] +--------------------+---------+---------+---------+---------+
[03/02 12:12:54   463s] |           WNS (ns):| -0.098  | -0.098  |  1.951  |  4.453  |
[03/02 12:12:54   463s] |           TNS (ns):| -0.407  | -0.407  |  0.000  |  0.000  |
[03/02 12:12:54   463s] |    Violating Paths:|    5    |    5    |    0    |    0    |
[03/02 12:12:54   463s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/02 12:12:54   463s] +--------------------+---------+---------+---------+---------+
[03/02 12:12:54   463s] 
[03/02 12:12:54   463s] +----------------+-------------------------------+------------------+
[03/02 12:12:54   463s] |                |              Real             |       Total      |
[03/02 12:12:54   463s] |    DRVs        +------------------+------------+------------------|
[03/02 12:12:54   463s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:12:54   463s] +----------------+------------------+------------+------------------+
[03/02 12:12:54   463s] |   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
[03/02 12:12:54   463s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:12:54   463s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:12:54   463s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:12:54   463s] +----------------+------------------+------------+------------------+
[03/02 12:12:54   463s] 
[03/02 12:12:54   463s] Density: 62.146%
[03/02 12:12:54   463s] Routing Overflow: 0.03% H and 0.15% V
[03/02 12:12:54   463s] ------------------------------------------------------------
[03/02 12:12:54   463s] **opt_design ... cpu = 0:00:10, real = 0:00:04, mem = 1860.5M, totSessionCpu=0:07:42 **
[03/02 12:12:54   463s] *** Finished opt_design ***
[03/02 12:12:54   463s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:12:54   463s] UM:                                         -0.407            -0.098  final
[03/02 12:12:54   464s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/02 12:12:54   464s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:12:54   464s] UM:        128.22             79            -0.407            -0.098  opt_design_drv_postcts
[03/02 12:12:54   464s] 
[03/02 12:12:54   464s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:12.4 real=0:00:07.0)
[03/02 12:12:54   464s] Info: pop threads available for lower-level modules during optimization.
[03/02 12:12:54   464s] ###############################################################
[03/02 12:12:54   464s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/02 12:12:54   464s] #  OS:                Linux x86_64(Host ID pgmicro04)
[03/02 12:12:54   464s] #  Generated on:      Thu Mar  2 12:12:54 2023
[03/02 12:12:54   464s] #  Design:            minimips
[03/02 12:12:54   464s] #  Command:           report_timing
[03/02 12:12:54   464s] ###############################################################
[03/02 12:12:55   465s] Path 1: VIOLATED (-0.098 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[62]/C->D 
[03/02 12:12:55   465s]              View:default_emulate_view
[03/02 12:12:55   465s]             Group:clock
[03/02 12:12:55   465s]        Startpoint:(R) U3_di_DI_op2_reg[20]/C
[03/02 12:12:55   465s]             Clock:(R) clock
[03/02 12:12:55   465s]          Endpoint:(R) U4_ex_U1_alu_hilo_reg[62]/D
[03/02 12:12:55   465s]             Clock:(R) clock
[03/02 12:12:55   465s]  
[03/02 12:12:55   465s]                            Capture             Launch
[03/02 12:12:55   465s]        Clock Edge:+         10.000              0.000
[03/02 12:12:55   465s]       Src Latency:+          0.000              0.000
[03/02 12:12:55   465s]       Net Latency:+          0.541 (P)          0.586 (P)
[03/02 12:12:55   465s]           Arrival:=         10.541              0.586
[03/02 12:12:55   465s]  
[03/02 12:12:55   465s]             Setup:-          0.137
[03/02 12:12:55   465s]     Required Time:=         10.404
[03/02 12:12:55   465s]      Launch Clock:-          0.586
[03/02 12:12:55   465s]         Data Path:-          9.916
[03/02 12:12:55   465s]             Slack:=         -0.098
[03/02 12:12:55   465s] 
[03/02 12:12:55   465s] #---------------------------------------------------------------------------------------------------------
[03/02 12:12:55   465s] # Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/02 12:12:55   465s] #                                                                                    (ns)    (ns)     (ns)  
[03/02 12:12:55   465s] #---------------------------------------------------------------------------------------------------------
[03/02 12:12:55   465s]   U3_di_DI_op2_reg[20]/C                    -      C       R     (arrival)      22  0.135       -    0.586  
[03/02 12:12:55   465s]   U3_di_DI_op2_reg[20]/Q                    -      C->Q    R     DFRQX1         17      -   1.187    1.772  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g37920/Q          -      S->Q    R     MU2X2          33  1.763   0.959    2.731  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g37645/Q          -      A->Q    F     INX1            2  0.973   0.211    2.942  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g37298/Q          -      A->Q    F     OR2X2          32  0.305   0.434    3.376  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g37083/Q          -      A->Q    R     ON22X1          1  0.434   0.232    3.607  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/cdnfadd_024_2/CO  -      B->CO   R     FAX0            1  0.343   0.420    4.028  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/cdnfadd_025_4/CO  -      CI->CO  R     FAX0            1  0.405   0.383    4.411  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/cdnfadd_026_8/S   -      A->S    R     FAX0            1  0.353   0.615    5.026  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/cdnfadd_026_10/S  -      B->S    R     FAX0            1  0.368   0.687    5.713  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/cdnfadd_026_11/S  -      CI->S   F     FAX0            2  0.510   0.465    6.178  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g38225/Q          -      A->Q    F     OR2X1           2  0.204   0.229    6.407  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36274/Q          -      B->Q    R     NA2X4           1  0.116   0.079    6.486  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    F     NA2X4           2  0.081   0.045    6.531  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    R     NA2X4           1  0.072   0.053    6.584  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    F     NA2X4           2  0.073   0.061    6.645  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    R     NA2X4           1  0.097   0.060    6.705  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    F     NA2X4           2  0.080   0.046    6.751  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    R     NA2X4           1  0.077   0.054    6.806  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    F     NA2X4           2  0.073   0.044    6.850  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    R     NA2X4           1  0.073   0.054    6.903  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    F     NA2X4           2  0.078   0.045    6.949  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    R     NA2X4           1  0.074   0.054    7.003  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    F     NA2X4           2  0.074   0.048    7.051  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    R     NA2X4           1  0.078   0.055    7.106  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    F     NA2X4           2  0.074   0.044    7.150  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    R     NA2X4           1  0.073   0.054    7.204  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    F     NA2X4           2  0.074   0.045    7.249  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    R     NA2X4           1  0.073   0.053    7.302  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    F     NA2X4           2  0.072   0.046    7.348  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    R     NA2X4           1  0.076   0.055    7.403  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    F     NA2X4           2  0.074   0.047    7.451  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    R     NA2X4           1  0.077   0.055    7.505  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    F     NA2X4           2  0.074   0.046    7.552  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    R     NA2X4           1  0.079   0.055    7.606  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    F     NA2X4           2  0.073   0.045    7.651  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    R     NA2X4           1  0.075   0.057    7.708  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    F     NA2X4           2  0.078   0.046    7.754  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    R     NA2X4           1  0.076   0.055    7.809  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    F     NA2X4           2  0.074   0.044    7.853  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    R     NA2X4           1  0.072   0.054    7.907  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    F     NA2X4           2  0.075   0.044    7.952  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    R     NA2X4           1  0.072   0.055    8.007  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    F     NA2X4           2  0.076   0.039    8.046  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    R     NA2X2           1  0.066   0.074    8.120  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    F     NA2X4           2  0.109   0.046    8.166  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    R     NA2X2           1  0.072   0.066    8.232  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    F     NA2X4           2  0.096   0.044    8.276  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    R     NA2X2           1  0.067   0.055    8.331  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    F     NA2X2           2  0.079   0.054    8.385  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    R     NA2X2           1  0.078   0.059    8.444  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    F     NA2X2           2  0.080   0.052    8.495  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    R     NA2X2           1  0.073   0.068    8.563  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    F     NA2X4           2  0.098   0.044    8.607  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    R     NA2X2           1  0.068   0.066    8.673  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    F     NA2X4           2  0.097   0.056    8.728  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    R     NA2X2           1  0.083   0.071    8.800  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    F     NA2X4           2  0.100   0.044    8.844  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    R     NA2X2           1  0.068   0.068    8.911  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    F     NA2X4           2  0.100   0.044    8.955  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    R     NA2X2           1  0.069   0.069    9.025  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    F     NA2X4           2  0.102   0.046    9.070  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    R     NA2X2           1  0.070   0.068    9.138  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    F     NA2X4           2  0.099   0.044    9.181  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    R     INX1            2  0.069   0.064    9.246  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    F     NO2X1           1  0.083   0.042    9.288  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    R     NO2X1           2  0.079   0.187    9.475  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    F     NO2X1           1  0.316   0.054    9.529  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    R     NO2X1           2  0.082   0.114    9.644  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36136/Q          -      A->Q    F     NO2X1           1  0.177   0.062    9.706  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36132/Q          -      A->Q    R     NO2X2           2  0.078   0.092    9.798  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36126/Q          -      A->Q    F     NO2X2           1  0.138   0.040    9.839  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g36123/Q          -      A->Q    R     NO2X2           2  0.066   0.073    9.911  
[03/02 12:12:55   465s]   U4_ex_U1_alu_mul_138_45/g38251/Q          -      A->Q    R     EN2X1           1  0.108   0.149   10.060  
[03/02 12:12:55   465s]   U4_ex_U1_alu_g21023/Q                     -      E->Q    F     AN222X1         1  0.161   0.075   10.135  
[03/02 12:12:55   465s]   U4_ex_U1_alu_g20876/Q                     -      A->Q    R     NO2X1           1  0.399   0.366   10.502  
[03/02 12:12:55   465s]   U4_ex_U1_alu_hilo_reg[62]/D               -      D       R     DFRQX1          1  0.571   0.003   10.502  
[03/02 12:12:55   465s] #---------------------------------------------------------------------------------------------------------
[03/02 12:12:55   465s] 
[03/02 12:12:55   465s] [DEV]innovus 4> opt_design -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/02 12:13:44   473s] Core basic site is core
[03/02 12:13:44   473s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:13:44   473s] Summary for sequential cells idenfication: 
[03/02 12:13:44   473s] Identified SBFF number: 128
[03/02 12:13:44   473s] Identified MBFF number: 0
[03/02 12:13:44   473s] Not identified SBFF number: 0
[03/02 12:13:44   473s] Not identified MBFF number: 0
[03/02 12:13:44   473s] Number of sequential cells which are not FFs: 106
[03/02 12:13:44   473s] 
[03/02 12:13:44   473s] #spOpts: mergeVia=F 
[03/02 12:13:45   473s] Info: 8 threads available for lower-level modules during optimization.
[03/02 12:13:45   473s] GigaOpt running with 8 threads.
[03/02 12:13:47   475s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1873.9M, totSessionCpu=0:07:54 **
[03/02 12:13:47   475s] **WARN: (IMPOPT-3318):	Missing -pre_cts|-post_cts|-post-route option.
[03/02 12:13:47   475s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for opt_design. Correct above errors/warnings before running opt_design.
[03/02 12:13:47   475s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:13:47   475s] UM:                                                                   final
[03/02 12:13:47   475s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/02 12:13:47   475s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:13:47   475s] UM:         11.71             53                                      opt_design_drv
[03/02 12:13:47   475s] 
[03/02 12:13:47   475s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.6 real=0:00:02.6)
[03/02 12:13:47   475s] Info: pop threads available for lower-level modules during optimization.
[03/02 12:13:47   476s] 
[03/02 12:13:47   476s] [DEV]innovus 5> opt_design -st_cts -drv

[03/02 12:14:03   478s] Usage: opt_design [-help] [-drv] [-exclude_nets <fileName>] [-expanded_views]
[03/02 12:14:03   478s]                   [-ideal_clock] [-include_nets <fileName>]
[03/02 12:14:03   478s]                   [-include_pins <fileName>] [-incremental] [-no_eco_route]
[03/02 12:14:03   478s]                   [-post_cts] [-post_route] [-pre_cts] [-pre_route]
[03/02 12:14:03   478s]                   [-report_dir <directoryName>] [-report_prefix <fileNamePrefix>]
[03/02 12:14:03   478s]                   [-setup] [-use_sdf] [-use_transition_files] [ -hold  [-holdVioData <fileName>] ]
[03/02 12:14:03   478s] 
[03/02 12:14:03   478s] **ERROR: (IMPTCM-48):	"-st_cts" is not a legal option for command "opt_design". Either the current option or an option prior to it is not specified correctly.
[03/02 12:14:03   478s] 
[03/02 12:14:03   478s] [DEV]innovus 6> opt_design -post_cts -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/02 12:14:09   479s] **INFO: Enabling Trial Route flow for DRV Fixing.
[03/02 12:14:09   479s] Core basic site is core
[03/02 12:14:09   479s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/02 12:14:09   479s] #spOpts: mergeVia=F 
[03/02 12:14:09   479s] Info: 8 threads available for lower-level modules during optimization.
[03/02 12:14:09   479s] GigaOpt running with 8 threads.
[03/02 12:14:12   481s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1873.9M, totSessionCpu=0:08:00 **
[03/02 12:14:12   481s] *** opt_design -post_cts ***
[03/02 12:14:12   481s] DRC Margin: user margin 0.0; extra margin 0.2
[03/02 12:14:12   481s] Hold Target Slack: user slack 0
[03/02 12:14:12   481s] Setup Target Slack: user slack 0; extra slack 0.1
[03/02 12:14:12   481s] setUsefulSkewMode -noEcoRoute
[03/02 12:14:12   481s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/02 12:14:13   482s] Multi-VT timing optimization disabled based on library information.
[03/02 12:14:13   482s] Summary for sequential cells idenfication: 
[03/02 12:14:13   482s] Identified SBFF number: 128
[03/02 12:14:13   482s] Identified MBFF number: 0
[03/02 12:14:13   482s] Not identified SBFF number: 0
[03/02 12:14:13   482s] Not identified MBFF number: 0
[03/02 12:14:13   482s] Number of sequential cells which are not FFs: 106
[03/02 12:14:13   482s] 
[03/02 12:14:13   482s] Start to check current routing status for nets...
[03/02 12:14:13   482s] Using hname+ instead name for net compare
[03/02 12:14:13   482s] Activating lazyNetListOrdering
[03/02 12:14:13   482s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/02 12:14:13   482s] All nets are already routed correctly.
[03/02 12:14:13   482s] End to check current routing status for nets (mem=1873.9M)
[03/02 12:14:13   483s] 
[03/02 12:14:13   483s] ------------------------------------------------------------
[03/02 12:14:13   483s]              Initial Summary                             
[03/02 12:14:13   483s] ------------------------------------------------------------
[03/02 12:14:13   483s] 
[03/02 12:14:13   483s] Setup views included:
[03/02 12:14:13   483s]  default_emulate_view 
[03/02 12:14:13   483s] 
[03/02 12:14:13   483s] +--------------------+---------+
[03/02 12:14:13   483s] |     Setup mode     |   all   |
[03/02 12:14:13   483s] +--------------------+---------+
[03/02 12:14:13   483s] |           WNS (ns):| -0.098  |
[03/02 12:14:13   483s] |           TNS (ns):| -0.407  |
[03/02 12:14:13   483s] |    Violating Paths:|    5    |
[03/02 12:14:13   483s] |          All Paths:|  1765   |
[03/02 12:14:13   483s] +--------------------+---------+
[03/02 12:14:13   483s] 
[03/02 12:14:13   483s] +----------------+-------------------------------+------------------+
[03/02 12:14:13   483s] |                |              Real             |       Total      |
[03/02 12:14:13   483s] |    DRVs        +------------------+------------+------------------|
[03/02 12:14:13   483s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:14:13   483s] +----------------+------------------+------------+------------------+
[03/02 12:14:13   483s] |   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
[03/02 12:14:13   483s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:14:13   483s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:14:13   483s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:14:13   483s] +----------------+------------------+------------+------------------+
[03/02 12:14:13   483s] 
[03/02 12:14:13   483s] Density: 62.146%
[03/02 12:14:13   483s] ------------------------------------------------------------
[03/02 12:14:13   483s] **opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1867.8M, totSessionCpu=0:08:02 **
[03/02 12:14:13   483s] PhyDesignGrid: maxLocalDensity 0.98
[03/02 12:14:13   483s] #spOpts: mergeVia=F 
[03/02 12:14:14   484s] *** Starting optimizing excluded clock nets MEM= 1867.9M) ***
[03/02 12:14:14   484s] *info: No excluded clock nets to be optimized.
[03/02 12:14:14   484s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1867.9M) ***
[03/02 12:14:14   484s] *** Starting optimizing excluded clock nets MEM= 1867.9M) ***
[03/02 12:14:14   484s] *info: No excluded clock nets to be optimized.
[03/02 12:14:14   484s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1867.9M) ***
[03/02 12:14:14   484s] <optDesign CMD> Restore Using all VT Cells
[03/02 12:14:14   484s] Effort level <high> specified for reg2reg path_group
[03/02 12:14:14   484s] Effort level <high> specified for reg2cgate path_group
[03/02 12:14:14   485s] Reported timing to dir ./timingReports
[03/02 12:14:14   485s] **opt_design ... cpu = 0:00:04, real = 0:00:02, mem = 1869.9M, totSessionCpu=0:08:04 **
[03/02 12:14:16   487s] 
[03/02 12:14:16   487s] ------------------------------------------------------------
[03/02 12:14:16   487s]      opt_design Final Summary                             
[03/02 12:14:16   487s] ------------------------------------------------------------
[03/02 12:14:16   487s] 
[03/02 12:14:16   487s] Setup views included:
[03/02 12:14:16   487s]  default_emulate_view 
[03/02 12:14:16   487s] 
[03/02 12:14:16   487s] +--------------------+---------+---------+---------+---------+
[03/02 12:14:16   487s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/02 12:14:16   487s] +--------------------+---------+---------+---------+---------+
[03/02 12:14:16   487s] |           WNS (ns):| -0.098  | -0.098  |  1.951  |  4.453  |
[03/02 12:14:16   487s] |           TNS (ns):| -0.407  | -0.407  |  0.000  |  0.000  |
[03/02 12:14:16   487s] |    Violating Paths:|    5    |    5    |    0    |    0    |
[03/02 12:14:16   487s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/02 12:14:16   487s] +--------------------+---------+---------+---------+---------+
[03/02 12:14:16   487s] 
[03/02 12:14:16   487s] +----------------+-------------------------------+------------------+
[03/02 12:14:16   487s] |                |              Real             |       Total      |
[03/02 12:14:16   487s] |    DRVs        +------------------+------------+------------------|
[03/02 12:14:16   487s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/02 12:14:16   487s] +----------------+------------------+------------+------------------+
[03/02 12:14:16   487s] |   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
[03/02 12:14:16   487s] |   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
[03/02 12:14:16   487s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:14:16   487s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/02 12:14:16   487s] +----------------+------------------+------------+------------------+
[03/02 12:14:16   487s] 
[03/02 12:14:16   487s] Density: 62.146%
[03/02 12:14:16   487s] Routing Overflow: 0.03% H and 0.15% V
[03/02 12:14:16   487s] ------------------------------------------------------------
[03/02 12:14:16   487s] **opt_design ... cpu = 0:00:05, real = 0:00:04, mem = 1867.9M, totSessionCpu=0:08:05 **
[03/02 12:14:16   487s] *** Finished opt_design ***
[03/02 12:14:16   487s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:14:16   487s] UM:                                         -0.407            -0.098  final
[03/02 12:14:16   487s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/02 12:14:16   487s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/02 12:14:16   487s] UM:         11.49             29            -0.407            -0.098  opt_design_drv_postcts
[03/02 12:14:16   487s] 
[03/02 12:14:16   487s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:08.1 real=0:00:06.4)
[03/02 12:14:16   487s] Info: pop threads available for lower-level modules during optimization.
[03/02 12:14:16   487s] 0
[03/02 12:14:16   487s] [DEV]innovus 7> Suppress "**WARN ..." messages.
[03/02 12:14:56   493s] eval_legacy { report_message -start_cmd }
[03/02 12:14:56   493s] exclude_path_collection 0
[03/02 12:14:56   493s] eval_legacy { report_message -start_cmd }
[03/02 12:14:56   493s] reset_design
[03/02 12:14:56   493s] Reset to color id 0 for U1_pf_RC_CG_HIER_INST1 (RC_CG_MOD_AUTO_minimips) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST2 (RC_CG_MOD_AUTO_minimips_1) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST3 (RC_CG_MOD_AUTO_minimips_2) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U9_bus_ctrl_RC_CG_HIER_INST42 (RC_CG_MOD_AUTO_minimips_41) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST6 (RC_CG_MOD_AUTO_minimips_5) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST7 (RC_CG_MOD_AUTO_minimips_6) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U4_ex_U1_alu_csa_tree_eq_127_42_groupi (csa_tree_eq_127_42_group_461) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U4_ex_U1_alu_mul_138_45 (mult_signed) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U4_ex_U1_alu_mul_139_47 (mult_unsigned) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST10 (RC_CG_MOD_AUTO_minimips_9) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST11 (RC_CG_MOD_AUTO_minimips_10) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST12 (RC_CG_MOD_AUTO_minimips_11) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST13 (RC_CG_MOD_AUTO_minimips_12) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST14 (RC_CG_MOD_AUTO_minimips_13) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST15 (RC_CG_MOD_AUTO_minimips_14) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST16 (RC_CG_MOD_AUTO_minimips_15) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST17 (RC_CG_MOD_AUTO_minimips_16) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST18 (RC_CG_MOD_AUTO_minimips_17) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST19 (RC_CG_MOD_AUTO_minimips_18) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST20 (RC_CG_MOD_AUTO_minimips_19) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST21 (RC_CG_MOD_AUTO_minimips_20) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST22 (RC_CG_MOD_AUTO_minimips_21) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST23 (RC_CG_MOD_AUTO_minimips_22) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST24 (RC_CG_MOD_AUTO_minimips_23) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST25 (RC_CG_MOD_AUTO_minimips_24) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST26 (RC_CG_MOD_AUTO_minimips_25) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST27 (RC_CG_MOD_AUTO_minimips_26) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST28 (RC_CG_MOD_AUTO_minimips_27) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST29 (RC_CG_MOD_AUTO_minimips_28) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST30 (RC_CG_MOD_AUTO_minimips_29) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST31 (RC_CG_MOD_AUTO_minimips_30) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST32 (RC_CG_MOD_AUTO_minimips_31) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST33 (RC_CG_MOD_AUTO_minimips_32) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST34 (RC_CG_MOD_AUTO_minimips_33) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST35 (RC_CG_MOD_AUTO_minimips_34) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST36 (RC_CG_MOD_AUTO_minimips_35) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST37 (RC_CG_MOD_AUTO_minimips_36) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST38 (RC_CG_MOD_AUTO_minimips_37) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST39 (RC_CG_MOD_AUTO_minimips_38) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST9 (RC_CG_MOD_AUTO_minimips_8) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U3_di_RC_CG_HIER_INST4 (RC_CG_MOD_AUTO_minimips_3) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST40 (RC_CG_MOD_AUTO_minimips_39) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST41 (RC_CG_MOD_AUTO_minimips_40) and all their descendants.
[03/02 12:14:56   493s] Reset to color id 0 for RC_CG_DECLONE_HIER_INST (RC_CG_MOD_AUTO_minimips_4) and all their descendants.
[03/02 12:14:56   493s] Free PSO.
[03/02 12:14:56   494s] Cannot find current Dcalc in active list!
[03/02 12:14:58   495s] 
[03/02 12:14:58   495s] 
[03/02 12:14:58   495s] Info (SM2C): Status of key globals:
[03/02 12:14:58   495s] 	 MMMC-by-default flow     : 1
[03/02 12:14:58   495s] 	 Default MMMC objs envvar : 0
[03/02 12:14:58   495s] 	 Data portability         : 0
[03/02 12:14:58   495s] 	 MMMC PV Emulation        : 0
[03/02 12:14:58   495s] 	 MMMC debug               : 0
[03/02 12:14:58   495s] 	 Init_Design flow         : 1
[03/02 12:14:58   495s] 
[03/02 12:14:58   495s] 
[03/02 12:14:58   495s] 	 CTE SM2C global          : false
[03/02 12:14:58   495s] 	 Reporting view filter    : false
[03/02 12:14:58   495s] 
[03/02 12:14:58   495s] Threads Configured:8
[03/02 12:15:00   503s] Loading view definition file from minimips_floor02.dat/minimips_floor02.dat/viewDefinition.tcl
[03/02 12:15:00   503s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=8.36min, fe_real=8.28min, fe_mem=1563.7M) ***
[03/02 12:15:01   504s] *** Netlist is unique.
[03/02 12:15:01   504s] Loading preference file minimips_floor02.dat/minimips_floor02.dat/gui.pref.tcl ...
[03/02 12:15:02   505s] minimips
[03/02 12:15:03   505s] Delete all existing relative floorplan constraints.
[03/02 12:15:03   505s] source minimips_floor02.dat/minimips_floor02.dat/minimips_power_constraints.tcl
[03/02 12:15:03   505s] **ERROR: (IMPSE-101):	report_messages: Must specify a '-start_cmd' before '-end_cmd' option. Ignore.
[03/02 12:15:03   506s] gui_set_draw_view fplan
[03/02 12:15:14   507s] **ERROR: (IMPQTF-4044):	Error happens when execute '' with error message: 'invalid command name ""'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
exit
[03/02 12:15:37   515s] 
[03/02 12:15:37   515s] *** Memory Usage v#1 (Current mem = 1667.539M, initial mem = 170.871M) ***
[03/02 12:15:37   515s] 
[03/02 12:15:37   515s] *** Summary of all messages that are not suppressed in this session:
[03/02 12:15:37   515s] Severity  ID               Count  Summary                                  
[03/02 12:15:37   515s] WARNING   IMPLF-200          868  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/02 12:15:37   515s] WARNING   IMPLF-201          724  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/02 12:15:37   515s] ERROR     IMPSE-101            1  report_messages: Must specify a '-start_...
[03/02 12:15:37   515s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/02 12:15:37   515s] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/02 12:15:37   515s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/02 12:15:37   515s] WARNING   IMPTS-282           60  Cell '%s' is not a level shifter cell bu...
[03/02 12:15:37   515s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[03/02 12:15:37   515s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[03/02 12:15:37   515s] WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
[03/02 12:15:37   515s] WARNING   IMPCK-6327           8  The final routing for net "%s" is signif...
[03/02 12:15:37   515s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[03/02 12:15:37   515s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[03/02 12:15:37   515s] WARNING   IMPCK-6350          76  Clock net %s has %g percent resistance d...
[03/02 12:15:37   515s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[03/02 12:15:37   515s] WARNING   IMPVL-159         3240  Pin '%s' of cell '%s' is defined in LEF ...
[03/02 12:15:37   515s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/02 12:15:37   515s] WARNING   IMPPP-4055           1  The run time of add_stripes will degrade...
[03/02 12:15:37   515s] WARNING   IMPPP-4063           1  Multi-CPU is set to 4 in add_stripes.  W...
[03/02 12:15:37   515s] WARNING   IMPPP-354            1  The power planner did not generate %s st...
[03/02 12:15:37   515s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[03/02 12:15:37   515s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[03/02 12:15:37   515s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/02 12:15:37   515s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/02 12:15:37   515s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[03/02 12:15:37   515s] WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
[03/02 12:15:37   515s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/02 12:15:37   515s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/02 12:15:37   515s] ERROR     IMPOPT-570           1  Initial sanity checks failed for opt_des...
[03/02 12:15:37   515s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/02 12:15:37   515s] WARNING   IMPOPT-3318          1  Missing -pre_cts|-post_cts|-post-route o...
[03/02 12:15:37   515s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[03/02 12:15:37   515s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[03/02 12:15:37   515s] ERROR     IMPQTF-4044          1  Error happens when execute '%s' with err...
[03/02 12:15:37   515s] *** Message Summary: 5125 warning(s), 6 error(s)
[03/02 12:15:37   515s] 
[03/02 12:15:37   515s] --- Ending "Innovus" (totcpu=0:08:33, real=0:08:54, mem=1667.5M) ---
