

================================================================
== Vitis HLS Report for 'Buffer_ADC'
================================================================
* Date:           Thu Dec  7 14:54:05 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Virtual_ADC
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       12|  20.000 ns|  0.120 us|    3|   13|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.68>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ADC_buffer_cons_addr_read = read i10 @_ssdm_op_Read.ap_none.i10, i10 %ADC_buffer_cons_addr" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 14 'read' 'ADC_buffer_cons_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%DDR_Master_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %DDR_Master" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 15 'read' 'DDR_Master_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%DDR_Ready_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_Ready" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 16 'read' 'DDR_Ready_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%DDR_prod_addr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_prod_addr" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 17 'read' 'DDR_prod_addr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%DDR_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %DDR_size" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 18 'read' 'DDR_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%ADC_buffer_error_read = read i1 @_ssdm_op_Read.s_axilite.i1P0A, i1 %ADC_buffer_error" [../virtual_adc/buffer_adc.cpp:40]   --->   Operation 19 'read' 'ADC_buffer_error_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ADC_buffer_prod_addr_reg_load = load i10 %ADC_buffer_prod_addr_reg" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 20 'load' 'ADC_buffer_prod_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ADC_buffer_cons_addr_reg_load = load i10 %ADC_buffer_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 21 'load' 'ADC_buffer_cons_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln43 = icmp_ugt  i10 %ADC_buffer_prod_addr_reg_load, i10 %ADC_buffer_cons_addr_reg_load" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln46 = icmp_ugt  i10 %ADC_buffer_cons_addr_reg_load, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:46]   --->   Operation 23 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%icmp_ln46_1 = icmp_ult  i10 %ADC_buffer_prod_addr_reg_load, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:46]   --->   Operation 24 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_3)   --->   "%ADC_buffer_empty_error = or i1 %icmp_ln46, i1 %icmp_ln46_1" [../virtual_adc/buffer_adc.cpp:46]   --->   Operation 25 'or' 'ADC_buffer_empty_error' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_2)   --->   "%ADC_buffer_empty_error_1 = and i1 %icmp_ln46, i1 %icmp_ln46_1" [../virtual_adc/buffer_adc.cpp:44]   --->   Operation 26 'and' 'ADC_buffer_empty_error_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%ADC_buffer_empty_error_2 = or i1 %ADC_buffer_error_read, i1 %ADC_buffer_empty_error_1" [../virtual_adc/buffer_adc.cpp:40]   --->   Operation 27 'or' 'ADC_buffer_empty_error_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_3)   --->   "%xor_ln40 = xor i1 %ADC_buffer_error_read, i1 1" [../virtual_adc/buffer_adc.cpp:40]   --->   Operation 28 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node ADC_buffer_empty_error_3)   --->   "%and_ln43 = and i1 %icmp_ln43, i1 %xor_ln40" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 29 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%ADC_buffer_empty_error_3 = select i1 %and_ln43, i1 %ADC_buffer_empty_error, i1 %ADC_buffer_empty_error_2" [../virtual_adc/buffer_adc.cpp:43]   --->   Operation 30 'select' 'ADC_buffer_empty_error_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %DDR_Ready_read, i32 0" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 31 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%or_ln50 = or i1 %ADC_buffer_empty_error_3, i1 %icmp_ln50" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 32 'or' 'or_ln50' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln56 = store i10 %ADC_buffer_cons_addr_read, i10 %ADC_buffer_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:56]   --->   Operation 33 'store' 'store_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_ne  i32 %DDR_Ready_read, i32 0" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 34 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 36 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_size"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_size, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_size, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_cons_addr"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_cons_addr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_cons_addr, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_prod_addr"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_prod_addr, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_prod_addr, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DDR_Ready"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_Ready, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DDR_Ready, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DDR_Master, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %DDR_Master, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ADC_mem, void @empty_9, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %ADC_mem, i64 666, i64 211, i64 4294967295"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ADC_mem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ADC_Ready"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_Ready, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ADC_buffer_cons_addr"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ADC_buffer_cons_addr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ADC_buffer_prod_addr"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ADC_buffer_prod_addr, void @empty_11, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ADC_buffer_error"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_buffer_error, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ADC_buffer_error, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ADC_Ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %ADC_Ready" [../virtual_adc/buffer_adc.cpp:4]   --->   Operation 65 'read' 'ADC_Ready_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DDR_cons_addr_reg_load = load i32 %DDR_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:61]   --->   Operation 66 'load' 'DDR_cons_addr_reg_load' <Predicate = (!or_ln50)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.68ns)   --->   "%select_ln50 = select i1 %or_ln50, i10 0, i10 %ADC_buffer_prod_addr_reg_load" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 67 'select' 'select_ln50' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln50_1 = select i1 %or_ln50, i32 0, i32 %DDR_cons_addr_reg_load" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 68 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.73ns)   --->   "%ADC_buffer_prod_addr_next = add i10 %select_ln50, i10 1" [../virtual_adc/buffer_adc.cpp:58]   --->   Operation 69 'add' 'ADC_buffer_prod_addr_next' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%ADC_buffer_prod_addr_next_next = add i10 %select_ln50, i10 2" [../virtual_adc/buffer_adc.cpp:59]   --->   Operation 70 'add' 'ADC_buffer_prod_addr_next_next' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.73ns)   --->   "%icmp_ln60 = icmp_eq  i10 %ADC_buffer_prod_addr_next, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:60]   --->   Operation 71 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%icmp_ln60_1 = icmp_eq  i10 %ADC_buffer_prod_addr_next_next, i10 %ADC_buffer_cons_addr_read" [../virtual_adc/buffer_adc.cpp:60]   --->   Operation 72 'icmp' 'icmp_ln60_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%DDR_empty = icmp_eq  i32 %select_ln50_1, i32 %DDR_prod_addr_read" [../virtual_adc/buffer_adc.cpp:61]   --->   Operation 73 'icmp' 'DDR_empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63 = or i1 %icmp_ln60, i1 %icmp_ln60_1" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 74 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63_2 = or i1 %DDR_empty, i1 %ADC_buffer_empty_error_3" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 75 'or' 'or_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63_1 = or i1 %or_ln63_2, i1 %or_ln63" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 76 'or' 'or_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%xor_ln63 = xor i1 %or_ln63_1, i1 1" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 77 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%and_ln63 = and i1 %ADC_Ready_read, i1 %xor_ln63" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 78 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %icmp_ln63" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 79 'and' 'and_ln63_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln63 = br i1 %and_ln63_1, void %if.end65, void %if.then48" [../virtual_adc/buffer_adc.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln50_1, i3 0" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i35 %shl_ln" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 82 'zext' 'zext_ln64' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln64 = add i64 %zext_ln64, i64 %DDR_Master_read" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 83 'add' 'add_ln64' <Predicate = (and_ln63_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln64, i32 3, i32 63" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 84 'partselect' 'trunc_ln64_1' <Predicate = (and_ln63_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i61 %trunc_ln64_1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 85 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln64" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 86 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 88 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 89 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 90 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 92 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 94 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 95 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %gmem_addr_read" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 96 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %gmem_addr_read, i32 32, i32 63" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 97 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.80>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i10 %select_ln50" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 98 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%ADC_mem_addr = getelementptr i32 %ADC_mem, i64 0, i64 %zext_ln64_1" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 99 'getelementptr' 'ADC_mem_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %trunc_ln64, i11 %ADC_mem_addr" [../virtual_adc/buffer_adc.cpp:64]   --->   Operation 100 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %select_ln50_1, i32 1" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 101 'add' 'add_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln66 = icmp_eq  i32 %add_ln66, i32 %DDR_size_read" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 102 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i32 0, i32 %add_ln66" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 103 'select' 'select_ln66' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %ADC_buffer_prod_addr_next" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 104 'zext' 'zext_ln65' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%ADC_mem_addr_1 = getelementptr i32 %ADC_mem, i64 0, i64 %zext_ln65" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 105 'getelementptr' 'ADC_mem_addr_1' <Predicate = (and_ln63_1)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %trunc_ln1, i11 %ADC_mem_addr_1" [../virtual_adc/buffer_adc.cpp:65]   --->   Operation 106 'store' 'store_ln65' <Predicate = (and_ln63_1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln68 = br void %if.end65" [../virtual_adc/buffer_adc.cpp:68]   --->   Operation 107 'br' 'br_ln68' <Predicate = (and_ln63_1)> <Delay = 1.58>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%ADC_buffer_prod_addr_reg_flag_1 = phi i1 1, void %if.then48, i1 %or_ln50, void %entry_ifconv" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 108 'phi' 'ADC_buffer_prod_addr_reg_flag_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%ADC_buffer_prod_addr_reg_new_1 = phi i10 %ADC_buffer_prod_addr_next_next, void %if.then48, i10 0, void %entry_ifconv"   --->   Operation 109 'phi' 'ADC_buffer_prod_addr_reg_new_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%DDR_cons_addr_reg_new_1 = phi i32 %select_ln66, void %if.then48, i32 0, void %entry_ifconv" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 110 'phi' 'DDR_cons_addr_reg_new_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_0_0_0185 = phi i10 %ADC_buffer_prod_addr_next_next, void %if.then48, i10 %select_ln50, void %entry_ifconv"   --->   Operation 111 'phi' 'p_0_0_0185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_0_0186 = phi i32 %select_ln66, void %if.then48, i32 %select_ln50_1, void %entry_ifconv" [../virtual_adc/buffer_adc.cpp:66]   --->   Operation 112 'phi' 'p_0_0_0186' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %DDR_cons_addr, i32 %p_0_0_0186" [../virtual_adc/buffer_adc.cpp:69]   --->   Operation 113 'write' 'write_ln69' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_none.i10P0A, i10 %ADC_buffer_prod_addr, i10 %p_0_0_0185" [../virtual_adc/buffer_adc.cpp:70]   --->   Operation 114 'write' 'write_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (1.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %ADC_buffer_error, i1 %ADC_buffer_empty_error_3" [../virtual_adc/buffer_adc.cpp:72]   --->   Operation 115 'write' 'write_ln72' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %ADC_buffer_prod_addr_reg_flag_1, void %if.end65.new, void %mergeST1" [../virtual_adc/buffer_adc.cpp:50]   --->   Operation 116 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %DDR_cons_addr_reg_new_1, i32 %DDR_cons_addr_reg" [../virtual_adc/buffer_adc.cpp:53]   --->   Operation 117 'store' 'store_ln53' <Predicate = (ADC_buffer_prod_addr_reg_flag_1)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln51 = store i10 %ADC_buffer_prod_addr_reg_new_1, i10 %ADC_buffer_prod_addr_reg" [../virtual_adc/buffer_adc.cpp:51]   --->   Operation 118 'store' 'store_ln51' <Predicate = (ADC_buffer_prod_addr_reg_flag_1)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end65.new"   --->   Operation 119 'br' 'br_ln0' <Predicate = (ADC_buffer_prod_addr_reg_flag_1)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [../virtual_adc/buffer_adc.cpp:73]   --->   Operation 120 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DDR_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DDR_cons_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DDR_prod_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DDR_Ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DDR_Master]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ADC_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ ADC_Ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ADC_buffer_cons_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ADC_buffer_prod_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ADC_buffer_error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ADC_buffer_prod_addr_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ADC_buffer_cons_addr_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ DDR_cons_addr_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ADC_buffer_cons_addr_read       (read          ) [ 00100000000000]
DDR_Master_read                 (read          ) [ 00100000000000]
DDR_Ready_read                  (read          ) [ 00000000000000]
DDR_prod_addr_read              (read          ) [ 00100000000000]
DDR_size_read                   (read          ) [ 00111111111110]
ADC_buffer_error_read           (read          ) [ 00000000000000]
ADC_buffer_prod_addr_reg_load   (load          ) [ 00100000000000]
ADC_buffer_cons_addr_reg_load   (load          ) [ 00000000000000]
icmp_ln43                       (icmp          ) [ 00000000000000]
icmp_ln46                       (icmp          ) [ 00000000000000]
icmp_ln46_1                     (icmp          ) [ 00000000000000]
ADC_buffer_empty_error          (or            ) [ 00000000000000]
ADC_buffer_empty_error_1        (and           ) [ 00000000000000]
ADC_buffer_empty_error_2        (or            ) [ 00000000000000]
xor_ln40                        (xor           ) [ 00000000000000]
and_ln43                        (and           ) [ 00000000000000]
ADC_buffer_empty_error_3        (select        ) [ 00111111111111]
icmp_ln50                       (icmp          ) [ 00000000000000]
or_ln50                         (or            ) [ 00111111111111]
store_ln56                      (store         ) [ 00000000000000]
icmp_ln63                       (icmp          ) [ 00100000000000]
spectopmodule_ln4               (spectopmodule ) [ 00000000000000]
specinterface_ln4               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specmemcore_ln0                 (specmemcore   ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000]
ADC_Ready_read                  (read          ) [ 00000000000000]
DDR_cons_addr_reg_load          (load          ) [ 00000000000000]
select_ln50                     (select        ) [ 00111111111111]
select_ln50_1                   (select        ) [ 00111111111111]
ADC_buffer_prod_addr_next       (add           ) [ 00011111111111]
ADC_buffer_prod_addr_next_next  (add           ) [ 00111111111111]
icmp_ln60                       (icmp          ) [ 00000000000000]
icmp_ln60_1                     (icmp          ) [ 00000000000000]
DDR_empty                       (icmp          ) [ 00000000000000]
or_ln63                         (or            ) [ 00000000000000]
or_ln63_2                       (or            ) [ 00000000000000]
or_ln63_1                       (or            ) [ 00000000000000]
xor_ln63                        (xor           ) [ 00000000000000]
and_ln63                        (and           ) [ 00000000000000]
and_ln63_1                      (and           ) [ 00111111111111]
br_ln63                         (br            ) [ 00111111111111]
shl_ln                          (bitconcatenate) [ 00000000000000]
zext_ln64                       (zext          ) [ 00000000000000]
add_ln64                        (add           ) [ 00000000000000]
trunc_ln64_1                    (partselect    ) [ 00010000000000]
sext_ln64                       (sext          ) [ 00000000000000]
gmem_addr                       (getelementptr ) [ 00001111111100]
gmem_load_req                   (readreq       ) [ 00000000000000]
gmem_addr_read                  (read          ) [ 00000000000000]
trunc_ln64                      (trunc         ) [ 00000000000010]
trunc_ln1                       (partselect    ) [ 00000000000011]
zext_ln64_1                     (zext          ) [ 00000000000000]
ADC_mem_addr                    (getelementptr ) [ 00000000000000]
store_ln64                      (store         ) [ 00000000000000]
add_ln66                        (add           ) [ 00000000000000]
icmp_ln66                       (icmp          ) [ 00000000000000]
select_ln66                     (select        ) [ 00100000000001]
zext_ln65                       (zext          ) [ 00000000000000]
ADC_mem_addr_1                  (getelementptr ) [ 00000000000000]
store_ln65                      (store         ) [ 00000000000000]
br_ln68                         (br            ) [ 00000000000000]
ADC_buffer_prod_addr_reg_flag_1 (phi           ) [ 00000000000001]
ADC_buffer_prod_addr_reg_new_1  (phi           ) [ 00000000000001]
DDR_cons_addr_reg_new_1         (phi           ) [ 00000000000001]
p_0_0_0185                      (phi           ) [ 00000000000001]
p_0_0_0186                      (phi           ) [ 00000000000001]
write_ln69                      (write         ) [ 00000000000000]
write_ln70                      (write         ) [ 00000000000000]
write_ln72                      (write         ) [ 00000000000000]
br_ln50                         (br            ) [ 00000000000000]
store_ln53                      (store         ) [ 00000000000000]
store_ln51                      (store         ) [ 00000000000000]
br_ln0                          (br            ) [ 00000000000000]
ret_ln73                        (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DDR_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDR_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DDR_cons_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDR_cons_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DDR_prod_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDR_prod_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DDR_Ready">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDR_Ready"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DDR_Master">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDR_Master"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ADC_mem">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_mem"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ADC_Ready">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_Ready"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ADC_buffer_cons_addr">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_buffer_cons_addr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ADC_buffer_prod_addr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_buffer_prod_addr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ADC_buffer_error">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_buffer_error"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ADC_buffer_prod_addr_reg">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_buffer_prod_addr_reg"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ADC_buffer_cons_addr_reg">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADC_buffer_cons_addr_reg"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="DDR_cons_addr_reg">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDR_cons_addr_reg"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="ADC_buffer_cons_addr_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ADC_buffer_cons_addr_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="DDR_Master_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DDR_Master_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="DDR_Ready_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DDR_Ready_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DDR_prod_addr_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DDR_prod_addr_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="DDR_size_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DDR_size_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ADC_buffer_error_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ADC_buffer_error_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ADC_Ready_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ADC_Ready_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem_addr_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="8"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln69_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/13 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln70_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/13 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln72_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="12"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/13 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ADC_mem_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ADC_mem_addr/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="11" slack="1"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/12 store_ln65/13 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ADC_mem_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ADC_mem_addr_1/13 "/>
</bind>
</comp>

<comp id="230" class="1005" name="ADC_buffer_prod_addr_reg_flag_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ADC_buffer_prod_addr_reg_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="ADC_buffer_prod_addr_reg_flag_1_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="12"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ADC_buffer_prod_addr_reg_flag_1/13 "/>
</bind>
</comp>

<comp id="240" class="1005" name="ADC_buffer_prod_addr_reg_new_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="11"/>
<pin id="242" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opset="ADC_buffer_prod_addr_reg_new_1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="ADC_buffer_prod_addr_reg_new_1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="11"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="11"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ADC_buffer_prod_addr_reg_new_1/13 "/>
</bind>
</comp>

<comp id="251" class="1005" name="DDR_cons_addr_reg_new_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="11"/>
<pin id="253" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="DDR_cons_addr_reg_new_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="DDR_cons_addr_reg_new_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="11"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="DDR_cons_addr_reg_new_1/13 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_0_0_0185_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="264" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0185 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_0_0_0185_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="11"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="10" slack="11"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0185/13 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_0_0_0186_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0186 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_0_0_0186_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="11"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0186/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ADC_buffer_prod_addr_reg_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ADC_buffer_prod_addr_reg_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ADC_buffer_cons_addr_reg_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ADC_buffer_cons_addr_reg_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln43_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln46_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln46_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="ADC_buffer_empty_error_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ADC_buffer_empty_error/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="ADC_buffer_empty_error_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ADC_buffer_empty_error_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="ADC_buffer_empty_error_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ADC_buffer_empty_error_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln40_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln43_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ADC_buffer_empty_error_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ADC_buffer_empty_error_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln50_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_ln50_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln56_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln63_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="DDR_cons_addr_reg_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DDR_cons_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln50_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln50_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ADC_buffer_prod_addr_next_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ADC_buffer_prod_addr_next/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ADC_buffer_prod_addr_next_next_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ADC_buffer_prod_addr_next_next/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln60_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="1"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln60_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="10" slack="1"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="DDR_empty_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="DDR_empty/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln63_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln63_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln63_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln63_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln63_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln63_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shl_ln_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="35" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln64_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="35" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln64_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="35" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="1"/>
<pin id="463" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln64_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="61" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln64_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="61" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="gmem_addr_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="61" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln64_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="0" index="3" bw="7" slack="0"/>
<pin id="494" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/11 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln64_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="10"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln66_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="10"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln66_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="11"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln66_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln65_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="11"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln53_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln51_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/13 "/>
</bind>
</comp>

<comp id="537" class="1005" name="ADC_buffer_cons_addr_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="1"/>
<pin id="539" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ADC_buffer_cons_addr_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="DDR_Master_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="1"/>
<pin id="545" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DDR_Master_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="DDR_prod_addr_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DDR_prod_addr_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="DDR_size_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="11"/>
<pin id="555" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="DDR_size_read "/>
</bind>
</comp>

<comp id="561" class="1005" name="ADC_buffer_empty_error_3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ADC_buffer_empty_error_3 "/>
</bind>
</comp>

<comp id="567" class="1005" name="or_ln50_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln50 "/>
</bind>
</comp>

<comp id="574" class="1005" name="icmp_ln63_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="579" class="1005" name="select_ln50_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="10"/>
<pin id="581" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="585" class="1005" name="select_ln50_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="10"/>
<pin id="587" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="select_ln50_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="ADC_buffer_prod_addr_next_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="11"/>
<pin id="593" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opset="ADC_buffer_prod_addr_next "/>
</bind>
</comp>

<comp id="596" class="1005" name="ADC_buffer_prod_addr_next_next_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="11"/>
<pin id="598" dir="1" index="1" bw="10" slack="11"/>
</pin_list>
<bind>
<opset="ADC_buffer_prod_addr_next_next "/>
</bind>
</comp>

<comp id="602" class="1005" name="and_ln63_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="11"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln63_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="trunc_ln64_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="61" slack="1"/>
<pin id="608" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="gmem_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="trunc_ln64_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="622" class="1005" name="trunc_ln1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2"/>
<pin id="624" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="select_ln66_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="112" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="114" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="116" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="124" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="126" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="128" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="122" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="122" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="96" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="271"><net_src comp="265" pin="4"/><net_sink comp="191" pin=2"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="184" pin=2"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="282" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="286" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="130" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="282" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="130" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="296" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="296" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="302" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="160" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="160" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="290" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="308" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="320" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="142" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="338" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="130" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="142" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="96" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="370" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="374" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="98" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="374" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="387" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="393" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="380" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="399" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="404" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="409" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="414" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="36" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="166" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="102" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="380" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="104" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="106" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="108" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="110" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="482"><net_src comp="0" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="478" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="488"><net_src comp="179" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="118" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="179" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="120" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="110" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="507"><net_src comp="114" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="503" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="529"><net_src comp="255" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="26" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="244" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="22" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="130" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="546"><net_src comp="136" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="551"><net_src comp="148" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="556"><net_src comp="154" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="564"><net_src comp="338" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="570"><net_src comp="352" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="577"><net_src comp="364" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="582"><net_src comp="374" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="588"><net_src comp="380" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="594"><net_src comp="387" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="599"><net_src comp="393" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="605"><net_src comp="443" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="465" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="614"><net_src comp="478" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="620"><net_src comp="485" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="625"><net_src comp="489" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="630"><net_src comp="513" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="275" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DDR_cons_addr | {13 }
	Port: ADC_mem | {12 13 }
	Port: ADC_buffer_prod_addr | {13 }
	Port: ADC_buffer_error | {13 }
	Port: ADC_buffer_prod_addr_reg | {13 }
	Port: ADC_buffer_cons_addr_reg | {1 }
	Port: DDR_cons_addr_reg | {13 }
 - Input state : 
	Port: Buffer_ADC : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: Buffer_ADC : DDR_size | {1 }
	Port: Buffer_ADC : DDR_prod_addr | {1 }
	Port: Buffer_ADC : DDR_Ready | {1 }
	Port: Buffer_ADC : DDR_Master | {1 }
	Port: Buffer_ADC : ADC_Ready | {2 }
	Port: Buffer_ADC : ADC_buffer_cons_addr | {1 }
	Port: Buffer_ADC : ADC_buffer_error | {1 }
	Port: Buffer_ADC : ADC_buffer_prod_addr_reg | {1 }
	Port: Buffer_ADC : ADC_buffer_cons_addr_reg | {1 }
	Port: Buffer_ADC : DDR_cons_addr_reg | {2 }
  - Chain level:
	State 1
		icmp_ln43 : 1
		icmp_ln46 : 1
		icmp_ln46_1 : 1
		ADC_buffer_empty_error : 2
		ADC_buffer_empty_error_1 : 2
		ADC_buffer_empty_error_2 : 2
		and_ln43 : 2
		ADC_buffer_empty_error_3 : 2
		or_ln50 : 3
	State 2
		select_ln50_1 : 1
		ADC_buffer_prod_addr_next : 1
		ADC_buffer_prod_addr_next_next : 1
		icmp_ln60 : 2
		icmp_ln60_1 : 2
		DDR_empty : 2
		or_ln63 : 3
		or_ln63_2 : 3
		or_ln63_1 : 3
		xor_ln63 : 3
		and_ln63 : 3
		and_ln63_1 : 3
		br_ln63 : 3
		shl_ln : 2
		zext_ln64 : 3
		add_ln64 : 4
		trunc_ln64_1 : 5
	State 3
		gmem_addr : 1
		gmem_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		ADC_mem_addr : 1
		store_ln64 : 2
		icmp_ln66 : 1
		select_ln66 : 2
	State 13
		ADC_mem_addr_1 : 1
		store_ln65 : 2
		ADC_buffer_prod_addr_reg_flag_1 : 1
		ADC_buffer_prod_addr_reg_new_1 : 1
		DDR_cons_addr_reg_new_1 : 1
		p_0_0_0185 : 1
		p_0_0_0186 : 1
		write_ln69 : 2
		write_ln70 : 2
		br_ln50 : 2
		store_ln53 : 2
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |            icmp_ln43_fu_290           |    0    |    13   |
|          |            icmp_ln46_fu_296           |    0    |    13   |
|          |           icmp_ln46_1_fu_302          |    0    |    13   |
|          |            icmp_ln50_fu_346           |    0    |    39   |
|   icmp   |            icmp_ln63_fu_364           |    0    |    39   |
|          |            icmp_ln60_fu_399           |    0    |    13   |
|          |           icmp_ln60_1_fu_404          |    0    |    13   |
|          |            DDR_empty_fu_409           |    0    |    39   |
|          |            icmp_ln66_fu_508           |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|          |    ADC_buffer_prod_addr_next_fu_387   |    0    |    13   |
|    add   | ADC_buffer_prod_addr_next_next_fu_393 |    0    |    13   |
|          |            add_ln64_fu_460            |    0    |    71   |
|          |            add_ln66_fu_503            |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|          |    ADC_buffer_empty_error_3_fu_338    |    0    |    2    |
|  select  |           select_ln50_fu_374          |    0    |    10   |
|          |          select_ln50_1_fu_380         |    0    |    32   |
|          |           select_ln66_fu_513          |    0    |    32   |
|----------|---------------------------------------|---------|---------|
|          |     ADC_buffer_empty_error_fu_308     |    0    |    2    |
|          |    ADC_buffer_empty_error_2_fu_320    |    0    |    2    |
|    or    |             or_ln50_fu_352            |    0    |    2    |
|          |             or_ln63_fu_414            |    0    |    2    |
|          |            or_ln63_2_fu_420           |    0    |    2    |
|          |            or_ln63_1_fu_425           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |    ADC_buffer_empty_error_1_fu_314    |    0    |    2    |
|    and   |            and_ln43_fu_332            |    0    |    2    |
|          |            and_ln63_fu_437            |    0    |    2    |
|          |           and_ln63_1_fu_443           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln40_fu_326            |    0    |    2    |
|          |            xor_ln63_fu_431            |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          | ADC_buffer_cons_addr_read_read_fu_130 |    0    |    0    |
|          |      DDR_Master_read_read_fu_136      |    0    |    0    |
|          |       DDR_Ready_read_read_fu_142      |    0    |    0    |
|   read   |     DDR_prod_addr_read_read_fu_148    |    0    |    0    |
|          |       DDR_size_read_read_fu_154       |    0    |    0    |
|          |   ADC_buffer_error_read_read_fu_160   |    0    |    0    |
|          |       ADC_Ready_read_read_fu_166      |    0    |    0    |
|          |       gmem_addr_read_read_fu_179      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  readreq |           grp_readreq_fu_172          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |        write_ln69_write_fu_184        |    0    |    0    |
|   write  |        write_ln70_write_fu_191        |    0    |    0    |
|          |        write_ln72_write_fu_198        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|             shl_ln_fu_448             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            zext_ln64_fu_456           |    0    |    0    |
|   zext   |           zext_ln64_1_fu_499          |    0    |    0    |
|          |            zext_ln65_fu_521           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|          trunc_ln64_1_fu_465          |    0    |    0    |
|          |            trunc_ln1_fu_489           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |            sext_ln64_fu_475           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln64_fu_485           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   457   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|   ADC_buffer_cons_addr_read_reg_537   |   10   |
|    ADC_buffer_empty_error_3_reg_561   |    1   |
| ADC_buffer_prod_addr_next_next_reg_596|   10   |
|   ADC_buffer_prod_addr_next_reg_591   |   10   |
|ADC_buffer_prod_addr_reg_flag_1_reg_230|    1   |
| ADC_buffer_prod_addr_reg_new_1_reg_240|   10   |
|        DDR_Master_read_reg_543        |   64   |
|    DDR_cons_addr_reg_new_1_reg_251    |   32   |
|       DDR_prod_addr_read_reg_548      |   32   |
|         DDR_size_read_reg_553         |   32   |
|           and_ln63_1_reg_602          |    1   |
|           gmem_addr_reg_611           |   64   |
|           icmp_ln63_reg_574           |    1   |
|            or_ln50_reg_567            |    1   |
|           p_0_0_0185_reg_262          |   10   |
|           p_0_0_0186_reg_272          |   32   |
|         select_ln50_1_reg_585         |   32   |
|          select_ln50_reg_579          |   10   |
|          select_ln66_reg_627          |   32   |
|           trunc_ln1_reg_622           |   32   |
|          trunc_ln64_1_reg_606         |   61   |
|           trunc_ln64_reg_617          |   32   |
+---------------------------------------+--------+
|                 Total                 |   510  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_172 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_212 |  p4  |   2  |  11  |   22   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   150  ||  4.764  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   457  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   510  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   510  |   484  |
+-----------+--------+--------+--------+
