<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>PnR Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">PnR Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">PnR Summaries</a></li>-->
<li><a href="#PnR_Details" style=" font-size: 16px;">PnR Details</a>
<li><a href="#Resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#Resource_Usage_Summary" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#I/O_Bank_Usage_Summary" style=" font-size: 14px;">I/O Bank Usage Summary</a></li>
<li><a href="#Global_Clock_Usage_Summary" style=" font-size: 14px;">Clock Resource Usage Summary</a></li>
<li><a href="#Global_Clock_Signals" style=" font-size: 14px;">Global Clock Signals</a></li>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">PnR Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>PnR Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun  5 22:55:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="PnR_Details">PnR Details</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<table class="summary_table">
<tr>
<td class="label">Place & Route Process</td>
<td>Running placement:
   Placement Phase 0: CPU time = 0h 0m 0.667s, Elapsed time = 0h 0m 0.658s
   Placement Phase 1: CPU time = 0h 0m 0.151s, Elapsed time = 0h 0m 0.146s
   Placement Phase 2: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
   Placement Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
   Total Placement: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s
Running routing:
   Routing Phase 0: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s
   Routing Phase 1: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s
   Routing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s
   Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
   Total Routing: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s
Generate output files:
   CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
</td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 1570MB</td>
</tr>
</table>
<br/>
<h1><a name="Resource">Resource</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<h2><a name="Resource_Usage_Summary">Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>8452/23040</td>
<td>37%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --LUT,ALU,ROM16</td>
<td>7582(6368 LUT, 1214 ALU, 0 ROM16)</td>
<td>-</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --SSRAM(RAM16)</td>
<td>145</td>
<td>-</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3835/23280</td>
<td>17%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as Latch</td>
<td>0/23040</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as FF</td>
<td>3807/23040</td>
<td>17%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as Latch</td>
<td>0/240</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as FF</td>
<td>28/240</td>
<td>12%</td>
</tr>
<tr>
<td class="label">CLS</td>
<td>5831/11520</td>
<td>51%</td>
</tr>
<tr>
<td class="label">I/O Port</td>
<td>57/86</td>
<td>67%</td>
</tr>
<tr>
<td class="label">I/O Buf</td>
<td>46</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Input Buf</td>
<td>25</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Output Buf</td>
<td>13</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Inout Buf</td>
<td>8</td>
<td>-</td>
</tr>
<tr>
<td class="label">IOLOGIC</td>
<td>3 OSER10<br/></td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>28 SDPB<br/>8 DPB<br/>2 DPX9B<br/>2 pROM<br/></td>
<td>72%</td>
</tr>
<tr>
<td class="label">DSP</td>
<td>4 MULT12X12<br/>7 MULT27X36<br/></td><td>58%</td>
</tr>
</table>
<h2><a name="I/O_Bank_Usage_Summary">I/O Bank Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Bank</b></td>
<td><b>Usage</b></td><td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">bank 0</td>
<td>6/6</td><td>100%</td>
</tr>
<tr>
<td class="label">bank 1</td>
<td>10/10</td><td>100%</td>
</tr>
<tr>
<td class="label">bank 2</td>
<td>8/12</td><td>67%</td>
</tr>
<tr>
<td class="label">bank 3</td>
<td>4/4</td><td>100%</td>
</tr>
<tr>
<td class="label">bank 4</td>
<td>4/11</td><td>37%</td>
</tr>
<tr>
<td class="label">bank 5</td>
<td>1/13</td><td>8%</td>
</tr>
<tr>
<td class="label">bank 6</td>
<td>10/10</td><td>100%</td>
</tr>
<tr>
<td class="label">bank 7</td>
<td>14/16</td><td>88%</td>
</tr>
<tr>
<td class="label">bank 10</td>
<td>0/4</td><td>0%</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Usage_Summary">Clock Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Clock Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">PRIMARY</td>
<td>5/8</td>
<td>63%</td>
</tr>
<tr>
<td class="label">LW</td>
<td>8/8</td>
<td>100%</td>
</tr>
<tr>
<td class="label">GCLK_PIN</td>
<td>21/30</td>
<td>70%</td>
</tr>
<tr>
<td class="label">PLLA</td>
<td>1/6</td>
<td>17%</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Signals">Global Clock Signals:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Signal</b></td>
<td><b>Global Clock</b></td>
<td><b>Location</b></td>
</tr>
<tr>
<td class="label">clk_d</td>
<td>PRIMARY</td>
<td> TL BL</td>
</tr>
<tr>
<td class="label">clk_pixel_w</td>
<td>PRIMARY</td>
<td> TR TL BR BL</td>
</tr>
<tr>
<td class="label">clk_logic_w</td>
<td>PRIMARY</td>
<td> TR TL BR BL</td>
</tr>
<tr>
<td class="label">mockingboard/psg_left/n2554_5</td>
<td>PRIMARY</td>
<td> TR TL BR BL</td>
</tr>
<tr>
<td class="label">mockingboard/psg_right/n2554_6</td>
<td>PRIMARY</td>
<td> BR BL</td>
</tr>
<tr>
<td class="label">n778_7</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">timer_a_count_15_7</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">supersprite/vdp/f18a_core/reset_n_r</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">supersprite/ssp_psg/n2554_6</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">mockingboard/pb_l_o[2]</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">mockingboard/pb_r_o[2]</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">superserial/COM2/n67_5</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">clk_hdmi_w</td>
<td>HCLK</td>
<td>BANK2_BANK3_HCLK2</td>
</tr>
</table>
<br/>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Diff Pair</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Constraint</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>BankVccio</b></td>
<td><b>Pull Strength</b></td>
<td><b>Ctle</b></td>
</tr>
<tr>
<td class="label">clk</td>
<td>-</td>
<td>E2/5</td>
<td>Y</td>
<td>in</td>
<td>IOB12[A]</td>
<td>GCLKT_10B/D07/SSPI_WPN/SSI2</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_rw_n</td>
<td>-</td>
<td>E10/6</td>
<td>Y</td>
<td>in</td>
<td>IOL3[B]</td>
<td>GCLKC_14/LPLL0_C_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_inh_n</td>
<td>-</td>
<td>A11/6</td>
<td>Y</td>
<td>in</td>
<td>IOL14[A]</td>
<td>LPLL1_T_IN0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_reset_n</td>
<td>-</td>
<td>A10/6</td>
<td>Y</td>
<td>in</td>
<td>IOL14[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_rdy_n</td>
<td>-</td>
<td>D11/6</td>
<td>Y</td>
<td>in</td>
<td>IOL9[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_dma_n</td>
<td>-</td>
<td>C11/6</td>
<td>Y</td>
<td>in</td>
<td>IOL5[A]</td>
<td>GCLKT_13/LPLL0_T_IN1</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_nmi_n</td>
<td>-</td>
<td>C10/6</td>
<td>Y</td>
<td>in</td>
<td>IOL5[B]</td>
<td>GCLKC_13/LPLL0_C_FB1</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_mb20</td>
<td>-</td>
<td>G10/7</td>
<td>Y</td>
<td>in</td>
<td>IOT7[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_sync_n</td>
<td>-</td>
<td>B11/6</td>
<td>Y</td>
<td>in</td>
<td>IOL12[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_m2sel_n</td>
<td>-</td>
<td>J10/7</td>
<td>Y</td>
<td>in</td>
<td>IOT1[B]</td>
<td>GCLKC_15</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_int_in_n</td>
<td>-</td>
<td>H4/3</td>
<td>Y</td>
<td>in</td>
<td>IOB89[B]</td>
<td>GCLKC_7</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_dma_in_n</td>
<td>-</td>
<td>H2/3</td>
<td>Y</td>
<td>in</td>
<td>IOB91[B]</td>
<td>GCLKC_6A</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_phi1</td>
<td>-</td>
<td>H11/7</td>
<td>Y</td>
<td>in</td>
<td>IOT3[A]</td>
<td>GCLKT_16</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_q3</td>
<td>-</td>
<td>H10/7</td>
<td>Y</td>
<td>in</td>
<td>IOT3[B]</td>
<td>GCLKC_16</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_7M</td>
<td>-</td>
<td>G11/7</td>
<td>Y</td>
<td>in</td>
<td>IOT7[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[0]</td>
<td>-</td>
<td>L5/1</td>
<td>Y</td>
<td>in</td>
<td>IOT63[A]</td>
<td>GCLKT_3/RPLL0_T_IN0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[1]</td>
<td>-</td>
<td>K5/1</td>
<td>Y</td>
<td>in</td>
<td>IOT63[B]</td>
<td>GCLKC_3</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[2]</td>
<td>-</td>
<td>H8/1</td>
<td>Y</td>
<td>in</td>
<td>IOT66[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[3]</td>
<td>-</td>
<td>H7/1</td>
<td>Y</td>
<td>in</td>
<td>IOT66[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[4]</td>
<td>-</td>
<td>G7/1</td>
<td>Y</td>
<td>in</td>
<td>IOT68[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[5]</td>
<td>-</td>
<td>G8/1</td>
<td>Y</td>
<td>in</td>
<td>IOT68[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[6]</td>
<td>-</td>
<td>F5/1</td>
<td>Y</td>
<td>in</td>
<td>IOT72[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[7]</td>
<td>-</td>
<td>G5/1</td>
<td>Y</td>
<td>in</td>
<td>IOT72[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[8]</td>
<td>-</td>
<td>K7/7</td>
<td>Y</td>
<td>in</td>
<td>IOT21[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[9]</td>
<td>-</td>
<td>J7/7</td>
<td>Y</td>
<td>in</td>
<td>IOT21[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[10]</td>
<td>-</td>
<td>L7/7</td>
<td>Y</td>
<td>in</td>
<td>IOT19[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[11]</td>
<td>-</td>
<td>L8/7</td>
<td>Y</td>
<td>in</td>
<td>IOT19[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[12]</td>
<td>-</td>
<td>L10/7</td>
<td>Y</td>
<td>in</td>
<td>IOT15[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[13]</td>
<td>-</td>
<td>K10/7</td>
<td>Y</td>
<td>in</td>
<td>IOT15[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[14]</td>
<td>-</td>
<td>K11/7</td>
<td>Y</td>
<td>in</td>
<td>IOT11[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a[15]</td>
<td>-</td>
<td>L11/7</td>
<td>Y</td>
<td>in</td>
<td>IOT11[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">uart_rx</td>
<td>-</td>
<td>C3/4</td>
<td>Y</td>
<td>in</td>
<td>IOB56[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_bus_oe</td>
<td>-</td>
<td>H5/1</td>
<td>Y</td>
<td>out</td>
<td>IOT61[A]</td>
<td>GCLKT_2/TPLL_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_irq_n</td>
<td>-</td>
<td>D10/6</td>
<td>Y</td>
<td>out</td>
<td>IOL9[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_res_out_n</td>
<td>-</td>
<td>B10/6</td>
<td>Y</td>
<td>out</td>
<td>IOL12[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_int_out_n</td>
<td>-</td>
<td>G4/3</td>
<td>Y</td>
<td>out</td>
<td>IOB89[A]</td>
<td>GCLKT_7/BPLL_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_dma_out_n</td>
<td>-</td>
<td>H1/3</td>
<td>Y</td>
<td>out</td>
<td>IOB91[A]</td>
<td>GCLKT_6A</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_a_dir</td>
<td>-</td>
<td>J5/1</td>
<td>Y</td>
<td>out</td>
<td>IOT61[B]</td>
<td>GCLKC_2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d_dir</td>
<td>-</td>
<td>E11/6</td>
<td>Y</td>
<td>out</td>
<td>IOL3[A]</td>
<td>GCLKT_14/LPLL0_T_IN2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_clk_p</td>
<td>tmds_clk_n</td>
<td>G2,G1/2</td>
<td>Y</td>
<td>out</td>
<td>IOR24</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p[0]</td>
<td>tmds_d_n[0]</td>
<td>J4,K4/2</td>
<td>Y</td>
<td>out</td>
<td>IOR22</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p[1]</td>
<td>tmds_d_n[1]</td>
<td>K1,K2/2</td>
<td>Y</td>
<td>out</td>
<td>IOR20</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p[2]</td>
<td>tmds_d_n[2]</td>
<td>L2,L1/2</td>
<td>Y</td>
<td>out</td>
<td>IOR18</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ESP32_GPIO_0</td>
<td>-</td>
<td>J11/7</td>
<td>Y</td>
<td>out</td>
<td>IOT1[A]</td>
<td>GCLKT_15/LPLL0_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">uart_tx</td>
<td>-</td>
<td>B3/4</td>
<td>Y</td>
<td>out</td>
<td>IOB56[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[0]</td>
<td>-</td>
<td>L9/0</td>
<td>Y</td>
<td>io</td>
<td>IOT31[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[1]</td>
<td>-</td>
<td>K9/0</td>
<td>Y</td>
<td>io</td>
<td>IOT31[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[2]</td>
<td>-</td>
<td>J8/0</td>
<td>Y</td>
<td>io</td>
<td>IOT56[A]</td>
<td>GCLKT_0/TPLL_T_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[3]</td>
<td>-</td>
<td>K8/0</td>
<td>Y</td>
<td>io</td>
<td>IOT56[B]</td>
<td>GCLKC_0/TPLL_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[4]</td>
<td>-</td>
<td>F7/0</td>
<td>Y</td>
<td>io</td>
<td>IOT58[A]</td>
<td>GCLKT_1/TPLL_T_IN2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[5]</td>
<td>-</td>
<td>F6/0</td>
<td>Y</td>
<td>io</td>
<td>IOT58[B]</td>
<td>GCLKC_1/TPLL_C_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[6]</td>
<td>-</td>
<td>E8/4</td>
<td>Y</td>
<td>io</td>
<td>IOB37[A]</td>
<td>READY</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">a2_d[7]</td>
<td>-</td>
<td>E3/4</td>
<td>Y</td>
<td>io</td>
<td>IOB60[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>Bank Vccio</b></td>
<td><b>Pull Strength</b></td>
<td><b>Ctle</b></td>
</tr>
<tr>
<td class="label">J11/7</td>
<td>ESP32_GPIO_0</td>
<td>out</td>
<td>IOT1[A]</td>
<td>GCLKT_15/LPLL0_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J10/7</td>
<td>a2_m2sel_n</td>
<td>in</td>
<td>IOT1[B]</td>
<td>GCLKC_15</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H11/7</td>
<td>a2_phi1</td>
<td>in</td>
<td>IOT3[A]</td>
<td>GCLKT_16</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H10/7</td>
<td>a2_q3</td>
<td>in</td>
<td>IOT3[B]</td>
<td>GCLKC_16</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G11/7</td>
<td>a2_7M</td>
<td>in</td>
<td>IOT7[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G10/7</td>
<td>a2_mb20</td>
<td>in</td>
<td>IOT7[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K11/7</td>
<td>a2_a[14]</td>
<td>in</td>
<td>IOT11[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L11/7</td>
<td>a2_a[15]</td>
<td>in</td>
<td>IOT11[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L10/7</td>
<td>a2_a[12]</td>
<td>in</td>
<td>IOT15[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K10/7</td>
<td>a2_a[13]</td>
<td>in</td>
<td>IOT15[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L7/7</td>
<td>a2_a[10]</td>
<td>in</td>
<td>IOT19[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L8/7</td>
<td>a2_a[11]</td>
<td>in</td>
<td>IOT19[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K7/7</td>
<td>a2_a[8]</td>
<td>in</td>
<td>IOT21[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J7/7</td>
<td>a2_a[9]</td>
<td>in</td>
<td>IOT21[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L6/7</td>
<td>-</td>
<td>in</td>
<td>IOT23[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K6/7</td>
<td>-</td>
<td>in</td>
<td>IOT23[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L9/0</td>
<td>a2_d[0]</td>
<td>io</td>
<td>IOT31[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K9/0</td>
<td>a2_d[1]</td>
<td>io</td>
<td>IOT31[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J8/0</td>
<td>a2_d[2]</td>
<td>io</td>
<td>IOT56[A]</td>
<td>GCLKT_0/TPLL_T_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K8/0</td>
<td>a2_d[3]</td>
<td>io</td>
<td>IOT56[B]</td>
<td>GCLKC_0/TPLL_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F7/0</td>
<td>a2_d[4]</td>
<td>io</td>
<td>IOT58[A]</td>
<td>GCLKT_1/TPLL_T_IN2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F6/0</td>
<td>a2_d[5]</td>
<td>io</td>
<td>IOT58[B]</td>
<td>GCLKC_1/TPLL_C_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H5/1</td>
<td>a2_bus_oe</td>
<td>out</td>
<td>IOT61[A]</td>
<td>GCLKT_2/TPLL_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J5/1</td>
<td>a2_a_dir</td>
<td>out</td>
<td>IOT61[B]</td>
<td>GCLKC_2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L5/1</td>
<td>a2_a[0]</td>
<td>in</td>
<td>IOT63[A]</td>
<td>GCLKT_3/RPLL0_T_IN0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K5/1</td>
<td>a2_a[1]</td>
<td>in</td>
<td>IOT63[B]</td>
<td>GCLKC_3</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H8/1</td>
<td>a2_a[2]</td>
<td>in</td>
<td>IOT66[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H7/1</td>
<td>a2_a[3]</td>
<td>in</td>
<td>IOT66[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G7/1</td>
<td>a2_a[4]</td>
<td>in</td>
<td>IOT68[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G8/1</td>
<td>a2_a[5]</td>
<td>in</td>
<td>IOT68[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F5/1</td>
<td>a2_a[6]</td>
<td>in</td>
<td>IOT72[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G5/1</td>
<td>a2_a[7]</td>
<td>in</td>
<td>IOT72[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D8/5</td>
<td>-</td>
<td>in</td>
<td>IOB1[A]</td>
<td>RECONFIG_N</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B2/5</td>
<td>-</td>
<td>in</td>
<td>IOB4[A]</td>
<td>D08/SDA</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C2/5</td>
<td>-</td>
<td>in</td>
<td>IOB4[B]</td>
<td>D09/SCL/LPLL1_C_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A2_B8A/5</td>
<td>-</td>
<td>in</td>
<td>IOB8[A]</td>
<td>D05/SO/SSI1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B1_B10A/5</td>
<td>-</td>
<td>in</td>
<td>IOB10[A]</td>
<td>D03/SSPI_CS_N</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A3_B10B/5</td>
<td>-</td>
<td>in</td>
<td>IOB10[B]</td>
<td>D04/SI/SSI0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E2/5</td>
<td>clk</td>
<td>in</td>
<td>IOB12[A]</td>
<td>GCLKT_10B/D07/SSPI_WPN/SSI2</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E1/5</td>
<td>-</td>
<td>in</td>
<td>IOB12[B]</td>
<td>GCLKC_10B/RDWR_B/LPLL1_C_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>DOWN</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C1_B14A/5</td>
<td>-</td>
<td>in</td>
<td>IOB14[A]</td>
<td>SSPI_CLK</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D1/5</td>
<td>-</td>
<td>in</td>
<td>IOB14[B]</td>
<td>CLKHOLD_N/SSI3</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A1/5</td>
<td>-</td>
<td>in</td>
<td>IOB24[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F2/5</td>
<td>-</td>
<td>in</td>
<td>IOB26[A]</td>
<td>GCLKT_9B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F1/5</td>
<td>-</td>
<td>in</td>
<td>IOB26[B]</td>
<td>GCLKC_9B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E8/4</td>
<td>a2_d[6]</td>
<td>io</td>
<td>IOB37[A]</td>
<td>READY</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E6/4</td>
<td>-</td>
<td>in</td>
<td>IOB37[B]</td>
<td>MCS_N/CSO_B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D5/4</td>
<td>-</td>
<td>in</td>
<td>IOB54[A]</td>
<td>GCLKT_11B/D01/MI2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E4/4</td>
<td>-</td>
<td>in</td>
<td>IOB54[B]</td>
<td>GCLKC_11B/D02/MI3/BPLL_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B3/4</td>
<td>uart_tx</td>
<td>out</td>
<td>IOB56[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C3/4</td>
<td>uart_rx</td>
<td>in</td>
<td>IOB56[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E5/4</td>
<td>-</td>
<td>in</td>
<td>IOB58[A]</td>
<td>D00/DIN/MISO/MI1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D6/4</td>
<td>-</td>
<td>in</td>
<td>IOB58[B]</td>
<td>MOSI/MI0/CSI_B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E3/4</td>
<td>a2_d[7]</td>
<td>io</td>
<td>IOB60[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E7/4</td>
<td>-</td>
<td>in</td>
<td>IOB62[A]</td>
<td>CCLK</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D7/4</td>
<td>-</td>
<td>in</td>
<td>IOB64[A]</td>
<td>DONE</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G4/3</td>
<td>a2_int_out_n</td>
<td>out</td>
<td>IOB89[A]</td>
<td>GCLKT_7/BPLL_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H4/3</td>
<td>a2_int_in_n</td>
<td>in</td>
<td>IOB89[B]</td>
<td>GCLKC_7</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H1/3</td>
<td>a2_dma_out_n</td>
<td>out</td>
<td>IOB91[A]</td>
<td>GCLKT_6A</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H2/3</td>
<td>a2_dma_in_n</td>
<td>in</td>
<td>IOB91[B]</td>
<td>GCLKC_6A</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E11/6</td>
<td>a2_d_dir</td>
<td>out</td>
<td>IOL3[A]</td>
<td>GCLKT_14/LPLL0_T_IN2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E10/6</td>
<td>a2_rw_n</td>
<td>in</td>
<td>IOL3[B]</td>
<td>GCLKC_14/LPLL0_C_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C11/6</td>
<td>a2_dma_n</td>
<td>in</td>
<td>IOL5[A]</td>
<td>GCLKT_13/LPLL0_T_IN1</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C10/6</td>
<td>a2_nmi_n</td>
<td>in</td>
<td>IOL5[B]</td>
<td>GCLKC_13/LPLL0_C_FB1</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D11/6</td>
<td>a2_rdy_n</td>
<td>in</td>
<td>IOL9[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D10/6</td>
<td>a2_irq_n</td>
<td>out</td>
<td>IOL9[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B11/6</td>
<td>a2_sync_n</td>
<td>in</td>
<td>IOL12[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B10/6</td>
<td>a2_res_out_n</td>
<td>out</td>
<td>IOL12[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A11/6</td>
<td>a2_inh_n</td>
<td>in</td>
<td>IOL14[A]</td>
<td>LPLL1_T_IN0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A10/6</td>
<td>a2_reset_n</td>
<td>in</td>
<td>IOL14[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C1/10</td>
<td>-</td>
<td>in</td>
<td>IOR1[A]</td>
<td>TCK</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A3/10</td>
<td>-</td>
<td>in</td>
<td>IOR1[B]</td>
<td>TDI</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B1/10</td>
<td>-</td>
<td>in</td>
<td>IOR3[A]</td>
<td>TMS</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A2/10</td>
<td>-</td>
<td>out</td>
<td>IOR3[B]</td>
<td>TDO</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L2/2</td>
<td>tmds_d_p[2]</td>
<td>out</td>
<td>IOR18[A]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L1/2</td>
<td>tmds_d_n[2]</td>
<td>out</td>
<td>IOR18[B]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K1/2</td>
<td>tmds_d_p[1]</td>
<td>out</td>
<td>IOR20[A]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K2/2</td>
<td>tmds_d_n[1]</td>
<td>out</td>
<td>IOR20[B]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J4/2</td>
<td>tmds_d_p[0]</td>
<td>out</td>
<td>IOR22[A]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K4/2</td>
<td>tmds_d_n[0]</td>
<td>out</td>
<td>IOR22[B]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G2/2</td>
<td>tmds_clk_p</td>
<td>out</td>
<td>IOR24[A]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G1/2</td>
<td>tmds_clk_n</td>
<td>out</td>
<td>IOR24[B]</td>
<td>-</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L4/2</td>
<td>-</td>
<td>in</td>
<td>IOR31[A]</td>
<td>GCLKT_4/RPLL1_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L3/2</td>
<td>-</td>
<td>in</td>
<td>IOR31[B]</td>
<td>GCLKC_4/RPLL1_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J1/2</td>
<td>-</td>
<td>in</td>
<td>IOR33[A]</td>
<td>GCLKT_5/RPLL1_T_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J2/2</td>
<td>-</td>
<td>in</td>
<td>IOR33[B]</td>
<td>GCLKC_5/RPLL1_C_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B7/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_CKN</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A7/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_CKP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B9/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D0N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A9/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D0P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B8/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D1N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A8/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D1P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B6/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D2N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A6/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D2P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B5/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D3N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A5/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D3P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
