Fitter Status : Successful - Mon Aug 18 11:33:51 2025
Quartus Prime Version : 19.1.0 Build 670 09/22/2019 SJ Lite Edition
Revision Name : Lab1_FPGA_RTL
Top-level Entity Name : Lab1_FPGA_RTL
Family : Cyclone V
Device : 5CSXFC6D6F31C6
Timing Models : Final
Logic utilization (in ALMs) : 41 / 41,910 ( < 1 % )
Total registers : 39
Total pins : 15 / 499 ( 3 % )
Total virtual pins : 0
Total block memory bits : 0 / 5,662,720 ( 0 % )
Total RAM Blocks : 0 / 553 ( 0 % )
Total DSP Blocks : 0 / 112 ( 0 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 9 ( 0 % )
Total PLLs : 0 / 15 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
