INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/report/link
	Log files: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/output/DsOc_kernel.xclbin.link_summary, at Thu Nov  6 12:52:54 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/wyt/workspack/vitis/DsOc_v2/hlsKernel/report/link/v++_link_DsOc_kernel_guidance.html', at Thu Nov  6 12:52:54 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2024.2
INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_5_202210_1.xpfm' has been explicitly enabled for this release.
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [12:52:57] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/Ds_Oc_KNN_search_hw.xo -keep -memory-for-trace HBM[0] --config /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --target hw --output_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int --temp_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/Ds_Oc_KNN_search_hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [12:52:57] build_xd_ip_db started: /tools/Xilinx/Vitis/2024.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/hw.hpfm -clkid 0 -ip /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/iprepo/xilinx_com_hls_Ds_Oc_KNN_search_hw_1_0,Ds_Oc_KNN_search_hw -o /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [12:52:58] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 474.621 ; gain = 0.000 ; free physical = 37388 ; free virtual = 63054
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [12:52:58] cfgen started: /tools/Xilinx/Vitis/2024.2/bin/cfgen  -nk Ds_Oc_KNN_search_hw:1:DsOc_kernel -clock.defaultFreqHz 300000000 -dpa_mem_offload true -dpa_aie_mem_offload false -dmclkid 0 -r /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: Ds_Oc_KNN_search_hw, num: 1  {DsOc_kernel}
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.result_hw to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.query_set to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.q_set_start_index to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.q_flag to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.Oc_ordered_set to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.Oc_voxel_flag to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument DsOc_kernel.Oc_voxel_first_index to HBM[0]
INFO: [SYSTEM_LINK 82-37] [12:52:59] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 474.621 ; gain = 0.000 ; free physical = 37388 ; free virtual = 63056
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [12:52:59] cf2bd started: /tools/Xilinx/Vitis/2024.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.xsd --temp_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link --output_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [12:53:01] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 474.621 ; gain = 0.000 ; free physical = 37362 ; free virtual = 63030
INFO: [v++ 60-1441] [12:53:01] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 489.875 ; gain = 0.000 ; free physical = 37431 ; free virtual = 63099
INFO: [v++ 60-1443] [12:53:01] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/sdsl.dat -rtd /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/cf2sw.rtd -nofilter /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/cf2sw_full.rtd -xclbin /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/xclbin_orig.xml -o /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/run_link
INFO: [v++ 60-1441] [12:53:02] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 489.875 ; gain = 0.000 ; free physical = 37450 ; free virtual = 63122
INFO: [v++ 60-1443] [12:53:02] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/run_link
INFO: [v++ 60-1441] [12:53:02] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 489.875 ; gain = 0.000 ; free physical = 37441 ; free virtual = 63113
INFO: [v++ 60-1443] [12:53:02] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -f xilinx_u50_gen3x16_xdma_5_202210_1 -s --remote_ip_cache /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/.ipcache --trace_memory HBM[0] --output_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int --log_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/logs/link --report_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/report/link --config /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/vplConfig.ini -k /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link --no-info --iprepo /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/xo/ip_repo/xilinx_com_hls_Ds_Oc_KNN_search_hw_1_0 --messageDb /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/run_link/vpl.pb /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/run_link

****** vpl v2024.2 (64-bit)
  **** SW Build 5239630 on 2024-11-10-11:19:46
  **** Start of session at: Thu Nov  6 12:53:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2024.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/vivado/vpl/.local/hw_platform
[12:53:07] Run vpl: Step create_project: Started
Creating Vivado project.
[12:53:10] Run vpl: Step create_project: Completed
[12:53:10] Run vpl: Step create_bd: Started
[12:53:19] Run vpl: Step create_bd: Completed
[12:53:19] Run vpl: Step update_bd: Started
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1
[12:53:22] Run vpl: Step update_bd: Completed
[12:53:22] Run vpl: Step generate_target: Started
[12:53:51] Run vpl: Step generate_target: Completed
[12:53:51] Run vpl: Step config_hw_runs: Started
[12:54:11] Run vpl: Step config_hw_runs: Completed
[12:54:11] Run vpl: Step synth: Started
[12:54:42] Block-level synthesis in progress, 4 of 163 jobs complete, 7 jobs running.
[12:55:12] Block-level synthesis in progress, 21 of 163 jobs complete, 6 jobs running.
[12:55:42] Block-level synthesis in progress, 30 of 163 jobs complete, 7 jobs running.
[12:56:12] Block-level synthesis in progress, 40 of 163 jobs complete, 5 jobs running.
[12:56:43] Block-level synthesis in progress, 47 of 163 jobs complete, 8 jobs running.
[12:57:13] Block-level synthesis in progress, 55 of 163 jobs complete, 7 jobs running.
[12:57:43] Block-level synthesis in progress, 61 of 163 jobs complete, 7 jobs running.
[12:58:13] Block-level synthesis in progress, 72 of 163 jobs complete, 9 jobs running.
[12:58:43] Block-level synthesis in progress, 88 of 163 jobs complete, 8 jobs running.
[12:59:14] Block-level synthesis in progress, 98 of 163 jobs complete, 7 jobs running.
[12:59:44] Block-level synthesis in progress, 111 of 163 jobs complete, 7 jobs running.
[13:00:14] Block-level synthesis in progress, 122 of 163 jobs complete, 7 jobs running.
[13:00:44] Block-level synthesis in progress, 137 of 163 jobs complete, 7 jobs running.
[13:01:14] Block-level synthesis in progress, 148 of 163 jobs complete, 7 jobs running.
[13:01:45] Block-level synthesis in progress, 159 of 163 jobs complete, 3 jobs running.
[13:02:06] Run vpl: Step synth: Failed
[13:02:07] Run vpl: FINISHED. Run Status: synth ERROR

===>The following messages were generated while  creating FPGA bitstream. Log file: /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/vivado/vpl/runme.log :
ERROR: [VPL 12-13638] Failed runs(s) : 'ulp_proc_sys_reset_freerun_slr0_0_synth_1'
 'ulp_proc_sys_reset_freerun_slr0_0_synth_1' run failed with below errors.
ERROR: [VPL 60-773] In '/home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/vivado/vpl/runme.log', caught Tcl error:  ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
ERROR: [VPL 60-777] Sorry, but it appears that a AMD program has terminated unexpectedly. Please contact AMD technical support for further assistance and give them the contents of the CrashLog directory in /home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/logs/link
ERROR: [VPL 60-704] Integration error, Failed to complete hardware synthesis. The run name is 'my_rm_synth_1'. An error stack with function names and arguments may be available in the 'vivado.log'.
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
WARNING: [VPL 60-1142] Unable to read data from '/home/wyt/workspack/vitis/DsOc_v2/hlsKernel/build_temp/link/vivado/vpl/output/generated_reports.log', generated reports will not be copied.
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [13:02:07] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:05 ; elapsed = 00:09:05 . Memory (MB): peak = 489.875 ; gain = 0.000 ; free physical = 33957 ; free virtual = 60706
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
