## This is a most popular repository list for VHDL sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 1663 | 296 | 259 | 3 days ago | [ghdl](https://github.com/ghdl/ghdl)/1 | VHDL 2008/93/87 simulator |
| 1256 | 481 | 8 | 15 days ago | [aws-fpga](https://github.com/aws/aws-fpga)/2 | Official repository of the AWS EC2 FPGA Hardware and Software Development Kit |
| 1132 | 544 | 20 | 9 years ago | [Open-Source-FPGA-Bitcoin-Miner](https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner)/3 | A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards. |
| 1085 | 72 | 19 | 4 days ago | [Time-Appliance-Project](https://github.com/opencomputeproject/Time-Appliance-Project)/4 | Develop an end-to-end hypothetical reference model, network architectures, performance objectives and the methods to distribute, operate, monitor time synchronization within data center and much more... |
| 879 | 118 | 13 | 5 hours ago | [neorv32](https://github.com/stnolting/neorv32)/5 | :desktop_computer: A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. |
| 770 | 39 | 1 | 6 years ago | [FPGA_Webserver](https://github.com/hamsternz/FPGA_Webserver)/6 | A work-in-progress for what is to be a software-free web server for static content. |
| 755 | 227 | 26 | 2 hours ago | [chipwhisperer](https://github.com/newaetech/chipwhisperer)/7 | ChipWhisperer - the complete open-source toolchain for side-channel power analysis and glitching attacks |
| 561 | 132 | 7 | 7 years ago | [gplgpu](https://github.com/asicguy/gplgpu)/8 | GPL v3 2D/3D graphics engine in verilog |
| 547 | 207 | 181 | 13 days ago | [vunit](https://github.com/VUnit/vunit)/9 | VUnit is a unit testing framework for VHDL/SystemVerilog |
| 484 | 74 | 21 | 6 months ago | [gcvideo](https://github.com/ikorb/gcvideo)/10 | GameCube Digital AV converter |
| 429 | 89 | 31 | 2 years ago | [PoC](https://github.com/VLSI-EDA/PoC)/11 | IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universit√§t Dresden, Germany |
| 409 | 63 | 7 | 3 hours ago | [nvc](https://github.com/nickg/nvc)/12 | VHDL compiler and simulator |
| 404 | 132 | 11 | 3 years ago | [dsi-shield](https://github.com/twlostow/dsi-shield)/13 | Arduino MIPI DSI Shield |
| 399 | 55 | 12 | 21 days ago | [hal](https://github.com/emsec/hal)/14 | HAL ‚Äì The Hardware Analyzer |
| 393 | 177 | 6 | 4 years ago | [parallella-hw](https://github.com/parallella/parallella-hw)/15 | Parallella board design files |
| 385 | 143 | 3 | 5 years ago | [parallella-examples](https://github.com/parallella/parallella-examples)/16 | Community created parallella projects |
| 355 | 94 | 23 | 3 months ago | [f32c](https://github.com/f32c/f32c)/17 | A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz |
| 303 | 89 | 4 | 3 years ago | [CSI2Rx](https://github.com/gatecat/CSI2Rx)/18 | Open Source 4k CSI-2 Rx core for Xilinx FPGAs |
| 296 | 35 | 7 | 2 years ago | [opl3_fpga](https://github.com/gtaylormb/opl3_fpga)/19 | Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer |
| 291 | 41 | 4 | 9 months ago | [bladeRF-wiphy](https://github.com/Nuand/bladeRF-wiphy)/20 | bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem |
| 281 | 21 | 0 | 4 months ago | [forth-cpu](https://github.com/howerj/forth-cpu)/21 | A Forth CPU and System on a Chip, based on the J1, written in VHDL |
| 256 | 69 | 27 | 2 months ago | [UVVM](https://github.com/UVVM/UVVM)/22 | UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC ‚Äì resulting also in significant quality improvement.    Community forum: https://forum.uvvm.org/    UVVM.org: https://uvvm.org/ |
| 239 | 28 | 23 | 19 days ago | [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin)/23 | VHDL synthesis (based on ghdl) |
| 236 | 41 | 14 | 11 months ago | [a2i](https://github.com/openpower-cores/a2i)/24 | None |
| 228 | 48 | 1 | 3 years ago | [tinyTPU](https://github.com/jofrfu/tinyTPU)/25 | Implementation of a Tensor Processing Unit for embedded systems and the IoT. |
| 233 | 38 | 2 | 6 years ago | [FPGA_DisplayPort](https://github.com/hamsternz/FPGA_DisplayPort)/26 | An implementation of DisplayPort protocol for FPGAs |
| 209 | 67 | 15 | 2 months ago | [ThunderScope](https://github.com/EEVengers/ThunderScope)/27 | ThunderScope GitHub Repo |
| 218 | 32 | 4 | 1 year, 4 months ago | [potato](https://github.com/skordal/potato)/28 | A simple RISC-V processor for use in FPGA designs. |
| 213 | 60 | 7 | 4 years ago | [hardh264](https://github.com/bcattle/hardh264)/29 | A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx. |
| 202 | 32 | 12 | 1 year, 4 months ago | [C64-Video-Enhancement](https://github.com/c0pperdragon/C64-Video-Enhancement)/30 | Component video modification for the C64 8-bit computer |
| 192 | 59 | 3 | 1 year, 4 months ago | [ZYNQ7010-7020_AD9363](https://github.com/kangyuzhe666/ZYNQ7010-7020_AD9363)/31 | Âü∫‰∫éZYNQ+AD9363ÁöÑÂºÄÊ∫êSDRÁ°¨‰ª∂ |
| 190 | 27 | 13 | 4 months ago | [fletcher](https://github.com/abs-tudelft/fletcher)/32 | Fletcher: A framework to integrate FPGA accelerators with Apache Arrow |
| 189 | 66 | 197 | a month ago | [mega65-core](https://github.com/MEGA65/mega65-core)/33 | MEGA65 FPGA core |
| 194 | 13 | 0 | 7 months ago | [PlayStation_MiSTer](https://github.com/RobertPeip/PlayStation_MiSTer)/34 | PlayStation for MiSTer FPGA |
| 185 | 22 | 4 | 8 months ago | [neo430](https://github.com/stnolting/neo430)/35 | :computer: A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL. |
| 177 | 46 | 20 | 11 days ago | [OSVVM](https://github.com/OSVVM/OSVVM)/36 | OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ... |
| 174 | 64 | 0 | 5 years ago | [VHDL_Lib](https://github.com/xesscorp/VHDL_Lib)/37 | Library of VHDL components that are useful in larger designs. |
| 168 | 51 | 1 | 4 years ago | [vna2](https://github.com/Ttl/vna2)/38 | Second version of homemade 30 MHz - 6 GHz VNA |
| 163 | 31 | 4 | 30 days ago | [OpenXenium](https://github.com/Ryzee119/OpenXenium)/39 | OpenXenium - Open Source Xenium Modchip CPLD replacement project for the Original Xbox |
| 163 | 36 | 3 | a month ago | [surf](https://github.com/slaclab/surf)/40 | A huge VHDL library for FPGA development |
| 157 | 41 | 0 | 2 years ago | [XJTU-Tripler](https://github.com/xjtuiair-cag/XJTU-Tripler)/41 | XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU. |
| 148 | 17 | 0 | 6 years ago | [space-invaders-vhdl](https://github.com/fabioperez/space-invaders-vhdl)/42 | Space Invaders game implemented with VHDL |
| 158 | 74 | 4 | 2 years ago | [fmcw3](https://github.com/Ttl/fmcw3)/43 | Two RX-channel 6 GHz FMCW radar design files |
| 157 | 34 | 32 | 1 year, 4 months ago | [rust_hdl](https://github.com/VHDL-LS/rust_hdl)/44 | None |
| 144 | 80 | 15 | 4 days ago | [Cosmos-plus-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-plus-OpenSSD)/45 | Cosmos OpenSSD + Hardware and Software source distribution |
| 135 | 13 | 0 | 6 months ago | [hdl4fpga](https://github.com/hdl4fpga/hdl4fpga)/46 | VHDL library 4 FPGAs |
| 135 | 61 | 46 | 21 days ago | [SNES_MiSTer](https://github.com/MiSTer-devel/SNES_MiSTer)/47 | SNES for MiSTer |
| 133 | 28 | 1 | 7 years ago | [zpu](https://github.com/zylin/zpu)/48 | The Zylin ZPU |
| 136 | 51 | 10 | 3 years ago | [Artix-7-HDMI-processing](https://github.com/hamsternz/Artix-7-HDMI-processing)/49 | Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA |
| 130 | 37 | 8 | 4 years ago | [vhdl-extras](https://github.com/kevinpt/vhdl-extras)/50 | Flexible VHDL library |
| 129 | 12 | 0 | 1 year, 10 months ago | [RPU](https://github.com/Domipheus/RPU)/51 | Basic RISC-V CPU implementation in VHDL. |
| 124 | 4 | 5 | 2 years ago | [FPGBA](https://github.com/RobertPeip/FPGBA)/52 | GBA on FPGA |
| 120 | 106 | 2 | 1 year, 4 months ago | [Digital-Design-Lab](https://github.com/xupsh/Digital-Design-Lab)/53 | None |
| 120 | 19 | 7 | 21 days ago | [gbaHD](https://github.com/zwenergy/gbaHD)/54 | An open-source GBA consolizer. |
| 116 | 24 | 0 | 6 years ago | [neppielight](https://github.com/drxzcl/neppielight)/55 | FPGA-based HDMI ambient lighting |
| 116 | 15 | 0 | 3 months ago | [nexys4ddr](https://github.com/MJoergen/nexys4ddr)/56 | Various projects for the Nexys4DDR board from Digilent |
| 112 | 50 | 0 | 5 years ago | [ethernet_mac](https://github.com/yol/ethernet_mac)/57 | Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL |
| 111 | 32 | 46 | a day ago | [PSX_MiSTer](https://github.com/MiSTer-devel/PSX_MiSTer)/58 | PSX for MiSTer |
| 111 | 44 | 61 | 3 months ago | [axiom-firmware](https://github.com/apertus-open-source-cinema/axiom-firmware)/59 | AXIOM firmware (linux image, gateware and software tools) |
| 108 | 69 | 16 | a month ago | [patmos](https://github.com/t-crest/patmos)/60 | Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project |
| 116 | 12 | 1 | 6 years ago | [TPU](https://github.com/Domipheus/TPU)/61 | TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+. |
| 107 | 33 | 20 | 3 months ago | [GBA_MiSTer](https://github.com/MiSTer-devel/GBA_MiSTer)/62 | GBA for MiSTer |
| 116 | 61 | 1 | 6 months ago | [spi-master](https://github.com/nandland/spi-master)/63 | SPI Master for FPGA - VHDL and Verilog |
| 100 | 27 | 0 | 6 years ago | [HDMI2USB-jahanzeb-firmware](https://github.com/timvideos/HDMI2USB-jahanzeb-firmware)/64 | Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project |
| 97 | 10 | 6 | 6 months ago | [Digital-IDE](https://github.com/Bestduan/Digital-IDE)/65 | Âú®vscode‰∏äÁöÑÊï∞Â≠óËÆæËÆ°ÂºÄÂèëÊèí‰ª∂ |
| 95 | 7 | 0 | 4 months ago | [captouch](https://github.com/stnolting/captouch)/66 | :point_down: Add capacitive touch buttons to any FPGA! |
| 94 | 15 | 16 | 18 hours ago | [w11](https://github.com/wfjm/w11)/67 | PDP-11/70 CPU core and SoC |
| 94 | 11 | 2 | 3 years ago | [freezing-spice](https://github.com/inforichland/freezing-spice)/68 | A pipelined RISCV implementation in VHDL |
| 92 | 27 | 13 | 6 months ago | [bladeRF-adsb](https://github.com/Nuand/bladeRF-adsb)/69 | bladeRF ADS-B hardware decoder |
| 92 | 13 | 0 | 2 years ago | [greta](https://github.com/endofexclusive/greta)/70 | GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology. |
| 95 | 25 | 0 | 1 year, 3 months ago | [spi-fpga](https://github.com/jakubcabal/spi-fpga)/71 | SPI master and SPI slave for FPGA written in VHDL |
| 88 | 23 | 0 | 1 year, 2 months ago | [PYNQ-DL](https://github.com/Xilinx/PYNQ-DL)/72 | Xilinx Deep Learning IP |
| 93 | 56 | 2 | 1 year, 11 months ago | [Hackster](https://github.com/ATaylorCEngFIET/Hackster)/73 | Files used with hackster examples  |
| 88 | 39 | 0 | 4 years ago | [Simon_Speck_Ciphers](https://github.com/inmcm/Simon_Speck_Ciphers)/74 | Implementations of the Simon and Speck Block Ciphers |
| 90 | 37 | 1 | 9 years ago | [ZynqBTC](https://github.com/stiggy87/ZynqBTC)/75 | A Bitcoin miner for the Zynq chip utilizing the Zedboard. |
| 85 | 41 | 1 | 6 years ago | [hard-cv](https://github.com/jpiat/hard-cv)/76 | A repository of IPs for hardware computer vision (FPGA) |
| 91 | 19 | 8 | 5 months ago | [AtomBusMon](https://github.com/hoglet67/AtomBusMon)/77 | This project is an open-source In-Circuit Emulator for the 6502, 65C02, Z80, 6809 and 6809E 8-bit processors.  See:  |
| 91 | 26 | 7 | 1 year, 10 months ago | [sdram-fpga](https://github.com/nullobject/sdram-fpga)/78 | A FPGA core for a simple SDRAM controller. |
| 87 | 23 | 0 | 4 years ago | [fpga-multi-effect](https://github.com/Vladilit/fpga-multi-effect)/79 | FPGA-based Multi-Effects system for the electric guitar |
| 83 | 29 | 5 | a month ago | [zxuno](https://github.com/zxdos/zxuno)/80 | All the files for ZX-Uno project repository |
| 81 | 51 | 1 | 3 years ago | [ZPUino-HDL](https://github.com/alvieboy/ZPUino-HDL)/81 | ZPUino HDL implementation |
| 76 | 12 | 5 | 11 months ago | [deniser](https://github.com/endofexclusive/deniser)/82 | Amiga Denise chip replacement |
| 75 | 23 | 0 | 1 year, 8 months ago | [Image-Processing](https://github.com/Gowtham1729/Image-Processing)/83 | Image Processing Toolbox in Verilog using Basys3 FPGA |
| 74 | 14 | 0 | 4 years ago | [vpcie](https://github.com/texane/vpcie)/84 | implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture |
| 73 | 145 | 3 | 4 years ago | [Basys3](https://github.com/Digilent/Basys3)/85 | None |
| 72 | 4 | 0 | 3 months ago | [Gauntlet_FPGA](https://github.com/d18c7db/Gauntlet_FPGA)/86 | FPGA implementation of Atari's Gauntlet arcade game |
| 75 | 12 | 1 | 1 year, 9 months ago | [Rudi-RV32I](https://github.com/hamsternz/Rudi-RV32I)/87 | A rudimental RISCV CPU supporting RV32I instructions, in VHDL |
| 70 | 36 | 0 | a month ago | [Learn-FPGA-Programming](https://github.com/PacktPublishing/Learn-FPGA-Programming)/88 | Learn FPGA Programming, published by Packt |
| 70 | 15 | 3 | 4 months ago | [leros](https://github.com/leros-dev/leros)/89 | A Tiny Processor Core |
| 69 | 19 | 0 | 4 years ago | [RFToolSDR](https://github.com/daveshah1/RFToolSDR)/90 | AD9361 based USB3 SDR |
| 67 | 26 | 0 | 2 months ago | [apis_anatolia](https://github.com/mbaykenar/apis_anatolia)/91 | "Apis Anatolia" YouTube kanalƒ±nda yayƒ±nlanan VHDL ve FPGA dersleri ile ilgili kodlarƒ± i√ßermektedir. |
| 68 | 2 | 1 | 8 years ago | [yafc](https://github.com/inforichland/yafc)/92 | Yet Another Forth Core... |
| 66 | 7 | 1 | 4 years ago | [q27](https://github.com/preusser/q27)/93 | 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting |
| 64 | 51 | 9 | 6 years ago | [logi-projects](https://github.com/fpga-logi/logi-projects)/94 | None |
| 64 | 5 | 0 | 1 year, 6 months ago | [bit-serial](https://github.com/howerj/bit-serial)/95 | A bit-serial CPU written in VHDL, with a simulator written in C. |
| 67 | 29 | 3 | 2 years ago | [IIoT-EDDP](https://github.com/Xilinx/IIoT-EDDP)/96 | The repository contains the design database and documentation for Electric Drives Demonstration Platform |
| 63 | 43 | 3 | 29 days ago | [TurboGrafx16_MiSTer](https://github.com/MiSTer-devel/TurboGrafx16_MiSTer)/97 | TurboGrafx-16 CD / PC Engine CD for MiSTer |
| 63 | 16 | 4 | 2 months ago | [phywhispererusb](https://github.com/newaetech/phywhispererusb)/98 | PhyWhisperer-USB: Hardware USB Trigger |
| 62 | 26 | 5 | 2 years ago | [haddoc2](https://github.com/DreamIP/haddoc2)/99 | Caffe to VHDL |
| 67 | 28 | 0 | 8 years ago | [FPGA-Oscilloscope](https://github.com/agural/FPGA-Oscilloscope)/100 | Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA. |
| 65 | 12 | 1 | 3 years ago | [CoPro6502](https://github.com/hoglet67/CoPro6502)/101 | FPGA implementations of BBC Micro Co Processors (65C02, Z80, 6809, 68000, x86, ARM2, PDP-11, 32016) |
| 61 | 21 | 2 | 8 years ago | [Arduino-Soft-Core](https://github.com/GadgetFactory/Arduino-Soft-Core)/102 | None |
| 61 | 82 | 0 | 2 years ago | [FPGA](https://github.com/suisuisi/FPGA)/103 | FPGA |
| 61 | 9 | 3 | 3 months ago | [jt51](https://github.com/jotego/jt51)/104 | YM2151 clone in verilog. FPGA proven. |
| 61 | 8 | 1 | 2 years ago | [1bitSDR](https://github.com/alberto-grl/1bitSDR)/105 | Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom |
| 60 | 6 | 1 | a day ago | [SonicSurface](https://github.com/upnalab/SonicSurface)/106 | Generating Airborne Ultrasonic Amplitude Patterns Using an Open Hardware Phased Array |
| 59 | 8 | 0 | 22 days ago | [neoTRNG](https://github.com/stnolting/neoTRNG)/107 | :game_die: A Tiny and Platform-Independent True Random Number Generator for any FPGA. |
| 58 | 10 | 2 | 4 months ago | [scaffold](https://github.com/Ledger-Donjon/scaffold)/108 | Donjon hardware tool for circuits security evaluation |
| 58 | 11 | 6 | 3 years ago | [ReonV](https://github.com/lcbcFoo/ReonV)/109 | ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA. |
| 58 | 41 | 3 | 5 years ago | [sublime-vhdl](https://github.com/yangsu/sublime-vhdl)/110 | VHDL Package for Sublime Text |
| 56 | 21 | 0 | 8 years ago | [FpgasNowWhat](https://github.com/devbisme/FpgasNowWhat)/111 | Source for the "FPGAs?! Now What?" Book |
| 59 | 32 | 1 | 4 years ago | [SiaFpgaMiner](https://github.com/pedrorivera/SiaFpgaMiner)/112 | VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin |
| 61 | 49 | 0 | 6 years ago | [ODriveFPGA](https://github.com/madcowswe/ODriveFPGA)/113 | High performance motor control |
| 56 | 5 | 0 | 8 months ago | [fpga_puf](https://github.com/stnolting/fpga_puf)/114 | :key: Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA. |
| 56 | 15 | 4 | 1 year, 2 months ago | [A-VideoBoard](https://github.com/c0pperdragon/A-VideoBoard)/115 | FPGA board to create a component video signal for vintage computers. |
| 61 | 22 | 1 | 1 year, 3 months ago | [uart-for-fpga](https://github.com/jakubcabal/uart-for-fpga)/116 | Simple UART controller for FPGA  written in VHDL |
| 56 | 32 | 1 | 6 years ago | [uart](https://github.com/pabennett/uart)/117 | A VHDL UART for communicating over a serial link with an FPGA |
| 58 | 12 | 8 | 6 months ago | [JSON-for-VHDL](https://github.com/Paebbels/JSON-for-VHDL)/118 | A JSON library implemented in VHDL. |
| 55 | 36 | 0 | a month ago | [rfsoc_qpsk](https://github.com/strath-sdr/rfsoc_qpsk)/119 | PYNQ example of using the RFSoC as a QPSK transceiver. |
| 58 | 13 | 2 | 1 year, 5 months ago | [fpga-fft](https://github.com/owocomm-0/fpga-fft)/120 | A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm |
| 51 | 28 | 0 | 9 years ago | [VHDL](https://github.com/silverjam/VHDL)/121 | VHDL Samples |
| 51 | 16 | 1 | 2 months ago | [dvb_fpga](https://github.com/phase4ground/dvb_fpga)/122 | RTL implementation of components for DVB-S2  |
| 51 | 29 | 1 | 2 years ago | [fpgagen](https://github.com/Torlus/fpgagen)/123 | SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board. |
| 53 | 17 | 5 | 11 months ago | [AppleIISd](https://github.com/freitz85/AppleIISd)/124 | SD card based ProFile replacement for IIe |
| 50 | 11 | 1 | 1 year, 9 months ago | [fos](https://github.com/FPGA-Research-Manchester/fos)/125 | FOS - FPGA Operating System |
| 50 | 27 | 1 | 2 years ago | [FPGA-I2C-Minion](https://github.com/oetr/FPGA-I2C-Minion)/126 | A simple I2C minion in VHDL |
| 49 | 3 | 1 | a day ago | [psl_with_ghdl](https://github.com/tmeissner/psl_with_ghdl)/127 | Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys) |
| 51 | 19 | 14 | 5 months ago | [X68000_MiSTer](https://github.com/MiSTer-devel/X68000_MiSTer)/128 | Sharp X68000 for MiSTer |
| 48 | 1 | 0 | 1 year, 2 months ago | [fpga-dns-adtm](https://github.com/magetron/fpga-dns-adtm)/129 | High-performance/Low-Latency FPGA-based DNS attack detector and threat mitigator |
| 48 | 2 | 0 | 1 year, 5 months ago | [MandelbrotInVHDL](https://github.com/ttsiodras/MandelbrotInVHDL)/130 | What better way to learn VHDL, than to do some fractals? |
| 47 | 9 | 6 | 9 days ago | [AXI4](https://github.com/OSVVM/AXI4)/131 | AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components |
| 49 | 11 | 0 | 5 years ago | [FPGA-radio](https://github.com/dawsonjon/FPGA-radio)/132 | Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC |
| 48 | 13 | 0 | 2 years ago | [flexray-interceptor](https://github.com/pd0wm/flexray-interceptor)/133 | FPGA project to man-in-the-middle attack Flexray |
| 48 | 15 | 0 | 28 days ago | [intfftk](https://github.com/hukenovs/intfftk)/134 | Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0. |
| 47 | 21 | 3 | 3 days ago | [Mist_FPGA](https://github.com/Gehstock/Mist_FPGA)/135 | None |
| 46 | 14 | 3 | 8 years ago | [libv](https://github.com/martinjthompson/libv)/136 | Useful set of library functions for VHDL |
| 47 | 35 | 1 | 2 years ago | [LimeSDR-Mini_GW](https://github.com/myriadrf/LimeSDR-Mini_GW)/137 | LimeSDR-Mini board FPGA project |
| 46 | 2 | 6 | 20 days ago | [mc1](https://github.com/mrisc32/mc1)/138 | A computer (FPGA SoC) based on the MRISC32-A1 CPU |
| 47 | 30 | 0 | 4 years ago | [AX7010](https://github.com/alinxalinx/AX7010)/139 | None |
| 46 | 28 | 7 | 6 years ago | [Papilio-Arcade](https://github.com/GadgetFactory/Papilio-Arcade)/140 | A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com. |
| 47 | 11 | 4 | 2 years ago | [FlowBlaze](https://github.com/axbryd/FlowBlaze)/141 | FlowBlaze: Stateful Packet Processing in Hardware |
| 45 | 74 | 5 | a month ago | [mlib_devel](https://github.com/casper-astro/mlib_devel)/142 | None |
| 50 | 8 | 0 | a year ago | [R3DUX](https://github.com/ChimericSystems/R3DUX)/143 | None |
| 45 | 18 | 0 | 6 years ago | [flearadio](https://github.com/emard/flearadio)/144 | Digital FM Radio Receiver for FPGA |
| 44 | 22 | 0 | 4 years ago | [jTDC](https://github.com/jobisoft/jTDC)/145 | FPGA based 30ps RMS TDCs |
| 44 | 19 | 20 | 4 years ago | [HDMI2USB-numato-opsis-sample-code](https://github.com/timvideos/HDMI2USB-numato-opsis-sample-code)/146 | Example code for the Numato Opsis board, the first HDMI2USB production board. |
| 78 | 21 | 0 | 3 months ago | [FPGA-proj](https://github.com/cxlisme/FPGA-proj)/147 | FPGA project |
| 44 | 23 | 2 | 4 years ago | [Vivado-KMeans](https://github.com/FelixWinterstein/Vivado-KMeans)/148 | Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs |
| 43 | 21 | 0 | a month ago | [MultiComp](https://github.com/douggilliland/MultiComp)/149 | Spins of Grant Searle's MultiComp project on various hardware |
| 42 | 8 | 0 | a month ago | [SneakySnake](https://github.com/CMU-SAFARI/SneakySnake)/150 | SneakySnake:snake: is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU architectures. It greatly (by more than two orders of magnitude) expedites sequence alignment calculation for both short and long reads. Described in the Bioinformatics (2020) by Alser et al. https://arxiv.org/abs/1910.09020. |
| 41 | 16 | 1 | a month ago | [rfsoc_sam](https://github.com/strath-sdr/rfsoc_sam)/151 | RFSoC Spectrum Analyser Module on PYNQ. |
| 47 | 12 | 0 | 2 years ago | [Nexys4DDR-ARM-M3-Plate-Recognition](https://github.com/Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition)/152 | ËΩ¶ÁâåËØÜÂà´,FPGA,2019ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÈõÜÊàêÁîµË∑ØÂàõÊñ∞Âàõ‰∏öÂ§ßËµõ |
| 41 | 44 | 20 | 15 days ago | [SMS_MiSTer](https://github.com/MiSTer-devel/SMS_MiSTer)/153 | Sega Master System for MiSTer |
| 41 | 18 | 0 | 6 years ago | [MIPS-processor](https://github.com/PiJoules/MIPS-processor)/154 | MIPS processor designed in VHDL |
| 39 | 22 | 0 | 2 years ago | [tinycrypt](https://github.com/odzhan/tinycrypt)/155 | Crypto stuff. Don't use. |
| 39 | 16 | 3 | 5 years ago | [fphdl](https://github.com/FPHDL/fphdl)/156 | VHDL-2008 Support Library |
| 40 | 7 | 0 | 7 months ago | [satcat5](https://github.com/the-aerospace-corporation/satcat5)/157 | SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network. |
| 38 | 26 | 3 | 11 hours ago | [Zybo-Z7-20-pcam-5c](https://github.com/Digilent/Zybo-Z7-20-pcam-5c)/158 | None |
| 39 | 2 | 1 | 1 year, 23 days ago | [neoapple2](https://github.com/zf3/neoapple2)/159 | Port of Stephen A. Edwards's Apple2fpga to PYNQ-Z1 (Xilinx Zynq FPGA), to emulate an Apple II+. |
| 38 | 10 | 10 | a month ago | [FPGA-robotics](https://github.com/JdeRobot/FPGA-robotics)/160 | Verilog library for developing robotics applications using FPGAs |
| 38 | 3 | 2 | 3 years ago | [UnAmiga](https://github.com/benitoss/UnAmiga)/161 | Implementation of Amiga 500/1200 in Altera Cyclone IV FPGA |
| 38 | 11 | 0 | 1 year, 7 months ago | [Digital-Hardware-Modelling](https://github.com/varunnagpaal/Digital-Hardware-Modelling)/162 | Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)  |
| 42 | 15 | 4 | 4 years ago | [mce2vga](https://github.com/lfantoniosi/mce2vga)/163 | MDA/CGA/EGA to VGA FPGA Converter V2.00 |
| 37 | 15 | 0 | 6 years ago | [fpga-spectrum](https://github.com/mikestir/fpga-spectrum)/164 | Sinclair ZX Spectrum 48k and 128k on an Altera DE1 FPGA board |
| 41 | 5 | 0 | 2 years ago | [PYNQ-Torch](https://github.com/manoharvhr/PYNQ-Torch)/165 | PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform |
| 36 | 17 | 0 | 1 year, 5 months ago | [NN_RGB_FPGA](https://github.com/Marco-Winzker/NN_RGB_FPGA)/166 | FPGA Design of a Neural Network for Color Detection |
| 36 | 9 | 7 | a month ago | [BeebFpga](https://github.com/hoglet67/BeebFpga)/167 | None |
| 36 | 12 | 0 | 8 years ago | [FPGAPCE](https://github.com/Torlus/FPGAPCE)/168 | PC-Engine / Turbografx-16 clone running on an Altera DE1 board. |
| 35 | 12 | 0 | 28 days ago | [fp23fftk](https://github.com/hukenovs/fp23fftk)/169 | Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL). |
| 46 | 30 | 0 | 2 months ago | [BIT-CS-Learning](https://github.com/songshangru/BIT-CS-Learning)/170 | ‰øùÂ≠ò‰∏Ä‰∏ãÊàëËá™Â∑±Êï¥ÁêÜÁöÑÂåóÁêÜÂ∑•ËÆ°ÁßëÁöÑÂ≠¶‰π†ËµÑÊñôÔºåÊ¨¢ËøéÂàÜ‰∫´ËµÑÊ∫ê |
| 35 | 14 | 1 | 8 years ago | [img_process_vhdl](https://github.com/BG2BKK/img_process_vhdl)/171 | Image Processing on FPGA using VHDL |
| 38 | 16 | 1 | 3 years ago | [PYNQ_softmax](https://github.com/9334swjtu/PYNQ_softmax)/172 | achieve softmax in PYNQ with heterogeneous computing. |
| 34 | 11 | 5 | 9 months ago | [cps2_digiav](https://github.com/marqs85/cps2_digiav)/173 | CPS2 digital AV interface |
| 40 | 16 | 1 | 4 years ago | [FGPU](https://github.com/malkadi/FGPU)/174 | FGPU is a soft GPU architecture general purpose computing |
| 35 | 4 | 0 | 2 months ago | [MicroPET](https://github.com/fachat/MicroPET)/175 | A Commodore PET replica and more - with all new parts in 2022 |
| 33 | 12 | 1 | 6 years ago | [rgb2vga](https://github.com/lfantoniosi/rgb2vga)/176 | Analog RGB 15Khz to VGA 31Khz in FGPA |
| 33 | 17 | 0 | 8 years ago | [XuLA](https://github.com/xesscorp/XuLA)/177 | Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc. |
| 32 | 9 | 0 | 1 year, 5 months ago | [cryptocores](https://github.com/tmeissner/cryptocores)/178 | cryptography ip-cores in vhdl / verilog |
| 33 | 9 | 1 | 6 years ago | [FPGA_GigabitTx](https://github.com/hamsternz/FPGA_GigabitTx)/179 | Sending UDP packets out over a Gigabit PHY with an FPGA. |
| 33 | 16 | 0 | 4 years ago | [FPGA-Speech-Recognition](https://github.com/MohammedRashad/FPGA-Speech-Recognition)/180 | Expiremental Speech Recognition System using VHDL & MATLAB. |
| 32 | 15 | 3 | 22 days ago | [ahir](https://github.com/madhavPdesai/ahir)/181 | Algorithm to hardware compilation tools (e.g. C to VHDL). |
| 33 | 13 | 0 | 5 years ago | [openMixR](https://github.com/daveshah1/openMixR)/182 | 4k Mixed Reality headset |
| 31 | 24 | 9 | 6 months ago | [Atari2600_MiSTer](https://github.com/MiSTer-devel/Atari2600_MiSTer)/183 | Atari 2600 for MiSTer |
| 31 | 2 | 0 | 8 years ago | [arm4u](https://github.com/freecores/arm4u)/184 | ARM4U |
| 31 | 8 | 0 | 9 years ago | [MIPS32](https://github.com/BYVoid/MIPS32)/185 | A MIPS32 CPU implemented by VHDL |
| 33 | 14 | 1 | 1 year, 3 days ago | [vhdl-hdmi-out](https://github.com/fcayci/vhdl-hdmi-out)/186 | HDMI Out VHDL code for 7-series Xilinx FPGAs |
| 31 | 285 | 0 | 4 years ago | [vivado-library](https://github.com/DigilentInc/vivado-library)/187 | None |
| 31 | 16 | 4 | 3 months ago | [Apple-II_MiSTer](https://github.com/MiSTer-devel/Apple-II_MiSTer)/188 | Apple II+ for MiSTer |
| 32 | 4 | 0 | 3 months ago | [vboard](https://github.com/dbhi/vboard)/189 | Virtual development board for HDL design |
| 32 | 1 | 0 | 6 years ago | [fpga-vt](https://github.com/howardjones/fpga-vt)/190 | VT100-style terminal implemented on FPGA in VHDL |
| 29 | 19 | 21 | 9 months ago | [Orio](https://github.com/brnorris03/Orio)/191 | Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple architecture targets, including support for empirical autotuning of the generated code. |
| 30 | 6 | 1 | 4 years ago | [riscv-tomthumb](https://github.com/maikmerten/riscv-tomthumb)/192 | A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning |
| 31 | 19 | 0 | 3 months ago | [MIPI_CSI2_TX](https://github.com/VideoGPU/MIPI_CSI2_TX)/193 | VHDL code for using Xilinx MGT gigabit transceivers/LVDS lines for MIPI CSI-2 TX  protocol |
| 31 | 186 | 0 | 27 days ago | [digital-electronics-1](https://github.com/tomas-fryza/digital-electronics-1)/194 | VHDL course at Brno University of Technology |
| 30 | 8 | 0 | 2 years ago | [pano_man](https://github.com/skiphansen/pano_man)/195 | Simulation of the classic Pacman arcade game on a PanoLogic thin client. |
| 30 | 5 | 0 | 2 years ago | [BenEaterVHDL](https://github.com/XarkLabs/BenEaterVHDL)/196 | VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net) |
| 33 | 17 | 0 | 4 years ago | [Designing-a-Custom-AXI-Slave-Peripheral](https://github.com/Architech-Silica/Designing-a-Custom-AXI-Slave-Peripheral)/197 | A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools |
| 31 | 2 | 0 | 6 years ago | [Sweet32-CPU](https://github.com/Basman74/Sweet32-CPU)/198 | Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation) |
| 31 | 5 | 1 | 1 year, 3 months ago | [FPGACosmacELF](https://github.com/wel97459/FPGACosmacELF)/199 | A re-creation of a Cosmac ELF computer, Coded in SpinalHDL |
| 30 | 16 | 1 | 1 year, 11 months ago | [Accelerating-Quantized-CNN-Inference-on-FPGA](https://github.com/CNILeo/Accelerating-Quantized-CNN-Inference-on-FPGA)/200 | Accelerating-Quantized-CNN-Inference-on-FPGA(RTL) |
| 30 | 16 | 0 | 2 years ago | [Rattlesnake](https://github.com/PulseRain/Rattlesnake)/201 | PulseRain Rattlesnake - RISCV RV32IMC Soft CPU  |
| 29 | 22 | 3 | 6 years ago | [altera-de2-ann](https://github.com/ziyan/altera-de2-ann)/202 | Artificial Neural Network on Altera DE2 |
| 32 | 8 | 0 | 2 years ago | [FPGA-Class-D-Amplifier](https://github.com/YetAnotherElectronicsChannel/FPGA-Class-D-Amplifier)/203 | None |
| 29 | 11 | 0 | 10 years ago | [vhdl-nes](https://github.com/chenxiao07/vhdl-nes)/204 | nes emulator based on VHDL |
| 35 | 10 | 2 | 1 year, 4 days ago | [AES-VHDL](https://github.com/hadipourh/AES-VHDL)/205 | VHDL Implementation of AES Algorithm |
| 29 | 0 | 0 | 30 days ago | [xormix](https://github.com/MaartenBaert/xormix)/206 | A hardware-optimized high-quality pseudorandom number generator |
| 29 | 4 | 0 | 6 days ago | [xpm_vhdl](https://github.com/fransschreuder/xpm_vhdl)/207 | A translation of the Xilinx XPM library to VHDL for simulation purposes |
| 28 | 17 | 3 | 6 years ago | [OpenRIO](https://github.com/magro732/OpenRIO)/208 | Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints. |
| 32 | 5 | 0 | 1 year, 11 months ago | [tiny_z80](https://github.com/skiselev/tiny_z80)/209 | Business Card Sized Z80 Single Board Computer |
| 29 | 14 | 0 | 8 years ago | [FPGA-FAST](https://github.com/PUTvision/FPGA-FAST)/210 | FPGA FAST image feature detector implementation in VHDL |
| 29 | 9 | 2 | 2 years ago | [AtomFpga](https://github.com/hoglet67/AtomFpga)/211 | Dave's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk |
| 29 | 10 | 0 | 8 years ago | [FP-V-GA-Text](https://github.com/MadLittleMods/FP-V-GA-Text)/212 | A simple to use VHDL module to display text on VGA display. |
| 28 | 12 | 0 | 6 years ago | [FPGA-OV7670-cam](https://github.com/ShoeShi/FPGA-OV7670-cam)/213 | VHDL/FPGA/OV7670 |
| 29 | 32 | 3 | 6 years ago | [logi-hard](https://github.com/fpga-logi/logi-hard)/214 | All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc) |
| 28 | 8 | 2 | 6 years ago | [ZPUFlex](https://github.com/robinsonb5/ZPUFlex)/215 | A highly-configurable and compact variant of the ZPU processor core |
| 31 | 5 | 2 | 1 year, 7 months ago | [FPGA-OV2640](https://github.com/lllbbbyyy/FPGA-OV2640)/216 | This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA. |
| 30 | 13 | 0 | 4 years ago | [SpaceInvadersFpgaGame](https://github.com/nikkatsa7/SpaceInvadersFpgaGame)/217 | Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board  |
| 28 | 19 | 5 | 1 year, 11 months ago | [msx1fpga](https://github.com/fbelavenuto/msx1fpga)/218 | MSX1 cloned in FPGA |
| 27 | 2 | 0 | 2 years ago | [aes](https://github.com/mmattioli/aes)/219 | AES-128 hardware implementation |
| 27 | 17 | 0 | 13 days ago | [zynq_cam_isp_demo](https://github.com/bxinquan/zynq_cam_isp_demo)/220 | Âü∫‰∫éverilogÂÆûÁé∞‰∫ÜISPÂõæÂÉèÂ§ÑÁêÜIP |
| 27 | 1 | 0 | 2 years ago | [router](https://github.com/CO-CN-Group1/router)/221 | Ê∏ÖÂçéÂ§ßÂ≠¶2019ËÆ°ÁΩëËÅîÂêàÂÆûÈ™åÁ¨¨‰∏ÄÁªÑ |
| 27 | 16 | 1 | 5 years ago | [fpga](https://github.com/dmpro2014/fpga)/222 | VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU |
| 29 | 20 | 2 | 4 years ago | [Designing-a-Custom-AXI-Master-using-BFMs](https://github.com/Architech-Silica/Designing-a-Custom-AXI-Master-using-BFMs)/223 | A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models |
| 32 | 3 | 0 | 9 months ago | [formal_hw_verification](https://github.com/tmeissner/formal_hw_verification)/224 | Trying to verify Verilog/VHDL designs with formal methods and tools |
| 26 | 9 | 1 | 2 years ago | [jcore-cpu](https://github.com/j-core/jcore-cpu)/225 | J-Core J2/J32 5 stage pipeline CPU core |
| 27 | 5 | 0 | 2 years ago | [NTSC-composite-encoder](https://github.com/elpuri/NTSC-composite-encoder)/226 | How to generate NTSC compliant(?) composite color video with an FPGA |
| 27 | 12 | 4 | 3 years ago | [ppa-pcmcia-sram](https://github.com/Sakura-IT/ppa-pcmcia-sram)/227 | PCMCIA SRAM card project (Sakura) |
| 28 | 8 | 0 | 3 years ago | [Motion-Detection-System-Based-On-Background-Reconstruction](https://github.com/2cc2ic/Motion-Detection-System-Based-On-Background-Reconstruction)/228 | This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to build a DMA based image data cache transmission system.  On this basis, Verilog HDL was used to design the axi4-stream interface based IP core for image processing, so as to build a high real-time moving target detection system.  In our design, we focus on the optimization of processing pipeline, improve the traditional frame difference method, and achieve the optimization goal of saving logical resources through the accumulation compression and reconstruction expansion of cached background frames. |
| 26 | 3 | 1 | 11 days ago | [MSX-Development](https://github.com/ducasp/MSX-Development)/229 | MSX is a great 8 bit computer architecture created by ASCII and Microsoft. It was really big in Japan and also in Brazil. |
| 25 | 9 | 1 | 4 years ago | [snickerdoodle-examples](https://github.com/krtkl/snickerdoodle-examples)/230 | Example projects for snickerdoodle |
| 33 | 13 | 0 | 10 months ago | [FPGAandImage](https://github.com/suisuisi/FPGAandImage)/231 | image processing based FPGA |
| 28 | 12 | 0 | 1 year, 7 months ago | [PoC-Examples](https://github.com/VLSI-EDA/PoC-Examples)/232 | This repository contains synthesizable examples which use the PoC-Library. |
| 29 | 5 | 3 | 3 years ago | [AladdinLCD](https://github.com/Ryzee119/AladdinLCD)/233 | Convert the cheap AladdinXT 4032 Original Xbox modchip to an LCD driver for TSOP modded consoles. |
| 26 | 15 | 0 | 6 years ago | [STREAM](https://github.com/myriadrf/STREAM)/234 | FPGA development platform for high-performance RF and digital design |
| 26 | 3 | 0 | 2 years ago | [fpga-nat64](https://github.com/twd2/fpga-nat64)/235 | A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support. |
| 25 | 9 | 1 | 11 years ago | [Floating_Point_Library-JHU](https://github.com/xesscorp/Floating_Point_Library-JHU)/236 | VHDL for basic floating-point operations. |
| 28 | 5 | 0 | 1 year, 9 months ago | [ArtyS7-RPU-SoC](https://github.com/Domipheus/ArtyS7-RPU-SoC)/237 | Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board. |
| 25 | 9 | 0 | 4 years ago | [memsec](https://github.com/IAIK/memsec)/238 | Framework for building transparent memory encryption and authentication solutions |
| 28 | 21 | 0 | 3 years ago | [fpga-miner](https://github.com/diogofferreira/fpga-miner)/239 |  :moneybag: A simplified version of an FPGA bitcoin miner :moneybag: |
| 25 | 11 | 0 | 2 months ago | [Open-GPGPU-FlexGrip-](https://github.com/Jerc007/Open-GPGPU-FlexGrip-)/240 | FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation |
| 26 | 5 | 5 | 4 years ago | [MARK_II](https://github.com/VladisM/MARK_II)/241 | Simple SoC in VHDL with full toolchain and custom board. |
| 27 | 27 | 22 | 5 months ago | [ipbus-firmware](https://github.com/ipbus/ipbus-firmware)/242 | Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol |
| 27 | 10 | 1 | 2 years ago | [ZipML-XeonFPGA](https://github.com/fpgasystems/ZipML-XeonFPGA)/243 | FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware) |
| 26 | 19 | 0 | 6 years ago | [alpha-software](https://github.com/apertus-open-source-cinema/alpha-software)/244 | Axiom Alpha prototype software (FPGA, Linux, etc.) |
| 26 | 21 | 12 | 5 months ago | [MSX_MiSTer](https://github.com/MiSTer-devel/MSX_MiSTer)/245 | MSX for MiSTer |
| 25 | 17 | 0 | 2 years ago | [mist-cores](https://github.com/wsoltys/mist-cores)/246 | core files for the MiST fpga |
| 24 | 11 | 0 | 3 years ago | [fft](https://github.com/thasti/fft)/247 | synthesizable FFT IP block for FPGA designs |
| 26 | 9 | 1 | 6 years ago | [la16fw](https://github.com/gregani/la16fw)/248 | Alternative Logic16 Firmware |
| 26 | 8 | 3 | 1 year, 1 month ago | [TG68K.C](https://github.com/TobiFlex/TG68K.C)/249 | switchable 68K CPU-Core |
| 24 | 1 | 2 | 2 years ago | [ese-vdp](https://github.com/kunichiko/ese-vdp)/250 | VHDL implementation of YAMAHA V9938 |
| 24 | 12 | 0 | 5 years ago | [FPGA_Neural-Network](https://github.com/agostini01/FPGA_Neural-Network)/251 | The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups. |
| 24 | 7 | 0 | 7 months ago | [Xoodoo](https://github.com/KeccakTeam/Xoodoo)/252 | None |
| 24 | 18 | 5 | 3 years ago | [blockmon](https://github.com/sysml/blockmon)/253 | A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/  |
| 24 | 5 | 0 | 3 years ago | [pid-fpga-vhdl](https://github.com/deepc94/pid-fpga-vhdl)/254 | This project was part of the VLSI Lab. It implements PID control using an FPGA. |
| 24 | 11 | 2 | 3 years ago | [ReVerSE-U16](https://github.com/mvvproject/ReVerSE-U16)/255 | Development Kit |
| 29 | 9 | 0 | 3 years ago | [ZYNQ-PYNQ-Z2-Gobang](https://github.com/Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang)/256 | 2018Á¨¨‰∫åÂ±äÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüFPGAÂàõÊñ∞ËÆæËÆ°ÈÇÄËØ∑ËµõÁöÑ‰ΩúÂìÅ |
| 27 | 10 | 0 | 6 years ago | [PicoBlaze-Library](https://github.com/Paebbels/PicoBlaze-Library)/257 | The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA). |
| 25 | 14 | 2 | 2 years ago | [Pynq-CV-OV5640](https://github.com/xupsh/Pynq-CV-OV5640)/258 | Pynq computer vision examples with an OV5640 camera |
| 24 | 6 | 0 | 2 years ago | [secd](https://github.com/hanshuebner/secd)/259 | SECD microprocessor reimplementation in VHDL |
| 24 | 13 | 3 | 2 years ago | [WishboneAXI](https://github.com/qermit/WishboneAXI)/260 | Wishbone to AXI bridge (VHDL) |
| 23 | 12 | 2 | 3 years ago | [Nexys-4-DDR-OOB](https://github.com/Digilent/Nexys-4-DDR-OOB)/261 | None |
| 23 | 19 | 0 | 6 years ago | [zynq_examples](https://github.com/jiangjiali66/zynq_examples)/262 | None |
| 23 | 8 | 0 | 3 years ago | [nesfpga](https://github.com/strfry/nesfpga)/263 | A Simple FPGA Implementation of the Nintendo Entertainment System |
| 23 | 10 | 1 | 4 years ago | [vcnn](https://github.com/g0kul/vcnn)/264 | Verilog Convolutional Neural Network on PYNQ |
| 23 | 1 | 1 | 4 years ago | [N.I.G.E.-Machine](https://github.com/Anding/N.I.G.E.-Machine)/265 | A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on the Digilent Nexys 4 and Nexys 4 DDR |
| 23 | 3 | 0 | 6 years ago | [opa](https://github.com/terpstra/opa)/266 | Open Processor Architecture |
| 23 | 32 | 19 | 1 year, 8 months ago | [mksocfpga](https://github.com/machinekit/mksocfpga)/267 | Hostmot2 FPGA code for SoC/FPGA platforms from Altera and Xilinx |
| 26 | 12 | 1 | 6 years ago | [FPGA_SDR](https://github.com/marsohod4you/FPGA_SDR)/268 | Software Defined Radio receiver in Marsohod2 Altera Cyclone III board |
| 23 | 7 | 1 | 1 year, 1 month ago | [NVMeCHA](https://github.com/yhqiu16/NVMeCHA)/269 | NVMe Controller featuring Hardware Acceleration |
| 25 | 12 | 0 | 8 years ago | [Camera-Tracking](https://github.com/Rutgers-FPGA-Projects/Camera-Tracking)/270 | ¬†Our¬†project¬†is¬†the¬†system¬†that¬†enables¬†a¬†moving¬†camera¬†to¬†track¬†a¬†moving¬†object¬†in¬†real¬†time.¬†We¬†plan¬†on doing¬†this¬†by¬†having¬†a¬†camera¬†mounted¬†to¬†a¬†swivel¬†using¬†two¬†servo¬†motors¬†to¬†allow¬†for¬†the¬†camera‚Äôs direction¬†to¬†be¬†controlled.¬†The¬†camera¬†data¬†will¬†be¬†read¬†into¬†the¬†FPGA¬†board¬†and¬†some¬†basic¬†object recognition¬†algorithm¬†will¬†be¬†used¬†to¬†¬†identify¬†an¬†some¬†object¬†and¬†determine¬†if¬†the¬†camera¬†needs¬†to¬†be moved¬†to¬†keep¬†the¬†object¬†in¬†the¬†field¬†of¬†vision.¬†In¬†addition¬†to¬†the¬†auto¬†tracking¬†mode,¬†we¬†plan¬†on¬†having¬†an¬†IR remote¬†to¬†allow¬†for¬†manual¬†panning,¬†mode¬†selection,¬†and¬†power¬†on¬†and¬†off.¬†If¬†there¬†is¬†additional¬†time¬†we would¬†like¬†to¬†also¬†interface¬†the¬†FPGA¬†to¬†a¬†Raspberry¬†Pi¬†board¬†running¬†a¬†linux¬†web¬†server¬†to¬†allow¬†for¬†email alerts¬†(when¬†object¬†moves)¬†and¬†web¬†based¬†control. |
| 23 | 12 | 0 | 2 months ago | [fpga_examples](https://github.com/pwsoft/fpga_examples)/271 | Example code in vhdl to help starting new projects using FPGA devices. |
| 23 | 23 | 0 | 9 years ago | [rgbmatrix-fpga](https://github.com/DuinoPilot/rgbmatrix-fpga)/272 | Adafruit RGB LED Matrix Display Driver for use with FPGAs (written in VHDL)  |
| 23 | 1 | 0 | 6 years ago | [fpga-trace](https://github.com/justingallagher/fpga-trace)/273 | FPGA accelerated ray tracer, implemented in C++ and HLS |
| 23 | 13 | 21 | 5 months ago | [Atari800_MiSTer](https://github.com/MiSTer-devel/Atari800_MiSTer)/274 | Atari 800XL/65XE/130XE for MiSTer |
| 23 | 9 | 2 | 2 years ago | [cpu86](https://github.com/nsauzede/cpu86)/275 | üîå CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA |
| 22 | 9 | 0 | 4 years ago | [Spectrum](https://github.com/delhatch/Spectrum)/276 | Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. VGA frame buffer on-chip. VGA signals generated on-chip. See the included video files to watch it in action. |
| 22 | 8 | 0 | 7 years ago | [hdl](https://github.com/laurivosandi/hdl)/277 | Collection of hardware description languages writings and code snippets |
| 23 | 1 | 43 | 1 year, 2 months ago | [Codelib](https://github.com/Wycers/Codelib)/278 | None |
| 22 | 11 | 6 | 4 years ago | [OneChipMSX](https://github.com/robinsonb5/OneChipMSX)/279 | A port of the OneChipMSX project to the Turbo Chameleon 64 and in time, hopefully other boards, too. |
| 22 | 1 | 0 | 27 days ago | [fpga_torture](https://github.com/stnolting/fpga_torture)/280 | :fire: Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption. |
| 23 | 8 | 6 | 3 years ago | [EP994A](https://github.com/Speccery/EP994A)/281 | My TI-99/4A clone, two versions: FPGA+TMS99105 CPU and FPGA with my CPU core |
| 27 | 2 | 0 | 2 months ago | [noasic](https://github.com/noasic/noasic)/282 | An open-source VHDL library for FPGA design. |
| 22 | 1 | 0 | 4 years ago | [from-key-array-to-the-LED-lattice](https://github.com/HengRuiZ/from-key-array-to-the-LED-lattice)/283 | None |
| 23 | 9 | 11 | 7 years ago | [r-vex](https://github.com/tvanas/r-vex)/284 | A reconfigurable and extensible VLIW processor implemented in VHDL |
| 27 | 10 | 1 | 6 years ago | [VGA-Text-Generator](https://github.com/Derek-X-Wang/VGA-Text-Generator)/285 | A basic VGA text generator for verilog and vhdl |
| 23 | 1 | 0 | 4 months ago | [gb-research](https://github.com/Gekkio/gb-research)/286 | Game Boy hardware research |
| 22 | 5 | 0 | 3 days ago | [Arcade_m72](https://github.com/wickerwaka/Arcade_m72)/287 | None |
| 21 | 29 | 0 | 5 years ago | [Zedboard-old](https://github.com/Digilent/Zedboard-old)/288 | None |
| 21 | 3 | 0 | 2 months ago | [Z80-512K](https://github.com/skiselev/Z80-512K)/289 | Z80 CPU and Memory Module |
| 21 | 1 | 0 | 26 days ago | [vhdl-format](https://github.com/bpadalino/vhdl-format)/290 | VHDL String Formatting Library |
| 20 | 7 | 1 | 6 years ago | [VHDL-Pong](https://github.com/ress/VHDL-Pong)/291 | A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support. |
| 23 | 5 | 1 | 1 year, 6 months ago | [second_order_sigma_delta_DAC](https://github.com/hamsternz/second_order_sigma_delta_DAC)/292 | A comparison of 1st and 2nd order sigma delta DAC for FPGA |
| 21 | 7 | 0 | 3 years ago | [vga_generator](https://github.com/tibor-electronics/vga_generator)/293 | A collection of VHDL projects for generating VGA output |
| 23 | 5 | 0 | 7 years ago | [FPGA-LVDS-LCD-Hack](https://github.com/hubmartin/FPGA-LVDS-LCD-Hack)/294 | Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display |
| 21 | 4 | 9 | 23 days ago | [mrisc32-a1](https://github.com/mrisc32/mrisc32-a1)/295 | A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA |
| 21 | 16 | 0 | a month ago | [itc99-poli](https://github.com/squillero/itc99-poli)/296 | ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino (I99T) |
| 22 | 5 | 0 | 1 year, 7 months ago | [hd6309sbc](https://github.com/tomcircuit/hd6309sbc)/297 | Hitachi HD6309 Singleboard Computer  |
| 21 | 21 | 0 | 2 years ago | [gnss-baseband](https://github.com/j-core/gnss-baseband)/298 | Baseband Receiver IP for GPS like DSSS signals |
| 20 | 5 | 0 | 6 years ago | [fpga-bbc](https://github.com/mikestir/fpga-bbc)/299 | Acorn BBC Micro on an Altera DE1 FPGA board |
| 20 | 6 | 0 | 9 years ago | [robotron-fpga](https://github.com/sharebrained/robotron-fpga)/300 | FPGA implementation of Robotron: 2084 |
| 20 | 9 | 0 | 5 months ago | [hackasat-final-2021](https://github.com/cromulencellc/hackasat-final-2021)/301 | None |
| 20 | 2 | 0 | 4 years ago | [gs4502b](https://github.com/gardners/gs4502b)/302 | Experimental pipelined 4502 CPU design |
| 20 | 3 | 1 | 4 years ago | [whirlyfly](https://github.com/zdavkeos/whirlyfly)/303 | Hardware RNG for Papilio One based on the original Whirlygig |
| 21 | 12 | 0 | 1 year, 11 months ago | [vhdl_prng](https://github.com/jorisvr/vhdl_prng)/304 | Pseudo Random Number Generators as synthesizable VHDL code |
| 28 | 4 | 1 | 11 months ago | [catapult-v3-smartnic-re](https://github.com/tow3rs/catapult-v3-smartnic-re)/305 | Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak) |
| 21 | 10 | 0 | 6 years ago | [fpga_fibre_scan](https://github.com/takeshineshiro/fpga_fibre_scan)/306 |   Êú¨‰ø°Âè∑Â§ÑÁêÜÊùø‰∏ªË¶ÅÁî±FPGAËäØÁâáÂíåCYUSB3.0 ËäØÁâáÁªÑÊàê,ÂÖ∂‰∏≠FPGAÊ®°Âùó‰∏ªË¶ÅÂÆåÊàê‰∏éÁõ∏ÂÖ≥Â§ñËÆæÁöÑ‰∫§‰∫íÔºåCYUSB3.0‰∏ªË¶ÅÂÆåÊàêÂçèËÆÆÊï∞ÊçÆÁöÑ‰º†Ëæì„ÄÇ      2.2.1  FPGAÊ®°Âùó         Â§ÑÁêÜÊµÅÁ®ãÔºö   1. ÈìæË∑ØÂàùÂßãÂåñÔºö Âú®‰∏ä‰ΩçÊú∫ÂÆåÊàêUSBÂõ∫‰ª∂ÁöÑ‰∏ãËΩΩÔºåÂπ∂ËØªÂèñÂõ∫‰ª∂ÁöÑ‰ø°ÊÅØÁä∂ÊÄÅÊèèËø∞ÂêéÔºåÈÄöËøá‰∏äÁîµÂ§ç‰ΩçÊàñËÄÖÊâãÂä®Â§ç‰ΩçÔºåÈÄöËøá‰∏≤Âè£ÂèëÈÄÅ0X55Áªô‰∏ä‰ΩçÊú∫ÔºåË°®ÊòéÈìæË∑ØÊâìÈÄöÔºå‰∏ÄÊ¨°Êè°ÊâãÊàêÂäü„ÄÇ 2. Ë∂ÖÂ£∞Ê≥¢ÂèëÂ∞Ñ‰∏éADÊï∞ÊçÆÊé•Êî∂ÔºöÂú®Êî∂Âà∞‰∏ä‰ΩçÊú∫ÈÄöËøá‰∏≤Âè£ÂèëÈÄÅÁöÑ0X02Êåá‰ª§ÂêéÔºåÂºÄÂêØÔºàSTARTÔºâÔºåÂèëÈÄÅË∂ÖÂ£∞ÊñπÊ≥¢‰ø°Âè∑ÔºåÔºàÊ≥®ÔºöËØ•START‰ø°Âè∑Âú®Â§ÑÁêÜËøáÁ®ãË¢´ÊîπÂèòÊàêÂåÖÁªú‰ø°Âè∑ÔºâÂõ†‰∏∫Âè™ÊòØÂçïÈòµÂÖÉÔºåÊâÄ‰ª•Â∞±Ê≤°ÊúâÊé•Êî∂Âª∂ËøüËÅöÁÑ¶ÁöÑÈóÆÈ¢òÔºå‰ΩÜÊúâÁöÆËÇ§Ë°®ÁöÆÁöÑÂÆ¢ËßÇÂÆûÈôÖÂíåÂçïÈòµÂÖÉÂõûÊ≥¢ÁöÑÊó∂Èó¥Ê∂àËÄóÔºåÊâÄ‰ª•Âú®Á≠âÂà∞C_CORDIC_DELAYÔºà1000ÔºâÂêéÔºåÊâçÂºÄÂßãADÊï∞ÊçÆÁöÑÈááÈõÜ„ÄÇÔºàÊ≥®ÔºöÂÖ∑‰ΩìÂ§öÂ∞ëÂéöÂ∫¶ÔºåÈúÄË¶ÅÁªÜÁÆóÔºâ„ÄÇÊØèÊ¨°ÈááÈõÜ4096‰∏™Êï∞ÊçÆÔºåÂΩ¢Êàê‰∏Ä‰∏™Êâ´ÊèèÁ∫øÔºõÊÄªÂÖ±ÈúÄË¶ÅÈááÈõÜ300Ê†πÊâ´ÊèèÁ∫øÔºåËã•‰∏çÂ§üÔºåÂàôÈúÄÈáçÊñ∞ÂèëÈÄÅÊñπÊ≥¢ÔºåÂπ∂Êé•Êî∂ADÊï∞ÊçÆ„ÄÇ 3.  Ââ™ÂàáÊ≥¢ÂèëÈÄÅÔºö Âú®ÈááÈõÜÂà∞Á¨¨33Ê†πÊâ´ÊèèÁ∫øÂêéÔºåÂºÄÂßãÂâ™ÂàáÊ≥¢ÁöÑÂèëÈÄÅÔºåÁÆÄÂçïÁöÑÂèëÈÄÅ50HZÁöÑÂçïËΩΩÊ≥¢Â∞±ÂèØ‰ª•ÔºåÊ≠§ÂêéÁöÑADÊï∞ÊçÆÂ∞±Âê´ÊúâÂâ™ÂàáÊ≥¢ÁöÑ‰ø°ÊÅØ„ÄÇ 4.  ÊéßÂà∂ÈÄöË∑ØÁöÑ‰ø°ÊÅØÔºö  ËøôÈáåÈÄöËøáCYUSB3.0ÁöÑ‰∏≤Âè£Êù•‰º†ÈÄÅ‰∏ä‰ΩçÊú∫ÂèëÈÄÅÁöÑÊéßÂà∂Á´ØÂè£‰ø°ÊÅØ ÔºåÂåÖÊã¨Êï∞ÊçÆÈÄöË∑ØÁöÑËØªÂíåÂÜôÊåá‰ª§ÔºàÊ≥®ÔºöËøôÈáåÂè™ÈúÄË¶ÅÈÄöËøáBULKËØªÂèñÊï∞ÊçÆÈÄöË∑ØÁöÑÊï∞ÊçÆÔºå‰∏çÈúÄË¶ÅÈÄöËøáBULKÂêëÊï∞ÊçÆÈÄöË∑ØÂÜôÊï∞ÊçÆÔºâÔºõÈÄöËøáCYUSB3.0ÁöÑ‰∏≤Âè£Êù•‰º†ÈÄÅ‰∏ã‰ΩçÊú∫FPGAÁöÑÁä∂ÊÄÅ‰ø°ÊÅØÊåá‰ª§Áªô‰∏ä‰ΩçÊú∫„ÄÇÔºàÁî±‰∫éÈááÁî®ÁöÑÊòØURATÔºåÊâÄ‰ª•ÊúâFIFOÁºìÂ≠òÂíåÊï∞ÊçÆÂèëÈÄÅÊé•Êî∂Áä∂ÊÄÅÊéßÂà∂Êìç‰ΩúÔºâ 5. Êï∞ÊçÆÈÄöË∑ØÁöÑ‰ø°ÊÅØÔºö ËøôÈáåÈÄöËøá‰∏ä‰ΩçÊú∫ÁöÑËØªÂÜôÊåá‰ª§Êù•Â∞ÜÊï∞ÊçÆÂ≠òÂÇ®Âà∞FIFO‰∏≠ÔºåËøôÈáåÈªòËÆ§ÂèëÈÄÅÁöÑÊòØ0X00Êåá‰ª§Ôºå‰∏ÄÁõ¥ËØªÂèñADÈááÈõÜÂà∞ÁöÑÊï∞ÊçÆ„ÄÇÂπ∂‰∏îÈááÁî®ÁöÑÊòØBULKÁöÑXfer->readÁöÑÂêåÊ≠•‰º†ËæìÔºå‰∏ÄÁõ¥Ë¶ÅÁ≠âÂà∞ÊåáÂÆöÊï∞ÁõÆÊï∞ÊçÆÔºà4096*300ÔºâÈááÈõÜÂÆåÊâçÁªìÊùüÈááÈõÜ„ÄÇ     2.2.2   USB3.0Ê®°Âùó          1. ËøôÈáåÈ¶ñÂÖàË¶ÅËøõË°åÂ≠òÂÇ®ÂàíÂàÜÂíåÂØÑÂ≠òÂô®Êò†Â∞ÑÔºå‰∏ÄËà¨Ê±áÁºñÊàñËÄÖÂÖ∂‰ªñCMDÊ†ºÂºèÔºåÁÑ∂ÂêéÁºñÂÜôBOOTLOADÊ±áÁºñÔºåÊúÄÂêé‰∏≠Êñ≠Ë∑≥ËΩ¨Â§ÑÁêÜÔºàÊ±áÁºñÔºâ„ÄÇ      2. ËøôÈáå‰∏ªË¶ÅÈÖçÁΩÆGPIFÁöÑÂºÇÊ≠•‰∏≤Âè£ÂèÇÊï∞ÂíåËØªÂÜôÊìç‰Ωú„ÄÇ      3. ËøôÈáåÈúÄË¶ÅÁªôÂá∫CTLÁ´ØÂè£ÂíåBULKÁ´ØÂè£ÁöÑÈÖçÁΩÆÂíåËØªÂÜô„ÄÇ     2.3  ‰∏ä‰ΩçÊú∫ËΩØ‰ª∂      ËøôÈáå‰∏ªË¶ÅÂÆåÊàêÁÆóÊ≥ïÁöÑÂ§ÑÁêÜÂíåÁïåÈù¢ÁöÑÊòæÁ§∫ÂíåÊéßÂà∂„ÄÇ ÂÖ≥‰∫éÁÆóÊ≥ïÈÉ®ÂàÜÈúÄË¶ÅÂêéÈù¢Ë°•ÂÖÖÔºåÁõÆÂâçÊ≤°ÊúâÂÆåÂÖ®Ê∂àÂåñ„ÄÇ       Â§ÑÁêÜÊµÅÁ®ãÔºö   1. ÂàùÂßãÂåñUSBÔºåÁÑ∂Âêé‰∏ä‰ΩçÊú∫ÈÄöËøáÊéßÂà∂Á´ØÁÇπÂèëÈÄÅÂÜôÂëΩ‰ª§ÊéßÂà∂Â≠óÔºà‰∏çÂä†Â∏ßÂ§¥ÂëΩ‰ª§Ôºâ‰∏ã‰ΩçÊú∫Êú™Â§ÑÁêÜÔºåÂºÄÂêØÁõëËßÜÂ∑•‰ΩúÁ∫øÁ®ãÂæ™ÁéØÔºå‰∏ªË¶ÅÂÜÖÂÆπÊòØÔºöÈÄöËøáÊéßÂà∂Á´ØÁÇπÂèëÈÄÅËØªÂëΩ‰ª§ÊéßÂà∂Â≠óÔºåÈÄöËøáÊéßÂà∂Á´ØÁÇπËØªÂõû‰∏≤Âè£‰ø°ÊÅØÔºåÁî®Êù•È™åËØÅËÆæÂ§áÊòØÂê¶ÂêØÂä®Êè°ÊâãÊàêÂäüÔºà0X55Ôºâ„ÄÇ 2. ÂêØÂä®ÊàêÂäüÂêéÂºïÂèëÂìçÂ∫îÁöÑÂêØÂä®Ëß¶ÂèëÊñπÊ≥ï„ÄÇÂêØÂä®Ëß¶ÂèëÊñπÊ≥ï‰∏≠ÔºåÂÖàË¶ÅÂª∂Êó∂Â§ß‰∫é0.36sÔºåÂ¶ÇÊûúÈÄâ‰∏≠check_boxÔºåÂàô‰ΩøÁî®Â≠òÂÇ®ÁöÑÊµãËØïÊï∞ÊçÆÔºåËã•Êú™ÈÄâ‰∏≠ÔºåÈÄöËøáÊéßÂà∂Á´ØÁÇπÂèëÈÄÅÂÜôstartÂëΩ‰ª§ÔºåÂºÄÂêØbulkÁ´ØÂè£ËØªÂæ™ÁéØÁ∫øÁ®ãÔºåÊúÄÂêéÊØèÊ¨°ÊµãÈáèÂèëÈÄÅ‰∏ÄÊ¨°ËØªbulkÊï∞ÊçÆÊ∂àÊÅØÂà∞Ê∂àÊÅØÈòüÂàó„ÄÇ 3. Âú®bulkÁ´ØÂè£ËØªÂæ™ÁéØÁ∫øÁ®ã‰∏≠ÂºïÂèëÂìçÂ∫îÁöÑbulkËØªÊñπÊ≥ïÔºåÂú®bulkËØªÊñπÊ≥ï‰∏≠Ôºå‰∏ªË¶ÅË∞ÉÁî®Â∫ïÂ±ÇÁöÑUSB3.0ÁöÑbulkinËØªÊñπÊ≥ïÔºåÊï∞ÊçÆËØª‰∏äÊù•ÂêéÔºåpost‰∏Ä‰∏™getDataÊ∂àÊÅØÔºå‰∫§Áî±ÁªëÂÆöÁöÑÂáΩÊï∞Êù•Â§ÑÁêÜÊï∞ÊçÆ„ÄÇ 4.  Êï∞ÊçÆÂ§ÑÁêÜÂåÖÊã¨‰∫åÁã¨Á´ãÈÉ®ÂàÜÔºå‰∏ÄÈÉ®ÂàÜÊòØÂéüÂßãÊï∞ÊçÆ‰∫ßÁîüMotionMOdel‰ø°ÊÅØ ,‰∏ÄÈÉ®ÂàÜÊòØÂéüÂßãÊï∞ÊçÆ‰∫ßÁîüÂâ™ÂàáÊ≥¢ÈÄüÂ∫¶ÂíåÊù®Ê∞èÊ®°Èáè‰ø°ÊÅØ„ÄÇ |
| 20 | 2 | 0 | 3 years ago | [FpChip8](https://github.com/VitorVilela7/FpChip8)/307 | FPGA implementation of CHIP-8 using VHDL. |
| 20 | 12 | 0 | 3 years ago | [sha256](https://github.com/skordal/sha256)/308 | A simple SHA-256 implementation in VHDL |
| 20 | 4 | 1 | 3 years ago | [ym2608](https://github.com/mtrberzi/ym2608)/309 | VHDL clone of YM2608 (OPNA) sound chip |
| 23 | 15 | 1 | 4 years ago | [SRAI_HW_ACCEL_WINDOWS10_PCIe](https://github.com/SanjayRai/SRAI_HW_ACCEL_WINDOWS10_PCIe)/310 | PCIe based accelerator for VCU1525  with xDMA based on Windows10 and Windows Server 2016 development environment |
| 19 | 4 | 1 | 2 years ago | [fpgaNES](https://github.com/Feuerwerk/fpgaNES)/311 | None |
| 20 | 17 | 1 | 7 years ago | [zedboard_audio](https://github.com/ems-kl/zedboard_audio)/312 | A Audio Interface for the Zedboard |
| 19 | 6 | 1 | 6 years ago | [ArtyEtherentTX](https://github.com/hamsternz/ArtyEtherentTX)/313 | Sending raw data from the Digilent Arty FPGA board |
| 20 | 2 | 0 | 2 years ago | [VHDLBoy](https://github.com/RobertPeip/VHDLBoy)/314 | VHDL Gameboy implementation |
| 24 | 14 | 5 | 6 months ago | [fpga_bitcoin_miner](https://github.com/rkharris12/fpga_bitcoin_miner)/315 | None |
| 23 | 5 | 0 | a month ago | [riscv-fpu](https://github.com/taneroksuz/riscv-fpu)/316 |  IEEE 754 standard floating point unit fpu single double precision verilog vhdl riscv |
| 18 | 4 | 0 | 5 years ago | [Mips54](https://github.com/LiuChangFreeman/Mips54)/317 | None |
| 19 | 4 | 1 | 8 months ago | [360-NAND-X](https://github.com/Element18592/360-NAND-X)/318 | Clone of the NAND-X |
| 19 | 6 | 2 | 9 years ago | [dso-quad-usb-analyzer](https://github.com/PetteriAimonen/dso-quad-usb-analyzer)/319 | USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad |
| 19 | 8 | 0 | 9 years ago | [lemberg](https://github.com/jeuneS2/lemberg)/320 | Lemberg is a time-predictable VLIW processor optimized for performance. |
| 19 | 9 | 6 | 7 years ago | [SimpleSDHC](https://github.com/ibm2030/SimpleSDHC)/321 | A basic SD Card SPI interface in VHDL, supports SD V1, V2 and SDHC |
| 20 | 9 | 0 | 3 years ago | [Hi-DMM](https://github.com/zslwyuan/Hi-DMM)/322 | Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis) |
| 19 | 3 | 1 | 1 year, 1 month ago | [RedPitaya_Acquisition](https://github.com/alex123go/RedPitaya_Acquisition)/323 | Transform the Red Pitaya in an acquisition card |
| 20 | 3 | 0 | 2 months ago | [libvhdl](https://github.com/tmeissner/libvhdl)/324 | Library of reusable VHDL components |
| 19 | 7 | 0 | 3 years ago | [light52](https://github.com/jaruiz/light52)/325 | Yet another free 8051 FPGA core |
| 19 | 5 | 0 | 5 years ago | [MIPS](https://github.com/dugagjin/MIPS)/326 | VHDL implementation of a MIPS processor for Spartan-6 FPGA |
| 19 | 11 | 1 | 7 years ago | [axi_custom_ip_tb](https://github.com/frobino/axi_custom_ip_tb)/327 | A testbench for an axi lite custom IP |
| 19 | 11 | 3 | 1 year, 1 month ago | [pauloBlaze](https://github.com/krabo0om/pauloBlaze)/328 | A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman. |
| 18 | 1 | 1 | 5 years ago | [NISC](https://github.com/BillBohan/NISC)/329 | A single instruction set processor architecture |
| 18 | 10 | 0 | 8 months ago | [c64pla](https://github.com/FrankBuss/c64pla)/330 | C64 PLA implementation in VHDL |
| 18 | 6 | 5 | 2 years ago | [rygar-fpga](https://github.com/nullobject/rygar-fpga)/331 | A FPGA core for the arcade game, Rygar (1986). |
| 18 | 23 | 9 | 2 months ago | [Arcade-Pacman_MiSTer](https://github.com/MiSTer-devel/Arcade-Pacman_MiSTer)/332 | Arcade: Pacman for MiSTer |
| 20 | 5 | 4 | 4 years ago | [cv2PYNQ-The-project-behind-the-library](https://github.com/wbrueckner/cv2PYNQ-The-project-behind-the-library)/333 | This project describes how the cv2PYNQ python library was built |
| 18 | 9 | 0 | 3 months ago | [EP2C5-Cyclone-II-Mini-Board](https://github.com/land-boards/EP2C5-Cyclone-II-Mini-Board)/334 | EP2C5 Cyclone II Mini Board |
| 18 | 0 | 0 | 8 months ago | [wb_spi_bridge](https://github.com/stnolting/wb_spi_bridge)/335 | :bridge_at_night: A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP). |
| 19 | 8 | 0 | 2 months ago | [MIMORPH](https://github.com/rafaruizortiz/MIMORPH)/336 | None |
| 18 | 4 | 1 | 8 years ago | [BBot](https://github.com/andygikling/BBot)/337 | BBot! An open source, wireless beer serving robot reference design featuring a C++ program running on a BeagleBone Black, a .Net WPF control GUI and even low level FPGA integration! |
| 18 | 19 | 1 | 6 years ago | [StickIt](https://github.com/xesscorp/StickIt)/338 | StickIt! board and modules that support the XuLA FPGA board. |
| 19 | 2 | 0 | 4 years ago | [cosmac](https://github.com/brouhaha/cosmac)/339 | RCA COSMAC CDP1802 functional equivalent CPU core in VHDL |
| 18 | 1 | 9 | 2 years ago | [vhdeps](https://github.com/abs-tudelft/vhdeps)/340 | VHDL dependency analyzer |
| 18 | 3 | 0 | 4 years ago | [vm2413](https://github.com/digital-sound-antiques/vm2413)/341 | A YM2413 clone module written in VHDL. |
| 18 | 0 | 0 | 2 years ago | [ArtyS7](https://github.com/Domipheus/ArtyS7)/342 | Where Arty S7 projects are kept. MIT License unless file headers state otherwise. |
| 19 | 14 | 3 | 3 years ago | [VHDL-JESD204b](https://github.com/BBN-Q/VHDL-JESD204b)/343 | JESD204b modules in VHDL |
| 19 | 16 | 0 | 6 years ago | [miilink](https://github.com/jsyk/miilink)/344 | Connecting FPGA and MCU using Ethernet RMII |
| 18 | 3 | 4 | 6 years ago | [tusSAT](https://github.com/Sumith1896/tusSAT)/345 | A SAT solver implementation in VHDL, team tussle |
| 18 | 13 | 0 | 2 years ago | [Hardware-Implementation-of-AES-VHDL](https://github.com/pnvamshi/Hardware-Implementation-of-AES-VHDL)/346 | Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL |
| 18 | 11 | 0 | 5 years ago | [aes-over-pcie](https://github.com/jevinskie/aes-over-pcie)/347 | A VHDL implementation of 128 bit AES encryption with a PCIe interface. |
| 18 | 10 | 5 | 2 years ago | [cnn_vhdl_generator](https://github.com/mhamdan91/cnn_vhdl_generator)/348 | AUTOMATIC VHDL GENERATION FOR CNN MODELS |
| 18 | 7 | 2 | 6 days ago | [ZXNext_MISTer](https://github.com/MiSTer-devel/ZXNext_MISTer)/349 | None |
| 18 | 5 | 0 | 8 years ago | [multicomp](https://github.com/wsoltys/multicomp)/350 | Simple custom computer on a FPGA |
| 18 | 6 | 0 | 2 years ago | [Altera-Cyclone-II-EP2C5T144-blink](https://github.com/JamesHagerman/Altera-Cyclone-II-EP2C5T144-blink)/351 | A very junior "Hello World" for the low price Altera Cypress II EP2C5T144 FPGA Mini dev board from amazon/ebay |
| 17 | 11 | 1 | 2 years ago | [camera-filters](https://github.com/olivier-le-sage/camera-filters)/352 | Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA. |
| 17 | 16 | 5 | 2 years ago | [PothosZynq](https://github.com/pothosware/PothosZynq)/353 | DMA source and sink blocks for Xilinx Zynq FPGAs |
| 17 | 3 | 0 | 1 year, 10 months ago | [ZXNext_Mister](https://github.com/benitoss/ZXNext_Mister)/354 | ZX Next core for Mister |
| 18 | 6 | 0 | 2 years ago | [FPGA-Audio-IIR](https://github.com/YetAnotherElectronicsChannel/FPGA-Audio-IIR)/355 | None |
| 17 | 12 | 2 | 2 months ago | [BBCMicro_MiSTer](https://github.com/MiSTer-devel/BBCMicro_MiSTer)/356 | BBC Micro B and Master 128K for MiSTer |
| 17 | 7 | 0 | 4 years ago | [revCtrl](https://github.com/Xilinx/revCtrl)/357 | Revision Control Labs and Materials |
| 17 | 10 | 1 | 10 years ago | [Network-on-Chip-in-VHDL](https://github.com/mattbirman/Network-on-Chip-in-VHDL)/358 | None |
| 17 | 10 | 0 | 3 years ago | [Arty-A7-35-GPIO](https://github.com/Digilent/Arty-A7-35-GPIO)/359 | None |
| 18 | 8 | 2 | 5 years ago | [netv2-fpga-basic-overlay](https://github.com/bunnie/netv2-fpga-basic-overlay)/360 | Vivado design for basic NeTV2 FPGA with chroma-based overlay |
| 19 | 13 | 0 | 2 years ago | [jpeg_open](https://github.com/lulinchen/jpeg_open)/361 | A hardware MJPEG encoder and RTP transmitter |
| 17 | 1 | 1 | 2 years ago | [fppa-pdk-emulator-vhdl](https://github.com/free-pdk/fppa-pdk-emulator-vhdl)/362 | VHDL simulation model for PADAUK PDK microcontrollers  |
| 17 | 9 | 2 | 4 days ago | [DeMiSTify](https://github.com/robinsonb5/DeMiSTify)/363 | Code to support porting MiST cores to other boards. |
| 18 | 13 | 0 | 9 years ago | [grlib](https://github.com/philippefaes/grlib)/364 | None |
| 17 | 4 | 0 | 4 years ago | [Z-turn-examples](https://github.com/wzab/Z-turn-examples)/365 | The repository with my simple Z-turn examples, to be used as templates for more serious project |
| 20 | 15 | 0 | 2 years ago | [LMAC_CORE3](https://github.com/lewiz-support/LMAC_CORE3)/366 | Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps |
| 17 | 0 | 0 | 2 years ago | [VHDL6526](https://github.com/bwack/VHDL6526)/367 | None |
| 17 | 0 | 0 | 1 year, 2 months ago | [C88](https://github.com/lexbailey/C88)/368 | C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switches you need too. |
| 17 | 11 | 8 | a month ago | [Amstrad_MiSTer](https://github.com/MiSTer-devel/Amstrad_MiSTer)/369 | Amstrad CPC 6128 for MiSTer |
| 17 | 2 | 0 | 7 years ago | [myhdl_simple_uart](https://github.com/andrecp/myhdl_simple_uart)/370 | A very simple UART implementation in MyHDL |
| 18 | 4 | 0 | 5 years ago | [neuron-vhdl](https://github.com/dicearr/neuron-vhdl)/371 | Implementation of a neuron and 2 neuronal networks in vhdl |
| 16 | 3 | 0 | 4 years ago | [THU-MIPS16-CPU](https://github.com/747929791/THU-MIPS16-CPU)/372 | Tsinghua University Computer Composition Principle Experiment |
| 21 | 12 | 0 | 1 year, 8 months ago | [scopy-fpga](https://github.com/tom66/scopy-fpga)/373 | Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware |
| 18 | 8 | 1 | 5 years ago | [zybo_petalinux_video_hls](https://github.com/andrewandrepowell/zybo_petalinux_video_hls)/374 | Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output. |
| 17 | 3 | 0 | 10 days ago | [ustc_course_plus](https://github.com/Kobe972/ustc_course_plus)/375 | ÂèØ‰Ωú‰∏∫ustcËØæÁ®ãËµÑÊ∫êÁöÑË°•ÂÖÖÔºåÂåÖÊã¨‰∏Ä‰∫õÁßòÂØÜÁöÑÁúüÈ¢òÂíåppt |
| 17 | 11 | 1 | 9 years ago | [hashvoodoo-fpga-bitcoin-miner](https://github.com/pmumby/hashvoodoo-fpga-bitcoin-miner)/376 | HashVoodoo FPGA Bitcoin Miner |
| 16 | 20 | 0 | 5 years ago | [Nexys4DDR](https://github.com/Digilent/Nexys4DDR)/377 | None |
| 16 | 11 | 6 | 5 months ago | [TI-99_4A_MiSTer](https://github.com/MiSTer-devel/TI-99_4A_MiSTer)/378 | Texas Instrument 99/4A Home Computer |
| 16 | 8 | 0 | 1 year, 10 months ago | [Getting-to-Know-Vivado](https://github.com/ATaylorCEngFIET/Getting-to-Know-Vivado)/379 | Source files for Getting to Know Vivado course |
| 19 | 9 | 0 | 12 years ago | [MIPS-Lite](https://github.com/jncraton/MIPS-Lite)/380 | A pipelined MIPS-Lite CPU implementation |
| 18 | 3 | 0 | 2 years ago | [skrach-synth](https://github.com/docquantum/skrach-synth)/381 | An FPGA synthesizer with MIDI support |
| 17 | 6 | 1 | 2 years ago | [jcore-soc](https://github.com/j-core/jcore-soc)/382 | J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks. |
| 16 | 2 | 1 | 2 years ago | [light8080](https://github.com/jaruiz/light8080)/383 | Synthesizable i8080-compatible CPU core. |
| 16 | 8 | 1 | 5 years ago | [Nexys4](https://github.com/Digilent/Nexys4)/384 | None |
| 16 | 3 | 10 | a month ago | [spartan-edge-accelerator-graphical-system](https://github.com/smartperson/spartan-edge-accelerator-graphical-system)/385 | WIP Graphics layer and inter IC communication for the Spartan Edge Accelerator fpga/mcu hybrid board |
| 16 | 8 | 0 | 4 years ago | [EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design](https://github.com/Hossamomar/EM070_New-FPGA-family-for-CNN-architectures-High-Speed-Soft-Neuron-Design)/386 | Who doesn‚Äôt dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventional DSP and multiplier blocks? The optimized hard neuron design will allow all the software and hardware designers to create or test different deep learning network architectures, especially the convolutional neural networks (CNN), more easily and faster in comparing to any previous FPGA family in the market nowadays. The revolutionary idea about this project is to open the gate of creativity for a precise-tailored new generation of FPGA families that can solve the problems of wasting logic resources and/or unneeded buses width as in the conventional DSP blocks nowadays. The project focusing on the anchor point of the any deep learning architecture, which is to design an optimized high-speed neuron block which should replace the conventional DSP blocks to avoid the drawbacks that designers face while trying to fit the CNN architecture design to it. The design of the proposed neuron also takes the parallelism operation concept as it‚Äôs primary keystone, beside the minimization of logic elements usage to construct the proposed neuron cell. The targeted neuron design resource usage is not to exceeds 500 ALM and the expected maximum operating frequency of 834.03 MHz for each neuron. In this project, ultra-fast, adaptive, and parallel modules are designed as soft blocks using VHDL code such as parallel Multipliers-Accumulators (MACs), RELU activation function that will contribute to open a new horizon for all the FPGA designers to build their own Convolutional Neural Networks (CNN). We couldn‚Äôt stop imagining INTEL ALTERA to lead the market by converting the proposed designed CNN block and to be a part of their new FPGA architecture fabrics in a separated new Logic Family so soon. The users of such proposed CNN blocks will be amazed from the high-speed operation per seconds that it can provide to them while they are trying to design their own CNN architectures. For instance, and according to the first coding trial, the initial speed of just one MAC unit can reach 3.5 Giga Operations per Second (GOPS) and has the ability to multiply up to 4 different inputs beside a common weight value, which will lead to a revolution in the FPGA capabilities for adopting the era of deep learning algorithms especially if we take in our consideration that also the blocks can work in parallel mode which can lead to increasing the data throughput of the proposed project to about 16 Tera Operations per Second (TOPS). Finally, we believe that this proposed CNN block for FPGA is just the first step that will leave no areas for competitions with the conventional CPUs and GPUs due to the massive speed that it can provide and its flexible scalability that it can be achieved from the parallelism concept of operation of such FPGA-based CNN blocks. |
| 16 | 5 | 0 | 2 years ago | [Handwritten-Digit-Recognition-Painter](https://github.com/j3soon/Handwritten-Digit-Recognition-Painter)/387 | A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog. |
| 17 | 8 | 0 | 4 years ago | [S2NN-HLS](https://github.com/eejlny/S2NN-HLS)/388 | Spiking neural network for Zynq devices with Vivado HLS |
| 17 | 8 | 2 | 5 years ago | [PYNQ_PR_Overlay](https://github.com/AEW2015/PYNQ_PR_Overlay)/389 | Adding PR to the PYNQ Overlay |
| 16 | 4 | 0 | 5 years ago | [Cache](https://github.com/Tabrizian/Cache)/390 | Simple implementation of cache using VHDL |
| 16 | 23 | 10 | 2 months ago | [Arcade-DonkeyKong_MiSTer](https://github.com/MiSTer-devel/Arcade-DonkeyKong_MiSTer)/391 | Arcade: Donkey Kong for MiSTer |
| 16 | 3 | 0 | 9 months ago | [R-JTOP](https://github.com/DrSchottky/R-JTOP)/392 | Open source implementation of CB fusecheck glitch |
| 16 | 12 | 0 | 15 hours ago | [dsd](https://github.com/kevinwlu/dsd)/393 | Digital System Design |
| 17 | 12 | 1 | 5 years ago | [ZedBoard-OLED](https://github.com/mmattioli/ZedBoard-OLED)/394 | Driving the OLED display on the ZedBoard |
| 17 | 28 | 2 | 8 years ago | [AD](https://github.com/awersatos/AD)/395 | Altium Desinger |
| 17 | 7 | 0 | 1 year, 10 months ago | [getting-started-FV](https://github.com/SymbioticEDA/getting-started-FV)/396 | None |
| 16 | 2 | 1 | 12 days ago | [fsva](https://github.com/m-kru/fsva)/397 | FuseSoc Verification Automation |
| 19 | 5 | 1 | 1 year, 11 months ago | [WonderMadeleine](https://github.com/986-Studio/WonderMadeleine)/398 | WonderMadeleine is a Bandai 2001/2003 clone chip |
| 20 | 14 | 0 | 2 years ago | [FPGA-Vision](https://github.com/Marco-Winzker/FPGA-Vision)/399 | Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. Real hardware is available as a remote lab.  |
| 15 | 2 | 0 | 3 years ago | [deocmpldcv](https://github.com/uniabis/deocmpldcv)/400 | This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD. |
| 15 | 4 | 0 | 3 years ago | [ultra96_design](https://github.com/fixstars/ultra96_design)/401 | Repository of HW design and SW for Ultra96 board + MIPI board |
| 15 | 10 | 3 | 4 months ago | [TRS-80_MiSTer](https://github.com/MiSTer-devel/TRS-80_MiSTer)/402 | Tandy TRS-80 Model I (port of HT1080Z to MiSTer) |
| 17 | 4 | 0 | 3 years ago | [vgg16-on-Zynq](https://github.com/flymin/vgg16-on-Zynq)/403 | Simulating implement of vgg16 network on Zynq-7020 FPGA |
| 14 | 6 | 0 | 3 years ago | [REAPR](https://github.com/ted-xie/REAPR)/404 | REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications such as regular expressions. REAPR is currently only compatible with SDAccel-capable Xilinx FPGA boards. |
| 15 | 4 | 0 | 7 months ago | [super-reu](https://github.com/zeldin/super-reu)/405 | An advanced FPGA-based ram expansion module for C64/C128 |
| 18 | 2 | 0 | 3 months ago | [atari_system1_fpga](https://github.com/d18c7db/atari_system1_fpga)/406 | FPGA implementation of Atari System 1 LSI arcade |
| 15 | 10 | 0 | 8 years ago | [VHDL-Pong](https://github.com/MadLittleMods/VHDL-Pong)/407 | Straightforward Pong Game written in VHDL. Scoring and Multiplayer |
| 15 | 3 | 1 | 6 years ago | [6502](https://github.com/bernardo-andreeti/6502)/408 | VHDL description of 6502 processor with FPGA synthesis support. |
| 17 | 6 | 0 | 3 years ago | [LeNet-on-Zynq](https://github.com/flymin/LeNet-on-Zynq)/409 | Simulating implement of LeNet network on Zynq-7020 FPGA |
| 15 | 0 | 0 | 4 years ago | [k1208-cpld](https://github.com/mikestir/k1208-cpld)/410 | K1208 A1200 fastmem board CPLD logic |
| 15 | 6 | 1 | 3 months ago | [fmh_gpib_core](https://github.com/fmhess/fmh_gpib_core)/411 | GPIB IEEE 488.1 core |
| 15 | 3 | 0 | 7 years ago | [GAIA3](https://github.com/nyuichi/GAIA3)/412 | GAIA Processor |
| 17 | 4 | 0 | 1 year, 10 months ago | [Homebrew-65C02-Computer](https://github.com/LIV2/Homebrew-65C02-Computer)/413 | A homebrew 65C02 based computer with PS/2 Keyboard, Serial & Parallel IO + 3 Expansion slots |
| 15 | 8 | 0 | 1 year, 5 months ago | [Demo_project](https://github.com/Pillar1989/Demo_project)/414 | None |
| 17 | 8 | 2 | 4 years ago | [Sha256_Hw_Accelerator](https://github.com/martinafogliato/Sha256_Hw_Accelerator)/415 | SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent |
| 17 | 6 | 0 | 2 months ago | [fpga_cores](https://github.com/suoto/fpga_cores)/416 | None |
| 16 | 4 | 0 | 2 years ago | [Nexys-A7-100T-OOB](https://github.com/Digilent/Nexys-A7-100T-OOB)/417 | None |
| 15 | 3 | 0 | 2 years ago | [probe-scope-fpga](https://github.com/probe-scope/probe-scope-fpga)/418 | FPGA Software for the Probe-Scope |
| 14 | 9 | 1 | 8 years ago | [cmake-verilog-vhdl-fpga-template](https://github.com/yansyaf/cmake-verilog-vhdl-fpga-template)/419 | CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target  |
| 16 | 11 | 0 | 5 years ago | [zybo_petalinux](https://github.com/andrewandrepowell/zybo_petalinux)/420 | Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor. |
| 17 | 5 | 1 | 2 years ago | [maestro](https://github.com/Artoriuz/maestro)/421 | A 5 stage-pipeline RV32I implementation in VHDL |
| 15 | 4 | 1 | 1 year, 6 months ago | [agc_monitor](https://github.com/thewonderidiot/agc_monitor)/422 | Modern implementation of the AGC Monitor, for use with a real Apollo Guidance Computer |
| 15 | 3 | 5 | 5 months ago | [RANC](https://github.com/UA-RCL/RANC)/423 | None |
| 15 | 28 | 0 | 1 year, 4 months ago | [hostmot2-firmware](https://github.com/LinuxCNC/hostmot2-firmware)/424 | HostMot2 FPGA firmware |
| 14 | 5 | 0 | 4 years ago | [OSXA](https://github.com/aghoghoobi/OSXA)/425 | The OSXA repository contains the design files for an LPC flash addon to the original xbox video game console.  |
| 14 | 7 | 2 | 2 days ago | [neorv32-setups](https://github.com/stnolting/neorv32-setups)/426 | :file_folder: NEORV32 projects and exemplary setups for various FPGAs, boards and toolchains. |
| 15 | 14 | 0 | 5 years ago | [Hardware-Neural-Network](https://github.com/Skydes/Hardware-Neural-Network)/427 | Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning |
| 16 | 2 | 0 | 1 year, 1 month ago | [RISC-CPU](https://github.com/alirezakay/RISC-CPU)/428 | A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation ) |
| 14 | 4 | 0 | 4 years ago | [OSXANF](https://github.com/aghoghoobi/OSXANF)/429 | The OSXA repository contains the design files for a NOR flash addon to the original xbox video game console.  |
| 16 | 3 | 0 | 2 years ago | [j-core-ice40](https://github.com/j-core/j-core-ice40)/430 | J-core SOC for ice40 FPGA |
| 14 | 0 | 1 | 2 years ago | [seqpu](https://github.com/pepijndevos/seqpu)/431 | A bit-serial CPU |
| 16 | 5 | 1 | 3 years ago | [Shouji](https://github.com/CMU-SAFARI/Shouji)/432 | Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper (2019) by Alser et al. at https://academic.oup.com/bioinformatics/advance-article-pdf/doi/10.1093/bioinformatics/btz234/28533771/btz234.pdf |
| 15 | 5 | 2 | a month ago | [rfsoc_ofdm](https://github.com/strath-sdr/rfsoc_ofdm)/433 | PYNQ example of an OFDM Transmitter and Receiver on RFSoC. |
| 15 | 5 | 1 | 8 years ago | [snes-flash](https://github.com/aiju/snes-flash)/434 | None |
| 14 | 4 | 2 | 8 years ago | [vhdl-csv-file-reader](https://github.com/ricardo-jasinski/vhdl-csv-file-reader)/435 | VHDL package for reading formatted data from comma-separated-values (CSV) files |
| 14 | 14 | 3 | 2 years ago | [Arcade-Arkanoid_MISTer](https://github.com/Ace9921/Arcade-Arkanoid_MISTer)/436 | None |
| 15 | 4 | 0 | 3 years ago | [antDev](https://github.com/Winters123/antDev)/437 | Agile Network Tester with FPGA & multi-cores |
| 14 | 4 | 0 | 13 years ago | [zpu](https://github.com/freecores/zpu)/438 | ZPU - the worlds smallest 32 bit CPU with GCC toolchain |
| 14 | 3 | 0 | 5 years ago | [subleq-machine-vhdl](https://github.com/rongcuid/subleq-machine-vhdl)/439 | The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine |
| 20 | 8 | 1 | 3 years ago | [UniversalPPU](https://github.com/RetroEmbedded/UniversalPPU)/440 | An FPGA replacement for the graphics chip used in the NES and related systems |
| 14 | 4 | 0 | 1 year, 5 months ago | [SM4-FPGA](https://github.com/cassuto/SM4-FPGA)/441 | SM4 is a block encryption algorithm |
| 14 | 1 | 0 | 6 years ago | [YM2612](https://github.com/sauraen/YM2612)/442 | VHDL description and documentation of architecture and undocumented features in Yamaha YM2203 (OPN) and YM2612 (OPN2) |
| 14 | 5 | 0 | 4 years ago | [SMSMapper](https://github.com/db-electronics/SMSMapper)/443 | Sega Master System Homebrew Flash Cart |
| 17 | 6 | 1 | 8 months ago | [CryptoHDL](https://github.com/hadipourh/CryptoHDL)/444 | A list of VHDL codes implementing cryptographic algorithms |
| 14 | 3 | 0 | 3 years ago | [prjtrellis-dvi](https://github.com/daveshah1/prjtrellis-dvi)/445 | DVI video out example for prjtrellis |
| 14 | 4 | 0 | 7 years ago | [uart-vhdl](https://github.com/tvanas/uart-vhdl)/446 | An RS232 communication controller implemented in VHDL |
| 15 | 1 | 0 | 2 years ago | [synthowheel](https://github.com/emard/synthowheel)/447 | Polyphonic additive wheeltone synthesizer core |
| 14 | 10 | 0 | 3 years ago | [Basys-3-GPIO](https://github.com/Digilent/Basys-3-GPIO)/448 | None |
| 14 | 2 | 0 | 5 years ago | [patmos_HLS](https://github.com/A-T-Kristensen/patmos_HLS)/449 | Hardware Accelerators (HwAs) constructed in Vivado HLS |
| 14 | 0 | 0 | 2 years ago | [UK101onFPGA](https://github.com/emard/UK101onFPGA)/450 | Fork of the emulator for Compukit UK101 on FPGA |
| 14 | 5 | 0 | 3 years ago | [RealTimeVideo](https://github.com/MaksGolub/RealTimeVideo)/451 | High-speed real time streaming video on Zybo Z7-10 |
| 15 | 7 | 0 | 4 years ago | [FPGA-shared-mem](https://github.com/FelixWinterstein/FPGA-shared-mem)/452 | Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs |
| 14 | 2 | 0 | 3 years ago | [Xilinx-Deep-Learning-Nexys4](https://github.com/TurtleTaco/Xilinx-Deep-Learning-Nexys4)/453 | Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK |
| 14 | 15 | 2 | 14 days ago | [psi_common](https://github.com/paulscherrerinstitute/psi_common)/454 | Common elements for FPGA Design (FIFOs, RAMs, etc.) |
| 14 | 6 | 0 | 24 days ago | [TJCS-Courses](https://github.com/zzhuncle/TJCS-Courses)/455 | TJCS-Courses |
| 14 | 12 | 1 | 8 years ago | [SpaceWireCODECIP_100MHz](https://github.com/shimafujigit/SpaceWireCODECIP_100MHz)/456 | None |
| 14 | 2 | 0 | 1 year, 10 months ago | [FPGA-X68k-DE0CV](https://github.com/kunichiko/FPGA-X68k-DE0CV)/457 | None |
| 14 | 0 | 0 | 1 year, 2 months ago | [simple-riscv](https://github.com/hamsternz/simple-riscv)/458 | A simple three-stage RISC-V CPU |
| 13 | 2 | 0 | 6 years ago | [vhdl_sincos_gen](https://github.com/jorisvr/vhdl_sincos_gen)/459 | Sine / cosine function core in VHDL |
| 13 | 4 | 0 | 3 years ago | [s4noc](https://github.com/t-crest/s4noc)/460 | A Statically-scheduled TDM Network-on-Chip for Real-Time Systems |
| 16 | 8 | 0 | 2 years ago | [SidewinderFPGA](https://github.com/ManuFerHi/SidewinderFPGA)/461 | Sidewinder FPGA |
| 15 | 2 | 0 | 2 years ago | [cod19grp4](https://github.com/LyricZhao/cod19grp4)/462 | Â•ãÊàò‰∏ÄÂ≠¶Êúü ÈÄ†Âè∞ËÅîÁΩëËÆ°ÁÆóÊú∫ÔºàMIPS32 CPU + Á°¨‰ª∂ RIP Ë∑ØÁî±Âô®Ôºâ |
| 13 | 5 | 5 | 1 year, 1 month ago | [pocket-cnn](https://github.com/marph91/pocket-cnn)/463 | CNN-to-FPGA-framework for small CNN, written in VHDL and Python |
| 14 | 2 | 0 | 1 year, 9 months ago | [VGA-6502](https://github.com/LIV2/VGA-6502)/464 | A VGA card for my homebrew 65C02 based computer |
| 13 | 5 | 1 | 6 years ago | [RSA-Encryption](https://github.com/scarter93/RSA-Encryption)/465 | VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers  |
| 14 | 10 | 0 | 2 months ago | [fpga_ip](https://github.com/oscimp/fpga_ip)/466 | OscillatorIMP ecosystem FPGA IP sources |
| 14 | 2 | 0 | 1 year, 2 months ago | [GBADVI](https://github.com/GameboxSystems/GBADVI)/467 | None |
| 13 | 0 | 0 | 15 days ago | [RGH1.2-V2-Phat](https://github.com/Octal450/RGH1.2-V2-Phat)/468 | RGH1.2 V2, Phat Version, improvements over the old one |
| 16 | 9 | 1 | 3 years ago | [LimeSDR_DVBSGateware](https://github.com/natsfr/LimeSDR_DVBSGateware)/469 | Optimised gateware for lime sdr mini |
| 13 | 2 | 0 | 8 years ago | [myhdl-examples](https://github.com/jandecaluwe/myhdl-examples)/470 | None |
| 14 | 0 | 1 | 6 months ago | [spu-mark-ii](https://github.com/MasterQ32/spu-mark-ii)/471 | CPU and home computer project |
| 13 | 2 | 0 | 5 months ago | [Digital-Design](https://github.com/MosFazli/Digital-Design)/472 | Digital design circuits |
| 13 | 5 | 0 | 2 years ago | [vhdl-digital-design](https://github.com/fcayci/vhdl-digital-design)/473 | VHDL code examples for a digital design course |
| 13 | 6 | 0 | 5 years ago | [absenc](https://github.com/texane/absenc)/474 | Absolute encoder VHDL core |
| 13 | 3 | 0 | 3 years ago | [Pixblasters-MicroDemo](https://github.com/PixiGreen/Pixblasters-MicroDemo)/475 | Create video LED displays by RGB LED strips |
| 13 | 6 | 0 | a month ago | [UVVM_Light](https://github.com/UVVM/UVVM_Light)/476 | This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the Utility Library and BFMs.    Community forum: https://forum.uvvm.org/    UVVM.org: https://uvvm.org/ |
| 13 | 0 | 0 | 8 years ago | [xentral](https://github.com/drxzcl/xentral)/477 | XENTRAL is a simple Harvard Architecture CPU. |
| 14 | 2 | 0 | 4 years ago | [VIIRF](https://github.com/MauererM/VIIRF)/478 | Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.  |
| 14 | 6 | 0 | 6 years ago | [Zynq_Project](https://github.com/snikrepmada/Zynq_Project)/479 | Zynq project to interface OV2640 camera module |
| 12 | 2 | 0 | 4 years ago | [AnalogCPU](https://github.com/whoisnian/AnalogCPU)/480 | 8‰ΩçÊ®°ÂûãÊú∫ÔºàÊï∞Â≠óÁîµÂ≠êËØæÁ®ãËÆæËÆ°Ôºâ |
| 13 | 7 | 0 | 1 year, 5 months ago | [PU-RISCV](https://github.com/PacoReinaCampo/PU-RISCV)/481 | Processing Unit with RISCV-32 / RISCV-64 / RISCV-128 |
| 14 | 6 | 1 | 4 years ago | [ASP-SoC](https://github.com/ASP-SoC/ASP-SoC)/482 | Audio Signal Processing SoC |
| 13 | 11 | 0 | 10 years ago | [VHDL-Mips-Pipeline-Microprocessor](https://github.com/renataghisloti/VHDL-Mips-Pipeline-Microprocessor)/483 | VHDL-Mips-Pipeline-Microprocessor |
| 15 | 17 | 0 | 9 years ago | [LEON2](https://github.com/Galland/LEON2)/484 | LEON2 SPARC CPU IP core LGPL by Gaisler Research |
| 12 | 5 | 1 | 2 years ago | [T-DLA](https://github.com/microideax/T-DLA)/485 | None |
| 12 | 2 | 1 | 7 years ago | [keyboard-ip](https://github.com/theshadowx/keyboard-ip)/486 | PS/2 Keyboard IP written in VHDL for Xilinx FPGA |
| 14 | 8 | 0 | 6 months ago | [VCS-1](https://github.com/SundanceMultiprocessorTechnology/VCS-1)/487 | VCS-1 system |
| 13 | 8 | 0 | 4 years ago | [pacedev](https://github.com/wsoltys/pacedev)/488 | Programmable Arcade Circuit Emulation |
| 12 | 3 | 2 | 6 years ago | [aes-fpga](https://github.com/parthpower/aes-fpga)/489 | AES implementation on FPGA  |
| 14 | 11 | 1 | 4 years ago | [Arty-Z7-old](https://github.com/Digilent/Arty-Z7-old)/490 | Board repository for the Arty Z7 |
| 13 | 1 | 1 | 1 year, 8 months ago | [Sudoku-Solver](https://github.com/sourabh-suri/Sudoku-Solver)/491 | A brute force algorithm on hardware is used to solve a sudoku. When a valid fill is not found backtracking is done. Backtracking is repeated until last number is a valid guess i.e guess out of 1 to 9. Digital logic realised using priority encoders and multiplexers. |
| 12 | 5 | 1 | 2 years ago | [LPC2LCD](https://github.com/ChimericSystems/LPC2LCD)/492 | LCD adapter for the LPC bus of the OG xbox |
| 12 | 2 | 0 | a month ago | [MSI-VHDL](https://github.com/vasanza/MSI-VHDL)/493 | None |
| 13 | 1 | 0 | 1 year, 4 months ago | [Pynq-Accelerator](https://github.com/LeiWang1999/Pynq-Accelerator)/494 | A easy general acc. |
| 13 | 1 | 0 | 7 years ago | [siphash](https://github.com/pemb/siphash)/495 | A VHDL implementation of SipHash |
| 12 | 7 | 1 | 5 years ago | [tdc](https://github.com/gonzagab/tdc)/496 | A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA. |
| 12 | 5 | 0 | 2 years ago | [Genesys_ZU_MIPI_PCAM](https://github.com/ATaylorCEngFIET/Genesys_ZU_MIPI_PCAM)/497 | Imaging application using MIPI and DisplayPort to process image |
| 12 | 2 | 1 | 2 years ago | [sdram](https://github.com/dnotq/sdram)/498 | Simple fixed-cycle SDRAM Controller |
| 12 | 1 | 9 | 6 months ago | [BebiChiken](https://github.com/lemmeristan/BebiChiken)/499 | None |
| 13 | 4 | 0 | 3 years ago | [BoostDSP](https://github.com/Cognoscan/BoostDSP)/500 | VHDL Library for implementing common DSP functionality. |
| 12 | 5 | 0 | 7 years ago | [FIRFilter](https://github.com/digibird1/FIRFilter)/501 | This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc filter. The coefficients can be used in the vhdl code for signal processing. |
| 12 | 0 | 1 | 4 years ago | [mips-cpu](https://github.com/fkd19/mips-cpu)/502 | None |
| 12 | 1 | 1 | 10 months ago | [Brutzelkarte_FPGA](https://github.com/jago85/Brutzelkarte_FPGA)/503 | The Brutzelkarte FPGA description code in VHDL |
| 12 | 39 | 0 | 29 days ago | [riscv-multicycle](https://github.com/xtarke/riscv-multicycle)/504 | RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller. |
| 14 | 9 | 0 | 3 years ago | [GateKeeper](https://github.com/BilkentCompGen/GateKeeper)/505 | GateKeeper: Fast Alignment Filter for DNA Short Read Mapping |
| 14 | 4 | 1 | 1 year, 5 months ago | [LMAC_CORE1](https://github.com/lewiz-support/LMAC_CORE1)/506 | LMAC Core1 - Ethernet 1G/100M/10M |
| 13 | 3 | 1 | 4 months ago | [MSX1_MiSTer](https://github.com/tdlabac/MSX1_MiSTer)/507 | None |
| 12 | 6 | 0 | 7 years ago | [fpga-led-matrix](https://github.com/ncortot/fpga-led-matrix)/508 | HDMI decoder and LED matrix controller on a Spartan-6 FPGA |
| 12 | 5 | 1 | 4 years ago | [capi-streaming-framework](https://github.com/mbrobbel/capi-streaming-framework)/509 | AFU framework for streaming applications with CAPI. |
| 11 | 10 | 0 | 9 years ago | [fpga-camera](https://github.com/bitflippersanonymous/fpga-camera)/510 | FPGA digital camera controller and frame capture device in VHDL |
| 12 | 1 | 0 | 5 years ago | [gimli](https://github.com/jedisct1/gimli)/511 | Reference implementations of the GIMLI permutation |
| 12 | 0 | 0 | 3 days ago | [ocm-pld-dev](https://github.com/gnogni/ocm-pld-dev)/512 | Official firmware under devolpement for MSX++ computers and compatibles: 1chipMSX, Zemmix Neo (KR/BR), SX-1 (regular, Mini, Mini+), SM-X and SX-2. |
| 12 | 16 | 1 | 7 months ago | [Arcade-Galaga_MiSTer](https://github.com/MiSTer-devel/Arcade-Galaga_MiSTer)/513 | Arcade: Galaga for MiSTer |
| 12 | 0 | 0 | 5 years ago | [SAYEH](https://github.com/aminrashidbeigi/SAYEH)/514 | SAYEH cpu-memory basic computer |
| 12 | 10 | 1 | 1 year, 10 months ago | [OpenHT](https://github.com/TonyBrewer/OpenHT)/515 | Hybrid Threading Tool Set |
| 13 | 3 | 0 | 4 years ago | [adpll](https://github.com/filipamator/adpll)/516 | All digital PLL |
| 12 | 6 | 2 | 2 years ago | [DivGMX](https://github.com/mvvproject/DivGMX)/517 | Development Kit |
| 13 | 3 | 0 | 2 months ago | [FGPU](https://github.com/CEatBTU/FGPU)/518 | FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL. |
| 12 | 3 | 1 | 3 months ago | [FPGA-Notes-for-Scientists](https://github.com/dspsandbox/FPGA-Notes-for-Scientists)/519 | None |
| 12 | 16 | 0 | 1 year, 3 months ago | [realtimeEMTP](https://github.com/dickler/realtimeEMTP)/520 | FPGA and CPU-Based power system's simulator |
| 13 | 4 | 0 | 2 years ago | [can-lite-vhdl](https://github.com/bggardner/can-lite-vhdl)/521 | A lightweight Controller Area Network (CAN) controller in VHDL |
| 11 | 1 | 0 | 2 years ago | [DIYPOV](https://github.com/im-pro-at/DIYPOV)/522 |  One POV Display to rule them all! |
| 11 | 3 | 0 | 2 years ago | [hardware-sort](https://github.com/mmattioli/hardware-sort)/523 | Hardware-accelerated sorting algorithm |
| 12 | 2 | 0 | 1 year, 8 months ago | [16x16-bit-Dada-multiplication](https://github.com/sourabh-suri/16x16-bit-Dada-multiplication)/524 | Design a Dadda multiplier for unsigned 16x16 bit multiplication with a Brent Kung adder for the final addition in synthesizable VHDL. |
| 11 | 0 | 0 | 3 months ago | [Guitar-Pedal-Effects-on-FPGA](https://github.com/jagumiel/Guitar-Pedal-Effects-on-FPGA)/525 | This is my bachelor's degree project. I have used a FPGA to modify audio signal and create different sounds, like distortion, overdrive, echo, reverb... |
| 11 | 1 | 0 | 4 months ago | [openStreamHDL](https://github.com/julianfl0w/openStreamHDL)/526 | VHDL Code for infrastructural blocks (designed for FPGA) |
| 11 | 14 | 0 | 6 years ago | [team_psx](https://github.com/anitazha/team_psx)/527 | 18545 Repo |
| 11 | 13 | 1 | 4 years ago | [aws-fpga-miner](https://github.com/fpga-guide/aws-fpga-miner)/528 | None |
| 11 | 2 | 0 | 8 months ago | [SUSTech_Course](https://github.com/Fu188/SUSTech_Course)/529 | Courses in SUSTech |
| 12 | 13 | 1 | 3 years ago | [cnn-fpga-rtl](https://github.com/jhrabovsky/cnn-fpga-rtl)/530 | The CNN architecture elements implemented with RTL approach in VHDL. |
| 13 | 5 | 1 | 4 months ago | [kvm-ip-zynq](https://github.com/ssincan/kvm-ip-zynq)/531 | KVM over IP Gateway targeting Zynq-7000 SoC |
| 12 | 3 | 0 | 2 months ago | [Mini_System](https://github.com/UniqueMR/Mini_System)/532 | Signal generator designed with Nexy4 FPGA |
| 11 | 2 | 1 | 5 years ago | [tetris-vhdl](https://github.com/primiano/tetris-vhdl)/533 | A bare-metal pure hardware implementation of the Tetris game for FPGA |
| 11 | 1 | 0 | 8 years ago | [PSP-Display-Driver](https://github.com/Hyvok/PSP-Display-Driver)/534 | VHDL code for driving a playstation portable display |
| 12 | 5 | 7 | 2 years ago | [fpgasdr](https://github.com/danupp/fpgasdr)/535 | FPGA firmware for FPGA radio baseband board. Scroll down for README. |
| 11 | 0 | 0 | 1 year, 5 months ago | [CRYSTALS-Kyber](https://github.com/xingyf14/CRYSTALS-Kyber)/536 | None |
| 11 | 1 | 0 | 2 years ago | [VHDL-FPGA-LAB_PROJECTS](https://github.com/mcagriaksoy/VHDL-FPGA-LAB_PROJECTS)/537 | My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334) |
| 11 | 1 | 3 | 14 days ago | [one-chip-msx-kai](https://github.com/hra1129/one-chip-msx-kai)/538 | 1chipMSX„Çí„Éô„Éº„Çπ„Å®„Åó„Åü OCMÊîπ „ÅÆÈñãÁô∫„É™„Éù„Ç∏„Éà„É™„Åß„Åô |
| 11 | 3 | 0 | 5 years ago | [uCPUvhdl](https://github.com/reed-foster/uCPUvhdl)/539 | An 8-bit soft processor in VHDL |
| 13 | 3 | 2 | 1 year, 2 months ago | [vunit_action](https://github.com/VUnit/vunit_action)/540 | VUnit GitHub action |
| 11 | 1 | 0 | 10 years ago | [DCPU16-VHDL](https://github.com/isuru-c-p/DCPU16-VHDL)/541 | An implementation of the DCPU-16 from 0x10c in VHDL. |
| 11 | 2 | 0 | 4 years ago | [vu_meter](https://github.com/filipamator/vu_meter)/542 | FPGA-based FFT audio spectrum analyzer |
| 10 | 3 | 2 | 3 years ago | [reVISION-Zybo-Z7-20](https://github.com/Digilent/reVISION-Zybo-Z7-20)/543 | None |
| 11 | 2 | 0 | 4 years ago | [VGA_mem_mapped](https://github.com/delhatch/VGA_mem_mapped)/544 | Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it. |
| 12 | 1 | 0 | 1 year, 1 month ago | [COD_2021Spring](https://github.com/pingzhiLi/COD_2021Spring)/545 | Computer Organization and Design labs @USTC, 2021 Spring |
| 13 | 7 | 0 | 7 years ago | [Xilinx-GPIO-Interrupt](https://github.com/Micro-Studios/Xilinx-GPIO-Interrupt)/546 | It is a GPIO interrupt example for xilinx ZYNQ FPGA.  |
| 11 | 2 | 0 | 11 years ago | [cpu_arm](https://github.com/yuriks/cpu_arm)/547 | An ARMv4 compatible CPU core. (INCOMPLETE) |
| 13 | 2 | 0 | 8 months ago | [wf68k30L](https://github.com/AmicableComputers/wf68k30L)/548 | A pipelined 68030 softcore in VHDL |
| 11 | 3 | 0 | 10 years ago | [fpga-midi-synth](https://github.com/rene-dev/fpga-midi-synth)/549 | MIDI synthesizer written in VHDL |
| 13 | 8 | 0 | 7 years ago | [Cameralink-LPC-FMC-Module](https://github.com/roy77/Cameralink-LPC-FMC-Module)/550 | None |
| 11 | 9 | 0 | 7 years ago | [VGA](https://github.com/AntonZero/VGA)/551 | VGA Tutorial for DE1  |
| 11 | 8 | 5 | 3 months ago | [WonderSwan_MiSTer](https://github.com/MiSTer-devel/WonderSwan_MiSTer)/552 | WonderSwan Color for MiSTer |
| 11 | 8 | 0 | 7 years ago | [miniOV7670](https://github.com/ahmadabbas55/miniOV7670)/553 | Interfacing OV7670 Camera module to miniSpartan6+ |
| 11 | 0 | 3 | 10 years ago | [Papilio-Master-System](https://github.com/ben0109/Papilio-Master-System)/554 | None |
| 11 | 3 | 1 | 1 year, 9 months ago | [ulx3s-ghdl-examples](https://github.com/kost/ulx3s-ghdl-examples)/555 | ulx3s ghdl examples |
| 13 | 2 | 0 | 6 years ago | [vhdl_verification](https://github.com/tmeissner/vhdl_verification)/556 | Examples and design pattern for VHDL verification |
| 11 | 3 | 0 | 2 years ago | [FISC-VHDL](https://github.com/FISC-Project/FISC-VHDL)/557 | FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64 |
| 11 | 2 | 3 | 9 days ago | [karabas-pro](https://github.com/andykarpov/karabas-pro)/558 | FPGA based retrocomputer with FDD and HDD controllers |
| 11 | 2 | 0 | 19 days ago | [ReconROS](https://github.com/Lien182/ReconROS)/559 | Easy to use framework for ROS2 FPGA-based hardware acceleration; Supports Pub/Sub communication, Actions and Services and costum ROS Messages |
| 11 | 2 | 0 | 22 days ago | [MiSTer2MEGA65](https://github.com/sy2002/MiSTer2MEGA65)/560 | Framework to simplify porting MiSTer cores to the MEGA65 |
| 14 | 1 | 0 | 4 years ago | [8_bit_cpu](https://github.com/HellooYing/8_bit_cpu)/561 | ALINX ALTERA FPGAÈªëÈáëÂºÄÂèëÂ≠¶‰π†Êùø CYCLONE IV Êï∞ÁîµËØæËÆæÂÖ´‰ΩçÊ®°ÂûãÊú∫ |
| 15 | 10 | 0 | 3 years ago | [AX7035](https://github.com/alinxalinx/AX7035)/562 | None |
| 11 | 5 | 0 | 4 years ago | [XilinxIP](https://github.com/KutuSystems/XilinxIP)/563 | Xilinx IP repository |
| 12 | 3 | 1 | 4 years ago | [CPU-Adelie](https://github.com/Adelie-project/CPU-Adelie)/564 | None |
| 12 | 4 | 0 | 3 years ago | [XNOR-net-Binary-connect](https://github.com/prateek22sri/XNOR-net-Binary-connect)/565 | A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to ‚ÄúXNOR + Popcount‚Äù operation  |
| 11 | 10 | 0 | 11 years ago | [udp_ip__core](https://github.com/freecores/udp_ip__core)/566 | UDP/IP Core |
| 13 | 12 | 0 | 5 years ago | [16-bit-HDLC-using-VHDL](https://github.com/shaan07/16-bit-HDLC-using-VHDL)/567 | High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language. |
| 11 | 1 | 0 | 2 years ago | [naiverouter](https://github.com/jiegec/naiverouter)/568 | A router IP written in Verilog. |
| 10 | 6 | 0 | 2 years ago | [COD-Resources-2017](https://github.com/ustc-cs/COD-Resources-2017)/569 | ‰∏≠ÁßëÂ§ß 2017 Á∫ßÊï∞Â≠óÁîµË∑ØÂÆûÈ™å/ÁªÑÊàêÂéüÁêÜÂÆûÈ™åÁöÑÂêåÂ≠¶ÁªèÈ™åÂíåËµÑÊñôÂàÜ‰∫´ |
| 10 | 6 | 1 | 2 years ago | [vhdl](https://github.com/texane/vhdl)/570 | vhdl related contents |
| 10 | 1 | 0 | 6 years ago | [ADC_Sigma_Delta_VHDL](https://github.com/akukulanski/ADC_Sigma_Delta_VHDL)/571 | Sigma-Delta Analog to Digital Converter in FPGA (VHDL) |
| 12 | 9 | 0 | 16 years ago | [ofdm](https://github.com/freecores/ofdm)/572 | OFDM modem |
| 10 | 4 | 0 | 2 years ago | [efficient_checksum-offload-engine](https://github.com/hpcn-uam/efficient_checksum-offload-engine)/573 | Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interface. |
| 11 | 2 | 0 | 3 months ago | [VHDPlus_Libraries_and_Examples](https://github.com/VHDPlus/VHDPlus_Libraries_and_Examples)/574 | This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with future updates. |
| 10 | 3 | 0 | 2 years ago | [FPGA-SPI-Flash](https://github.com/GOOD-Stuff/FPGA-SPI-Flash)/575 | Various projects of SPI loader module for xilinx fpga |
| 10 | 5 | 0 | a month ago | [leon3-grlib-gpl-mirror](https://github.com/TUT-ASI/leon3-grlib-gpl-mirror)/576 | Git mirror of Gaisler's GRLIB/Leon3 releases |
| 10 | 6 | 0 | 2 months ago | [SIEAV](https://github.com/umarcor/SIEAV)/577 | Co-simulation and behavioural verification with VHDL, C/C++ and Python/m |
| 10 | 6 | 1 | 5 years ago | [digital-storage-oscilloscope](https://github.com/Gripnook/digital-storage-oscilloscope)/578 | An FPGA implementation of a digital storage oscilloscope. |
| 10 | 4 | 0 | 4 years ago | [Aeon-Lite](https://github.com/ILoveSpeccy/Aeon-Lite)/579 | Aeon Lite - Open Source Reconfigurable Computer |
| 10 | 7 | 0 | 5 years ago | [wireless-mac-processor](https://github.com/ict-flavia/wireless-mac-processor)/580 | None |
| 10 | 2 | 0 | 1 year, 9 months ago | [cocotbExamples](https://github.com/qarlosalberto/cocotbExamples)/581 | None |
| 10 | 3 | 0 | 8 months ago | [riscv-debug-dtm](https://github.com/stnolting/riscv-debug-dtm)/582 | :bug: JTAG debug transport module (DTM) - compatible to the RISC-V debug specification. |
| 10 | 1 | 1 | 4 days ago | [ym2149_audio](https://github.com/dnotq/ym2149_audio)/583 | YM-2149 / AY-3-8910 Complex Sound Generator FPGA core. |
| 10 | 14 | 5 | 8 months ago | [bel_projects](https://github.com/GSI-CS-CO/bel_projects)/584 | GSI Timing Gateware and Tools |
| 10 | 3 | 0 | 1 year, 2 months ago | [FPGA_ADC](https://github.com/LukiLeu/FPGA_ADC)/585 | An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components |
| 10 | 0 | 0 | 2 years ago | [32-bit-Brent-Kung-architecture](https://github.com/sourabh-suri/32-bit-Brent-Kung-architecture)/586 | Brent Kung architecture for adding 32 bit operands. |
| 10 | 9 | 0 | 4 months ago | [QL_MiSTer](https://github.com/MiSTer-devel/QL_MiSTer)/587 | Sinclair QL for MiSTer |
| 11 | 1 | 0 | a month ago | [ArmedF](https://github.com/va7deo/ArmedF)/588 | Nichibutsu Armed F / Terra Force WIP |
| 12 | 10 | 0 | 7 years ago | [HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver](https://github.com/Architech-Silica/HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver)/589 | Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques. |
| 10 | 3 | 0 | 9 years ago | [fpgasynth](https://github.com/ksnieck/fpgasynth)/590 | VHDL for an FPGA based MIDI music synthesizer |
| 9 | 1 | 0 | 8 years ago | [vsim](https://github.com/grwlf/vsim)/591 | VHDL simulator in Haskell |
| 10 | 1 | 8 | 2 years ago | [Arcade-DonkeyKongJunior_MiSTer](https://github.com/gaz68/Arcade-DonkeyKongJunior_MiSTer)/592 | Donkey Kong Junior arcade clone for MiSTer. |
| 11 | 1 | 0 | 5 months ago | [PipelinedRiskProcessor](https://github.com/Halahamdy22/PipelinedRiskProcessor)/593 | This is a 5 staged Pipelined risk microprocessor ,implemented in VHDL language.   |
| 12 | 8 | 2 | 2 years ago | [gigevision-xilinx](https://github.com/thodnev/gigevision-xilinx)/594 | GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board |
| 12 | 2 | 0 | 1 year, 8 months ago | [VHDL](https://github.com/datacipy/VHDL)/595 | P≈ô√≠klady ke knize Data, ƒçipy, procesory |
| 10 | 1 | 0 | 1 year, 5 months ago | [imagesensor_system](https://github.com/Kopei/imagesensor_system)/596 | This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data readout etc. The code is written in VHDL. |
| 10 | 4 | 0 | 4 years ago | [srio_test](https://github.com/GOOD-Stuff/srio_test)/597 | Test SRIO connection between FPGA (Kintex-7) and DSP (C6678) |
| 10 | 4 | 0 | 5 years ago | [ImageCaptureSystem](https://github.com/Wissance/ImageCaptureSystem)/598 | A Xilinx IP Core and App for line scanner image capture and store |
| 10 | 4 | 0 | 1 year, 7 months ago | [MSHR-rich](https://github.com/m-asiatici/MSHR-rich)/599 | A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns. |
| 10 | 5 | 0 | 3 months ago | [zxuno](https://github.com/spark2k06/zxuno)/600 | None |
| 11 | 0 | 1 | 4 years ago | [maplebus](https://github.com/ismell/maplebus)/601 | Sega Dreamcast Maplebus Transceiver |
| 10 | 2 | 1 | 4 years ago | [argh2600](https://github.com/elpuri/argh2600)/602 | VHDL implementation of an Atari 2600 |
| 11 | 1 | 0 | 9 years ago | [fp68060](https://github.com/amigabill/fp68060)/603 | PCB to plug FPGA softcore CPU into 68060 microprocessor socket |
| 12 | 5 | 0 | 3 years ago | [DES-cracker](https://github.com/aletempiac/DES-cracker)/604 | DES cracking machine on FPGA |
| 10 | 7 | 0 | 1 year, 8 months ago | [UCAS-CS](https://github.com/Hambaobao/UCAS-CS)/605 | Undergraduate 2017-2021 |
| 10 | 0 | 1 | 5 years ago | [vertcl](https://github.com/kevinpt/vertcl)/606 | VHDL Tcl interpreter |
| 11 | 4 | 0 | 3 years ago | [GNSS-VHDL](https://github.com/danipascual/GNSS-VHDL)/607 | VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included. |
| 12 | 5 | 1 | 2 years ago | [pl-nvme](https://github.com/DUNE/pl-nvme)/608 | None |
| 10 | 8 | 2 | 4 years ago | [Zybo-Z7-20-base-linux](https://github.com/Digilent/Zybo-Z7-20-base-linux)/609 | None |
| 10 | 2 | 0 | 9 years ago | [sdr](https://github.com/rcls/sdr)/610 | A software-defined radio. |
| 10 | 1 | 2 | 9 years ago | [AlteraMeatBoyHD](https://github.com/alteraMeatBoy/AlteraMeatBoyHD)/611 | Quartus project files for an Altera DE2 Meat Boy game. Proper functionality not guaranteed. |
| 10 | 14 | 5 | 10 months ago | [Arcade-Galaxian_MiSTer](https://github.com/MiSTer-devel/Arcade-Galaxian_MiSTer)/612 | Arcade: Galaxian for MiSTer |
| 10 | 13 | 1 | 6 years ago | [zycap](https://github.com/warclab/zycap)/613 | Zynq PR Management |
| 10 | 14 | 5 | 5 months ago | [Vectrex_MiSTer](https://github.com/MiSTer-devel/Vectrex_MiSTer)/614 | Vectrex for MiSTer |
| 11 | 3 | 0 | 2 years ago | [DSFPGA](https://github.com/RobertPeip/DSFPGA)/615 | DS on FPGA |
| 12 | 10 | 0 | 1 year, 1 month ago | [FPGAandLAN](https://github.com/suisuisi/FPGAandLAN)/616 | FPGAandLAN |
| 10 | 5 | 5 | 1 year, 7 months ago | [cpu](https://github.com/bit-mips/cpu)/617 | MIPS CPU |
| 10 | 1 | 0 | 10 months ago | [IC-Design-Contest-ARM-CUP](https://github.com/ganyunhan/IC-Design-Contest-ARM-CUP)/618 | ÈõÜÊàêÁîµË∑ØËÆæËÆ°Â§ßËµõARMÊùØ‰ΩúÂìÅÔºåÁõÆÂâçÂçé‰∏≠ËµõÂå∫Á¨¨‰∏ÄÂêç |
| 10 | 4 | 0 | 5 years ago | [MQP](https://github.com/glgauthier/MQP)/619 | Electrical and Computer Engineering Capstone |
| 11 | 6 | 0 | 3 years ago | [cmips](https://github.com/rhexsel/cmips)/620 | All things related to cMIPS, a synthesizable VHDL model for the 5-stage pipeline, MIPS32r2 core. |
| 10 | 4 | 0 | 3 years ago | [acoustic-levitation](https://github.com/leastrobino/acoustic-levitation)/621 | Acoustic levitation on SoC FPGA (DE0-Nano-SoC). Notice: this repository has moved to GitLab. All issues and pull requests should be created there. |
| 11 | 3 | 7 | 3 months ago | [R32V2020](https://github.com/douggilliland/R32V2020)/622 | My 32-bit RISC CPU for smallish FPGAs |
| 10 | 8 | 1 | 7 years ago | [BeMicro-CV](https://github.com/tommythorn/BeMicro-CV)/623 | A "hello world" style designs for the Cyclone V based $49 Arrow BeMicro CV |
| 10 | 11 | 0 | 6 days ago | [general-cores](https://github.com/lnls-dig/general-cores)/624 | general-cores |
| 11 | 3 | 1 | 5 months ago | [vextproj](https://github.com/wzab/vextproj)/625 | VEXTPROJ - the version control friendly system for creation of Vivado projects |
| 10 | 4 | 1 | 6 years ago | [FPGA_Mandelbrot](https://github.com/hamsternz/FPGA_Mandelbrot)/626 | A real-time Mandelbrot fractal viewer for FPGAs  |
| 10 | 6 | 0 | 11 years ago | [image_processing_examples](https://github.com/martinjthompson/image_processing_examples)/627 | Examples of image processing |
| 11 | 5 | 0 | 5 years ago | [2DImageProcessing](https://github.com/Wissance/2DImageProcessing)/628 | 2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7) |
| 11 | 0 | 0 | 1 year, 7 months ago | [OpenTDC](https://github.com/tgingold/OpenTDC)/629 | Time to Digital Converter (TDC) |
| 10 | 2 | 0 | 8 years ago | [zpu-lattice](https://github.com/iabdalkader/zpu-lattice)/630 | ZPU Core for Lattice ICE40HX8K |
| 12 | 0 | 0 | 1 year, 5 months ago | [hitsz-eie-codes](https://github.com/bugstop/hitsz-eie-codes)/631 | ÂìàÂ∑•Â§ßÊ∑±Âú≥ Áîµ‰ø°Â≠¶Èô¢ ÈÄö‰ø°Â∑•Á®ã ÈÉ®ÂàÜÂÆûÈ™åËØæÁ®ã‰ª£Á†Å‰ªìÂ∫ì |
| 10 | 1 | 0 | a month ago | [riscv-sfpu](https://github.com/taneroksuz/riscv-sfpu)/632 |  IEEE 754 standard floating point unit fpu single precision verilog vhdl riscv |
| 10 | 9 | 2 | 8 years ago | [VHDL-Project-16-bit-RISC-Processor](https://github.com/sameersondur/VHDL-Project-16-bit-RISC-Processor)/633 | Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL and tested it by simulating in ModelSim. |
| 10 | 3 | 0 | 10 years ago | [MIPS](https://github.com/buccolo/MIPS)/634 | A pipelined MIPS processor written in VHDL (Unicamp/MC542) |
| 12 | 2 | 1 | 3 years ago | [Tiffany](https://github.com/bradleyeckert/Tiffany)/635 | A scalable MachineForth for PCs, MCUs and FPGAs. |
| 10 | 4 | 0 | 6 years ago | [VGA_1.0](https://github.com/andrewandrepowell/VGA_1.0)/636 | AXI memory-mapped VGA module originally designed for the Avent Zedboard  |
| 10 | 6 | 0 | 7 years ago | [vhdl-project](https://github.com/alessandro-montanari/vhdl-project)/637 | Implementation in VHDL of the Sobel edge detection operator |
| 11 | 6 | 0 | 6 years ago | [hdmi-audio](https://github.com/fintros/hdmi-audio)/638 | HDMI Audio/Video signal generation for HW emulators of retro comuters |
| 11 | 13 | 0 | 4 years ago | [AX7020](https://github.com/alinxalinx/AX7020)/639 | None |
| 10 | 2 | 0 | 4 years ago | [Ultrasound-Beamforming-](https://github.com/abhishekgb/Ultrasound-Beamforming-)/640 | This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware. |
| 13 | 3 | 1 | 1 year, 5 months ago | [DirectNVM](https://github.com/yu-zou/DirectNVM)/641 | An open-source RTL NVMe controller IP for Xilinx FPGA. |
| 10 | 12 | 0 | 3 years ago | [AD9361_TX_GMSK](https://github.com/Grootzz/AD9361_TX_GMSK)/642 | A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK |
| 10 | 5 | 0 | 7 years ago | [NfcEmu](https://github.com/0xee/NfcEmu)/643 | SDR/FPGA-based NFC/RFID Emulator |
| 10 | 5 | 0 | 2 years ago | [de10-nano-examples](https://github.com/nullobject/de10-nano-examples)/644 | DE10 Nano Sample Cores |
| 10 | 2 | 2 | 2 years ago | [uvvm-tutorial](https://github.com/wurmmi/uvvm-tutorial)/645 | A little tutorial on how to use UVVM (Universal VHDL Verification Methodology). |
| 11 | 4 | 1 | 3 months ago | [AtariLynx_MiSTer](https://github.com/MiSTer-devel/AtariLynx_MiSTer)/646 | None |
| 9 | 2 | 0 | 13 years ago | [Pong](https://github.com/GarstgerUnhold/Pong)/647 | Pong for Spartan3 FPGA-Board written in VHDL |
| 10 | 12 | 7 | 5 months ago | [VIC20_MiSTer](https://github.com/MiSTer-devel/VIC20_MiSTer)/648 | Commodore VIC-20 for MiSTer |
| 11 | 2 | 0 | 2 years ago | [Zynq_HLS_DDR_Dataflow_kernel_2mm](https://github.com/zslwyuan/Zynq_HLS_DDR_Dataflow_kernel_2mm)/649 | This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3  access with HLS. The Cortex A9 will print the result via UART and check the result by comparing the data with the one from CPU compuation |
| 9 | 3 | 0 | 2 months ago | [fpga-defender](https://github.com/w3arycod3r/fpga-defender)/650 | A recreation of Williams Defender 1981 arcade game for DE10-Lite FPGA dev board, written in VHDL. |
| 8 | 4 | 1 | 3 years ago | [Nexys-4-DDR-GPIO](https://github.com/Digilent/Nexys-4-DDR-GPIO)/651 | None |
| 10 | 13 | 0 | 3 years ago | [RTL-collection](https://github.com/x724/RTL-collection)/652 | a collection of open sourced VHDL for cryptography |
| 16 | 5 | 0 | 8 months ago | [acSLAM](https://github.com/SLAM-Hardware/acSLAM)/653 | FPGA Hardware Implementation for SLAM |
| 9 | 1 | 0 | 6 months ago | [VHDL-Guide](https://github.com/mikeroyal/VHDL-Guide)/654 | VHDL Guide |
| 9 | 0 | 19 | 7 days ago | [universal-IRC-1](https://github.com/ExcessiveOverkill/universal-IRC-1)/655 | Universal Industrial Robot Controller. Based on using LinuxCNC in combination with Odrives to create a full control system. |
| 8 | 6 | 2 | 9 years ago | [ethernet_mac](https://github.com/pabennett/ethernet_mac)/656 | A VHDL implementation of an Ethernet MAC |
| 9 | 8 | 0 | 7 years ago | [SHA3-VHDL](https://github.com/vishpbharadwaj/SHA3-VHDL)/657 | Hardware implementation of cryptographic Hash function SHA-3 (keccak) using VHDL |
| 9 | 1 | 0 | 5 years ago | [16x2-LCD-Controller-VHDL](https://github.com/Maeur1/16x2-LCD-Controller-VHDL)/658 | A little program I wrote to control the LCD on my FPGA |
| 9 | 9 | 0 | 5 years ago | [fpga](https://github.com/labnation/fpga)/659 | None |
| 9 | 2 | 0 | 1 year, 6 months ago | [PDP-11](https://github.com/Moodrammer/PDP-11)/660 | :computer: Simulation for the architecture of a processor inspired by the ideas of PDP-11 processor |
| 9 | 5 | 0 | 6 years ago | [pre-mipsfpga](https://github.com/MIPSfpga/pre-mipsfpga)/661 | Various Verilog examples to gain knowledge and basic skills before working with MIPSfpga |
| 9 | 5 | 0 | 4 years ago | [SECURE_HASH](https://github.com/ikwzm/SECURE_HASH)/662 | SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera). |
| 9 | 8 | 5 | 1 year, 5 months ago | [dsp-cores](https://github.com/lnls-dig/dsp-cores)/663 | Repository containing the DSP gateware cores |
| 9 | 5 | 1 | 5 years ago | [Nexys-4-OOB](https://github.com/Digilent/Nexys-4-OOB)/664 | None |
| 10 | 2 | 0 | 2 years ago | [ImpeccableCircuits](https://github.com/emsec/ImpeccableCircuits)/665 | Hardware designs for fault detection |
| 12 | 3 | 0 | 2 years ago | [erbium](https://github.com/fpgasystems/erbium)/666 | Business Rule Engine Hardware Accelerator |
| 9 | 6 | 0 | 4 years ago | [bce-fpga-dev-kit](https://github.com/Cwndmiao/bce-fpga-dev-kit)/667 | bce-fpga-dev-kit |
| 9 | 8 | 15 | a month ago | [PandABlocks-FPGA](https://github.com/PandABlocks/PandABlocks-FPGA)/668 | VHDL functional blocks with their simulations and test sequences |
| 9 | 1 | 0 | 4 years ago | [Team-SDK-545](https://github.com/kkudrolli/Team-SDK-545)/669 | An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University. |
| 9 | 0 | 0 | 7 years ago | [macMonitor](https://github.com/bobparadiso/macMonitor)/670 | Xilinx VHDL project to drive a Mac Classic CRT |
| 9 | 6 | 3 | 5 years ago | [Zybo-hdmi-in](https://github.com/Digilent/Zybo-hdmi-in)/671 | None |
| 9 | 2 | 1 | 1 year, 9 months ago | [vhdl-cfg](https://github.com/eine/vhdl-cfg)/672 | Playground to explore and compare how configuration is handled by different tools for development of VHDL projects |
| 11 | 13 | 3 | 1 year, 1 month ago | [Arcade-Tecmo_MiSTer](https://github.com/MiSTer-devel/Arcade-Tecmo_MiSTer)/673 | MiSTer arcade core for Tecmo arcade classics: Rygar (1986), Gemini Wing (1987), and Silkworm (1988). |
| 9 | 2 | 0 | 7 years ago | [ZPUino_miniSpartn6_plus](https://github.com/ahmadabbas55/ZPUino_miniSpartn6_plus)/674 | ZPUino for miniSpartan6+  |
| 9 | 4 | 0 | 11 years ago | [coded_aperture_vhdl](https://github.com/xcthulhu/coded_aperture_vhdl)/675 | vhdl code for simulating/synthesizing an FPGA backend of a coded aperture |
| 10 | 4 | 0 | 6 years ago | [SNN_vhdl](https://github.com/isadorasophia/SNN_vhdl)/676 | Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL |
| 10 | 5 | 5 | 3 years ago | [CuckooHashingHLS](https://github.com/AakashKT/CuckooHashingHLS)/677 | HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/ |
| 10 | 8 | 0 | a month ago | [rfsoc_radio](https://github.com/strath-sdr/rfsoc_radio)/678 | PYNQ example of using the RFSoC as a BPSK radio transceiver. |
| 9 | 4 | 0 | 7 years ago | [rdsfpga](https://github.com/emard/rdsfpga)/679 | RDS FM modulator for FPGA |
| 10 | 10 | 0 | 7 years ago | [VHDL_IP-Cores](https://github.com/OpenAutomationTechnologies/VHDL_IP-Cores)/680 | None |
| 9 | 5 | 2 | 7 years ago | [riffa](https://github.com/farhanrahman/riffa)/681 | RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This project utilises the RIFFA framework to define an interface to interact with a user's IP core on the FPGA to send and receive data to and from the PC. This particular project is being developed under Imperial College London. |
| 10 | 3 | 0 | 4 years ago | [Arty-Pmod-VGA](https://github.com/Digilent/Arty-Pmod-VGA)/682 | None |
| 9 | 3 | 0 | 8 years ago | [gandalf-miner](https://github.com/FrankBuss/gandalf-miner)/683 | bitcoin miner for the A3255-Q48 chip |
| 9 | 2 | 0 | 2 years ago | [hashpipe](https://github.com/thinkski/hashpipe)/684 | SHA-256 Bitcoin hashing engine implemented as a systolic pipeline |
| 10 | 0 | 1 | 3 years ago | [PingPongGame_CAD_VGA](https://github.com/avestura/PingPongGame_CAD_VGA)/685 | üèì A Ping Pong game written in VHDL with VGA support |
| 9 | 1 | 1 | 6 years ago | [UART](https://github.com/Domipheus/UART)/686 | Simple UART implementation in VHDL |
| 9 | 13 | 0 | 5 years ago | [SDSoC-platforms](https://github.com/Digilent/SDSoC-platforms)/687 | SDSoC platforms for Digilent Zynq boards |
| 9 | 0 | 4 | 7 years ago | [tis100cpu](https://github.com/jdryg/tis100cpu)/688 | TIS-100 CPU in VHDL |
| 9 | 6 | 17 | 8 years ago | [ECE383](https://github.com/toddbranch/ECE383)/689 | USAFA ECE383 course website. |
| 8 | 3 | 0 | 3 years ago | [robotter](https://github.com/robotter/robotter)/690 | Rob'Otter's code for Eurobot and the Coupe de France de robotique |
| 9 | 8 | 2 | 10 months ago | [zynq_tdc](https://github.com/madamic/zynq_tdc)/691 | A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC |
| 9 | 5 | 0 | 1 year, 5 months ago | [TMS5220_FPGA](https://github.com/d18c7db/TMS5220_FPGA)/692 | VHDL model of TMS5220 voice synthesizer processor |
| 9 | 6 | 0 | 8 months ago | [FPGAandUSB3.0](https://github.com/suisuisi/FPGAandUSB3.0)/693 | None |
| 9 | 1 | 0 | 4 years ago | [MIST_C64](https://github.com/Braincell1973/MIST_C64)/694 | FPGA implementation of a Commodore 64 |
| 9 | 2 | 0 | 3 years ago | [Nexys-A7-100T-GPIO](https://github.com/Digilent/Nexys-A7-100T-GPIO)/695 | None |
| 9 | 1 | 0 | 2 years ago | [LSTM_FPGA](https://github.com/mahi97/LSTM_FPGA)/696 | ~ Implementation of LSTM ANN in FPGA with VHDL |
| 8 | 1 | 0 | 1 year, 8 months ago | [prjct_ComputerArchitecture](https://github.com/barryZZJ/prjct_ComputerArchitecture)/697 | ËÆ°ÁÆóÊú∫Á≥ªÁªüÁªìÊûÑÂÆûÈ™å |
| 10 | 6 | 0 | 5 years ago | [GBA](https://github.com/mara-kr/GBA)/698 | GameBoy Advance Zedboard Implementation |
| 9 | 4 | 0 | 1 year, 4 months ago | [CrowdSupplyWorkShop1](https://github.com/ATaylorCEngFIET/CrowdSupplyWorkShop1)/699 | None |
| 9 | 15 | 0 | 9 years ago | [VinxFs](https://github.com/baranovmv/VinxFs)/700 | Small FAT16/FAT32 filesystem for ATMega8 (AVR / STM / PIC) with create/delete file |
| 10 | 2 | 0 | 3 years ago | [100cerebros](https://github.com/obiwit/100cerebros)/701 | Resolu√ß√µes de exerc√≠cios e gui√µes de diversas disciplinas de MIECT, na UA |
| 9 | 2 | 0 | 9 years ago | [vhdl-svf](https://github.com/hansiglaser/vhdl-svf)/702 | SVF (Serial Vector Format) interpreter to control a JTAG TAP |
| 9 | 2 | 0 | 3 years ago | [Architecture-of-CPU-projects](https://github.com/MaorAssayag/Architecture-of-CPU-projects)/703 | VHDL , ModelSIM, Quartus, FPGA, Image Processing |
| 9 | 3 | 1 | 3 years ago | [DivMMC](https://github.com/mprato/DivMMC)/704 | The original DivMMC interface for the Sinclair ZX Spectrum  |
| 9 | 2 | 0 | 2 years ago | [udp_ip_stack](https://github.com/LarsAsplund/udp_ip_stack)/705 | UDP IP stack example project from this VUnit getting started blog (https://www.linkedin.com/pulse/vunit-best-value-initial-effort-lars-asplund) |
| 11 | 4 | 1 | 10 months ago | [tdd-intro](https://github.com/VUnit/tdd-intro)/706 | Example of Test Driven Design with VUnit |
| 12 | 6 | 0 | 4 months ago | [LWC](https://github.com/GMUCERG/LWC)/707 | Development Package for the Hardware API for Lightweight Cryptography  |
| 9 | 8 | 0 | 6 years ago | [wavelet-image-compression](https://github.com/isovic/wavelet-image-compression)/708 | Simple FPGA-based Wavelet Image Compression |
| 9 | 5 | 0 | 10 years ago | [simple-mips](https://github.com/tcamolesi/simple-mips)/709 | Simple MIPS processor written in VHDL |
| 9 | 6 | 0 | 5 years ago | [vhdl2008c](https://github.com/peteut/vhdl2008c)/710 | VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl |
| 9 | 0 | 0 | 4 years ago | [courses](https://github.com/mmaghajani/courses)/711 | About university courses and homeworks ... |
| 9 | 9 | 1 | 1 year, 6 months ago | [go2uvm](https://github.com/go2uvm/go2uvm)/712 | Main repo for Go2UVM source code, examples and apps |
| 10 | 5 | 1 | 4 years ago | [ultrasonic-levitation-with-Xilinx-Zynq](https://github.com/eejlny/ultrasonic-levitation-with-Xilinx-Zynq)/713 | This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University |
| 9 | 1 | 1 | 2 years ago | [A-simple-MIPS-CPU](https://github.com/JF2098/A-simple-MIPS-CPU)/714 | ÈáçÂ∫ÜÂ§ßÂ≠¶2017Á∫ßÁ°¨‰ª∂ÁªºÂêàËÆæËÆ°Ôºå‰∏Ä‰∏™MIPS CPUÁöÑÁÆÄÂçïÂÆûÁé∞ |
| 9 | 2 | 0 | 2 years ago | [CycloneV_UnAmiga_v2](https://github.com/benitoss/CycloneV_UnAmiga_v2)/715 | Cyclone V FPGA board for UnAmiga project with new addon 6 Buttons Megadrive Joystick |
| 9 | 2 | 3 | 2 years ago | [SAMCoupe_MIST](https://github.com/sorgelig/SAMCoupe_MIST)/716 | SAM Coupe for MiST board |
| 9 | 3 | 0 | 4 years ago | [snickerdoodle-hls-data-mover](https://github.com/krtkl/snickerdoodle-hls-data-mover)/717 | A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S defaults to 8 bits and AXI-MM to 64 bits) |
| 9 | 2 | 0 | 1 year, 2 months ago | [b01lers-library](https://github.com/b01lers/b01lers-library)/718 | None |
| 9 | 4 | 0 | 11 years ago | [z80soc](https://github.com/freecores/z80soc)/719 | Z80 System on Chip |
| 9 | 8 | 1 | 2 years ago | [capi2-bsp](https://github.com/open-power/capi2-bsp)/720 | CAPI 2.0 Board Support Package |
| 11 | 7 | 0 | 7 years ago | [aeshw](https://github.com/szanni/aeshw)/721 | None |
| 9 | 3 | 0 | 5 years ago | [msgpack-vhdl](https://github.com/ikwzm/msgpack-vhdl)/722 | MessagePack  implementation for VHDL |
| 11 | 8 | 11 | 9 months ago | [Intv_MiSTer](https://github.com/MiSTer-devel/Intv_MiSTer)/723 | Intellivision for MiSTer |
| 9 | 0 | 0 | 5 months ago | [ECP5_PCIE_Analyzer](https://github.com/PavlenkoG/ECP5_PCIE_Analyzer)/724 | None |
| 8 | 0 | 0 | 8 years ago | [i2s-interface-vhdl](https://github.com/meriororen/i2s-interface-vhdl)/725 | A simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.  |
| 9 | 1 | 0 | 3 years ago | [I2S_sender](https://github.com/dwjbosman/I2S_sender)/726 | VHDL I2S transmitter |
| 9 | 0 | 1 | 1 year, 3 months ago | [t80](https://github.com/EisernSchild/t80)/727 | Configurable cpu core that supports Z80, 8080 and gameboy instruction sets. |
| 7 | 8 | 1 | 2 years ago | [mining-shell](https://github.com/allmine-pub/mining-shell)/728 | Development shell repo for creation of fpga bitstreams |
| 9 | 3 | 0 | 4 years ago | [Amiga600GALFirmware](https://github.com/fdivitto/Amiga600GALFirmware)/729 | Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8 |
| 8 | 2 | 0 | 2 months ago | [NexysPsram](https://github.com/andrewsil1/NexysPsram)/730 | AXI PSRAM Controller IP for use with Digilent Nexys 4 |
| 8 | 4 | 2 | 3 years ago | [pim-vhdl](https://github.com/RandomReaper/pim-vhdl)/731 | My VHDL code |
| 8 | 0 | 0 | 3 years ago | [adc_configurator](https://github.com/hukenovs/adc_configurator)/732 | ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on) |
| 8 | 0 | 3 | 7 months ago | [SGen](https://github.com/fserre/SGen)/733 | SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. ‚ÄúStreaming‚Äù means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can be used for FPGAs. |
| 8 | 8 | 0 | 7 years ago | [FPGA_ADC](https://github.com/digibird1/FPGA_ADC)/734 | Interface the AD9057 with a cyclone III FPGA |
| 7 | 4 | 0 | 5 years ago | [ADC_LCD_FPGA](https://github.com/jaspreetsingh009/ADC_LCD_FPGA)/735 | ADC & LCD Interfacing using Verilog & VHDL |
| 7 | 2 | 0 | 8 years ago | [vhdl-game-engine](https://github.com/ricardo-jasinski/vhdl-game-engine)/736 | A game engine implemented purely in hardware using the VHDL language |
| 8 | 1 | 0 | 5 years ago | [SimpleComputer](https://github.com/WilliamYi96/SimpleComputer)/737 | The design and implementation of simple computer by quartus. |
| 10 | 4 | 0 | 2 years ago | [vercolib_pcie](https://github.com/TI-Bonn/vercolib_pcie)/738 | VHDL PCIe Transceiver |
| 8 | 1 | 0 | 10 months ago | [tictactoe](https://github.com/pganaclara/tictactoe)/739 | The tictactoe game made in VHDL. |
| 12 | 5 | 0 | 2 years ago | [tk90x_ula](https://github.com/fbelavenuto/tk90x_ula)/740 | ULA do TK90X/TK95 clonada em CPLD |
| 8 | 3 | 1 | 22 days ago | [rggen-sample-testbench](https://github.com/rggen/rggen-sample-testbench)/741 | None |
| 8 | 3 | 0 | 24 days ago | [HCMUT_DD_Lab](https://github.com/NTP17/HCMUT_DD_Lab)/742 | My attempts at all assignments from HCMUT's Digital Design Laboratory course (EE2420) this year (K20) |
| 8 | 4 | 1 | 6 years ago | [ece5775-final](https://github.com/shivarajagopal/ece5775-final)/743 | Voice Recognition using FPGA-Based Neural Networks |
| 8 | 2 | 0 | 6 months ago | [blp](https://github.com/Martoni/blp)/744 | Blinking Led Project |
| 8 | 1 | 0 | 11 years ago | [CPLD_USBHxCFloppyEmulator](https://github.com/jfdelnero/CPLD_USBHxCFloppyEmulator)/745 | CPLD USB HxC Floppy Emulator |
| 8 | 5 | 0 | 7 years ago | [1553-Firmware](https://github.com/phillipjohnston/1553-Firmware)/746 | Contains VHDL implementing an 8085, Holt HI-6130 1553 IC, and Memory.  Also includes firmware used to demo the system. |
| 8 | 0 | 0 | 3 years ago | [Arty-Z7-20-OOB](https://github.com/Digilent/Arty-Z7-20-OOB)/747 | None |
| 8 | 3 | 0 | 1 year, 5 months ago | [chisel-study](https://github.com/horie-t/chisel-study)/748 | „Éè„Éº„Éâ„Ç¶„Çß„Ç¢ÊßãÁØâË®ÄË™ûChisel„Åß„Å°„Çá„Å£„Å®„Åó„Åü„Ç≥„Éº„Éâ„ÇíÊõ∏„ÅçÊ∫ú„ÇÅ„Å¶„Åä„Åè„Éó„É≠„Ç∏„Çß„ÇØ„Éà |
| 8 | 0 | 2 | 2 years ago | [big80](https://github.com/toptensoftware/big80)/749 | FPGA Implementation of a TRS-80 Model 1 |
| 8 | 1 | 0 | 2 years ago | [snes_cic_fpga](https://github.com/rgalland/snes_cic_fpga)/750 | snes cic implementation with FPGA FireAnt board |
| 8 | 2 | 0 | 2 months ago | [IPDBG](https://github.com/IPDBG/IPDBG)/751 | IPDBG |
| 8 | 1 | 0 | 1 year, 9 months ago | [MasterThesis](https://github.com/SpyrosMouselinos/MasterThesis)/752 | VHDL implementation of a customizable CNN |
| 9 | 2 | 0 | 2 years ago | [vhdl-axis-uart](https://github.com/fcayci/vhdl-axis-uart)/753 | UART to AXI Stream interface written in VHDL |
| 9 | 2 | 0 | 1 year, 10 months ago | [A500-EXT-CFIDE](https://github.com/EmberHeavyIndustries/A500-EXT-CFIDE)/754 | None |
| 12 | 1 | 0 | 3 months ago | [BMSTU](https://github.com/Andebugan/BMSTU)/755 | None |
| 8 | 4 | 0 | 5 years ago | [mips--](https://github.com/jevinskie/mips--)/756 | A dual core MIPS subset CPU written in behavioral, synthesizable VHDL |
| 8 | 0 | 0 | 7 months ago | [risc63](https://github.com/dominiksalvet/risc63)/757 | Custom 64-bit pipelined RISC processor |
| 8 | 7 | 0 | 8 years ago | [fpga-sdr-platform](https://github.com/JacekGreniger/fpga-sdr-platform)/758 | FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013 |
| 8 | 3 | 0 | 1 year, 20 days ago | [theremin](https://github.com/fpga-theremin/theremin)/759 | Open source digital FPGA based theremin project |
| 8 | 3 | 0 | 5 months ago | [VhdI2CSlave](https://github.com/tirfil/VhdI2CSlave)/760 | I2C Slave Interface (Vhdl)  |
| 9 | 3 | 2 | 6 years ago | [oram_fpga](https://github.com/kwonalbert/oram_fpga)/761 | FPGA related files for ORAM |
| 9 | 6 | 0 | 2 years ago | [MIPS-Processor-VHDL](https://github.com/cm4233/MIPS-Processor-VHDL)/762 | Emulation of a 32-bit MIPS processor on Artix-7 FPGA using VHDL. The emulated MIPS processor is tested by executing RC5 encryption and decryption algorithms. |
| 8 | 1 | 0 | 2 years ago | [PIC16C6XX](https://github.com/Ernegien/PIC16C6XX)/763 | Original Xbox SMC Power Glitching Attack (WIP) |
| 8 | 6 | 0 | 7 years ago | [montecarlo-fpga](https://github.com/cyenko/montecarlo-fpga)/764 | Black-Scholes style options pricing using Monte Carlo methods. Written in VHDL for the Cyclone IV FPGA board. |
| 8 | 1 | 0 | 7 years ago | [PothosFPGA](https://github.com/pothosware/PothosFPGA)/765 | Pothos FPGA computational offload and buffer integration support |
| 8 | 8 | 2 | 9 months ago | [Arcade-Defender_MiSTer](https://github.com/MiSTer-devel/Arcade-Defender_MiSTer)/766 | Arcade: Defender for MiSTer |
| 8 | 0 | 1 | 2 years ago | [posit_blas_hdl](https://github.com/lvandam/posit_blas_hdl)/767 | Posit Arithmetic Accelerator interfacing with Apache Arrow & CAPI SNAP |
| 8 | 0 | 0 | 2 years ago | [tangnano_sample](https://github.com/osafune/tangnano_sample)/768 | Tang-nano LCD sample |
| 7 | 0 | 0 | 1 year, 5 months ago | [8-bit-Computer](https://github.com/oddek/8-bit-Computer)/769 | Implementation of an 8-bit computer in VHDL, along with a minimal assembler |
| 8 | 11 | 0 | 5 years ago | [WM8731-Audio-codec-on-DE10Standard-FPGA-board](https://github.com/AntonZero/WM8731-Audio-codec-on-DE10Standard-FPGA-board)/770 | None |
| 8 | 0 | 0 | 3 years ago | [vhdllib](https://github.com/sinkswim/vhdllib)/771 | My own VHDL components library.  Anything from a flip flop to an ALU. |
| 8 | 2 | 1 | 9 years ago | [gbcpu](https://github.com/jdeblese/gbcpu)/772 | A CPU and peripherals implementing the Gameboy (TM) instruction set and functionality |
| 9 | 4 | 0 | 6 years ago | [FPGA-LCD-Driver](https://github.com/goran-mahovlic/FPGA-LCD-Driver)/773 | FPGA LVDS LCD driver |
| 8 | 1 | 0 | 2 years ago | [Minisys-1_CPU](https://github.com/Ironprop-Stone/Minisys-1_CPU)/774 | ‰∏úÂçóÂ§ßÂ≠¶-ËÆ°ÁÆóÊú∫Á≥ªÁªüÁªºÂêàËÆæËÆ° Minisys-1  |
| 8 | 1 | 2 | a month ago | [ss](https://github.com/Grabulosaure/ss)/775 | SparcStation |
| 8 | 5 | 0 | 9 years ago | [soc_leon3](https://github.com/teeshina/soc_leon3)/776 | System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files. |
| 8 | 0 | 0 | 4 years ago | [zlogan](https://github.com/eltvor/zlogan)/777 | High-througput logic analyzer for FPGA |
| 8 | 0 | 0 | 2 years ago | [SoC-Nios](https://github.com/ihabadly/SoC-Nios)/778 | Building an example System on Chip (SoC) using Nios II processor. |
| 10 | 12 | 2 | 2 years ago | [SPI-FPGA-VHDL](https://github.com/nematoli/SPI-FPGA-VHDL)/779 | SPI Master and Slave components to be used in all of FPGAs, written in VHDL. |
| 9 | 1 | 0 | 7 years ago | [AM2901](https://github.com/Amrnasr/AM2901)/780 | None |
| 8 | 2 | 1 | 4 years ago | [FpgaMicrotubule](https://github.com/urock/FpgaMicrotubule)/781 | HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms |
| 8 | 6 | 0 | 2 years ago | [Zedboard-DMA](https://github.com/Digilent/Zedboard-DMA)/782 | None |
| 9 | 13 | 0 | 4 years ago | [AX7015](https://github.com/alinxalinx/AX7015)/783 | AX7015 |
| 10 | 4 | 1 | 2 years ago | [single-cycle-processor](https://github.com/spencerwooo/single-cycle-processor)/784 | An implementation of the simplest single cycle processor. |
| 8 | 0 | 0 | 1 year, 6 months ago | [2021_CQU_NSCSCC](https://github.com/wang-sy/2021_CQU_NSCSCC)/785 | 2021_CQU_NSCSCC_RTL_CODE |
| 8 | 8 | 5 | a month ago | [aws-fpga-firesim](https://github.com/firesim/aws-fpga-firesim)/786 | AWS Shell for FireSim |
| 8 | 5 | 0 | 8 years ago | [mbc5-clone](https://github.com/sth0r/mbc5-clone)/787 | this is a clone of zakos mbcx found at https://gitorious.org/mbcx/mbcx. I'll try to make my own itteration of the mbcx. |
| 8 | 14 | 0 | 3 years ago | [GlobalCorrelator](https://github.com/p2l1pfp/GlobalCorrelator)/788 | Firmware for Level-1 Particle Reconstruction |
| 8 | 3 | 0 | 2 years ago | [Zybo-Linux](https://github.com/Kampi/Zybo-Linux)/789 | A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary to run your own embedded Linux on your ZYBO here. |
| 8 | 11 | 2 | 20 days ago | [Arcade-Xevious_MiSTer](https://github.com/MiSTer-devel/Arcade-Xevious_MiSTer)/790 | Arcade: Xevious for MiSTer |
| 8 | 2 | 0 | 7 years ago | [hls_stream](https://github.com/sukinull/hls_stream)/791 | Xilinx HLS video library using hls::stream w/ Vivado 2014.4 or Later |
| 9 | 2 | 0 | 5 years ago | [ws2812b-vhdl](https://github.com/m42uko/ws2812b-vhdl)/792 | A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL. |
| 8 | 0 | 0 | 9 years ago | [rekonstrukt](https://github.com/hanshuebner/rekonstrukt)/793 | FPGA based Forth development environment / Forth based FPGA development environment |
| 8 | 16 | 1 | 2 years ago | [KC705-AD9371](https://github.com/coralhu123/KC705-AD9371)/794 | The implementation of AD9371 on KC705 |
| 8 | 0 | 0 | 2 years ago | [MiSTer-Arcade-AtariTetris](https://github.com/MrX-8B/MiSTer-Arcade-AtariTetris)/795 | FPGA implementation of ATARI's Tetris arcade game |
| 8 | 15 | 0 | 6 years ago | [xapp1026](https://github.com/tmatsuya/xapp1026)/796 | LightWeight IP Application Examples for Xilinx FPGA |
| 8 | 0 | 0 | 2 years ago | [nyfi64](https://github.com/zwenergy/nyfi64)/797 | A wireless N64 controller adapter. |
| 9 | 2 | 2 | 6 years ago | [VHDL-FIR-filters](https://github.com/BBN-Q/VHDL-FIR-filters)/798 | Synthesizable FIR filters in VHDL |
| 8 | 1 | 0 | 5 years ago | [bcomp](https://github.com/MJoergen/bcomp)/799 | 8-bit computer |
| 8 | 2 | 0 | 4 years ago | [Bitmap-VHDL-Package](https://github.com/mr-kenhoff/Bitmap-VHDL-Package)/800 | A vhdl package for reading and writing bitmap files. |
| 9 | 1 | 2 | 3 months ago | [zest](https://github.com/zerkman/zest)/801 | Implementation of an Atari ST in VHDL for Xilinx-based FPGAs |
| 8 | 0 | 0 | 3 months ago | [MicroCodeCompiler](https://github.com/zpekic/MicroCodeCompiler)/802 | https://hackaday.io/project/172073-microcoding-for-fpgas |
| 9 | 4 | 1 | 2 months ago | [hdl_string_format](https://github.com/suoto/hdl_string_format)/803 | VHDL package to provide C-like string formatting |
| 8 | 18 | 2 | 5 years ago | [NexysVideo](https://github.com/Digilent/NexysVideo)/804 | None |
| 8 | 2 | 0 | 4 years ago | [GNSS-VHDL](https://github.com/ganlubbq/GNSS-VHDL)/805 | GNSS codes and signal generation for VHDL. GPS (L1 C/A, L5), Galileo (E1OS, E5). Includes Xilinx ISE testbench and wave configuration files. |
| 8 | 4 | 0 | 6 years ago | [zybo-examples](https://github.com/coldnew/zybo-examples)/806 | A series of examples on zybo board for my blog tutorials. |
| 9 | 4 | 0 | 7 years ago | [AVR-Processor](https://github.com/agural/AVR-Processor)/807 | VHDL implementation of an AVR processor. |
| 8 | 2 | 0 | 7 years ago | [dmkonst](https://github.com/lionleaf/dmkonst)/808 | An optimized pipelined MIPS CPU written in VHDL |
| 8 | 3 | 0 | 7 months ago | [cjtag_bridge](https://github.com/stnolting/cjtag_bridge)/809 | :electric_plug: Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge. |
| 8 | 1 | 0 | 6 years ago | [65816_Interface_System](https://github.com/tropical-peach/65816_Interface_System)/810 | Soft Core of 65816 in VHDL |
| 9 | 1 | 0 | 9 years ago | [Mandelbrot-VHDL](https://github.com/imr/Mandelbrot-VHDL)/811 | Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board. |
| 8 | 2 | 0 | 6 years ago | [MT32_Rand_Gen](https://github.com/ikwzm/MT32_Rand_Gen)/812 | Mersenne Twister Pseudo Random Number Generator written in VHDL(RTL) for FPGA(Xilinx and Altera). |
| 8 | 3 | 0 | 4 years ago | [FPGA_Harris_Corner](https://github.com/chaotaklon/FPGA_Harris_Corner)/813 | An efficient FPGA implementation of the Harris Corner feature detector |
| 10 | 5 | 0 | 2 years ago | [UVVM_Community_VIPs](https://github.com/UVVM/UVVM_Community_VIPs)/814 | Repository for the UVVM community to share VIPs.      Community forum: https://forum.uvvm.org/    UVVM.org: https://uvvm.org/ |
| 8 | 1 | 1 | 1 year, 7 months ago | [vhlib](https://github.com/abs-tudelft/vhlib)/815 | Package of miscellaneous VHDL libraries |
| 10 | 2 | 0 | 1 year, 9 months ago | [xvcSupport](https://github.com/paulscherrerinstitute/xvcSupport)/816 | None |
| 8 | 0 | 0 | 2 years ago | [CQU_Computer_Organization](https://github.com/barryZZJ/CQU_Computer_Organization)/817 | ÈáçÂ∫ÜÂ§ßÂ≠¶ËÆ°ÁªÑÂÆûÈ™åvivadoÂ∑•Á®ãÊñá‰ª∂+È°πÁõÆÊ±áÁºñËØ≠Ë®Ä |
| 8 | 5 | 0 | a month ago | [axi-pcie-core](https://github.com/slaclab/axi-pcie-core)/818 | None |
| 8 | 7 | 0 | 8 years ago | [SpaceWireRouterIP_6PortVersion](https://github.com/shimafujigit/SpaceWireRouterIP_6PortVersion)/819 | None |
| 8 | 4 | 0 | 6 years ago | [vhdI2CMaster](https://github.com/tirfil/vhdI2CMaster)/820 | I2C Master FSM (vhdl) |
| 8 | 1 | 1 | 3 years ago | [pipemania-fpga-game](https://github.com/jakubcabal/pipemania-fpga-game)/821 | Pipe Mania - Game for FPGA written in VHDL |
| 8 | 6 | 0 | 5 years ago | [VHDL](https://github.com/fabiopjve/VHDL)/822 | Some VHDL code |
| 8 | 6 | 0 | 8 years ago | [lzw_verilog](https://github.com/arshadri/lzw_verilog)/823 | LZW Compressoion algorithm in verilog |
| 8 | 6 | 1 | 7 years ago | [OLED_on_ZedBoard](https://github.com/faab64/OLED_on_ZedBoard)/824 | OLED test code from Digilink modified to work on the Zedboard |
| 8 | 11 | 4 | 10 months ago | [Arcade-BombJack_MiSTer](https://github.com/MiSTer-devel/Arcade-BombJack_MiSTer)/825 | Arcade: Bomb Jack for MiSTer |
| 9 | 0 | 0 | 4 years ago | [VHDLMatrixMultiplier](https://github.com/federicorossifr/VHDLMatrixMultiplier)/826 | VHDL implementation for a Matrix Multiplier |
| 8 | 11 | 14 | 10 months ago | [Arcade-IremM62_MiSTer](https://github.com/MiSTer-devel/Arcade-IremM62_MiSTer)/827 | Irem62 from pace, and mist including Lode Runner, etc |
| 8 | 2 | 1 | 6 years ago | [gpib](https://github.com/brouhaha/gpib)/828 | IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL |
| 10 | 2 | 0 | 1 year, 6 days ago | [log-arithmetic](https://github.com/albertodbg/log-arithmetic)/829 | This is a repository for logarithmic Functional Units |
| 8 | 0 | 1 | 2 years ago | [vhsnunzip](https://github.com/abs-tudelft/vhsnunzip)/830 | Hardware Snappy decompressor |
| 8 | 2 | 0 | 4 years ago | [CPU-ARM](https://github.com/techcentaur/CPU-ARM)/831 | Design and implementation of a complete ARM based CPU. |
| 11 | 4 | 0 | 4 months ago | [Async-Click-Library](https://github.com/zuzkajelcicova/Async-Click-Library)/832 | None |
| 8 | 3 | 3 | 8 days ago | [vhdl-linter](https://github.com/g0t00/vhdl-linter)/833 | None |
| 8 | 6 | 3 | 4 days ago | [Oric_Mist_48K](https://github.com/rampa069/Oric_Mist_48K)/834 | Oric Atmos Mist core |
| 7 | 2 | 0 | 5 years ago | [USTC-tMIPS](https://github.com/suquark/USTC-tMIPS)/835 | None |
| 7 | 2 | 0 | 5 years ago | [SHA-256-HDL](https://github.com/lostpfg/SHA-256-HDL)/836 | An implementation of original SHA-256 hash function in (RTL) VHDL |
| 7 | 0 | 0 | 11 years ago | [Brainfuck-Processor](https://github.com/konne88/Brainfuck-Processor)/837 | A simple brainfuck processor implemented in VHDL. |
| 7 | 4 | 0 | 3 years ago | [Circuitos_Reconfiguraveis](https://github.com/DanielMunozArboleda/Circuitos_Reconfiguraveis)/838 | Reposit√≥rio da disciplina de Projeto com Circuitos Reconfigur√°veis do curso de Engenharia Eletr√¥nica da Faculdade UnB Gama. | Repository for the discipline  Reconfigurable Circuits Design at the Electronics Engineering course at Faculty of Gama, UnB. |
| 7 | 6 | 0 | 2 years ago | [pipelineCPU](https://github.com/HandsomeBrotherShuaiLi/pipelineCPU)/839 | Five-Stage Pipeline CPU Implemented by Verilog on FPGA  Written By LI Shuai, it supports static and dynamic pipeline cpu. I am not  maintaining this repo for years. If there are bugs when you try it, debug by youself! :) |
| 8 | 0 | 0 | 6 months ago | [demomachine](https://github.com/zerkman/demomachine)/840 | Simple architecture to make demos on a FPGA |
| 7 | 12 | 0 | 2 years ago | [fpga_cyclone4](https://github.com/alientek-fpga/fpga_cyclone4)/841 | Ê≠£ÁÇπÂéüÂ≠êÂºÄÊãìËÄÖ&Êñ∞Ëµ∑ÁÇπFPGAÂºÄÂèëÊùø‰æãÁ®ã |
| 7 | 4 | 0 | 3 years ago | [Ultra96V2_DisplayPort](https://github.com/ATaylorCEngFIET/Ultra96V2_DisplayPort)/842 | Bare Metal Display Port Example for the Ultra96 V2 |
| 7 | 4 | 0 | 7 months ago | [Flo-Posit](https://github.com/RaulMurillo/Flo-Posit)/843 | Posit Arithmetic Cores generated with FloPoCo |
| 7 | 0 | 0 | a day ago | [GettingStarted_Examples](https://github.com/Accelize/GettingStarted_Examples)/844 | This repository contains a collection of reference designs and software application to get starter with Accelize Distribution Platform |
| 7 | 0 | 0 | 7 years ago | [TicksPicker](https://github.com/DrSchottky/TicksPicker)/845 | Tiny VHDL  postbit length extractor |
| 8 | 1 | 0 | 12 years ago | [sdram_controller](https://github.com/freecores/sdram_controller)/846 | Scratch DDR SDRAM Controller |
| 8 | 0 | 0 | 5 years ago | [VHDL](https://github.com/saw235/VHDL)/847 | Everything related to VHDL design. Image Filters, PS/2 Keyboard Controller, VGA Controller... |
| 7 | 3 | 1 | 3 years ago | [Space-Invaders-for-MiSTer](https://github.com/davewoo999/Space-Invaders-for-MiSTer)/848 | None |
| 8 | 1 | 0 | 4 years ago | [MBCx](https://github.com/ladecadence/MBCx)/849 | Gameboy MBC5 mapper chip clone in programmable logic. |
| 7 | 1 | 0 | 1 year, 9 months ago | [NeoVGA](https://github.com/Mikejmoffitt/NeoVGA)/850 | Old / abandoned NeoVGA VHDL source. Will not be maintained. |
| 8 | 3 | 0 | 2 years ago | [rmii-firewall-fpga](https://github.com/jakubcabal/rmii-firewall-fpga)/851 | RMII Firewall FPGA |
| 7 | 2 | 0 | 4 months ago | [PipeWork](https://github.com/ikwzm/PipeWork)/852 | Pipework components is VHDL library for NoC(Network on Chip).  |
| 7 | 2 | 0 | 8 days ago | [DesignStartTrace](https://github.com/newaetech/DesignStartTrace)/853 | Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer. |
| 7 | 2 | 0 | 11 years ago | [usb11_phy_translation](https://github.com/freecores/usb11_phy_translation)/854 | USB 1.1  PHY  (VHDL) |
| 7 | 3 | 0 | 7 years ago | [Stepper-Motor-Control](https://github.com/gismo141/Stepper-Motor-Control)/855 | System on a Chip - Design for a stepper-motor-control with NIOS II/s ¬µC on Cyclone IV/V FPGA |
| 7 | 2 | 0 | 6 years ago | [FPGA_Flappy_Bird](https://github.com/lukehsiao/FPGA_Flappy_Bird)/856 | :bird: a simple hardware-implementation of the viral game "Flappy Bird" built for use on the Digilent NEXYS 2 Development Board (XC3S500E-FG320) |
| 7 | 5 | 0 | 9 years ago | [vhdl-examples](https://github.com/khaledhassan/vhdl-examples)/857 | VHDL example code |
| 6 | 3 | 0 | 9 years ago | [Plong](https://github.com/armandas/Plong)/858 | Simple pong implementation in vhdl |
| 7 | 8 | 0 | 5 years ago | [beginning-fpga-programming-metal](https://github.com/Apress/beginning-fpga-programming-metal)/859 | Source code for 'Beginning FPGA: Programming Metal' by Aiken Pang and Peter Membrey |
| 7 | 1 | 0 | 4 years ago | [blake2](https://github.com/christian-krieg/blake2)/860 | VHDL implementation of BLAKE2 cryptographic hash and message authentication code (MAC) |
| 6 | 2 | 0 | 9 years ago | [sigma_delta_dac_dual_loop](https://github.com/freecores/sigma_delta_dac_dual_loop)/861 | 2nd order Sigma-Delta DAC |
| 7 | 0 | 0 | 5 years ago | [UART_in_VHDL](https://github.com/ttsiodras/UART_in_VHDL)/862 | My successful first experiment in VHDL - creating my own UART |
| 7 | 3 | 0 | 9 years ago | [FIX](https://github.com/sufengniu/FIX)/863 | FIX for (High Frequency Trading) HFT |
| 7 | 5 | 0 | 4 years ago | [ZYBO_IoT_Vivado](https://github.com/iwatake2222/ZYBO_IoT_Vivado)/864 | This is a Vivado project to create an IoT device with ZYBO (Zynq). |
| 7 | 1 | 0 | 1 year, 3 months ago | [sdram-tester-fpga](https://github.com/jakubcabal/sdram-tester-fpga)/865 | SDRAM Tester implemented in FPGA |
| 9 | 4 | 0 | 1 year, 4 months ago | [MIPS_0_to_54](https://github.com/Maoyao233/MIPS_0_to_54)/866 | Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU. |
| 7 | 3 | 0 | 10 months ago | [OCOWFC](https://github.com/yhqiu16/OCOWFC)/867 | Open-Channel Open-Way Flash Controller |
| 8 | 9 | 0 | 6 years ago | [Zynq-Configuration-Controller](https://github.com/Architech-Silica/Zynq-Configuration-Controller)/868 | A configuration controller solution allowing a Zynq device to configure downstream FPGAs |
| 7 | 1 | 0 | 5 years ago | [present-vhdl](https://github.com/huljar/present-vhdl)/869 | Implementation of the PRESENT lightweight block cipher in VHDL. |
| 7 | 0 | 0 | 5 years ago | [SAYEH-Cache](https://github.com/aminrashidbeigi/SAYEH-Cache)/870 | implementing SAYEH cache using VHDL |
| 7 | 4 | 1 | 7 years ago | [mz80b_de0](https://github.com/NibblesLab/mz80b_de0)/871 | MZ-80B/MZ-2000 series implementation for Altera DE0 board |
| 8 | 1 | 1 | 3 years ago | [fpga_mpu401](https://github.com/ElectronAsh/fpga_mpu401)/872 | MPU-401 Implementation on FPGA. Based on the System68 CPU core by John E. Kent. |
| 8 | 1 | 0 | 7 years ago | [speccy-wxeda](https://github.com/andykarpov/speccy-wxeda)/873 | –ü–æ—Ä—Ç –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏ Reverse u16_speccy –Ω–∞ –ø–ª–∞—Ç—É ZrTech WXEDA |
| 7 | 3 | 0 | 4 months ago | [mdsynth](https://github.com/dcliche/mdsynth)/874 | FPGA-based synthesizer in VHDL for the Xilinx Spartan-3A and Spartan-3E Starter Kits |
| 8 | 4 | 0 | 13 years ago | [fpu_double](https://github.com/freecores/fpu_double)/875 | FPU Double VHDL |
| 7 | 2 | 1 | 3 years ago | [Bonfire](https://github.com/Project-Bonfire/Bonfire)/876 | A implementation of a NoC router with credit based flow control |
| 9 | 15 | 11 | 2 months ago | [Arcade-Scramble_MiSTer](https://github.com/MiSTer-devel/Arcade-Scramble_MiSTer)/877 | Arcade: Scramble for MiSTer |
| 8 | 4 | 1 | a month ago | [AWSteria_Infra](https://github.com/bluespec/AWSteria_Infra)/878 | "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators) |
| 7 | 3 | 0 | 4 years ago | [fpga-mmu](https://github.com/argos-research/fpga-mmu)/879 | internship |
| 7 | 1 | 1 | 8 years ago | [Guimauve2ooo](https://github.com/Torlus/Guimauve2ooo)/880 | VGA output for Apple //c computers |
| 7 | 3 | 0 | 8 years ago | [CPME48](https://github.com/DeathKing/CPME48)/881 | Why CP-YOU? Let's CP-ME! ÈùûÂ∏∏ÁÆÄÂçïÁöÑ8‰ΩçCPUÁöÑVHDLÂÆûÁé∞ÔºåÊã•ÊúâÁ≤æÁÆÄÁöÑRISCÂºèÊåá‰ª§ÈõÜ„ÄÇÊõ¥ÊúâÈÖçÂ•óÊâ©Â±ïÊåá‰ª§ÈõÜIR48*„ÄÅÊ±áÁºñÂô®DASM48„ÄÅÈ´òÁ∫ßËØ≠Ë®ÄChemeÔºå‰Ω†ÂÄºÂæóÊã•Êúâ„ÄÇÔºàËØæÁ®ã‰Ωú‰∏öÔºå‰ªÖ‰æõ‰∫§ÊµÅÔºåÂàáÂãøÊäÑË¢≠ÔºÅÔºâ |
| 8 | 8 | 0 | 2 years ago | [SDAccel](https://github.com/zakinder/SDAccel)/882 | SDAccel: Architecture to enable CPU/GPU developers to easily migrate their applications to FPGAs while maintaining and reusing their OpenCL, C, and C++ code in a familiar workflow.  |
| 7 | 4 | 0 | 4 years ago | [reloc](https://github.com/bgottschall/reloc)/883 | Designing Relocatable FPGA Partitions with Vivado Design Suite |
| 7 | 11 | 0 | 2 years ago | [Amstrad_MiST](https://github.com/sorgelig/Amstrad_MiST)/884 | None |
| 7 | 1 | 1 | 2 years ago | [Basys3-Pulse-Generator](https://github.com/soundjuice/Basys3-Pulse-Generator)/885 | Pulse generator on Basys 3 FPGA board |
| 9 | 7 | 0 | 7 years ago | [minispartan6](https://github.com/ultraembedded/minispartan6)/886 | Projects for the Scarab Minispartan6+ FPGA board |
| 7 | 0 | 0 | 5 years ago | [MyRISC](https://github.com/bigbrett/MyRISC)/887 | VHDL implementation of a 16-bit RISC processor targeting the BASYS3 FPGA |
| 7 | 5 | 0 | 6 years ago | [aes-dom](https://github.com/hgrosz/aes-dom)/888 | DOM Protected Hardware Implementation of AES |
| 8 | 6 | 0 | 10 years ago | [grlib](https://github.com/trondd/grlib)/889 | None |
| 7 | 9 | 0 | 7 years ago | [TE0720-GigaZee-Reference-Designs](https://github.com/Trenz-Electronic/TE0720-GigaZee-Reference-Designs)/890 | Reference Projects for TE0720 ZYNQ module |
| 7 | 5 | 0 | 2 years ago | [Gr0estl-Miner](https://github.com/atomminer/Gr0estl-Miner)/891 | Gr0estl mining algo FPGA implementation by AtomMiner |
| 8 | 1 | 0 | 1 year, 6 months ago | [myCPU](https://github.com/wzcboy/myCPU)/892 | make a simple mips CPU |
| 7 | 4 | 1 | 3 years ago | [FPGA_1942](https://github.com/d18c7db/FPGA_1942)/893 | FPGA 1942 arcade game |
| 6 | 9 | 0 | 6 years ago | [DE1-SoC-HPSFPGA](https://github.com/norxander/DE1-SoC-HPSFPGA)/894 | Image to column FPGA implementation (im2col by caffe) |
| 7 | 4 | 0 | 10 years ago | [umn_simaudio](https://github.com/mjbrown/umn_simaudio)/895 | Univ. of MN Simultaneous Audio Recording Interface Software and Firmware |
| 7 | 4 | 2 | 5 years ago | [C64_MIST](https://github.com/sorgelig/C64_MIST)/896 | None |
| 7 | 0 | 0 | 2 years ago | [VHDL-LAB](https://github.com/AdeboyeOyeniyi/VHDL-LAB)/897 | Some basic electronic structures implemented in VHDL |
| 7 | 0 | 0 | 9 months ago | [design-for-mult-cycle-CPU-in-verilog](https://github.com/936187425/design-for-mult-cycle-CPU-in-verilog)/898 | None |
| 11 | 9 | 0 | 2 months ago | [FPGAandGames](https://github.com/suisuisi/FPGAandGames)/899 | FPGAÂÆûÁé∞ÂêÑÁßçÂ∞èÊ∏∏ÊàèÔºåÂ≠¶‰π†Âπ∂Âø´‰πêÁùÄ |
| 8 | 4 | 1 | 1 year, 8 months ago | [CoreAmstrad](https://github.com/renaudhelias/CoreAmstrad)/900 | CoreAmstrad source code, a physical clone of Amstrad from JavaCPC Markus's emulator, currently running on a final FPGA end-user platform : MiST-board. |
| 7 | 1 | 2 | 9 years ago | [S76D](https://github.com/domoritz/S76D)/901 | Singing Very High Speed Integrated Circuit Hardware Description Language Board |
| 7 | 4 | 0 | 9 years ago | [busblaster_v4](https://github.com/dergraaf/busblaster_v4)/902 | CPLD designs for the BusBlaster v4 from Dangerous Prototypes |
| 7 | 2 | 0 | 4 years ago | [fpga_fifo](https://github.com/bradkahn/fpga_fifo)/903 | Asynchronous FIFO for FPGAs |
| 7 | 3 | 0 | 2 years ago | [xdma_dsc_byp_cltr](https://github.com/rsarwar87/xdma_dsc_byp_cltr)/904 | VHDL Bypass descriptor controller for Xilinx DMA IP  for PCIe |
| 7 | 1 | 0 | 3 years ago | [OscilloscopeBoom](https://github.com/wtywtykk/OscilloscopeBoom)/905 | Display something on an analog oscilloscope |
| 7 | 3 | 2 | 3 years ago | [fast-p2a](https://github.com/Mythir/fast-p2a)/906 | None |
| 9 | 4 | 0 | 1 year, 6 months ago | [apple2fpga](https://github.com/emard/apple2fpga)/907 | port of Stephen A. Edwards apple2fpga to ULX3S |
| 8 | 4 | 0 | 8 months ago | [CNNA](https://github.com/jonathan93sh/CNNA)/908 | A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA |
| 8 | 3 | 0 | 3 years ago | [Arty-A7-100-GPIO](https://github.com/Digilent/Arty-A7-100-GPIO)/909 | None |
| 7 | 3 | 0 | 2 years ago | [Hardware-Course](https://github.com/yujincheng08/Hardware-Course)/910 | All the verilog code I wrote in hardware Course |
| 8 | 2 | 0 | 6 years ago | [ghdl](https://github.com/peteut/ghdl)/911 | A mirror of GHDL - a VHDL language front-end for GCC and LLVM |
| 7 | 1 | 0 | 8 years ago | [vhdl](https://github.com/DheerendraRathor/vhdl)/912 | This repository contains the codes for various type of circuits simulated in VHDL in Xilinx ISE Design.  |
| 7 | 2 | 0 | 6 years ago | [ipxact](https://github.com/tudortimi/ipxact)/913 | IP-XACT XML binding library |
| 8 | 1 | 0 | 5 years ago | [tinycomputer](https://github.com/zpekic/tinycomputer)/914 | Tiny 4-bit CPU using AMD2901 bit slice (https://github.com/Amrnasr/AM2901) and program memory initialized from a file |
| 7 | 1 | 0 | 5 years ago | [Template-Matching-FPGA](https://github.com/ralbertazzi/Template-Matching-FPGA)/915 | None |
| 8 | 1 | 5 | 5 years ago | [ProjectZ](https://github.com/AasthaGupta/ProjectZ)/916 | Attempt to implement MultiLayer Perceptron in hardware descriptive language like VHDL. |
| 8 | 1 | 0 | 3 years ago | [DDS](https://github.com/spr02/DDS)/917 | A DDS core written in VHDL. |
| 7 | 2 | 0 | 7 months ago | [Canvas](https://github.com/dspsandbox/Canvas)/918 | Graphical environment for Digital Signal Processing  |
| 8 | 2 | 3 | 6 months ago | [stdcores](https://github.com/rftafas/stdcores)/919 | Standard and Curated cores, tested and working. |
| 9 | 4 | 0 | 2 years ago | [Binocular-Stereo-Vision-PYNQ](https://github.com/marshmallow911/Binocular-Stereo-Vision-PYNQ)/920 | None |
| 7 | 5 | 0 | 8 years ago | [yac](https://github.com/freecores/yac)/921 | YAC - Yet Another CORDIC Core |
| 8 | 1 | 0 | 2 years ago | [rc2014_fpga](https://github.com/Hyiger-Designs/rc2014_fpga)/922 | A VHDL emulation of the RC2014 Z80 SBC |
| 7 | 6 | 0 | 1 year, 6 months ago | [mrf-openevr](https://github.com/jpietari/mrf-openevr)/923 | Open source Event Receiver implementation |
| 7 | 0 | 0 | 26 days ago | [RGH1.2-V2-Slim](https://github.com/Octal450/RGH1.2-V2-Slim)/924 | RGH1.2 V2, Slim Version, using my new PLL point |
| 7 | 6 | 2 | a month ago | [colecofpga](https://github.com/fbelavenuto/colecofpga)/925 | Colecovision FGPA port from old PACE project. |
| 6 | 7 | 1 | 2 years ago | [HDL](https://github.com/DeathByLogic/HDL)/926 | None |
| 7 | 0 | 0 | 8 years ago | [vhdl-simple-processor](https://github.com/plorefice/vhdl-simple-processor)/927 | Implementation of a simple processor using VHDL for logic synthesis in FPGA |
| 7 | 0 | 0 | 10 years ago | [BLOB-Detection](https://github.com/ThadeuMelo/BLOB-Detection)/928 | Blob Detection in HDL |
| 7 | 4 | 0 | 7 years ago | [hardware-traffic-generator](https://github.com/twisterss/hardware-traffic-generator)/929 | 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator |
| 9 | 7 | 0 | 5 years ago | [multicore-architecture](https://github.com/kevinsala/multicore-architecture)/930 | Simple multicore processor implemented in VHDL |
| 7 | 2 | 0 | 5 years ago | [ftdi-async-fifo](https://github.com/rohitk-singh/ftdi-async-fifo)/931 | FTDI FT2232H Asynchronous FIFO communication with FPGA over USB |
| 8 | 1 | 0 | 5 years ago | [1802-pico-basic](https://github.com/Steve-Teal/1802-pico-basic)/932 | VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board |
| 7 | 14 | 6 | 2 months ago | [ColecoVision_MiSTer](https://github.com/MiSTer-devel/ColecoVision_MiSTer)/933 | ColecoVision for MiSTer |
| 7 | 4 | 5 | a month ago | [SharpMZ_MiSTer](https://github.com/MiSTer-devel/SharpMZ_MiSTer)/934 | Sharp MZ Series Personal/Business Computer Emulator for FPGA |
| 7 | 4 | 1 | 5 years ago | [6.111-Final-Project](https://github.com/Daniel-And-Jorge/6.111-Final-Project)/935 | None |
| 7 | 5 | 4 | 6 years ago | [purisc](https://github.com/purisc-group/purisc)/936 | Pipelined Ultimate Reduced Instruction Set Computer |
| 7 | 1 | 0 | 6 years ago | [scanline-stereo-vision-FPGA](https://github.com/euler2dot7/scanline-stereo-vision-FPGA)/937 | Implementazione VHDL dell‚Äôalgoritmo Scanline |
| 7 | 1 | 0 | 3 years ago | [fp23_logic](https://github.com/hukenovs/fp23_logic)/938 | Floating point FP23 core on VHDL. For Xilinx FPGAs. Include base converters and some math functions. |
| 7 | 7 | 0 | 8 years ago | [SpaceWireRMAPTargetIP](https://github.com/shimafujigit/SpaceWireRMAPTargetIP)/939 | None |
| 10 | 4 | 0 | 2 years ago | [Verilog_Module](https://github.com/WayneGong/Verilog_Module)/940 | Â∏∏Áî®VerilogÊ®°Âùó |
| 7 | 0 | 0 | 6 months ago | [VHDL-Verilog-Coding](https://github.com/Shrutii07/VHDL-Verilog-Coding)/941 | None |
| 10 | 1 | 0 | 4 months ago | [ZynqMP-ACP-Adapter](https://github.com/ikwzm/ZynqMP-ACP-Adapter)/942 | Xilinx ZynqMP AXI-ACP Adapter |
| 7 | 9 | 0 | 8 years ago | [fpga](https://github.com/HighlandersFRC/fpga)/943 | This repository holds all the projects and docs relating to our work with the Xilinx Zynq 7000 series FPGAs. |
| 8 | 1 | 0 | 4 years ago | [iir-audio-filter-fpga](https://github.com/gabrielebaris/iir-audio-filter-fpga)/944 | Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA |
| 7 | 0 | 0 | 2 years ago | [Basic-Computer-design](https://github.com/Pooryamn/Basic-Computer-design)/945 | A Computer description using VHDL and ModelSim software |
| 8 | 4 | 0 | 5 years ago | [parti-fpga](https://github.com/fpgasystems/parti-fpga)/946 | FPGA-based data partitioning |
| 7 | 3 | 0 | 5 years ago | [grlib](https://github.com/suoto/grlib)/947 | Files from http://www.gaisler.com/index.php/downloads/leongrlib |
| 7 | 3 | 0 | 5 months ago | [PC88_MiSTer](https://github.com/MiSTer-devel/PC88_MiSTer)/948 | NEC PC8801 MKII SR For MiSTer  |
| 8 | 7 | 0 | 2 years ago | [SHA-256](https://github.com/dsaves/SHA-256)/949 | An SHA-256 module implementation in VHDL.  Based on NIST FIPS 180-4. |
| 7 | 6 | 0 | 4 years ago | [Kalman-Filter-verilog](https://github.com/abhishekgb/Kalman-Filter-verilog)/950 | Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module  |
| 8 | 3 | 0 | 5 years ago | [FPGADisplay-ipcore](https://github.com/zxcmehran/FPGADisplay-ipcore)/951 | FPGA VGA Display Handler - IP Core Repository |
| 7 | 3 | 0 | 8 months ago | [paranut](https://github.com/hsa-ees/paranut)/952 | The ParaNut Processor - Highly Parallel and More Than Just a CPU Core |
| 7 | 6 | 0 | 7 years ago | [Papilio-Schematic-Library](https://github.com/GadgetFactory/Papilio-Schematic-Library)/953 | A library of Soft Processors and peripherals that can be used with Webpack schematic editor to build a custom SOC for the Papilio |
| 7 | 1 | 0 | 4 years ago | [mastermind](https://github.com/Davide-DD/mastermind)/954 | FPGA implementation of the popular logic game using VHDL and Altera DE1 |
| 8 | 7 | 1 | 2 years ago | [LimeNET-Micro_GW](https://github.com/myriadrf/LimeNET-Micro_GW)/955 | Intel MAX10 FPGA project for the LimeNet-Mini board  |
| 10 | 1 | 0 | 7 months ago | [rv16poc](https://github.com/AntonMause/rv16poc)/956 | 16 bit RISC-V proof of concept |
| 7 | 0 | 0 | 1 year, 6 months ago | [MO_MiSTer](https://github.com/Grabulosaure/MO_MiSTer)/957 | None |
| 7 | 11 | 2 | 5 years ago | [Zybo-hdmi-out](https://github.com/Digilent/Zybo-hdmi-out)/958 | None |
| 7 | 1 | 0 | 6 years ago | [2D-Image-Filtering-on-FPGA](https://github.com/fujy/2D-Image-Filtering-on-FPGA)/959 | None |
| 8 | 8 | 0 | 12 years ago | [openjtag-project](https://github.com/freecores/openjtag-project)/960 | Open JTAG project |
| 8 | 0 | 0 | 9 years ago | [kanto](https://github.com/kanto-player/kanto)/961 | Kanto Audio Player |
| 7 | 3 | 0 | 8 years ago | [altera_de1_labs](https://github.com/jprimeau/altera_de1_labs)/962 | My solutions for the Altera DE1's labs in VHDL |
| 7 | 0 | 4 | 2 years ago | [fpga_lib](https://github.com/INTI-CMNB-FPGA/fpga_lib)/963 | Library of utilities such as cores, procedures and functions, commonly shared between FPGA projects. |
| 7 | 2 | 0 | 4 years ago | [POV](https://github.com/im-pro-at/POV)/964 | 131*131*12bit 16FPS POV Display |
| 9 | 0 | 0 | 10 months ago | [multi-TB-progetto-Reti-PoliMi](https://github.com/Mark-Zampedroni/multi-TB-progetto-Reti-PoliMi)/965 | Test bench di test automatico per la prova finale del corso di Reti Logiche al Politecnico di Milano, anno 2019/2020. |
| 7 | 3 | 25 | 2 years ago | [FPGA_MNIST](https://github.com/marbleton/FPGA_MNIST)/966 | None |
| 14 | 8 | 1 | 1 year, 2 months ago | [Hardware-Zstd-Compression-Unit](https://github.com/ChenJianyunp/Hardware-Zstd-Compression-Unit)/967 | None |
| 7 | 6 | 2 | 4 months ago | [psi_fix](https://github.com/paulscherrerinstitute/psi_fix)/968 | Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation) |
| 7 | 5 | 0 | 5 months ago | [kvcordic](https://github.com/nkkav/kvcordic)/969 | Multi-function, universal, fixed-point CORDIC |
| 6 | 5 | 0 | 6 years ago | [xilinx-zynq-zc702-linuxapplication](https://github.com/JunghoYoo/xilinx-zynq-zc702-linuxapplication)/970 | Linux application and Device driver porting on Xilinx Zynq ZC702 board |
| 7 | 3 | 0 | 9 years ago | [bf_cpu](https://github.com/Ttl/bf_cpu)/971 | Brainfuck microprocessor |
| 10 | 3 | 0 | 4 years ago | [ip_cores](https://github.com/Bucknalla/ip_cores)/972 | Verilog IP Cores & Tests |
| 8 | 5 | 0 | 3 years ago | [ustogo-lsi](https://github.com/ibrahimaya/ustogo-lsi)/973 | The repository includes two main directories; (i) "ustogo": for our complete ultrasound processing pipeline (Matlab-based), and (ii) "fpgabeamformer": for the single-FPGA 3D/2D ultrasound digital imager;  hardware side (Vivado designs) and software side (Xilinx SDK applications + visual studio GUI). |
| 6 | 27 | 3 | 6 years ago | [vhdl-exercise](https://github.com/laurivosandi/vhdl-exercise)/974 | A little exercise for VHDL newbies |
| 6 | 2 | 0 | 5 years ago | [ECE368-Lab](https://github.com/Reiuiji/ECE368-Lab)/975 | ECE368 | Lab |
| 6 | 0 | 1 | 4 years ago | [VDHL-SD-Library](https://github.com/simon-77/VDHL-SD-Library)/976 | A VHDL-Library for reading a SD-Card with a FPGA in a small test project |
| 6 | 0 | 0 | 4 years ago | [super-duper-nes](https://github.com/astoria-d/super-duper-nes)/977 | Super-duper NES project! |
| 8 | 2 | 0 | 5 years ago | [Rotary-encoder-VHDL-design](https://github.com/Yourigh/Rotary-encoder-VHDL-design)/978 | VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface. |
| 6 | 0 | 6 | 3 years ago | [OS2018spring-projects-g05](https://github.com/oscourse-tsinghua/OS2018spring-projects-g05)/979 | Dual-core MIPS CPU SoC |
| 8 | 1 | 0 | 7 years ago | [zx-ula-wxeda](https://github.com/andykarpov/zx-ula-wxeda)/980 | ZX Spectrum 48k with ULAPlus |
| 6 | 1 | 1 | 2 years ago | [metamachine](https://github.com/losfair/metamachine)/981 | Experimental CPU with software-defined instruction set. |
| 10 | 3 | 0 | 11 months ago | [yamp-32](https://github.com/cassuto/yamp-32)/982 | NSCSCC 2020 - Yet Another MIPS Processor |
| 8 | 0 | 0 | 1 year, 2 months ago | [CPU](https://github.com/lcy1317/CPU)/983 | SEU COA Experimental Course CPU Simulation Code„ÄÇ‰∏úÂçóÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÁªá‰∏éÁªìÊûÑIIÂ§ß‰Ωú‰∏ö |
| 6 | 1 | 0 | a month ago | [T80](https://github.com/mist-devel/T80)/984 | T80 - Z80 compatible CPU core, an attempt to collect and track all fixes in one place |
| 6 | 5 | 0 | 6 years ago | [VHDL-Emporium](https://github.com/Reiuiji/VHDL-Emporium)/985 | Collection of Various created VHDL code |
| 6 | 7 | 2 | 7 years ago | [bluedbm_connectald](https://github.com/sangwoojun/bluedbm_connectald)/986 | BlueDBM |
| 6 | 3 | 0 | 5 years ago | [axi_stream_master](https://github.com/chclau/axi_stream_master)/987 | Source files for AXI Stream tutorial |
| 6 | 9 | 0 | 5 months ago | [Zybo-Z7-20-DMA](https://github.com/Digilent/Zybo-Z7-20-DMA)/988 | None |
| 6 | 5 | 0 | 3 years ago | [PYNQ-Z2project](https://github.com/Mculover666/PYNQ-Z2project)/989 | PYNQ-Z2Â∑•Á®ã |
| 7 | 0 | 0 | 3 years ago | [Computer-Organization-and-Architecture-Course-Design](https://github.com/Jyxseu/Computer-Organization-and-Architecture-Course-Design)/990 | ËøôÊòØ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢Êú¨Áßë‰∏âÂπ¥Á∫ßÂºÄËÆæÁöÑËÆ°ÁÆóÊú∫ÁªÑÁªá‰∏éÁªìÊûÑËØæÁ®ãÁöÑÂêéÁª≠ÈÖçÂ•óÂÆûÈ™åËØæÁ®ãÔºåÂåÖÂê´POCËÆæËÆ°ÂíåÁÆÄÂçïCPUËÆæËÆ°„ÄÇ‰ª•‰∏ãÊòØÊàë‰∏éÂ∞èÁªÑÂÆåÊàêÁöÑPOC‰∏éCPUÁöÑËÆæËÆ°ÔºåÈááÁî®vivado2018.2ÁöÑËÆæËÆ°ÁéØÂ¢É„ÄÇ |
| 6 | 0 | 0 | 3 years ago | [4Bit-Calculator](https://github.com/aryclenio/4Bit-Calculator)/991 | A bit calculator, implemented in VDHL that provides 4 bits sum, subtraction, inversion, major and minor verification. The result is shown in a 7 segment display on a FPGA board. This code was tested in Altera Quartus II. |
| 6 | 2 | 1 | 14 days ago | [pld](https://github.com/xtarke/pld)/992 | VHDL examples. IFSC lecture notes.  |
| 6 | 7 | 0 | 2 years ago | [WallTree](https://github.com/gagan405/WallTree)/993 | A VHDL code generator for wallace tree multiplier |
| 6 | 2 | 0 | 2 years ago | [MoxieLite](https://github.com/toptensoftware/MoxieLite)/994 | Lightweight VHDL implementation of a Moxie Processor |
| 6 | 1 | 0 | 7 years ago | [UART](https://github.com/AntonZero/UART)/995 | UEART Project for DE1 Board |
| 6 | 7 | 0 | 8 years ago | [MIPS-CPU-System](https://github.com/xxr3376/MIPS-CPU-System)/996 | my mips cpu design in vhdl. support vga and PS/2 keyboard |
| 6 | 6 | 0 | 5 years ago | [Rhino-Processing-Blocks](https://github.com/lekhobola/Rhino-Processing-Blocks)/997 | A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device. |
| 6 | 1 | 0 | 5 years ago | [RSA_Security_Token](https://github.com/GustaMagik/RSA_Security_Token)/998 | A Security token system for (two-factor) authentication to Linux / Unix using an FPGA and a PAM-module. Either A: 72-bit or B: 512-bit RSA. Version A is air-gapped. Version B uses USB UART. BSD-3 licensed. |
| 6 | 1 | 0 | 3 years ago | [VCU1525_HLS_acceleration_framework](https://github.com/SanjayRai/VCU1525_HLS_acceleration_framework)/999 | VCU1525_HLS_acceleration_framework  |
| 5 | 4 | 0 | 4 years ago | [PongGameVHDL](https://github.com/efeacer/PongGameVHDL)/1000 | Here is the code of my digital design term project, which is an implementation of the classic arcade game Pong in VGA using basys3 board. The game is implemented using VHDL hardware description language. You can find a video description from the link: https://www.youtube.com/watch?v=LqOlgilpCYc&t=36s |