addrmap axi_master #(
    axi_intf INTF = axi_intf'{
        ADDR_WIDTH:32,
        DATA_WIDTH:32,
        ID_WIDTH:3,
        prefix:"data_",
        modport:Modport::master,
        cap:false
        }
    )
    {

    ifports = '{INTF};

    mem {
        mementries = 1;
        memwidth   = INTF.DATA_WIDTH;

    } external memory;

    clk clk;
    rstn rstn;

};



