$date
	Fri Aug  8 22:56:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axils $end
$var wire 1 ! S_AXI_ACLK $end
$var wire 4 " S_AXI_ARADDR [3:0] $end
$var wire 1 # S_AXI_ARESETN $end
$var wire 1 $ S_AXI_ARREADY $end
$var wire 1 % S_AXI_ARVALID $end
$var wire 4 & S_AXI_AWADDR [3:0] $end
$var wire 1 ' S_AXI_AWREADY $end
$var wire 1 ( S_AXI_AWVALID $end
$var wire 1 ) S_AXI_BREADY $end
$var wire 2 * S_AXI_BRESP [1:0] $end
$var wire 1 + S_AXI_BVALID $end
$var wire 32 , S_AXI_RDATA [31:0] $end
$var wire 1 - S_AXI_RREADY $end
$var wire 2 . S_AXI_RRESP [1:0] $end
$var wire 1 / S_AXI_RVALID $end
$var wire 32 0 S_AXI_WDATA [31:0] $end
$var wire 1 1 S_AXI_WREADY $end
$var wire 4 2 S_AXI_WSTRB [3:0] $end
$var wire 1 3 S_AXI_WVALID $end
$var wire 32 4 slv_reg1 [31:0] $end
$var reg 1 5 araddr_reg $end
$var reg 1 6 arready $end
$var reg 1 7 awaddr_reg $end
$var reg 1 8 awready $end
$var reg 32 9 baud_rate_reg [31:0] $end
$var reg 1 : bvalid $end
$var reg 1 ; clear_data_ready $end
$var reg 1 < data_ready $end
$var reg 1 = intr_enable $end
$var reg 1 > overrun_error $end
$var reg 32 ? rdata_int [31:0] $end
$var reg 2 @ read_state [1:0] $end
$var reg 1 A rvalid $end
$var reg 8 B rx_data [7:0] $end
$var reg 1 C rx_done $end
$var reg 32 D slv_reg0 [31:0] $end
$var reg 32 E slv_reg2 [31:0] $end
$var reg 1 F wready $end
$var reg 2 G write_state [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 G
0F
b0 E
b11100001000000000 D
xC
bx B
0A
b0 @
b11100001000000000 ?
0>
0=
0<
0;
0:
b11100001000000000 9
18
07
16
05
b0 4
03
bz 2
01
bx 0
0/
b0 .
1-
b11100001000000000 ,
0+
b0 *
1)
0(
1'
bx &
0%
1$
0#
bx "
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1!
#95000
0!
#100000
1#
1!
#105000
0!
#110000
1!
#115000
0!
#120000
13
b11100001000000000 0
1(
b0 &
1!
#125000
0!
#130000
0(
b1 G
11
1F
0'
08
1!
#135000
0!
#140000
03
b10 G
01
0F
1!
#145000
0!
#150000
1+
1:
1!
#155000
0!
#160000
b0 G
1'
18
0+
0:
1!
#165000
0!
#170000
1!
#175000
0!
#180000
1!
#185000
0!
#190000
1!
#195000
0!
#200000
1!
#205000
0!
#210000
1!
#215000
0!
#220000
1!
#225000
0!
#230000
1!
#235000
0!
#240000
1!
#245000
0!
#250000
1!
#255000
0!
#260000
1%
b0 "
1!
#265000
0!
#270000
0%
1/
1A
b1 @
0$
06
1!
#275000
0!
#280000
b0 @
1$
16
0/
0A
1!
#285000
0!
#290000
13
b100000000 0
1(
b100 &
1!
#295000
0!
#300000
0(
b1 G
11
1F
0'
08
1!
#305000
0!
#310000
03
b10 G
01
0F
1!
#315000
0!
#320000
1+
1:
1!
#325000
0!
#330000
b0 G
1'
18
0+
0:
1!
#335000
0!
#340000
1!
#345000
0!
#350000
1!
#355000
0!
#360000
1!
#365000
0!
#370000
1!
#375000
0!
#380000
1!
#385000
0!
#390000
1!
#395000
0!
#400000
1!
#405000
0!
#410000
1!
#415000
0!
#420000
1!
#425000
0!
#430000
1%
b100 "
1!
#435000
0!
#440000
0%
1/
1A
b1 @
0$
06
1!
#445000
0!
#450000
b0 @
1$
16
0/
0A
1!
#450001
0#
0-
bx "
0)
bx 0
bx &
#455001
0!
#460001
1-
1)
1!
#465001
0!
#470001
1!
#475001
0!
#480001
1!
#485001
0!
#490001
1!
#495001
0!
#500001
1!
#505001
0!
#510001
1!
#515001
0!
#520001
1!
#525001
0!
#530001
1!
#535001
0!
#540001
1!
#545001
0!
#550001
1#
1!
#555001
0!
#560001
1!
#565001
0!
#570001
1%
b100 "
1!
#575001
0!
#580001
0%
1/
1A
b1 @
0$
06
1!
#585001
0!
#590001
1C
b1010101 B
b0 @
1$
16
0/
0A
1!
#595001
0!
#600001
0C
b1 4
1<
b1010101 E
1!
#605001
0!
#610001
1!
#615001
0!
#620001
1!
#625001
0!
#630001
1!
#635001
0!
#640001
1!
#645001
0!
#650001
1!
#655001
0!
#660001
1!
#665001
0!
#670001
1!
#675001
0!
#680001
1!
#685001
0!
#690001
1!
#695001
0!
#700001
1%
1!
#705001
0!
#710001
0%
1/
1A
b1 @
0$
06
1!
#715001
0!
#720001
b0 @
1$
16
0/
0A
1!
#720002
