<html>

<head>
<title>Hao Wang's Home Page</title>
</head>

<body>

<table border="0" width = "100%" cellpadding="3">
    <tr>
        <font size="6">Hao Wang</font><br>
    </tr>
</table>


<hr noshade="noshade">
<h3>
    About Me
</h3>
I am a Performance & Capacity Engineer at Facebook/Meta. I work in a hardware performance team within Facebook Infra that
<ul>
    <p><li>define hardware roadmap for CPU, memory, accelerators, storage.</li></p>
    <p><li>build hardware solutions and productionize future platforms.</li></p>
    <p><li>evaluate next-gen hardware products with real-world application & traffic.</li></p>
</ul>

Before joining Facebook in Oct 2019, I spent 5+ years in CPU architecture/micro-architecture design
<ul>
    <p><li>at Samsung working on ARM CPU core that goes into the high-end Exynos SoCs for Samsung's premium Galaxy phones.</li></p>
    <p><li>at Hygon working on x86 CPU core & SoC that hits server & HPC market in China.</li></p>
</ul>
<br>
I received my PhD from University of Wisconsin-Madison working with Prof. <a href="http://icsl.ece.illinois.edu/member.html" target="_blank">Nam Sung Kim</a> in 2015,
and my bachelor from Peking University in 2010.<br>


<hr noshade="noshade">
<h3>
    Industry Experience
</h3>

<ul>
    <p><li>
        Performance & Capacity Engineer at <font color="maroon">Facebook/Meta</font>, Oct 2019 - Present<br>
    </li></p>

    <p><li>
        CPU/SoC Performance Architect at <font color="maroon">Hygon Austin R&D Center</font>, Oct 2017 - Sep 2019<br>
        <ul>
            <p><li>Worked on building the performance model for AMD Zen1 from scratch; 1 US + 2 CN patents granted</li></p>
            <p><li>Architected data prefetcher for next-gen CPU</li></p>
            <ul>
                <li>designed a pointer engine to capture memory access patterns on complicated data structures</li>
            </ul>
            <p><li>Build performance study & analysis infrastructure for server CPU architectural design</li></p>
            <ul>
                <li>drive model vs. RTL correlation; improved correlation ratio from ~70% to 90%+</li>
                <li>build simpoint trace analysis framework, performance study flow, and statistics analysis tool</li>
            </ul>
        </ul>
    </li></p>

    <p><li>
        CPU Performance Architect at <font color="maroon">Samsung Austin R&D Center</font>, Jun 2015 - Oct 2017<br>
        <ul>
            <p><li>Involved in 4 gens of Exynos mobile CPU design; 2 US patents granted</li></p>
            <p><li>Made Exynos M4 score the highest in Geekbench v4 memory latency test among all competitors</li></p>
            <p><li>CPU architecture performance modeling and analysis</li></p>
            <ul>
                <li>develop cycle-accurate performance model, w/ focus on memory system (LS/PF/MMU/L2)</li>
                <li>analyze workload characteristics & architectural performance bottlenecks</li>
            </ul>
            <p><li>Select of architected performance features:</li></p>
            <ul>
                <li>memory disambiguation, streaming detection & handling, memcpy optimization in Exynos M3</li>
                <li>spatially correlated prefetcher, cache conflict blueuction technique in Exynos M4</li>
            </ul>
        </ul>
    </li></p>

    <p><li>
        Co-Op Engineer at <font color="maroon">AMD Research</font>, Jan 2012 - Aug 2012<br>
        <ul>
            <p><li>Joint optimization of OpenCL workload partitioning and dynamic voltage/frequency/core scaling (DVFS)</li></p>
        </ul>
    </li></p>
</ul>


<hr noshade="noshade">
<h3>
    Eduction
</h3>

<ul>
    <p><li>
        Ph.D. in Computer Architecture, <font color="maroon">University of Wisconsin-Madison</font>, 2015<br>
        <ul>
            <p><li>Thesis: Heterogeneous processors and memory systems</li></p>
            <p><li>Published 6 first-author & 4 second-author papers; 3 US patents granted</li></p>
            <p><li>An integrated gem5+GPGPU-Sim simulator: <a href="http://cpu-gpu-sim.ece.wisc.edu" target="_blank">http://cpu-gpu-sim.ece.wisc.edu</a></li></p>
        </ul>
    </li></p>

    <p><li>
        B.S. in MicroElectronics, <font color="maroon">Peking University</font>, 2010<br>
    </li></p>
</ul>


<hr noshade="noshade">
<h3>
    Publication
</h3>

<ol>
    <p><li>
        TMO: Transparent Memory Offloading in Datacenters
        <br>Johannes Weiner, Niket Agarwal, Dan Schatzberg, Leon Yang, <u>Hao Wang</u>, Blaise Sanouillet, Bikash Sharma, Tejun Heo, Mayank Jain, Chunqiang Tang, Dimitrios Skarlatos
        <br>ACM Int. Conf. on Architectural Support for Programming Languages and Operating Systems (<font color="blue">ASPLOS</font>), Feb. 2022.
    </li></p>

    <p><li>
        Ghost routers: energy-efficient asymmetric multicore processors with symmetric NoCs
        <br>Hyojun Son, Hanjoon Kim, <u>Hao Wang</u>, Nam Sung Kim, John Kim
        <br>IEEE/ACM International Symposium on Networks-on-Chip (<font color="blue">NOCS</font>), Oct. 2019.
    </li></p>

    <p><li>
        DUANG: Fast and lightweight page migration in asymmetric memory systems
        <br><u>Hao Wang</u>, Jie Zhang, Sharmila Shridhar, Minwoo Lee, Myoungsoo Jung, Nam Sung Kim
        <br>IEEE Int. Symp. on High-Performance Computer Architecture (<font color="blue">HPCA</font>), Feb. 2016.
    </li></p>

    <p><li>
        Workload-Aware Optimal Power Allocation on Single-Chip Heterogeneous Processors
        <br>Jaeyoung Jang, <u>Hao Wang</u>, Nam Sung Kim, Euijin Kwon, Jae Lee
        <br>IEEE Transactions on Parallel and Distributed Systems (<font color="blue">TPDS</font>), 2016
    </li></p>

    <p><li>
        Alloy: Parallel-Serial Memory Channel Architecture for Single-Chip Heterogeneous Processor Systems
        <br><u>Hao Wang</u>, Changjae Park, Gyungsu Byun, Jung Ho Ahn, Nam Sung Kim
        <br>IEEE Int. Symp. on High-Performance Computer Architecture (<font color="blue">HPCA</font>), Feb. 2015.
    </li></p>
 
    <p><li>
        Memory Scheduling Toward High-Throughput Cooperative Heterogeneous Computing
        <br><u>Hao Wang</u>, Ripudaman Singh, Michael Schulte, Nam Sung Kim
        <br>IEEE/ACM Int. Conf. on Parallel Architecture and Compilation Techniques (<font color="blue">PACT</font>), Aug. 2014.
    </li></p>

    <p><li>
        Maximizing Throughput of Power/Thermal-constrained Processors by Balancing Power Consumption of Cores
        <br>Abhishek A. Sinkar, <u>Hao Wang</u>, Nam Sung Kim
        <br>IEEE Int. Symp. on Quality Electronics Design (<font color="blue">ISQED</font>), Mar. 2014.
    </li></p>

    <p><li>
        Improving Platform Energy and Chip Area Trade-off in Near-Threshold Computing Environment
        <br><u>Hao Wang</u>, Abhishek A. Sinkar, Nam Sung Kim
        <br>IEEE/ACM Int. Conf. on Computer Aided Design (<font color="blue">ICCAD</font>), Nov. 2013.
    </li></p>

    <p><li>
        Improving Throughput of Many-core Processors Based on Unreliable Emerging Devices under Power Constraint
        <br><u>Hao Wang</u>, Nam Sung Kim
        <br><font color="blue">IEEE Micro</font> Magazine, vol. 33, no. 4, July-Aug. 2013.
    </li></p>

    <p><li>
        Workload and Power Budget Partitioning for Single-Chip Heterogeneous Processors
        <br><u>Hao Wang</u>, Vijay Sathish, Ripudaman Singh, Michael Schulte, Nam Sung Kim
        <br>IEEE/ACM Int. Conf. on Parallel Architecture and Compilation Techniques (<font color="blue">PACT</font>), Sep. 2012.
    </li></p>

    <p><li>
        Workload-Aware Voltage Regulator Optimization for Power Efficient Multi-Core Processors
        <br>Abhishek A. Sinkar, <u>Hao Wang</u>, Nam Sung Kim
        <br>IEEE/ACM Design Automation and Test in European (<font color="blue">DATE</font>), Mar. 2012.
    </li></p>

    <p><li>
        Asymmetric Issues of FinFET Device after Hot Carrier Injection and Impact on Digital and Analog Circuits
        <br>Chenyue Ma, <u>Hao Wang</u>, Xiufang Zhang, Frank He, Yadong He, Xing Zhang, Xinnan Lin
        <br>IEEE Int. Symp. on Quality Electronics Design (<font color="blue">ISQED</font>), Mar. 2010.
    </li></p>
  
</ol>


<hr noshade="noshade">
<h3>
    Links
</h3>
<ul>

    <p><li>
    <a href="http://cpu-gpu-sim.ece.wisc.edu/">Integrated gem5+GPGPU-Sim Simulator</a>
    </li></p>

</ul>


<hr noshade="noshade">

<a href='https://clustrmaps.com/site/19ub7'  title='Visit tracker'><img src='//clustrmaps.com/map_v2.png?cl=ffffff&w=400&t=tt&d=4J957Aoty8NjxTzTEGiy-A7GmZcXyMFp5dRmFXmnn_E'/></a>

<br>
<br>

</body>

</html>

