// Seed: 1557392990
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
macromodule module_1 (
    output tri1 id_0,
    output wor id_1,
    output tri id_2,
    input supply0 id_3,
    output tri0 id_4
    , id_7,
    input tri0 id_5
);
  assign id_4 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
endmodule
