<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Doxygen documentation template sample: Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Doxygen documentation template sample
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7b10a8f4488f29f095e59f7c5868ef52.html">STM32L0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_435d04aa741cb7a6fe1724a89261134a.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32l0xx_ll_adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32l0xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef __STM32L0xx_LL_ADC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define __STM32L0xx_LL_ADC_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32l0xx_8h.html">stm32l0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#if defined (ADC1)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* - regular trigger source                                                   */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* - regular trigger edge                                                     */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR1_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR1_EXTSEL) &lt;&lt; (4U * 0U)) | \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 1U)) | \</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 2U)) | \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 3U))  )</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR1_EXTEN) &lt;&lt; (4U * 0U)) | \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 1U)) | \</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 2U)) | \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 3U))  )</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (6U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_EXTSEL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_EXTEN) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* Internal mask for ADC channel:                                             */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* - channel identifier defined by number                                     */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* - channel identifier defined by bitfield                                   */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* - channel differentiation between external channels (connected to          */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR1_AWDCH)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_CHSELR_CHSEL)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (0x0000001FU) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* Channel differentiation between external and internal channels */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000U) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               (0x00000000U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                                ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                            ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                            ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR1_AWDCH_2                                        )</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR1_AWDCH_2                     | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR1_AWDCH_3                                                            )</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR1_AWDCH_3                                         | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR1_AWDCH_3                     | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR1_AWDCH_3                     | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2                                        )</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2                     | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR1_AWDCH_4                                                                                )</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR1_AWDCH_4                                                             | ADC_CFGR1_AWDCH_0)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR1_AWDCH_4                                         | ADC_CFGR1_AWDCH_1                    )</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* Definition of channels ID bitfield information to be inserted into         */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define ADC_CHANNEL_0_BITFIELD             (ADC_CHSELR_CHSEL0)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define ADC_CHANNEL_1_BITFIELD             (ADC_CHSELR_CHSEL1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define ADC_CHANNEL_2_BITFIELD             (ADC_CHSELR_CHSEL2)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define ADC_CHANNEL_3_BITFIELD             (ADC_CHSELR_CHSEL3)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define ADC_CHANNEL_4_BITFIELD             (ADC_CHSELR_CHSEL4)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define ADC_CHANNEL_5_BITFIELD             (ADC_CHSELR_CHSEL5)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define ADC_CHANNEL_6_BITFIELD             (ADC_CHSELR_CHSEL6)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define ADC_CHANNEL_7_BITFIELD             (ADC_CHSELR_CHSEL7)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define ADC_CHANNEL_8_BITFIELD             (ADC_CHSELR_CHSEL8)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define ADC_CHANNEL_9_BITFIELD             (ADC_CHSELR_CHSEL9)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define ADC_CHANNEL_10_BITFIELD            (ADC_CHSELR_CHSEL10)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define ADC_CHANNEL_11_BITFIELD            (ADC_CHSELR_CHSEL11)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define ADC_CHANNEL_12_BITFIELD            (ADC_CHSELR_CHSEL12)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define ADC_CHANNEL_13_BITFIELD            (ADC_CHSELR_CHSEL13)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define ADC_CHANNEL_14_BITFIELD            (ADC_CHSELR_CHSEL14)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define ADC_CHANNEL_15_BITFIELD            (ADC_CHSELR_CHSEL15)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#if  defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define ADC_CHANNEL_16_BITFIELD            (ADC_CHSELR_CHSEL16)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define ADC_CHANNEL_17_BITFIELD            (ADC_CHSELR_CHSEL17)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define ADC_CHANNEL_18_BITFIELD            (ADC_CHSELR_CHSEL18)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/*   selection of ADC group (ADC group regular).                              */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              (0x00000000U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* ADC registers bits positions */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define ADC_CFGR1_RES_BITOFFSET_POS        (3U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_RES) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define ADC_CFGR1_AWDSGL_BITOFFSET_POS     (22U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_AWDSGL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define ADC_TR_HT_BITOFFSET_POS            (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_TR_HT) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_BITOFFSET_POS    (0U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_BITOFFSET_POS    (1U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_BITOFFSET_POS    (2U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_BITOFFSET_POS    (3U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_BITOFFSET_POS    (4U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_BITOFFSET_POS    (5U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_BITOFFSET_POS    (6U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_BITOFFSET_POS    (7U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_BITOFFSET_POS    (8U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_BITOFFSET_POS    (9U)  </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_BITOFFSET_POS   (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_BITOFFSET_POS   (11U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_BITOFFSET_POS   (12U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_BITOFFSET_POS   (13U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_BITOFFSET_POS   (14U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_BITOFFSET_POS   (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#if  defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_BITOFFSET_POS   (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL16) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_BITOFFSET_POS   (17U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL17) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define ADC_CHSELR_CHSEL18_BITOFFSET_POS   (18U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL18) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/* ADC registers bits groups */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) </span><span class="comment">/* ADC register CR bits with HW property &quot;rs&quot;: Software can read as well as set this bit. Writing &#39;0&#39; has no effect on the bit value. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/* ADC internal channels related definitions */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* Internal voltage reference VrefInt */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FF80078U)) </span><span class="comment">/* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define VREFINT_CAL_VREF                   (3000U)                     </span><span class="comment">/* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* Temperature sensor */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* Note: On device STM32L011, calibration parameter TS_CAL1 is not available. */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#if !defined(STM32L011xx)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FF8007AU)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL1: On STM32L0, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FF8007EU)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL2: On STM32L0, temperature sensor ADC raw data acquired at temperature 130 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#if !defined(STM32L011xx)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (30U)                       </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (130U)                      </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          (3000U)                     </span><span class="comment">/* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#if  defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>{</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  uint32_t CommonClock;                 </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>} LL_ADC_CommonInitTypeDef;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>{</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  uint32_t Clock;                       </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  uint32_t Resolution;                  </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  uint32_t DataAlignment;               </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  uint32_t LowPowerMode;                </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>} LL_ADC_InitTypeDef;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>{</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  uint32_t ContinuousMode;              </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  uint32_t DMATransfer;                 </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  uint32_t Overrun;                     </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>} LL_ADC_REG_InitTypeDef;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD        </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define LL_ADC_FLAG_EOCAL                  ADC_ISR_EOCAL      </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_IER_AWDIE      </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define LL_ADC_IT_EOCAL                    ADC_IER_EOCALIE    </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000U) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000U)                               </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                                     </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1                  )                   </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2                                    ) </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2                   | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1                  ) </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                                     </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define LL_ADC_CLOCK_FREQ_MODE_HIGH        (0x00000000U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define LL_ADC_CLOCK_FREQ_MODE_LOW         (ADC_CCR_LFMEN)        </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">/*       (connections to other peripherals).                                  */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000U)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#if defined(ADC_CCR_TSEN)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)         </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#if defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VLCD          (ADC_CCR_VLCDEN)       </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CFGR2_CKMODE_1)                                  </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CFGR2_CKMODE_0)                                  </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CFGR2_CKMODE_1 | ADC_CFGR2_CKMODE_0)             </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC                 (0x00000000U)                               </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B              (0x00000000U)             </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                  ADC_CFGR1_RES_0) </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR1_RES_1                  ) </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CFGR1_RES_1 | ADC_CFGR1_RES_0) </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR1_ALIGN)      </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define LL_ADC_LP_MODE_NONE                (0x00000000U)             </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR1_WAIT)                    </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define LL_ADC_LP_AUTOPOWEROFF             (ADC_CFGR1_AUTOFF)                  </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF    (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF) </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR               (0x00000001U) </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_BITFIELD ) </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_BITFIELD ) </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_BITFIELD ) </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_BITFIELD ) </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_BITFIELD ) </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_BITFIELD ) </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_BITFIELD ) </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_BITFIELD ) </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_BITFIELD ) </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_BITFIELD ) </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_BITFIELD) </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_BITFIELD) </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_BITFIELD) </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_BITFIELD) </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_BITFIELD) </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_BITFIELD) </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_BITFIELD) </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_BITFIELD) </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#if defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_BITFIELD) </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define LL_ADC_CHANNEL_VLCD                (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000U)                                                                        </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                                </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM21_CH2      (ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH4       (ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM22_TRGO     (ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">/* ADC group regular external trigger TIM2_CC3 available only on              */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/* STM32L0 devices categories: Cat.1, Cat.2, Cat.5                            */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#if defined (STM32L011xx) || defined (STM32L021xx) || \</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">    defined (STM32L031xx) || defined (STM32L041xx) || \</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">    defined (STM32L071xx) || defined (STM32L072xx) || defined (STM32L073xx) || \</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">    defined (STM32L081xx) || defined (STM32L082xx) || defined (STM32L083xx) || \</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">    defined (STM32L010x6) || defined (STM32L010x8) || defined (STM32L010xB)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/* ADC group regular external trigger TIM21_TRGO available only on            */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/* STM32L0 devices categories: Cat.2, Cat.3, Cat.5                            */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#if defined (STM32L031xx) || defined (STM32L041xx) || \</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">    defined (STM32L051xx) || defined (STM32L052xx) || defined (STM32L053xx) || \</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">    defined (STM32L062xx) || defined (STM32L063xx) || \</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">    defined (STM32L071xx) || defined (STM32L072xx) || defined (STM32L073xx) || \</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">    defined (STM32L081xx) || defined (STM32L082xx) || defined (STM32L083xx) || \</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">    defined (STM32L010x6) || defined (STM32L010x8) || defined (STM32L010xB)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM21_TRGO     (LL_ADC_REG_TRIG_EXT_TIM22_TRGO)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (                    ADC_CFGR1_EXTEN_0) </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR1_EXTEN_1                    ) </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR1_EXTEN_1 | ADC_CFGR1_EXTEN_0) </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             (0x00000000U)           </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR1_CONT)        </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000U)                        </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                   ADC_CFGR1_DMAEN) </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN) </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000U)          </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR1_OVRMOD)     </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD    (0x00000000U)          </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD   (ADC_CFGR1_SCANDIR)    </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000U)                                                          </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR1_DISCEN)                                                               </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_1CYCLE_5       (0x00000000U)                                         </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_3CYCLES_5      (ADC_SMPR_SMP_0)                                      </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_7CYCLES_5      (ADC_SMPR_SMP_1)                                      </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR_SMP_1 | ADC_SMPR_SMP_0)                     </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_19CYCLES_5     (ADC_SMPR_SMP_2)                                      </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_39CYCLES_5     (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_0)                     </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_79CYCLES_5     (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_1)                     </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_160CYCLES_5    (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_1 | ADC_SMPR_SMP_0)    </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_ADC_AWD_DISABLE                 (0x00000000U)                                                                              </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                    ADC_CFGR1_AWDEN                   )   </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#if defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define LL_ADC_AWD_CH_VLCD_REG             ((LL_ADC_CHANNEL_VLCD       &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR_HT            )     </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (            ADC_TR_LT)     </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR_HT | ADC_TR_LT)     </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define LL_ADC_OVS_DISABLE                 (0x00000000U)                               </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                          ADC_CFGR2_OVSE)  </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define LL_ADC_OVS_REG_CONT                (0x00000000U)          </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TOVS)       </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_2                 (0x00000000U)                                            </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_4                 (                                      ADC_CFGR2_OVSR_0) </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_8                 (                   ADC_CFGR2_OVSR_1                   ) </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_16                (                   ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2                                      ) </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2                    | ADC_CFGR2_OVSR_0) </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1                   ) </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_NONE              (0x00000000U)                                                     </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                         ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1                   ) </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                                      ) </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1                   ) </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                                         ) </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">/*       not timeout values.                                                  */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">/*       STM32 serie:                                                         */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*       - ADC calibration time: maximum delay is 83/fADC.                    */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tCAL&quot;)                      */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/*       - ADC enable time: maximum delay is 1 conversion cycle.              */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*         cycles                                                             */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">/*         configuration.                                                     */</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/* parameter &quot;tUP_LDO&quot;).                                                      */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US (10U)              </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/* parameter &quot;TADC_BUF&quot;).                                                     */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US       (10U)              </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (10U)              </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">/* Delay required between ADC end of calibration and ADC enable.              */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/* Note: On this STM32 serie, a minimum number of ADC clock cycles            */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">/*       are required between ADC end of calibration and ADC enable.          */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES (2U)             </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#if defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                                               \</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0U)                                                         \</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">    ? (                                                                                                           \</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS                        \</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">      )                                                                                                           \</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">      :                                                                                                           \</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">      (                                                                                                           \</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL0) == ADC_CHSELR_CHSEL0) ? (0U) :                                        \</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">        (                                                                                                         \</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL1) == ADC_CHSELR_CHSEL1) ? (1U) :                                      \</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">          (                                                                                                       \</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL2) == ADC_CHSELR_CHSEL2) ? (2U) :                                    \</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">            (                                                                                                     \</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL3) == ADC_CHSELR_CHSEL3) ? (3U) :                                  \</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">              (                                                                                                   \</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL4) == ADC_CHSELR_CHSEL4) ? (4U) :                                \</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">                (                                                                                                 \</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL5) == ADC_CHSELR_CHSEL5) ? (5U) :                              \</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">                  (                                                                                               \</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL6) == ADC_CHSELR_CHSEL6) ? (6U) :                            \</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">                    (                                                                                             \</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL7) == ADC_CHSELR_CHSEL7) ? (7U) :                          \</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">                      (                                                                                           \</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL8) == ADC_CHSELR_CHSEL8) ? (8U) :                        \</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">                        (                                                                                         \</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL9) == ADC_CHSELR_CHSEL9) ? (9U) :                      \</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">                          (                                                                                       \</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL10) == ADC_CHSELR_CHSEL10) ? (10U) :                 \</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">                            (                                                                                     \</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">                             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL11) == ADC_CHSELR_CHSEL11) ? (11U) :               \</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">                              (                                                                                   \</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">                               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL12) == ADC_CHSELR_CHSEL12) ? (12U) :             \</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">                                (                                                                                 \</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">                                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL13) == ADC_CHSELR_CHSEL13) ? (13U) :           \</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">                                  (                                                                               \</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">                                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL14) == ADC_CHSELR_CHSEL14) ? (14U) :         \</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">                                    (                                                                             \</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">                                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL15) == ADC_CHSELR_CHSEL15) ? (15U) :       \</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">                                      (                                                                           \</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">                                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL16) == ADC_CHSELR_CHSEL16) ? (16U) :     \</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">                                        (                                                                         \</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">                                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL17) == ADC_CHSELR_CHSEL17) ? (17U) :   \</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">                                          (                                                                       \</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">                                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL18) == ADC_CHSELR_CHSEL18) ? (18U) : \</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">                                            (0U)                                                                   \</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">                                          )                                                                       \</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">                                        )                                                                         \</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">                                      )                                                                           \</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">                                    )                                                                             \</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">                                  )                                                                               \</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">                                )                                                                                 \</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">                              )                                                                                   \</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">                            )                                                                                     \</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">                          )                                                                                       \</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">                        )                                                                                         \</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">                      )                                                                                           \</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">                    )                                                                                             \</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">                  )                                                                                               \</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">                )                                                                                                 \</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">              )                                                                                                   \</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">            )                                                                                                     \</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">          )                                                                                                       \</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">        )                                                                                                         \</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">      )                                                                                                           \</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                                               \</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0U)                                                         \</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">    ? (                                                                                                           \</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS                        \</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">      )                                                                                                           \</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">      :                                                                                                           \</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">      (                                                                                                           \</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL0) == ADC_CHSELR_CHSEL0) ? (0U) :                                        \</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">        (                                                                                                         \</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL1) == ADC_CHSELR_CHSEL1) ? (1U) :                                      \</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">          (                                                                                                       \</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL2) == ADC_CHSELR_CHSEL2) ? (2U) :                                    \</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">            (                                                                                                     \</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL3) == ADC_CHSELR_CHSEL3) ? (3U) :                                  \</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">              (                                                                                                   \</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL4) == ADC_CHSELR_CHSEL4) ? (4U) :                                \</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">                (                                                                                                 \</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL5) == ADC_CHSELR_CHSEL5) ? (5U) :                              \</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">                  (                                                                                               \</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL6) == ADC_CHSELR_CHSEL6) ? (6U) :                            \</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">                    (                                                                                             \</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL7) == ADC_CHSELR_CHSEL7) ? (7U) :                          \</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">                      (                                                                                           \</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL8) == ADC_CHSELR_CHSEL8) ? (8U) :                        \</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">                        (                                                                                         \</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL9) == ADC_CHSELR_CHSEL9) ? (9U) :                      \</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">                          (                                                                                       \</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL10) == ADC_CHSELR_CHSEL10) ? (10U) :                 \</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">                            (                                                                                     \</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">                             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL11) == ADC_CHSELR_CHSEL11) ? (11U) :               \</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">                              (                                                                                   \</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">                               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL12) == ADC_CHSELR_CHSEL12) ? (12U) :             \</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">                                (                                                                                 \</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">                                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL13) == ADC_CHSELR_CHSEL13) ? (13U) :           \</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">                                  (                                                                               \</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">                                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL14) == ADC_CHSELR_CHSEL14) ? (14U) :         \</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">                                    (                                                                             \</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">                                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL15) == ADC_CHSELR_CHSEL15) ? (15U) :       \</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">                                      (                                                                           \</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">                                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL17) == ADC_CHSELR_CHSEL17) ? (17U) :     \</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">                                        (                                                                         \</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">                                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL18) == ADC_CHSELR_CHSEL18) ? (18U) :   \</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">                                          (0U)                                                                     \</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">                                        )                                                                         \</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">                                      )                                                                           \</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">                                    )                                                                             \</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">                                  )                                                                               \</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">                                )                                                                                 \</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">                              )                                                                                   \</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">                            )                                                                                     \</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">                          )                                                                                       \</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">                        )                                                                                         \</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">                      )                                                                                           \</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">                    )                                                                                             \</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">                  )                                                                                               \</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">                )                                                                                                 \</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">              )                                                                                                   \</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">            )                                                                                                     \</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">          )                                                                                                       \</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">        )                                                                                                         \</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">      )                                                                                                           \</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">   ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) |                 \</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">   (ADC_CHSELR_CHSEL0 &lt;&lt; (__DECIMAL_NB__))                                     \</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#if defined(ADC_CCR_VLCDEN)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VLCD)                                     \</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)                               \</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__) \</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">  (((__AWD_THRESHOLD_TYPE__) == LL_ADC_AWD_THRESHOLD_LOW)                                 \</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">    ? (                                                                                   \</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">       (__AWD_THRESHOLDS__) &amp; LL_ADC_AWD_THRESHOLD_LOW                                    \</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">      )                                                                                   \</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">      :                                                                                   \</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">      (                                                                                   \</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">       ((__AWD_THRESHOLDS__) &gt;&gt; ADC_TR_HT_BITOFFSET_POS) &amp; LL_ADC_AWD_THRESHOLD_LOW       \</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">      )                                                                                   \</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">  (ADC1_COMMON)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">  LL_ADC_IsEnabled(ADC1)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">  ((0xFFFU) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U)))</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">  (((__DATA__)                                                                 \</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U)))   \</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U))      \</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">                                      __ADC_DATA__,\</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">                                         __ADC_RESOLUTION__)                   \</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                 \</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">                                       (__ADC_RESOLUTION__),                   \</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">                                       LL_ADC_RESOLUTION_12B)                  \</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span> </div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">/* Note: On device STM32L011, calibration parameter TS_CAL1 is not available. */</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">/*       Therefore, helper macro __LL_ADC_CALC_TEMPERATURE() is not available.*/</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">/*       Use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().        */</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">/* Note: On device STM32L010xx, temperature sensor is not available.          */</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">/*       Therefore, helper macro related to temperature sensor are            */</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">/*       not available.                                                       */</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#if !defined(STM32L011xx) &amp;&amp; !defined(STM32L010xB) &amp;&amp; !defined(STM32L010x8) &amp;&amp; !defined(STM32L010x6) &amp;&amp; !defined(STM32L010x4)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">                                  __ADC_RESOLUTION__)                              \</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">                                                    (__ADC_RESOLUTION__),          \</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">                                                    LL_ADC_RESOLUTION_12B)         \</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">                   * (__VREFANALOG_VOLTAGE__))                                     \</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">                  / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">   ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span> </div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">/* Note: On device STM32L010xx, temperature sensor is not available.          */</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">/*       Therefore, helper macro related to temperature sensor are            */</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">/*       not available.                                                       */</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#if !defined(STM32L010xB) &amp;&amp; !defined(STM32L010x8) &amp;&amp; !defined(STM32L010x6) &amp;&amp; !defined(STM32L010x4)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">  ((( (                                                                        \</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">                 * 1000)                                                       \</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">       -                                                                       \</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">                 * 1000)                                                       \</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>{</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  <span class="comment">/* Prevent unused argument compilation warning */</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  (void)Register;</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <span class="keywordflow">return</span> (uint32_t)&amp;(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>);</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>}</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonClock(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonClock)</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>{</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>, CommonClock);</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>}</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonClock(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>{</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>));</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>}</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonFrequencyMode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonFrequencyMode)</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>{</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d">ADC_CCR_LFMEN</a>, CommonFrequencyMode);</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>}</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonFrequencyMode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>{</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d">ADC_CCR_LFMEN</a>));</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>}</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>{</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="preprocessor">#if defined (ADC_CCR_VLCDEN) &amp;&amp; defined (ADC_CCR_TSEN)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60eb379cba11d8374300efd6cf41b9ed">ADC_CCR_VLCDEN</a>, PathInternal);</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="preprocessor">#elif defined (ADC_CCR_TSEN)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>, PathInternal);</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>, PathInternal);</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>}</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span> </div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>{</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="preprocessor">#if defined (ADC_CCR_VLCDEN) &amp;&amp; defined (ADC_CCR_TSEN)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60eb379cba11d8374300efd6cf41b9ed">ADC_CCR_VLCDEN</a>));</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="preprocessor">#elif defined (ADC_CCR_TSEN)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>));</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>));</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>}</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetClock(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ClockSource)</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>{</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>, ClockSource);</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>}</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetClock(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>{</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>));</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>}</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCalibrationFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t CalibrationFactor)</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>{</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a685111833b5ed05fa8199fcac1f404b6">CALFACT</a>,</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a">ADC_CALFACT_CALFACT</a>,</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>             CalibrationFactor);</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>}</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCalibrationFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>{</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a685111833b5ed05fa8199fcac1f404b6">CALFACT</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a">ADC_CALFACT_CALFACT</a>));</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>}</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>{</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>, Resolution);</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>}</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>{</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>));</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>}</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>{</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>, DataAlignment);</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>}</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>{</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>));</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>}</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LowPowerMode)</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>{</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>), LowPowerMode);</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>}</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>{</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>)));</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>}</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetSamplingTimeCommonChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingTime)</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>{</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">SMPR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>, SamplingTime);</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>}</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetSamplingTimeCommonChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>{</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">SMPR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>));</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>}</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span> </div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>{</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>, TriggerSource);</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>}</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>{</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>  uint32_t TriggerSource = <a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>);</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>  </div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>  <span class="comment">/* corresponding to ADC_CFGR1_EXTEN {0; 1; 2; 3}.                           */</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>  uint32_t ShiftExten = ((TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U));</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>  </div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <span class="comment">/* Set bitfield corresponding to ADC_CFGR1_EXTEN and ADC_CFGR1_EXTSEL       */</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <span class="keywordflow">return</span> ((TriggerSource</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>           &amp; (ADC_REG_TRIG_SOURCE_MASK &gt;&gt; ShiftExten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>)</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>          | ((ADC_REG_TRIG_EDGE_MASK &gt;&gt; ShiftExten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>)</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>         );</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>}</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span> </div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>{</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>));</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>}</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span> </div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>{</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>}</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>{</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>));</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>}</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerScanDirection(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ScanDirection)</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>{</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>, ScanDirection);</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>}</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span> </div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerScanDirection(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>{</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>));</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>}</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>{</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>, SeqDiscont);</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>}</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span> </div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>{</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>));</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>}</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span> </div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>{</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>}</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChAdd(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>{</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>}</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span> </div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChRem(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>{</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>}</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span> </div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>{</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>  uint32_t ChannelsBitfield = <a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>);</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>  </div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>  <span class="keywordflow">return</span> (   (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>) &gt;&gt; ADC_CHSELR_CHSEL0_BITOFFSET_POS) * LL_ADC_CHANNEL_0)</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>) &gt;&gt; ADC_CHSELR_CHSEL1_BITOFFSET_POS) * LL_ADC_CHANNEL_1)</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>) &gt;&gt; ADC_CHSELR_CHSEL2_BITOFFSET_POS) * LL_ADC_CHANNEL_2)</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>) &gt;&gt; ADC_CHSELR_CHSEL3_BITOFFSET_POS) * LL_ADC_CHANNEL_3)</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>) &gt;&gt; ADC_CHSELR_CHSEL4_BITOFFSET_POS) * LL_ADC_CHANNEL_4)</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>) &gt;&gt; ADC_CHSELR_CHSEL5_BITOFFSET_POS) * LL_ADC_CHANNEL_5)</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>) &gt;&gt; ADC_CHSELR_CHSEL6_BITOFFSET_POS) * LL_ADC_CHANNEL_6)</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>) &gt;&gt; ADC_CHSELR_CHSEL7_BITOFFSET_POS) * LL_ADC_CHANNEL_7)</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>) &gt;&gt; ADC_CHSELR_CHSEL8_BITOFFSET_POS) * LL_ADC_CHANNEL_8)</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>) &gt;&gt; ADC_CHSELR_CHSEL9_BITOFFSET_POS) * LL_ADC_CHANNEL_9)</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>) &gt;&gt; ADC_CHSELR_CHSEL10_BITOFFSET_POS) * LL_ADC_CHANNEL_10)</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>) &gt;&gt; ADC_CHSELR_CHSEL11_BITOFFSET_POS) * LL_ADC_CHANNEL_11)</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>) &gt;&gt; ADC_CHSELR_CHSEL12_BITOFFSET_POS) * LL_ADC_CHANNEL_12)</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>) &gt;&gt; ADC_CHSELR_CHSEL13_BITOFFSET_POS) * LL_ADC_CHANNEL_13)</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>) &gt;&gt; ADC_CHSELR_CHSEL14_BITOFFSET_POS) * LL_ADC_CHANNEL_14)</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>) &gt;&gt; ADC_CHSELR_CHSEL15_BITOFFSET_POS) * LL_ADC_CHANNEL_15)</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>#<span class="keywordflow">if</span> defined(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60eb379cba11d8374300efd6cf41b9ed">ADC_CCR_VLCDEN</a>)</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>) &gt;&gt; ADC_CHSELR_CHSEL16_BITOFFSET_POS) * LL_ADC_CHANNEL_16)</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>#endif</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>) &gt;&gt; ADC_CHSELR_CHSEL17_BITOFFSET_POS) * LL_ADC_CHANNEL_17)</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>           | (((ChannelsBitfield &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>) &gt;&gt; ADC_CHSELR_CHSEL18_BITOFFSET_POS) * LL_ADC_CHANNEL_18)</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>         );</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>}</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>{</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>, Continuous);</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>}</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span> </div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>{</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>));</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>}</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>{</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>, DMATransfer);</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>}</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span> </div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>{</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>));</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>}</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span> </div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Overrun)</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>{</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>, Overrun);</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>}</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span> </div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>{</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>));</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>}</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span> </div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDChannelGroup)</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>{</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>,</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>),</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>             (AWDChannelGroup &amp; ADC_AWD_CR_ALL_CHANNEL_MASK));</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>}</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>{</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>  uint32_t AWDChannelGroup = <a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>));</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>  </div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>  <span class="comment">/* Note: Set variable according to channel definition including channel ID  */</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>  <span class="comment">/*       with bitfield.                                                     */</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>  uint32_t AWDChannelSingle = ((AWDChannelGroup &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a>) &gt;&gt; ADC_CFGR1_AWDSGL_BITOFFSET_POS);</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>  uint32_t AWDChannelBitField = (ADC_CHANNEL_0_BITFIELD &lt;&lt; ((AWDChannelGroup &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS));</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  </div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>  <span class="keywordflow">return</span> (AWDChannelGroup | (AWDChannelBitField * AWDChannelSingle));</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>}</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span> </div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>{</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">TR</a>,</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>,</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>             (AWDThresholdHighValue &lt;&lt; ADC_TR_HT_BITOFFSET_POS) | AWDThresholdLowValue);</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>}</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span> </div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>{</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>  <span class="comment">/* Parameter &quot;AWDThresholdsHighLow&quot; is used with mask &quot;0x00000010&quot;          */</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>  <span class="comment">/* to be equivalent to &quot;POSITION_VAL(AWDThresholdsHighLow)&quot;: if threshold   */</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>  <span class="comment">/* high is selected, then data is shifted to LSB. Else(threshold low),      */</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>  <span class="comment">/* data is not shifted.                                                     */</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">TR</a>,</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>             AWDThresholdsHighLow,</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>             AWDThresholdValue &lt;&lt; ((AWDThresholdsHighLow &gt;&gt; ADC_TR_HT_BITOFFSET_POS) &amp; ((uint32_t)0x00000010U)));</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>}</div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span> </div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow)</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>{</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>  <span class="comment">/* Parameter &quot;AWDThresholdsHighLow&quot; is used with mask &quot;0x00000010&quot;          */</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>  <span class="comment">/* to be equivalent to &quot;POSITION_VAL(AWDThresholdsHighLow)&quot;: if threshold   */</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>  <span class="comment">/* high is selected, then data is shifted to LSB. Else(threshold low or     */</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <span class="comment">/* both thresholds), data is not shifted.                                   */</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">TR</a>,</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>                             (AWDThresholdsHighLow | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>))</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>                    &gt;&gt; ((~AWDThresholdsHighLow) &amp; (0x00000010U))</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span>                   );</div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>}</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingScope(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OvsScope)</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>{</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">ADC_CFGR2_OVSE</a>, OvsScope);</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>}</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span> </div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingScope(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>{</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">ADC_CFGR2_OVSE</a>));</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>}</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OverSamplingDiscont)</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>{</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">ADC_CFGR2_TOVS</a>, OverSamplingDiscont);</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>}</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span> </div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>{</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">ADC_CFGR2_TOVS</a>));</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>}</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span> </div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigOverSamplingRatioShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Ratio, uint32_t Shift)</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>{</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>), (Shift | Ratio));</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>}</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span> </div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingRatio(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>{</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>));</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>}</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>{</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>));</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>}</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span> </div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>{</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>,</div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>);</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>}</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span> </div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>{</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>}</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span> </div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsInternalRegulatorEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>{</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>));</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>}</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>{</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>,</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>);</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>}</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span> </div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>{</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>,</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>);</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>}</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>{</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>));</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>}</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span> </div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDisableOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>{</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>));</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>}</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span> </div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>{</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>,</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>);</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span>}</div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span> </div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsCalibrationOnGoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>{</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>));</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>}</div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span> </div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>{</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>,</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>);</div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>}</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span> </div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>{</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>,</div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>);</div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span>}</div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span> </div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>{</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>));</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>}</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span> </div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsStopConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>{</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>));</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>}</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span> </div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>{</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>}</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span> </div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData12(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>{</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>}</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span> </div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData10(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span>{</div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>}</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span> </div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData8(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>{</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>}</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span> </div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData6(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>{</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span>}</div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span> </div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>{</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>}</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span> </div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>{</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>));</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>}</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span> </div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>{</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>}</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span> </div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>{</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));</div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>}</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span> </div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>{</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP));</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>}</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span> </div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>{</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>}</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span> </div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOCAL(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>{</div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOCAL) == (LL_ADC_FLAG_EOCAL));</div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>}</div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span> </div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span>{</div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_ADRDY);</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span>}</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span> </div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>{</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOC);</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>}</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span> </div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>{</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOS);</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>}</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span> </div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>{</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_OVR);</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>}</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span> </div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>{</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOSMP);</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span>}</div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span> </div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>{</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_AWD1);</div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>}</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span> </div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOCAL(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>{</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>, LL_ADC_FLAG_EOCAL);</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>}</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span> </div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>{</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>}</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span> </div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>{</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>}</div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span> </div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>{</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>}</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span> </div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>{</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>}</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span> </div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>{</div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>}</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span> </div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>{</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>}</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span> </div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOCAL(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span>{</div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOCAL);</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>}</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span> </div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>{</div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>}</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span> </div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>{</div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>}</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span> </div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>{</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>}</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span> </div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>{</div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>}</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span> </div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span>{</div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>}</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span> </div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span>{</div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>}</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span> </div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOCAL(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span>{</div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOCAL);</div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>}</div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span> </div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>{</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY));</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span>}</div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span> </div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span>{</div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC));</div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span>}</div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span> </div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>{</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS));</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>}</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span> </div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>{</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));</div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>}</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span> </div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>{</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP));</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>}</div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span> </div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>{</div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));</div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>}</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span> </div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOCAL(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span>{</div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>, LL_ADC_IT_EOCAL) == (LL_ADC_IT_EOCAL));</div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>}</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span> </div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="keywordtype">void</span>        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span> </div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span><span class="comment">/* De-initialization of ADC instance */</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span> </div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span><span class="comment">/* Initialization of some features of ADC instance */</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span> </div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span> </div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span> </div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span> </div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>}</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span> </div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32L0xx_LL_ADC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span> </div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:59</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:199</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:197</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:205</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:209</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:201</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01460f832e7bd04e150f86425aa922dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR1_EXTSEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:888</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01e1d27f5eba18a59660d7b32611f068"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL8</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:998</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c74cdf4888bb431e36aa8f636c66e75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL11</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:989</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga138c4d67e5735326ffc922409f3fc8f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a></div><div class="ttdeci">#define ADC_CFGR1_SCANDIR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:902</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1466dacc8afdc2a11ed1d10720834c0f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR1_DMAEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:908</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga163968c55b1756d3880add05e08e452f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div><div class="ttdeci">#define ADC_CCR_PRESC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1049</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga17fba2a9cb9dac07a81afc606a3c742a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a></div><div class="ttdeci">#define ADC_TR_HT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:957</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bb861455b1d4bcfc419e7a5d76655ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL5</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1007</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1d5429b469688c6b1ac1bd9216ba743a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a">ADC_CALFACT_CALFACT</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1032</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:843</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga256ca600edc7d15a8f5123730822667b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a></div><div class="ttdeci">#define ADC_TR_LT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:960</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2617214deca9d2d1fe358e7012de53b7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1019</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:849</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a68ef1ef5f97552db10e8a4303eb0a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a></div><div class="ttdeci">#define ADC_CFGR1_CONT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2fe986e2a65282b01053839f8c0877a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a></div><div class="ttdeci">#define ADC_CFGR1_WAIT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:874</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ff56271bc473179a89b075fda664512"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a></div><div class="ttdeci">#define ADC_CFGR1_AUTOFF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:871</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga48d91913f0fe8acb7a07de52505a1fa7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR1_ALIGN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:894</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4f9b146cfe8e9ca180676f8e9af40b8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL7</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1001</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:840</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5821334c58af9ea7fa1205c1459f5a3a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a></div><div class="ttdeci">#define ADC_CFGR2_CKMODE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:935</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5be7ae16a57665a53f3efce3f8aeb493"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:837</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60eb379cba11d8374300efd6cf41b9ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60eb379cba11d8374300efd6cf41b9ed">ADC_CCR_VLCDEN</a></div><div class="ttdeci">#define ADC_CCR_VLCDEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1040</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga614603a6e2355d6e99a0f4349cf61ba8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a></div><div class="ttdeci">#define ADC_CFGR2_OVSS</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:919</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga697a712147bfa61fd786ae5ce3ca2bfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL3</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1013</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bfff6ccf3acd6cc63734b91bd4fd9be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a></div><div class="ttdeci">#define ADC_CFGR2_OVSR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:926</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga749582e7b291b726615c67975e92644d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d">ADC_CCR_LFMEN</a></div><div class="ttdeci">#define ADC_CCR_LFMEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1037</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77e1dc72f01498bc1cce5f6b4f264d4a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">ADC_CFGR2_OVSE</a></div><div class="ttdeci">#define ADC_CFGR2_OVSE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:932</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8056645767f844ce037f2a45fdb54ca6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL18</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:968</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga828269a978a7bee65fc836de87b422d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1016</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga835b5a1068e5b4746a61a637831a6add"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL12</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:986</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:834</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL6</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1004</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8dfc51c25f28841ceffb83ba992d07c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL16</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:974</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga949681e78b978c1ccd680f11137a1550"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a></div><div class="ttdeci">#define ADC_ISR_EOC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:794</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ca21fba6d475be2101310ee709e3434"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:965</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9d5676c559f66561a86e6236ba803f98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a></div><div class="ttdeci">#define ADC_CFGR1_RES</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:897</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaacfdf93021c4aa68f312f6f58c437091"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL9</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:995</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab167e83ae3042f3041d4da630d58ccc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL0</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1022</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab5b84d83a703faf41021f5aed1b08d1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL14</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:980</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab698a32d964b2c094ba4d42931c21068"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR1_DMACFG</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:905</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab84928f30f310c5995fda17d09356caa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL15</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:977</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabccbaa9e3439cfaffa47678e11f403a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">ADC_CFGR2_TOVS</a></div><div class="ttdeci">#define ADC_CFGR2_TOVS</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:916</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfab18aa9b57f8ed8979f62d5d3900d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a></div><div class="ttdeci">#define ADC_CFGR1_AWDSGL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:865</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac6252eddc09ac86f0ba2fc34e9973b52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL10</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:992</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaceac2124a2a41388f9f5e5c2c310a27e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a></div><div class="ttdeci">#define ADC_SMPR_SMP</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:943</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9615a92dc5d719eda04efc0fbcc2274"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL13</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:983</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:846</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada596183c4087696c486546e88176038"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a></div><div class="ttdeci">#define ADC_DR_DATA</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1027</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbd980c2b24383afb370bfe69860064f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR1_OVRMOD</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:880</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae26a4779335193192049e1d58e3b2718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR1_DISCEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:868</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae71a9b3ba55c541de0fd39ce647ba619"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL4</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1010</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec0461a534becec3c117d67abeb386b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL17</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:971</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1043</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:1046</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf2eb115721c8054f7a2ba23c21bc68e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a></div><div class="ttdeci">#define ADC_CFGR1_AWDCH</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:854</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc48e957d935d791a767c763b9225832"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR1_EXTEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:883</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafee9f0fa04e0201a43856080e37c4508"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a></div><div class="ttdeci">#define ADC_CFGR1_AWDEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:862</div></div>
<div class="ttc" id="astm32l0xx_8h_html"><div class="ttname"><a href="stm32l0xx_8h.html">stm32l0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral re...</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:145</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_aee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:146</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:126</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0a4c0d337b0e546e549678b77ea63246"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:131</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6126350919b341bfb13c0b24b30dc22a"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:129</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a685111833b5ed05fa8199fcac1f404b6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a685111833b5ed05fa8199fcac1f404b6">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:141</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a78d24b9deed83e90a2ff96c95ba94934"><div class="ttname"><a href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:128</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:139</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aaeb1a6623bedc6fc8a2b48bbfd82bbb8"><div class="ttname"><a href="struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:130</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab38d345f173abcb914c40d04a06ab468"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:135</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_acc2ee020956d58aa315d6b8a8bc0b60e"><div class="ttname"><a href="struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:132</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_add06351bbb4cf771125247d62b145d75"><div class="ttname"><a href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:127</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af10e238d4a65578cae4a77332d54465a"><div class="ttname"><a href="struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:137</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
