INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_blc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_blc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_bnr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_bnr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_ccm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_ccm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_csc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_csc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_demosaic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_demosaic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_dgain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_dgain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_dpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_dpc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_ee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_ee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_gamma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_gamma
INFO: [VRFC 10-311] analyzing module isp_gamma_lut_y
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_stat_ae.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_stat_ae
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_stat_awb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_stat_awb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_top
INFO: [VRFC 10-311] analyzing module vid_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/isp_top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_utils.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dp_ram
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module shift_div
INFO: [VRFC 10-311] analyzing module hist_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isp_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/tb_dvp_raw_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dvp_raw_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/tb_dvp_xrgb_recv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dvp_xrgb_recv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_crop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_crop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_dscale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_dscale
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_hist_equ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_hist_equ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_sobel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_top
INFO: [VRFC 10-311] analyzing module vid_mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vid_mux' [D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_top.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/vip_top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_vip_1.0/hdl/vip/vip_yuv2rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_yuv2rgb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/tb_raw_rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_raw_rgb
