{"sha": "6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmUxZDU5NjFjZWEwOWE2M2NlNmVkMmQwZWJmNDQzYTFlYWYzOTk1OA==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2013-10-12T07:49:47Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2013-10-12T07:49:47Z"}, "message": "[AArch64] Fix early-clobber operands to vtbx[1,3]\n\ngcc/\n\t* config/aarch64/arm_neon.h\n\t(vtbx<1,3>_<psu>8): Fix register constriants.\n\nFrom-SVN: r203478", "tree": {"sha": "42aa8a65a6539c37729197ea02dade7110e7a596", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/42aa8a65a6539c37729197ea02dade7110e7a596"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ea0882a0ab42b96102df1b0a7cae751022191c78", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ea0882a0ab42b96102df1b0a7cae751022191c78", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ea0882a0ab42b96102df1b0a7cae751022191c78"}], "stats": {"total": 17, "additions": 11, "deletions": 6}, "files": [{"sha": "b0fd76c3782c92d00693c7c8105f7ac0916b85e1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958", "patch": "@@ -1,3 +1,8 @@\n+2013-10-12  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/arm_neon.h\n+\t(vtbx<1,3>_<psu>8): Fix register constriants.\n+\n 2013-10-11  Jeff Law  <law@redhat.com>\n \n \tPR tree-optimization/58640"}, {"sha": "f7c9db692a48575a3772214d08ae35f491ad8a73", "filename": "gcc/config/aarch64/arm_neon.h", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Farm_neon.h?ref=6e1d5961cea09a63ce6ed2d0ebf443a1eaf39958", "patch": "@@ -15636,7 +15636,7 @@ vtbx1_s8 (int8x8_t r, int8x8_t tab, int8x8_t idx)\n \t   \"cmhs %0.8b, %3.8b, %0.8b\\n\\t\"\n \t   \"tbl %1.8b, {%2.16b}, %3.8b\\n\\t\"\n \t   \"bsl %0.8b, %4.8b, %1.8b\\n\\t\"\n-           : \"+w\"(result), \"=w\"(tmp1)\n+           : \"+w\"(result), \"=&w\"(tmp1)\n            : \"w\"(temp), \"w\"(idx), \"w\"(r)\n            : /* No clobbers */);\n   return result;\n@@ -15652,7 +15652,7 @@ vtbx1_u8 (uint8x8_t r, uint8x8_t tab, uint8x8_t idx)\n \t   \"cmhs %0.8b, %3.8b, %0.8b\\n\\t\"\n \t   \"tbl %1.8b, {%2.16b}, %3.8b\\n\\t\"\n \t   \"bsl %0.8b, %4.8b, %1.8b\\n\\t\"\n-           : \"+w\"(result), \"=w\"(tmp1)\n+           : \"+w\"(result), \"=&w\"(tmp1)\n            : \"w\"(temp), \"w\"(idx), \"w\"(r)\n            : /* No clobbers */);\n   return result;\n@@ -15668,7 +15668,7 @@ vtbx1_p8 (poly8x8_t r, poly8x8_t tab, uint8x8_t idx)\n \t   \"cmhs %0.8b, %3.8b, %0.8b\\n\\t\"\n \t   \"tbl %1.8b, {%2.16b}, %3.8b\\n\\t\"\n \t   \"bsl %0.8b, %4.8b, %1.8b\\n\\t\"\n-           : \"+w\"(result), \"=w\"(tmp1)\n+           : \"+w\"(result), \"=&w\"(tmp1)\n            : \"w\"(temp), \"w\"(idx), \"w\"(r)\n            : /* No clobbers */);\n   return result;\n@@ -15723,7 +15723,7 @@ vtbx3_s8 (int8x8_t r, int8x8x3_t tab, int8x8_t idx)\n \t   \"cmhs %0.8b, %3.8b, %0.8b\\n\\t\"\n \t   \"tbl %1.8b, {v16.16b - v17.16b}, %3.8b\\n\\t\"\n \t   \"bsl %0.8b, %4.8b, %1.8b\\n\\t\"\n-           : \"+w\"(result), \"=w\"(tmp1)\n+           : \"+w\"(result), \"=&w\"(tmp1)\n            : \"Q\"(temp), \"w\"(idx), \"w\"(r)\n            : \"v16\", \"v17\", \"memory\");\n   return result;\n@@ -15742,7 +15742,7 @@ vtbx3_u8 (uint8x8_t r, uint8x8x3_t tab, uint8x8_t idx)\n \t   \"cmhs %0.8b, %3.8b, %0.8b\\n\\t\"\n \t   \"tbl %1.8b, {v16.16b - v17.16b}, %3.8b\\n\\t\"\n \t   \"bsl %0.8b, %4.8b, %1.8b\\n\\t\"\n-           : \"+w\"(result), \"=w\"(tmp1)\n+           : \"+w\"(result), \"=&w\"(tmp1)\n            : \"Q\"(temp), \"w\"(idx), \"w\"(r)\n            : \"v16\", \"v17\", \"memory\");\n   return result;\n@@ -15761,7 +15761,7 @@ vtbx3_p8 (poly8x8_t r, poly8x8x3_t tab, uint8x8_t idx)\n \t   \"cmhs %0.8b, %3.8b, %0.8b\\n\\t\"\n \t   \"tbl %1.8b, {v16.16b - v17.16b}, %3.8b\\n\\t\"\n \t   \"bsl %0.8b, %4.8b, %1.8b\\n\\t\"\n-           : \"+w\"(result), \"=w\"(tmp1)\n+           : \"+w\"(result), \"=&w\"(tmp1)\n            : \"Q\"(temp), \"w\"(idx), \"w\"(r)\n            : \"v16\", \"v17\", \"memory\");\n   return result;"}]}