# asyn_fifo

This project is nearing completion, welcome to provide suggestions.

## Reference
[1] Clifford E. Cummings, Synthesis and Scripting Techniques for Designing MultiAsynchronous Clock Designs, 2001

[2] Clifford E. Cummings, Simulation and Synthesis Techniques for Asynchronous FIFO Design, 2002

[3] Clifford E. Cummings, Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog, 2008
