/***************************************************************************//**
 *   @file   ad9545.c
 *   @brief  Implementation of ad9545 Clock Driver.
 *   @author Jonathan Santos (Jonathan.Santos@analog.com)
********************************************************************************
 * Copyright 2024(c) Analog Devices, Inc.
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *  - Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  - Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *  - Neither the name of Analog Devices, Inc. nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *  - The use of this software may or may not infringe the patent rights
 *    of one or more patent holders.  This license does not release you
 *    from the requirement that you obtain separate licenses from these
 *    patent holders to use this software.
 *  - Use of the software either in source or binary form, must be run
 *    on or directly connected to an Analog Devices Inc. component.
 *
 * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/

/******************************************************************************/
/***************************** Include Files **********************************/
/******************************************************************************/
#include <stdio.h>
#include <stdlib.h>
#include <stdbool.h>
#include <string.h>
#include "no_os_print_log.h"
#include "no_os_error.h"
#include "no_os_util.h"
#include "no_os_clk.h"
#include "ad9545.h"
#include "no_os_alloc.h"
#include "sys/types.h"

static const char *ad9545_aux_dpll_name = "AUX_DPLL";

/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

/**
 * Wrapper used to read device registers.
 * @param dev - The device structure.
 * @param reg_addr - The register address.
 * @param reg_data - The register data.
 * @return 0 in case of success, negative error code otherwise.
 */
int32_t ad9545_read_reg(struct ad9545_dev *dev,
			uint16_t reg_addr,
			uint8_t *reg_data)
{
	return dev->reg_read(dev, reg_addr, reg_data);
}

/**
 * Wrapper used to write to device registers.
 * @param dev - The device structure.
 * @param reg_addr - The register address.
 * @param reg_data - The register data.
 * @return 0 in case of success, negative error code otherwise.
 */
int32_t ad9545_write_reg(struct ad9545_dev *dev,
			 uint16_t reg_addr,
			 uint8_t reg_data)
{
	return dev->reg_write(dev, reg_addr, reg_data);
}

/**
 * Wrapper used of multibyte reads.
 * @param dev - The device structure.
 * @param reg_addr - The register address.
 * @param reg_data - The register data.
 * @param count - Number of bytes to read.
 * @return 0 in case of success, negative error code otherwise.
 */
int32_t ad9545_read_reg_multiple(struct ad9545_dev *dev,
				 uint16_t reg_addr,
				 uint8_t *reg_data,
				 uint16_t count)
{
	return dev->reg_read_multiple(dev, reg_addr, reg_data, count);
}

/**
 * Wrapper used of multibyte write.
 * @param dev - The device structure.
 * @param reg_addr - The register address.
 * @param reg_data - The register data.
 * @param count - Number of bytes to write.
 * @return 0 in case of success, negative error code otherwise.
 */
int32_t ad9545_write_reg_multiple(struct ad9545_dev *dev,
				  uint16_t reg_addr,
				  uint8_t *reg_data,
				  uint16_t count)
{
	return dev->reg_write_multiple(dev, reg_addr, reg_data, count);
}

/**
 * Write to device using a mask.
 * @param dev - The device structure.
 * @param reg_addr - The register address.
 * @param mask - The mask.
 * @param data - The register data.
 * @return 0 in case of success, negative error code otherwise.
 */
int32_t ad9545_write_mask(struct ad9545_dev *dev,
			  uint16_t reg_addr,
			  uint32_t mask,
			  uint8_t data)
{
	uint8_t reg_data;
	int32_t ret;

	ret = ad9545_read_reg(dev, reg_addr, &reg_data);
	if (ret)
		return ret;

	reg_data &= ~mask;
	reg_data |= data;

	return ad9545_write_reg(dev, reg_addr, reg_data);
}

static int ad9545_io_update(struct ad9545_dev *dev)
{
	return ad9545_write_reg(dev, AD9545_IO_UPDATE, AD9545_UPDATE_REGS);
}

static int ad9545_get_r_div(struct ad9545_dev *dev, int addr, uint32_t *r_div)
{
	uint32_t regval;
	uint32_t val, div;
	int ret;

	ret = ad9545_read_reg_multiple(dev, AD9545_REF_X_RDIV(addr), (uint8_t *)&regval,
				       4);
	if (ret)
		return ret;
	val = regval;
	div = no_os_field_get(AD9545_R_DIV_MSK, val);

	/* r-div ratios are mapped from 0 onward */
	*r_div = div + 1;

	return 0;
}

static int32_t ad9545_in_clk_recalc_rate(struct no_os_clk_desc *hw,
		uint64_t *rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	uint32_t div;
	uint64_t parent_rate;
	int ret;

	ret = ad9545_get_r_div(dev, hw->hw_ch_num, &div);
	if (ret) {
		pr_err("Could not read r div value.");
		return -EINVAL;
	}
	ret = no_os_clk_recalc_rate(dev->ref_in_clks[hw->hw_ch_num].parent_clk,
				    &parent_rate);
	if (ret)
		return -EINVAL;
	*rate = NO_OS_DIV_ROUND_CLOSEST(parent_rate, div);
	return 0;
}

static int ad9545_tdc_source_valid(struct ad9545_pll_clk *clk,
				   unsigned int tdc_source)
{
	uint8_t regval;
	int ret;

	if (tdc_source >= AD9545_MAX_REFS) {
		ret = ad9545_read_reg(clk->dev, AD9545_MISC, &regval);
		if (ret)
			return ret;

		if (tdc_source == AD9545_MAX_REFS)
			return !(regval & AD9545_MISC_AUX_NC0_ERR_MSK);
		else
			return !(regval & AD9545_MISC_AUX_NC1_ERR_MSK);
	} else {
		ret = ad9545_read_reg(clk->dev, AD9545_REFX_STATUS(tdc_source), &regval);
		if (ret)
			return ret;

		return !!(regval & AD9545_REFX_VALID_MSK);
	}
}

static uint8_t ad9545_pll_get_parent(struct no_os_clk_desc *hw)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_pll_clk *clk = &dev->pll_clks[hw->hw_ch_num];
	struct ad9545_dpll_profile *profile;
	uint8_t best_prio = 0xFF;
	uint8_t best_parent;
	int ret;
	int i;

	ret = ad9545_io_update(dev);
	if (ret)
		return ret;

	/*
	 * A DPLL will pick a parent clock depending
	 * on the priorities and if it is a valid timestamp source.
	 */
	for (i = 0; i < AD9545_MAX_DPLL_PROFILES; i++) {
		profile = &clk->profiles[i];
		if (!profile->en)
			continue;

		ret = ad9545_tdc_source_valid(clk, profile->tdc_source);
		if (ret < 0)
			return clk->num_parents;

		if (ret > 0 && profile->priority < best_prio) {
			best_prio = profile->priority;
			best_parent = profile->parent_index;
		}
	}

	if (best_prio != 0xFF)
		return best_parent;

	return clk->num_parents;
}

static int ad9545_get_q_div(struct ad9545_dev *dev, int addr, uint32_t *q_div)
{
	uint32_t regval;
	int ret;

	ret = ad9545_read_reg_multiple(dev, AD9545_QX_DIV(addr), (uint8_t *)&regval, 4);
	if (ret)
		return ret;

	*q_div = regval;

	return 0;
}

static int32_t ad9545_pll_clk_recalc_rate(struct no_os_clk_desc *hw,
		uint64_t *rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_pll_clk *clk = &dev->pll_clks[hw->hw_ch_num];
	uint64_t output_rate;
	uint64_t parent_rate;
	uint32_t regval;
	uint32_t frac;
	uint32_t mod;
	int ret;
	uint32_t m;
	uint32_t n;
	uint8_t i;

	m = 0;
	ret = ad9545_read_reg(hw->dev_desc, AD9545_APLLX_M_DIV(hw->hw_ch_num), &m);
	if (ret)
		return ret;

	/*
	 * If no ref is valid, pll will run in free run mode.
	 * At this point the NCO of the DPLL will output a free run frequency
	 * thus the output frequency of the PLL block will be:
	 * f NCO * M-div / 2
	 */
	i = ad9545_pll_get_parent(hw);
	if (i == clk->num_parents) {
		*rate = NO_OS_DIV_ROUND_UP(clk->free_run_freq, 2) * m;
		return 0;
	}

	ret = no_os_clk_recalc_rate(clk->parents[i], &parent_rate);

	if (ret)
		return ret;

	ret = ad9545_read_reg_multiple(clk->dev, AD9545_DPLLX_N_DIV(clk->address, i),
				       (uint8_t *)&regval, 4);
	if (ret)
		return ret;

	n = regval + 1;

	regval = 0;
	ret = ad9545_read_reg_multiple(clk->dev, AD9545_DPLLX_FRAC_DIV(clk->address, i),
				       (uint8_t *)&regval, 3);
	if (ret)
		return ret;

	frac = regval;

	regval = 0;
	ret = ad9545_read_reg_multiple(clk->dev, AD9545_DPLLX_MOD_DIV(clk->address, i),
				       (uint8_t *)&regval, 3);
	if (ret)
		return ret;

	mod = regval;

	if (clk->internal_zero_delay) {
		int output_nr = clk->internal_zero_delay_source;
		uint32_t q_div;

		ret = ad9545_get_q_div(clk->dev, output_nr, &q_div);
		if (ret)
			return ret;

		if (!m)
			return 0;

		if (clk->profiles[i].fb_tagging) {
			ret = ad9545_read_reg_multiple(clk->dev,
						       ad9545_out_regs[output_nr].modulation_counter_reg,
						       (uint8_t *)&regval, 4);
			if (ret)
				return ret;

			n = regval;
		} else {
			ret = ad9545_read_reg_multiple(clk->dev,
						       AD9545_DPLLX_HITLESS_N(clk->address, i),
						       (uint8_t *)&regval, 4);
			if (ret)
				return ret;

			n = regval + 1;
		}

		output_rate = 2 * q_div * parent_rate * n;
	} else {
		if (!mod)
			return 0;

		/* Output rate of APLL = parent_rate * (N + (Frac / Mod)) * M */
		output_rate = no_os_mul_u64_u32_div(frac * parent_rate, m, mod);
		output_rate += parent_rate * n * m;

	}
	*rate = output_rate / 2;
	return 0;
}

static uint32_t ad9545_calc_m_div(uint64_t rate)
{
	uint32_t m_div;

	/*
	 * PFD of APLL has input frequency limits in 162 - 350 Mghz range.
	 * Use APLL to upconvert this freq to Ghz range.
	 */
	m_div = no_os_div_u64(rate, ad9545_apll_pfd_rate_ranges_hz[0] / 2 +
			      ad9545_apll_pfd_rate_ranges_hz[1] / 2);
	m_div = no_os_clamp_t(uint8_t, m_div, AD9545_APLL_M_DIV_MIN,
			      AD9545_APLL_M_DIV_MAX);

	return m_div;
}

static int ad9545_calc_ftw(struct ad9545_pll_clk *clk, uint32_t freq,
			   uint64_t *tuning_word)
{
	uint64_t ftw = 1;
	uint32_t ftw_frac;
	uint32_t ftw_int;

	/*
	 * In case of unlock event the DPLL will go in open-loop mode and output
	 * the freq given by the freerun tuning word.
	 * DPLLx Freerun TW = (2 ^ 48) × (f NCO /f System )
	 */
	ftw = no_os_mul_u64_u32_div(ftw << 48, freq, clk->dev->sys_clk.sys_freq_hz);

	/*
	 * Check if FTW is valid:
	 * (2 ^ 48) / FTW = INT.FRAC where:
	 * 7 ≤ INT ≤ 13 and 0.05 ≤ FRAC ≤ 0.95
	 */
	ftw_int = NO_OS_DIV_U64((1ULL << 48), ftw);
	if (ftw_int < 7 || ftw_int > 13)
		return -EINVAL;

	no_os_div_u64_rem(NO_OS_DIV_U64(100 * (1ULL << 48), ftw), 100, &ftw_frac);
	if (ftw_frac < 5 || ftw_frac > 95)
		return -EINVAL;

	*tuning_word = ftw;

	return 0;
}

static int ad9545_set_q_div(struct ad9545_dev *dev, int addr, uint32_t q_div)
{
	uint32_t regval;
	int ret;

	regval = q_div;
	ret = ad9545_write_reg_multiple(dev, AD9545_QX_DIV(addr), (uint8_t *)&regval,
					4);
	if (ret)
		return ret;

	return ad9545_io_update(dev);
}

/*
 * Zero delay mode forbids use of the Fractional
 * part of DPLL in calculation, turning
 * the Digital PLL part in an Integer-N PLL.
 * The configuration turns into two cascaded Integer N PLLs.
 */
static uint64_t ad9545_calc_pll_zero_delay_params(struct ad9545_pll_clk *clk,
		uint64_t rate,
		uint64_t parent_rate, uint32_t *m, uint32_t *n,
		int profile_nr)
{
	uint64_t out_rate_hz;
	uint32_t m_div, n_div, q_div;
	int output_nr;

	output_nr = clk->internal_zero_delay_source;
	out_rate_hz = clk->internal_zero_delay_source_rate_hz;

	if (!out_rate_hz || !parent_rate)
		return rate;

	/*
	 * The frequency translation factor for internal zero delay mode:
	 * f_out_x = N * f_ref_div_x
	 */
	n_div = NO_OS_DIV_ROUND_CLOSEST(out_rate_hz, parent_rate);
	if (!n_div)
		return rate;

	/* set q-div beforehand */
	q_div = NO_OS_DIV_ROUND_UP(rate, out_rate_hz);
	ad9545_set_q_div(clk->dev, output_nr, q_div);

	/* half divider at output requires APLL to generate twice the frequency demanded */
	rate *= 2;

	/* Find a suitable M divider */
	for (m_div = AD9545_APLL_M_DIV_MIN; m_div < AD9545_APLL_M_DIV_MAX; m_div++) {
		uint64_t dpll_rate;

		if (rate % m_div != 0)
			continue;

		dpll_rate = NO_OS_DIV_ROUND_UP(rate, m_div);
		if (dpll_rate >= ad9545_apll_pfd_rate_ranges_hz[0] &&
		    dpll_rate <= ad9545_apll_pfd_rate_ranges_hz[1])
			break;
	}

	*m = m_div;
	*n = n_div;

	return q_div * out_rate_hz;
}

static uint64_t ad9545_calc_pll_params(struct ad9545_pll_clk *clk,
				       uint64_t rate,
				       uint64_t parent_rate, bool zero_delay, uint32_t *m, uint32_t *n,
				       uint64_t *frac, uint64_t *mod, int profile_nr)
{
	uint32_t min_dpll_n_div;
	uint64_t output_rate;
	uint32_t dpll_n_div;
	uint32_t m_div;
	uint64_t den;
	uint64_t num;

	if (zero_delay) {
		*frac = 0;
		*mod = 1;

		return ad9545_calc_pll_zero_delay_params(clk, rate, parent_rate, m, n,
				profile_nr);
	}

	/* half divider at output requires APLL to generate twice the frequency demanded */
	rate *= 2;

	m_div = ad9545_calc_m_div(rate);

	/*
	 * If N + FRAC / MOD = rate / (m_div * parent_rate)
	 * and N = [rate / (m_div * past_rate)]:
	 * We get: FRAC/MOD = (rate / (m_div * parent_rate)) - N
	 */
	dpll_n_div = NO_OS_DIV_U64(rate, no_os_mul_u64_u32_shr(parent_rate, m_div, 0));

	/*
	 * APLL has to be able to satisfy output freq bounds
	 * thus output of DPLL has a lower bound
	 */
	min_dpll_n_div = NO_OS_DIV_U64(ad9545_apll_rate_ranges_hz[clk->address][0],
				       AD9545_APLL_M_DIV_MAX * parent_rate);
	dpll_n_div = no_os_clamp_t(uint32_t, dpll_n_div, min_dpll_n_div,
				   AD9545_DPLL_MAX_N);

	num = rate - (dpll_n_div * m_div * parent_rate);
	den = m_div * parent_rate;
	no_os_rational_best_approximation_u64(num, den, AD9545_DPLL_MAX_FRAC,
					      AD9545_DPLL_MAX_MOD, frac, mod);
	*m = m_div;
	*n = dpll_n_div;

	output_rate = no_os_mul_u64_u32_div(*frac * parent_rate, m_div, *mod);
	output_rate += parent_rate * dpll_n_div * m_div;

	return (uint32_t)NO_OS_DIV_ROUND_CLOSEST(output_rate, 2);
}

static int ad9545_pll_clk_round_rate(struct no_os_clk_desc *hw,
				     uint64_t rate, uint64_t *rounded_rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_pll_clk *clk = &dev->pll_clks[hw->hw_ch_num];
	uint64_t parent_rate;
	uint64_t frac;
	uint64_t mod;
	bool zero_delay;
	int ret;
	uint64_t ftw;
	int i;
	uint32_t m;
	uint32_t n;

	clk->rate_requested_hz = rate;

	/* if no ref is valid, check if requested rate can be set in free run mode */
	i = ad9545_pll_get_parent(hw);
	if (i == clk->num_parents) {
		/* in free run mode output freq is given by f NCO * m / 2 */
		m = ad9545_calc_m_div(rate * 2);
		ret = ad9545_calc_ftw(clk,  no_os_div_u64(rate * 2, m), &ftw);
		if (ret)
			return ret;
		*rounded_rate = rate;
		return 0;
	}
	ret = no_os_clk_recalc_rate(clk->parents[i], &parent_rate);
	zero_delay = clk->internal_zero_delay;

	*rounded_rate = ad9545_calc_pll_params(clk, rate, parent_rate, zero_delay, &m,
					       &n, &frac, &mod, i);

	return 0;
}

static int ad9545_pll_set_feedback_tagging(struct ad9545_pll_clk *clk,
		uint64_t rate,
		uint64_t parent_rate, unsigned int profile_nr,
		uint32_t *n)
{
	uint64_t out_rate_hz;
	int fb_output_nr;
	uint32_t regval;
	uint32_t q_div;
	int ret;
	uint8_t val;

	clk->profiles[profile_nr].fb_tagging = true;

	val = no_os_field_prep(AD9545_TAG_MODE_MSK,
			       AD9545_FB_PATH_TAG) | AD9545_BASE_FILTER_MSK;
	ret = ad9545_write_mask(clk->dev, AD9545_DPLLX_FB_MODE(clk->address,
				profile_nr),
				AD9545_BASE_FILTER_MSK | AD9545_TAG_MODE_MSK, val);
	if (ret)
		return ret;

	fb_output_nr = clk->internal_zero_delay_source;
	out_rate_hz = clk->internal_zero_delay_source_rate_hz;

	if (!out_rate_hz)
		return 0;

	q_div = NO_OS_DIV_ROUND_UP(rate, out_rate_hz);

	/* Limit tagging frequency via N-Div */
	*n = NO_OS_DIV_ROUND_UP(out_rate_hz, AD9545_IN_MAX_TDC_FREQ_HZ);
	regval = *n - 1;
	ret = ad9545_write_reg_multiple(clk->dev, AD9545_DPLLX_HITLESS_N(clk->address,
					profile_nr),
					(uint8_t *)&regval, 4);
	if (ret)
		return ret;

	/* determine modulation period */
	regval = NO_OS_DIV_ROUND_CLOSEST_ULL(rate, q_div * parent_rate);
	ret = ad9545_write_reg_multiple(clk->dev,
					ad9545_out_regs[fb_output_nr].modulation_counter_reg,
					(uint8_t *)&regval, 4);
	if (ret)
		return ret;

	return ad9545_write_mask(clk->dev, ad9545_out_regs[fb_output_nr].modulator_reg,
				 AD9545_MODULATOR_EN, AD9545_MODULATOR_EN);
}

static int ad9545_set_freerun_freq(struct ad9545_pll_clk *clk, uint32_t freq)
{
	uint64_t regval;
	uint64_t ftw;
	int ret;

	if (!freq)
		return 0;

	ret = ad9545_calc_ftw(clk, freq, &ftw);
	if (ret)
		return ret;

	regval = ftw;
	ret = ad9545_write_reg_multiple(clk->dev, AD9545_DPLLX_FTW(clk->address),
					(uint8_t *)&regval, 6);
	if (ret)
		return ret;

	clk->free_run_freq = freq;
	return ad9545_io_update(clk->dev);
}


static int ad9545_pll_set_rate(struct no_os_clk_desc *hw, uint64_t rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_pll_clk *clk = &dev->pll_clks[hw->hw_ch_num];
	uint64_t parent_rate;
	uint64_t frac;
	uint64_t mod;
	bool zero_delay;
	uint32_t regval;
	uint32_t q_div;
	int ret;
	uint32_t m;
	uint32_t n;
	int i;

	/*
	 * When setting a PLL rate, precalculate params for all enabled profiles.
	 * At this point there may or may not be a valid reference.
	 */

	if (!rate)
		return -EINVAL;

	for (i = 0; i < clk->num_parents; i++) {
		ret = no_os_clk_recalc_rate(clk->parents[i], &parent_rate);
		if (ret)
			return -EINVAL;
		zero_delay = clk->internal_zero_delay;
		ad9545_calc_pll_params(clk, rate, parent_rate, zero_delay, &m, &n,
				       &frac,
				       &mod, i);

		/*
		 * Feedback under 2 kHz needs to be from tagged
		 * sources when hitless mode is active.
		 */
		clk->profiles[i].fb_tagging = false;
		if (zero_delay && parent_rate < 2000) {
			ret = ad9545_pll_set_feedback_tagging(clk, rate, parent_rate, i, &n);
		} else if (zero_delay) {
			ret = ad9545_write_reg(clk->dev,
					       AD9545_DPLLX_FB_MODE(clk->address, i),
					       no_os_field_prep(AD9545_EN_HITLESS_MSK, 1));
		} else {
			ret = ad9545_write_reg(clk->dev,
					       AD9545_DPLLX_FB_MODE(clk->address, i), 0);
		}

		if (ret)
			return ret;

		if (zero_delay) {
			/*
			 * In zero delay mode: Phase Buildout N needs to be programmed to:
			 * N BUILDOUT = N HITLESS × 2 × Q/M
			 */
			if (!clk->internal_zero_delay_source_rate_hz)
				return 0;

			q_div = NO_OS_DIV_ROUND_UP(rate, clk->internal_zero_delay_source_rate_hz);
			regval = NO_OS_DIV_ROUND_UP(n * 2 * q_div, m) - 1;
		} else {
			regval = n - 1;
		}

		ret = ad9545_write_reg_multiple(clk->dev,
						AD9545_DPLLX_N_DIV(clk->address, i),
						(uint8_t *)&regval, 4);
		if (ret)
			return ret;

		regval = n - 1;
		ret = ad9545_write_reg_multiple(clk->dev,
						AD9545_DPLLX_HITLESS_N(clk->address, i),
						(uint8_t *)&regval, 4);
		if (ret)
			return ret;

		ret = ad9545_write_reg(clk->dev, AD9545_APLLX_M_DIV(clk->address), m);
		if (ret)
			return ret;

		regval = frac;
		ret = ad9545_write_reg_multiple(clk->dev, AD9545_DPLLX_FRAC_DIV(clk->address,
						i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		regval = mod;
		ret = ad9545_write_reg_multiple(clk->dev, AD9545_DPLLX_MOD_DIV(clk->address, i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;
	}

	return ad9545_set_freerun_freq(clk, NO_OS_DIV_U64(rate * 2, m));
}

static const struct no_os_clk_platform_ops ad9545_in_clk_ops = {
	.clk_recalc_rate = ad9545_in_clk_recalc_rate,
};
static const struct no_os_clk_platform_ops ad9545_pll_clk_ops = {
	.clk_recalc_rate = ad9545_pll_clk_recalc_rate,
	.clk_round_rate = ad9545_pll_clk_round_rate,
	.clk_set_rate = ad9545_pll_set_rate,
};

static int ad9545_get_nco_center_freq(struct ad9545_dev *dev, int addr,
				      uint64_t *freq)
{
	uint64_t regval64 = 0;
	int ret;

	ret = ad9545_read_reg_multiple(dev, AD9545_NCOX_CENTER_FREQ(addr),
				       (uint8_t *)&regval64,
				       7);
	if (ret)
		return ret;

	*freq = regval64;

	return 0;
}

static int ad9545_get_nco_offset_freq(struct ad9545_dev *dev, int addr,
				      uint32_t *freq)
{
	uint32_t regval;
	int ret;

	ret = ad9545_read_reg_multiple(dev, AD9545_NCOX_OFFSET_FREQ(addr),
				       (uint8_t *)&regval, 4);
	if (ret)
		return ret;

	*freq = regval;

	return 0;
}

static int ad9545_get_nco_freq(struct ad9545_dev *dev, int addr, uint64_t *freq)
{
	uint64_t center_freq;
	uint32_t offset_freq;
	int shift;
	int ret;

	ret = ad9545_get_nco_center_freq(dev, addr, &center_freq);
	if (ret)
		return ret;

	ret = ad9545_get_nco_offset_freq(dev, addr, &offset_freq);
	if (ret)
		return ret;

	/* align center frequency and offset frequency, and then add */
	shift = AD9545_NCO_CENTER_FREQ_FRAC_WIDTH - AD9545_NCO_OFFSET_FREQ_FRAC_WIDTH;
	*freq = center_freq + ((uint64_t)offset_freq << shift);

	return 0;
}
static int ad9545_get_nco_freq_hz(struct ad9545_dev *dev, int addr,
				  uint32_t *freq)
{
	uint64_t val64;
	uint32_t freq_int;
	int ret;

	ret = ad9545_get_nco_freq(dev, addr, &val64);
	if (ret)
		return ret;

	freq_int = val64 >> AD9545_NCO_CENTER_FREQ_FRAC_WIDTH;

	if (val64 & NO_OS_BIT_ULL(AD9545_NCO_CENTER_FREQ_FRAC_WIDTH - 1))
		freq_int++;

	*freq = freq_int;

	return 0;
}

static int32_t ad9545_nco_clk_recalc_rate(struct no_os_clk_desc *hw,
		uint64_t *rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_aux_nco_clk *clk = &dev->aux_nco_clks[hw->hw_ch_num];
	uint32_t get_rate;
	int ret;

	ret = ad9545_get_nco_freq_hz(clk->dev, clk->address, &get_rate);
	if (ret) {
		pr_err("Could not read NCO freq.");
		return -EINVAL;
	}
	*rate = get_rate;

	return 0;
}

static int ad9545_nco_clk_round_rate(struct no_os_clk_desc *hw,
				     uint64_t rate, uint64_t *rounded_rate)
{
	*rounded_rate = no_os_min(rate, (uint64_t)AD9545_NCO_FREQ_INT_MAX + 1);

	return 0;
}

static int ad9545_set_nco_center_freq(struct ad9545_dev *dev, int addr,
				      uint64_t freq)
{
	uint64_t regval64;

	if (freq > AD9545_NCO_CENTER_FREQ_MAX)
		return -EINVAL;

	regval64 = freq;
	return ad9545_write_reg_multiple(dev, AD9545_NCOX_CENTER_FREQ(addr),
					 (uint8_t *)&regval64,
					 7);
}

static int ad9545_set_nco_offset_freq(struct ad9545_dev *dev, int addr,
				      uint32_t freq)
{
	uint32_t regval;

	regval = freq;

	return ad9545_write_reg_multiple(dev, AD9545_NCOX_OFFSET_FREQ(addr),
					 (uint8_t *)&regval,
					 4);
}

static int ad9545_set_nco_freq_hz(struct ad9545_dev *dev, int addr,
				  uint32_t freq)
{
	uint64_t center_freq;
	uint32_t center_freq_int, offset_freq, offset_freq_int;
	bool use_fractional;
	int ret;

	if (freq > AD9545_NCO_FREQ_INT_MAX + 1)
		return -EINVAL;

	use_fractional = (freq == (AD9545_NCO_FREQ_INT_MAX + 1));
	if (use_fractional)
		freq--;

	if (freq <= AD9545_NCO_CENTER_FREQ_INT_MAX) {
		center_freq_int = freq;
		offset_freq_int = 0;
	} else {
		center_freq_int = AD9545_NCO_CENTER_FREQ_INT_MAX;
		offset_freq_int = freq - center_freq_int;
	}

	center_freq = no_os_field_prep_u64(AD9545_NCO_CENTER_FREQ_INT_MSK,
					   center_freq_int);
	if (use_fractional)
		center_freq |= NO_OS_BIT_ULL(AD9545_NCO_CENTER_FREQ_FRAC_WIDTH - 1);

	ret = ad9545_set_nco_center_freq(dev, addr, center_freq);
	if (ret)
		return ret;

	offset_freq = no_os_field_prep(AD9545_NCO_OFFSET_FREQ_INT_MSK, offset_freq_int);
	if (use_fractional)
		offset_freq |= NO_OS_BIT(AD9545_NCO_OFFSET_FREQ_FRAC_WIDTH - 1);

	ret = ad9545_set_nco_offset_freq(dev, addr, offset_freq);
	if (ret)
		return ret;

	return ad9545_io_update(dev);
}

static int ad9545_nco_clk_set_rate(struct no_os_clk_desc *hw, uint64_t rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_aux_nco_clk *clk = &dev->aux_nco_clks[hw->hw_ch_num];
	return ad9545_set_nco_freq_hz(clk->dev, clk->address, (uint32_t) rate);
}

static const struct no_os_clk_platform_ops ad9545_nco_clk_ops = {
	.clk_recalc_rate = ad9545_nco_clk_recalc_rate,
	.clk_round_rate = ad9545_nco_clk_round_rate,
	.clk_set_rate = ad9545_nco_clk_set_rate,
};

static int ad9545_tdc_clk_recalc_rate(struct no_os_clk_desc *hw, uint64_t *rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_aux_tdc_clk *clk = &dev->aux_tdc_clks[hw->hw_ch_num];
	int ret;
	uint64_t parent_rate;
	uint8_t div;

	ret = no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	if (ret)
		return -EINVAL;

	ret = ad9545_read_reg(clk->dev, AD9545_TDCX_DIV(clk->address), &div);
	if (ret) {
		pr_err("Could not read TDC freq.");
		return ret;
	}

	div++;

	*rate = NO_OS_DIV_ROUND_UP((uint64_t)parent_rate, div);

	return 0;
}

static int ad9545_tdc_clk_round_rate(struct no_os_clk_desc *hw,
				     uint64_t rate, uint64_t *rounded_rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_aux_tdc_clk *clk = &dev->aux_tdc_clks[hw->hw_ch_num];
	int ret;
	uint32_t div;
	uint64_t parent_rate;

	if (!rate)
		return -EINVAL;

	ret = no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	if (ret)
		return -EINVAL;

	div = no_os_clamp_t(uint8_t, NO_OS_DIV_ROUND_UP((uint64_t)parent_rate, rate), 1,
			    UINT8_MAX);

	*rounded_rate = NO_OS_DIV_ROUND_UP((uint64_t)parent_rate, div);
	return 0;
}

static int ad9545_set_tdc_div(struct ad9545_aux_tdc_clk *clk, uint32_t div)
{
	int ret;

	if (!div)
		return -EINVAL;

	ret = ad9545_write_reg(clk->dev, AD9545_TDCX_DIV(clk->address), --div);
	if (ret)
		return ret;

	return ad9545_io_update(clk->dev);
}

static int ad9545_tdc_clk_set_rate(struct no_os_clk_desc *hw, uint64_t rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_aux_tdc_clk *clk = &dev->aux_tdc_clks[hw->hw_ch_num];
	uint64_t parent_rate;
	uint64_t regval64;
	uint64_t period_es;
	uint32_t div;
	int ret;

	ret = no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	if (ret)
		return ret;

	if (!parent_rate || !rate)
		return 0;

	/* write parent rate received at the Mx pin in attoseconds */
	period_es = no_os_div_u64(1000000000000000000ULL, parent_rate);
	regval64 = period_es;
	ret = ad9545_write_reg_multiple(clk->dev, AD9545_TDCX_PERIOD(clk->address),
					(uint8_t *)&regval64, 8);
	if (ret)
		return ret;

	div = no_os_clamp_t(uint8_t, NO_OS_DIV_ROUND_UP((uint64_t)parent_rate, rate), 1,
			    UINT8_MAX);

	return ad9545_set_tdc_div(clk, div);
}

static const struct no_os_clk_platform_ops ad9545_aux_tdc_clk_ops = {
	.clk_recalc_rate = ad9545_tdc_clk_recalc_rate,
	.clk_round_rate = ad9545_tdc_clk_round_rate,
	.clk_set_rate = ad9545_tdc_clk_set_rate,
};

static int ad9545_aux_dpll_clk_recalc_rate(struct no_os_clk_desc *hw,
		uint64_t *rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_aux_dpll_clk *clk = &dev->aux_dpll_clk;
	uint64_t parent_rate;

	no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	*rate = parent_rate;

	return 0;
}

static const struct no_os_clk_platform_ops ad9545_aux_dpll_clk_ops = {
	.clk_recalc_rate = ad9545_aux_dpll_clk_recalc_rate,
};

static int ad9545_output_muting(struct ad9545_out_clk *clk, bool mute)
{
	uint8_t regval = 0;
	int ret;
	uint8_t mask;

	if (clk->address % 2)
		mask = AD9545_DIV_OPS_MUTE_AA_MSK;
	else
		mask = AD9545_DIV_OPS_MUTE_A_MSK;

	if (mute)
		regval = mask;

	ret = ad9545_write_mask(clk->dev, AD9545_DIV_OPS_QX(clk->address), mask,
				regval);
	if (ret)
		return ret;

	return ad9545_io_update(clk->dev);
}

static int ad9545_trigger_n_shot(struct ad9545_out_clk *clk)
{
	uint8_t channel = 0;
	int ret;

	if (clk->address > AD9545_Q0CC)
		channel = 1;

	ret = ad9545_write_mask(clk->dev, AD9545_CTRL_CH(channel),
				AD9545_CTRL_CH_NSHOT_MSK,
				AD9545_CTRL_CH_NSHOT_MSK);
	if (ret)
		return ret;

	ret = ad9545_io_update(clk->dev);
	if (ret)
		return ret;

	ret = ad9545_write_mask(clk->dev, AD9545_CTRL_CH(channel),
				AD9545_CTRL_CH_NSHOT_MSK,
				0);
	if (ret)
		return ret;

	return ad9545_io_update(clk->dev);
}

static int ad9545_out_clk_get_nshot(struct no_os_clk_desc *hw)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_out_clk *clk = &dev->out_clks[hw->hw_ch_num];
	int channel = 0;
	int ret;
	uint8_t val;

	ret = ad9545_read_reg(clk->dev, ad9545_out_regs[clk->address].nshot_en_reg,
			      &val);
	if (ret)
		return ret;

	if (!(ad9545_out_regs[clk->address].nshot_en_msk & val))
		return 0;

	if (clk->address > AD9545_Q0CC)
		channel = 1;

	ret = ad9545_read_reg(clk->dev, AD9545_NSHOT_REQ_CH(channel), &val);
	if (ret)
		return ret;

	return no_os_field_get(AD9545_NSHOT_NR_MSK, val);
}

static int ad9545_out_clk_enable(struct no_os_clk_desc *hw)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_out_clk *clk = &dev->out_clks[hw->hw_ch_num];

	if (ad9545_out_clk_get_nshot(hw))
		return ad9545_trigger_n_shot(clk);
	else
		return ad9545_output_muting(clk, false);
}

static int ad9545_out_clk_disable(struct no_os_clk_desc *hw)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_out_clk *clk = &dev->out_clks[hw->hw_ch_num];

	/*
	 * When the n-shot feature is enabled,
	 * the clocks are automatically muted at
	 * the end of the burst.
	 */
	if (!ad9545_out_clk_get_nshot(hw))
		return ad9545_output_muting(clk, true);

	return 0;
}

static int ad9545_out_clk_recalc_rate(struct no_os_clk_desc *hw, uint64_t *rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_out_clk *clk = &dev->out_clks[hw->hw_ch_num];
	uint32_t qdiv;
	int ret;
	uint64_t parent_rate;

	ret = ad9545_get_q_div(clk->dev, clk->address, &qdiv);
	if (ret) {
		pr_err("Could not read Q div value.");
		return -EINVAL;
	}

	no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	if (ret)
		return -EINVAL;

	*rate = no_os_div_u64(parent_rate, qdiv);
	return 0;
}

static int ad9545_out_clk_round_rate(struct no_os_clk_desc *hw, uint64_t rate,
				     uint64_t *out_rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_out_clk *clk = &dev->out_clks[hw->hw_ch_num];
	uint64_t parent_rate;
	uint32_t qdiv;
	int ret;

	ret = no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	if (ret)
		return -EINVAL;

	qdiv = NO_OS_DIV_U64(parent_rate, rate);
	if (!qdiv)
		*out_rate = parent_rate;
	else
		*out_rate = no_os_div_u64(parent_rate, qdiv);

	return ret;
}

static int ad9545_out_clk_set_rate(struct no_os_clk_desc *hw, uint64_t rate)
{
	struct ad9545_dev *dev = hw->dev_desc;
	struct ad9545_out_clk *clk = &dev->out_clks[hw->hw_ch_num];
	uint64_t parent_rate;
	uint32_t qdiv;
	int ret;

	ret = no_os_clk_recalc_rate(clk->parent_clk, &parent_rate);
	if (ret)
		return -EINVAL;

	qdiv = NO_OS_DIV_U64(parent_rate, rate);

	if (!qdiv)
		qdiv = 1;

	return ad9545_set_q_div(clk->dev, clk->address, qdiv);
}

static const struct no_os_clk_platform_ops ad9545_out_clk_ops = {
	.clk_enable = ad9545_out_clk_enable,
	.clk_disable = ad9545_out_clk_disable,
	.clk_recalc_rate = ad9545_out_clk_recalc_rate,
	.clk_round_rate = ad9545_out_clk_round_rate,
	.clk_set_rate = ad9545_out_clk_set_rate,
};


static int32_t ad9545_check_id(struct ad9545_dev *dev)
{
	uint32_t chip_id;
	uint8_t val;
	int ret;

	ret = ad9545_read_reg(dev, AD9545_PRODUCT_ID_LOW, &val);
	if (ret)
		return ret;

	chip_id = val;
	ret = ad9545_read_reg(dev, AD9545_PRODUCT_ID_HIGH, &val);
	if (ret)
		return ret;

	chip_id += val << 8;
	if (chip_id != AD9545_CHIP_ID) {
		pr_err("Unrecognized CHIP_ID 0x%X\n", chip_id);
		return -ENODEV;
	}
	return ret;
}

static int ad9545_set_r_div(struct ad9545_dev *dev, uint32_t div, int addr)
{
	uint32_t regval;
	int ret;

	if (div > AD9545_R_DIV_MAX || div == 0) {
		pr_err("Invalid R-divider value (addr: %d): %u",
		       addr, div);
		return -EINVAL;
	}

	/* r-div ratios are mapped from 0 onward */
	div -= 1;

	regval = no_os_field_prep(AD9545_R_DIV_MSK, div);
	ret = ad9545_write_reg_multiple(dev, AD9545_REF_X_RDIV(addr),
					(uint8_t *)&regval, 4);
	if (ret)
		return ret;

	return ad9545_io_update(dev);
}

static int32_t ad9545_parse_inputs(struct ad9545_dev *dev,
				   struct ad9545_init_param *init_param)
{
	int ret = 0;
	uint8_t i;

	for (i = 0; i < NO_OS_ARRAY_SIZE(init_param->ref_in_clks); i++) {
		if (!init_param->ref_in_clks[i].ref_used)
			continue;

		dev->ref_in_clks[i].dev = dev;
		dev->ref_in_clks[i].ref_used = true;
		dev->ref_in_clks[i].address = init_param->ref_in_clks[i].address;

		dev->ref_in_clks[i].phase_lock_fill_rate =
			init_param->ref_in_clks[i].phase_lock_fill_rate;
		dev->ref_in_clks[i].phase_lock_drain_rate =
			init_param->ref_in_clks[i].phase_lock_drain_rate;
		dev->ref_in_clks[i].freq_lock_fill_rate =
			init_param->ref_in_clks[i].freq_lock_fill_rate;
		dev->ref_in_clks[i].freq_lock_drain_rate =
			init_param->ref_in_clks[i].freq_lock_drain_rate;

		dev->ref_in_clks[i].mode = init_param->ref_in_clks[i].mode;
		if (dev->ref_in_clks[i].mode == AD9545_SINGLE_ENDED) {
			dev->ref_in_clks[i].s_conf = init_param->ref_in_clks[i].s_conf;
		} else if (init_param->ref_in_clks[i].mode == AD9545_DIFFERENTIAL) {
			dev->ref_in_clks[i].d_conf = init_param->ref_in_clks[i].d_conf;
		} else {
			ret = -EINVAL;
			goto out_fail;
		}
		dev->ref_in_clks[i].r_div_ratio = init_param->ref_in_clks[i].r_div_ratio;
		dev->ref_in_clks[i].d_tol_ppb = init_param->ref_in_clks[i].d_tol_ppb;

		if (init_param->ref_in_clks[i].monitor_hyst_scale >= NO_OS_ARRAY_SIZE(
			    ad9545_hyst_scales_bp)) {
			ret = -EINVAL;
			goto out_fail;
		}
		dev->ref_in_clks[i].monitor_hyst_scale =
			init_param->ref_in_clks[i].monitor_hyst_scale;

		dev->ref_in_clks[i].valid_t_ms = init_param->ref_in_clks[i].valid_t_ms;
		dev->ref_in_clks[i].freq_thresh_ps = init_param->ref_in_clks[i].freq_thresh_ps;
		dev->ref_in_clks[i].phase_thresh_ps =
			init_param->ref_in_clks[i].phase_thresh_ps;
		dev->ref_in_clks[i].parent_clk = init_param->ref_in_clks[i].parent_clk;
	}

out_fail:
	return ret;
}

static int ad9545_parse_pll_profiles(struct ad9545_dev *dev,
				     struct ad9545_init_param *init_param, uint32_t addr)
{
	int ret = 0;

	/* parse DPLL profiles */
	uint32_t profile_addr;
	for (profile_addr = 0; profile_addr < AD9545_MAX_DPLL_PROFILES;
	     profile_addr++) {
		if (!init_param->pll_clks[addr].profiles[profile_addr].en)
			continue;

		dev->pll_clks[addr].profiles[profile_addr].en = true;
		dev->pll_clks[addr].profiles[profile_addr].address =
			init_param->pll_clks[addr].profiles[profile_addr].address;
		dev->pll_clks[addr].profiles[profile_addr].loop_bw_uhz =
			init_param->pll_clks[addr].profiles[profile_addr].loop_bw_uhz;
		dev->pll_clks[addr].fast_acq_trigger_mode =
			init_param->pll_clks[addr].fast_acq_trigger_mode;
		dev->pll_clks[addr].profiles[profile_addr].fast_acq_excess_bw =
			init_param->pll_clks[addr].profiles[profile_addr].fast_acq_excess_bw;
		dev->pll_clks[addr].profiles[profile_addr].fast_acq_timeout_ms =
			init_param->pll_clks[addr].profiles[profile_addr].fast_acq_timeout_ms;
		dev->pll_clks[addr].profiles[profile_addr].fast_acq_settle_ms =
			init_param->pll_clks[addr].profiles[profile_addr].fast_acq_settle_ms;
		dev->pll_clks[addr].profiles[profile_addr].priority =
			init_param->pll_clks[addr].profiles[profile_addr].priority;

		if (init_param->pll_clks[addr].profiles[profile_addr].tdc_source > 5) {
			ret = -EINVAL;
			goto out_fail;
		}
		dev->pll_clks[addr].profiles[profile_addr].tdc_source =
			init_param->pll_clks[addr].profiles[profile_addr].tdc_source;
	}

out_fail:
	return ret;
}

static int32_t ad9545_parse_plls(struct ad9545_dev *dev,
				 struct ad9545_init_param *init_param)
{
	uint32_t addr;
	int ret = 0;
	for (addr = 0; addr < NO_OS_ARRAY_SIZE(init_param->pll_clks); addr++) {
		if (!init_param->pll_clks[addr].pll_used)
			continue;
		dev->pll_clks[addr].pll_used = true;
		dev->pll_clks[addr].address = addr;
		dev->pll_clks[addr].slew_rate_limit_ps =
			init_param->pll_clks[addr].slew_rate_limit_ps;
		dev->pll_clks[addr].internal_zero_delay =
			init_param->pll_clks[addr].internal_zero_delay;

		if (init_param->pll_clks[addr].internal_zero_delay_source >= NO_OS_ARRAY_SIZE(
			    ad9545_out_clk_names)) {
			pr_err("Invalid zero-delay fb path: %u.\n",
			       init_param->pll_clks[addr].internal_zero_delay_source);
			ret = -EINVAL;
			goto out_fail;
		}
		dev->pll_clks[addr].internal_zero_delay_source =
			init_param->pll_clks[addr].internal_zero_delay_source;

		if (init_param->pll_clks[addr].internal_zero_delay_source_rate_hz >=
		    AD9545_MAX_ZERO_DELAY_RATE) {
			pr_err("Invalid zero-delay output rate: %llu.\n",
			       init_param->pll_clks[addr].internal_zero_delay_source_rate_hz);
			ret = -EINVAL;
			goto out_fail;
		}
		dev->pll_clks[addr].internal_zero_delay_source_rate_hz =
			init_param->pll_clks[addr].internal_zero_delay_source_rate_hz;

		ret = ad9545_parse_pll_profiles(dev, init_param, addr);
		if (ret)
			goto out_fail;
	}
out_fail:
	return ret;
}

static int32_t ad9545_parse_outputs(struct ad9545_dev *dev,
				    struct ad9545_init_param *init_param)
{
	uint8_t out_ind;

	for (out_ind = 0; out_ind < NO_OS_ARRAY_SIZE(init_param->out_clks); out_ind++) {
		if (!init_param->out_clks[out_ind].output_used)
			continue;

		dev->out_clks[out_ind].output_used = true;
		dev->out_clks[out_ind].address = out_ind;
		dev->out_clks[out_ind].source_current =
			init_param->out_clks[out_ind].source_current;
		dev->out_clks[out_ind].source_ua = init_param->out_clks[out_ind].source_ua;
		dev->out_clks[out_ind].output_mode = init_param->out_clks[out_ind].output_mode;
	}
	return 0;
}

static int32_t ad9545_parse_ncos(struct ad9545_dev *dev,
				 struct ad9545_init_param *init_param)
{
	uint8_t addr;

	for (addr = 0; addr < NO_OS_ARRAY_SIZE(init_param->aux_nco_clks); addr++) {
		if (!init_param->aux_nco_clks[addr].nco_used)
			continue;

		dev->aux_nco_clks[addr].nco_used = true;
		dev->aux_nco_clks[addr].address = addr;
		dev->aux_nco_clks[addr].dev = dev;
		dev->aux_nco_clks[addr].freq_thresh_ps =
			init_param->aux_nco_clks[addr].freq_thresh_ps;
		dev->aux_nco_clks[addr].phase_thresh_ps =
			init_param->aux_nco_clks[addr].phase_thresh_ps;
	}

	return 0;
}

static int32_t ad9545_parse_tdcs(struct ad9545_dev *dev,
				 struct ad9545_init_param *init_param)
{
	uint8_t addr;

	for (addr = 0; addr < NO_OS_ARRAY_SIZE(init_param->aux_tdc_clks); addr++) {
		if (!init_param->aux_tdc_clks[addr].tdc_used)
			continue;

		dev->aux_tdc_clks[addr].tdc_used = true;
		dev->aux_tdc_clks[addr].address = addr;
		dev->aux_tdc_clks[addr].dev = dev;

		if (init_param->aux_tdc_clks[addr].pin_nr >= NO_OS_ARRAY_SIZE(
			    ad9545_ref_m_clk_names)) {
			pr_err("Invalid Mx pin-nr: %d", init_param->aux_tdc_clks[addr].pin_nr);
			return -EINVAL;
		}

		dev->aux_tdc_clks[addr].parent_clk = init_param->aux_tdc_clks[addr].parent_clk;
		dev->aux_tdc_clks[addr].pin_nr = init_param->aux_tdc_clks[addr].pin_nr;
	}
	return 0;
}

static int32_t ad9545_parse_aux_dpll(struct ad9545_dev *dev,
				     struct ad9545_init_param *init_param)
{
	if (!init_param->aux_dpll_clk.dpll_used)
		return 0;

	dev->aux_dpll_clk.dpll_used = true;
	dev->aux_dpll_clk.dev = dev;
	dev->aux_dpll_clk.rate_change_limit =
		init_param->aux_dpll_clk.rate_change_limit;
	dev->aux_dpll_clk.source = init_param->aux_dpll_clk.source;
	dev->aux_dpll_clk.loop_bw_mhz = init_param->aux_dpll_clk.loop_bw_mhz;

	return 0;
}

static int32_t ad9545_parse_init(struct ad9545_dev *dev,
				 struct ad9545_init_param *init_param)
{
	int32_t ret;

	dev->sys_clk.ref_freq_hz = init_param->sys_clk.ref_freq_hz;
	dev->sys_clk.sys_clk_crystal = init_param->sys_clk.sys_clk_crystal;
	dev->sys_clk.sys_clk_freq_doubler = init_param->sys_clk.sys_clk_freq_doubler;

	/* Parse Init Inputs */
	ret = ad9545_parse_inputs(dev, init_param);
	if (ret)
		return ret;
	/* Parse PLLS */
	ret = ad9545_parse_plls(dev, init_param);
	if (ret)
		return ret;
	/* Parse Outputs */
	ret = ad9545_parse_outputs(dev, init_param);
	if (ret)
		return ret;
	/* Parse NCOS*/
	ret = ad9545_parse_ncos(dev, init_param);
	if (ret)
		return ret;
	/* Parse TDCS*/
	ret = ad9545_parse_tdcs(dev, init_param);
	if (ret)
		return ret;
	/* Parse DPLL */
	return ad9545_parse_aux_dpll(dev, init_param);
}

/**
 * Initialize the device.
 * @param device - The device structure.
 * @param init_param - The structure that contains the device initial
 *		       parameters.
 * @return 0 in case of success, negative error code otherwise.
 */
int32_t ad9545_init(struct ad9545_dev **device,
		    struct ad9545_init_param *init_param)
{
	struct ad9545_dev *dev;
	int32_t ret;

	dev = (struct ad9545_dev *)no_os_malloc(sizeof(*dev));
	if (!dev)
		return -ENOMEM;

	dev->comm_type = init_param->comm_type;
	if (dev->comm_type == SPI) {
		/* SPI */
		ret = no_os_spi_init(&dev->spi_desc, init_param->spi_init);
		if (ret)
			goto error;

		dev->reg_read = ad9545_spi_reg_read;
		dev->reg_write = ad9545_spi_reg_write;
		dev->reg_read_multiple = ad9545_spi_reg_read_multiple;
		dev->reg_write_multiple = ad9545_spi_reg_write_multiple;
	} else {
		/* I2C */
		ret = no_os_i2c_init(&dev->i2c_desc, init_param->i2c_init);
		if (ret)
			goto error;

		dev->reg_read = ad9545_i2c_reg_read;
		dev->reg_write = ad9545_i2c_reg_write;
		dev->reg_read_multiple = ad9545_i2c_reg_read_multiple;
		dev->reg_write_multiple = ad9545_i2c_reg_write_multiple;
	}

	ret = ad9545_write_reg(dev, AD9545_CONFIG_0, AD9545_RESET_REGS);
	if (ret)
		return ret;

	if (dev->comm_type == SPI) {
		/* Enable SDO Line */
		ret = ad9545_write_reg(dev, AD9545_CONFIG_0, 0x38);
		if (ret)
			return ret;
	}

	/* Check device */
	ret = ad9545_check_id(dev);
	if (ret)
		goto error;

	/* Device settings */
	ret = ad9545_parse_init(dev, init_param);
	if (ret)
		goto error;

	*device = dev;
	printf("ad9545 successfully initialized\n");
	no_os_mdelay(1000);
	return ret;
error:
	printf("ad9545 initialization error (%d)\n", ret);
	no_os_free(dev);
	no_os_mdelay(1000);
	return ret;
}

static int ad9545_sys_clk_setup(struct ad9545_dev *dev)
{
	uint64_t ref_freq_milihz;
	uint32_t stability_timer;
	uint64_t regval64;
	uint32_t regval;
	uint8_t div_ratio;
	uint32_t fosc;
	int ret;
	uint8_t val;
	uint32_t fs;
	int i;

	/*
	 * System frequency must be between 2250 MHz and 2415 MHz.
	 * fs = fosc * K / j
	 * K - feedback divider ratio [4, 255]
	 * j = 1/2 if frequency doubler is enabled
	 */
	fosc = NO_OS_DIV_ROUND_UP(dev->sys_clk.ref_freq_hz, 1000000);

	if (dev->sys_clk.sys_clk_freq_doubler)
		fosc *= 2;

	div_ratio = 0;
	for (i = AD9545_MIN_DIV_RATIO; i < AD9545_MAX_DIV_RATIO; i++) {
		fs = i * fosc;

		if (fs > AD9545_MIN_SYS_CLK_FREQ && fs < AD9545_MAX_SYS_CLK_FREQ) {
			div_ratio = i;
			break;
		}
	}

	if (!div_ratio) {
		pr_err("No feedback divider ratio for sys clk PLL found.\n");
		return -EINVAL;
	}

	dev->sys_clk.sys_freq_hz = dev->sys_clk.ref_freq_hz * div_ratio;
	if (dev->sys_clk.sys_clk_freq_doubler)
		dev->sys_clk.sys_freq_hz *= 2;

	ret = ad9545_write_reg(dev, AD9545_SYS_CLK_FB_DIV, div_ratio);
	if (ret)
		return ret;

	/* enable crystal maintaining amplifier */
	val = 0;
	if (dev->sys_clk.sys_clk_crystal)
		val |= NO_OS_BIT(3);

	if (dev->sys_clk.sys_clk_freq_doubler)
		val |= NO_OS_BIT(0);

	ret = ad9545_write_reg(dev, AD9545_SYS_CLK_INPUT, val);
	if (ret)
		return ret;

	/* write reference frequency provided at XOA, XOB in milliherz */
	ref_freq_milihz = no_os_mul_u32_u32(dev->sys_clk.ref_freq_hz, 1000);
	regval64 = ref_freq_milihz;

	ret = ad9545_write_reg_multiple(dev, AD9545_SYS_CLK_REF_FREQ,
					(uint8_t *)&regval64, 5);
	if (ret)
		return ret;

	stability_timer = no_os_field_prep(AD9545_SYS_CLK_STABILITY_PERIOD_MASK,
					   AD9545_SYS_CLK_STABILITY_MS);
	regval = stability_timer;
	return ad9545_write_reg_multiple(dev, AD9545_STABILITY_TIMER,
					 (uint8_t *)&regval, 3);
}

static int ad9545_input_refs_setup(struct ad9545_dev *dev)
{
	struct no_os_clk_init_param init[4] = {0};
	uint32_t regval;
	uint64_t regval64;
	uint64_t period_es;
	int ret;
	uint32_t val;
	uint8_t reg, i;

	/* configure input references */
	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->ref_in_clks); i += 2) {
		if (dev->ref_in_clks[i].mode == AD9545_DIFFERENTIAL) {
			reg = NO_OS_BIT(0);
			reg |= no_os_field_prep(AD9545_REF_CTRL_DIF_MSK, dev->ref_in_clks[i].d_conf);
		} else {
			reg = 0;
			reg |= no_os_field_prep(AD9545_REF_CTRL_REFA_MSK, dev->ref_in_clks[i].s_conf);
			reg |= no_os_field_prep(AD9545_REF_CTRL_REFAA_MSK,
						dev->ref_in_clks[i + 1].s_conf);
		}

		ret = ad9545_write_reg(dev, AD9545_REF_A_CTRL + i * 2, reg);
		if (ret)
			return ret;
	}

	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->ref_in_clks); i++) {
		if (!dev->ref_in_clks[i].ref_used)
			continue;
		/* configure refs r dividers */
		ret = ad9545_set_r_div(dev, dev->ref_in_clks[i].r_div_ratio, i);
		if (ret)
			return ret;

		/* write nominal period in attoseconds */
		period_es = 1000000000000000000ULL;
		ret = no_os_clk_recalc_rate(dev->ref_in_clks[i].parent_clk, &regval64);
		if (ret)
			return -EINVAL;

		val = regval64;
		if (!val)
			return -EINVAL;

		period_es = NO_OS_DIV_U64(period_es, val);

		regval = dev->ref_in_clks[i].d_tol_ppb;
		ret = ad9545_write_reg_multiple(dev, AD9545_REF_X_OFFSET_LIMIT(i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		regval64 = period_es;
		ret = ad9545_write_reg_multiple(dev, AD9545_REF_X_PERIOD(i),
						(uint8_t *)&regval64, 8);
		if (ret)
			return ret;

		ret = ad9545_write_reg(dev, AD9545_REF_X_MONITOR_HYST(i),
				       dev->ref_in_clks[i].monitor_hyst_scale);
		if (ret)
			return ret;

		regval = dev->ref_in_clks[i].freq_thresh_ps;
		ret = ad9545_write_reg_multiple(dev, AD9545_SOURCEX_FREQ_THRESH(i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		regval = dev->ref_in_clks[i].valid_t_ms;
		ret = ad9545_write_reg_multiple(dev, AD9545_REF_X_VALID_TIMER(i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		regval = dev->ref_in_clks[i].phase_thresh_ps;
		ret = ad9545_write_reg_multiple(dev, AD9545_SOURCEX_PHASE_THRESH(i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		regval = dev->ref_in_clks[i].freq_lock_fill_rate;
		if (regval) {
			ret = ad9545_write_reg(dev, AD9545_REF_X_FREQ_LOCK_FILL(i), regval);
			if (ret)
				return ret;
		}

		regval = dev->ref_in_clks[i].freq_lock_drain_rate;
		if (regval) {
			ret = ad9545_write_reg(dev, AD9545_REF_X_FREQ_LOCK_DRAIN(i), regval);
			if (ret)
				return ret;
		}

		regval = dev->ref_in_clks[i].phase_lock_fill_rate;
		if (regval) {
			ret = ad9545_write_reg(dev, AD9545_REF_X_PHASE_LOCK_FILL(i), regval);
			if (ret)
				return ret;
		}

		regval = dev->ref_in_clks[i].phase_lock_drain_rate;
		if (regval) {
			ret = ad9545_write_reg(dev, AD9545_REF_X_PHASE_LOCK_DRAIN(i), regval);
			if (ret)
				return ret;
		}

		init[i].name = ad9545_in_clk_names[i];
		init[i].platform_ops = &ad9545_in_clk_ops;
		init[i].hw_ch_num = i;
		init[i].dev_desc = dev;

		ret = no_os_clk_init(&dev->ref_in_clks[i].hw, &init[i]);
		if (ret)
			return ret;
	}

	/* disable unused references */
	reg = 0;
	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->ref_in_clks); i++) {
		if (!dev->ref_in_clks[i].ref_used)
			reg |= (1 << i);
	}

	return ad9545_write_reg(dev, AD9545_POWER_DOWN_REF, reg);
}

static int ad9545_aux_ncos_setup(struct ad9545_dev *dev)
{
	struct no_os_clk_init_param init[2] = {0};
	struct ad9545_aux_nco_clk *nco;
	uint32_t regval;
	int ret;
	uint8_t i;

	dev->clks[AD9545_CLK_NCO] = no_os_calloc(NO_OS_ARRAY_SIZE(
					    ad9545_aux_nco_clk_names),
				    sizeof(struct no_os_clk_desc *));
	if (!dev->clks[AD9545_CLK_NCO])
		return -ENOMEM;

	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->aux_nco_clks); i++) {
		nco = &dev->aux_nco_clks[i];
		if (!nco->nco_used)
			continue;

		regval = nco->freq_thresh_ps;
		ret = ad9545_write_reg_multiple(dev, AD9545_NCOX_FREQ_THRESH(i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		regval = nco->phase_thresh_ps;
		ret = ad9545_write_reg_multiple(dev, AD9545_NCOX_PHASE_THRESH(i),
						(uint8_t *)&regval, 3);
		if (ret)
			return ret;

		init[i].name = ad9545_aux_nco_clk_names[i];
		init[i].platform_ops = &ad9545_nco_clk_ops;
		init[i].hw_ch_num = i;
		init[i].dev_desc = dev;

		ret = no_os_clk_init(&nco->hw, &init[i]);
		if (ret)
			return ret;

		dev->clks[AD9545_CLK_NCO][i] = nco->hw;
	}

	return 0;
}

static int ad9545_calib_system_clock(struct ad9545_dev *dev)
{
	int ret;
	uint8_t reg, i, j;

	for (i = 0; i < 2; i++) {
		for (j = 0; j < NO_OS_ARRAY_SIZE(ad9545_vco_calibration_op); j++) {
			ret = ad9545_write_reg(dev, ad9545_vco_calibration_op[j][0],
					       ad9545_vco_calibration_op[j][1]);
			if (ret)
				return ret;
		}

		/* wait for sys pll to lock and become stable */
		no_os_mdelay(50 + AD9545_SYS_CLK_STABILITY_MS);

		ret = ad9545_read_reg(dev, AD9545_PLL_STATUS, &reg);
		if (ret)
			return ret;

		if (AD9545_SYS_PLL_STABLE(reg)) {
			ret = ad9545_write_reg(dev, AD9545_CALIB_CLK, 0);
			if (ret)
				return ret;

			return ad9545_io_update(dev);
		}
	}

	pr_err("System PLL unlocked.\n");
	return -EIO;
}

static int ad9545_aux_tdcs_setup(struct ad9545_dev *dev)
{
	struct no_os_clk_init_param init[NO_OS_ARRAY_SIZE(ad9545_aux_tdc_clk_names)] = {0};
	struct ad9545_aux_tdc_clk *tdc;
	int ret;
	uint8_t i;

	dev->clks[AD9545_CLK_AUX_TDC] = (struct no_os_clk_desc **)no_os_calloc(
						NO_OS_ARRAY_SIZE(ad9545_aux_tdc_clk_names),
						sizeof(*dev->clks[AD9545_CLK_AUX_TDC]));
	if (!dev->clks[AD9545_CLK_AUX_TDC])
		return -ENOMEM;

	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->aux_tdc_clks); i++) {
		tdc = &dev->aux_tdc_clks[i];
		if (!tdc->tdc_used)
			continue;

		/* redirect Mx pin to this TDC */
		ret = ad9545_write_reg(dev, AD9545_MX_PIN(tdc->pin_nr),
				       AD9545_MX_TO_TDCX(tdc->address));
		if (ret)
			return ret;

		init[i].name = ad9545_aux_tdc_clk_names[i];
		init[i].platform_ops = &ad9545_aux_tdc_clk_ops;
		init[i].hw_ch_num = i;
		init[i].dev_desc = dev;

		ret = no_os_clk_init(&tdc->hw, &init[i]);
		if (ret)
			return ret;

		dev->clks[AD9545_CLK_AUX_TDC][i] = tdc->hw;
	}

	return 0;
}

static int ad9545_aux_dpll_setup(struct ad9545_dev *dev)
{
	struct ad9545_aux_dpll_clk *clk;
	struct no_os_clk_init_param init;
	uint16_t regval;
	int ret;
	uint8_t val, i;

	clk = &dev->aux_dpll_clk;
	if (!clk->dpll_used)
		return 0;

	memset(&init, 0x00, sizeof(struct no_os_clk_init_param));

	if (clk->source < NO_OS_ARRAY_SIZE(ad9545_in_clk_names)) {
		val = clk->source;
		clk->parent_clk = dev->ref_in_clks[val].hw;
	} else {
		val = clk->source - NO_OS_ARRAY_SIZE(ad9545_in_clk_names);
		if (val > NO_OS_ARRAY_SIZE(ad9545_aux_tdc_clk_names))
			return -EINVAL;
		clk->parent_clk = dev->ref_in_clks[val].hw;
		val = val + 0x6;
	}

	ret = ad9545_write_reg(dev, AD9545_AUX_DPLL_SOURCE, val);
	if (ret)
		return ret;

	/* write loop bandwidth in dHz */
	regval = clk->loop_bw_mhz / 100;
	ret = ad9545_write_reg_multiple(dev, AD9545_AUX_DPLL_LOOP_BW,
					(uint8_t *)&regval, 2);
	if (ret)
		return ret;

	val = 0;
	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_rate_change_limit_map); i++) {
		if (ad9545_rate_change_limit_map[i] == clk->rate_change_limit) {
			val = i;
			break;
		}
	}

	ret = ad9545_write_reg(dev, AD9545_AUX_DPLL_CHANGE_LIMIT, val);
	if (ret)
		return ret;

	/* add compensation destination */
	ret = ad9545_write_reg(dev, AD9545_COMPENSATE_DPLL,
			       AD9545_COMPNESATE_VIA_AUX_DPLL);
	if (ret)
		return ret;

	ret = ad9545_write_reg(dev, AD9545_COMPENSATE_NCOS,
			       AD9545_COMPENSATE_NCOS_VIA_AUX_DPLL);
	if (ret)
		return ret;

	ret = ad9545_write_reg(dev, AD9545_COMPENSATE_TDCS,
			       AD9545_COMPENSATE_TDCS_VIA_AUX_DPLL);
	if (ret)
		return ret;

	init.name = ad9545_aux_dpll_name;
	init.platform_ops = &ad9545_aux_dpll_clk_ops;
	init.hw_ch_num = 1;
	init.dev_desc = dev;

	return no_os_clk_init(&clk->hw, &init);
}


static int ad9545_calib_apll(struct ad9545_dev *dev, int i)
{
	int cal_count;
	uint8_t reg;
	int ret;

	/* APLL VCO calibration operation */
	cal_count = 0;
	while (cal_count < 2) {
		ret = ad9545_write_reg(dev, AD9545_PWR_CALIB_CHX(i), 0);
		if (ret)
			return ret;

		ret = ad9545_io_update(dev);
		if (ret)
			return ret;

		ret = ad9545_write_reg(dev, AD9545_PWR_CALIB_CHX(i),
				       AD9545_CALIB_APLL);
		if (ret)
			return ret;

		ret = ad9545_io_update(dev);
		if (ret)
			return ret;

		cal_count += 1;
		no_os_mdelay(100);

		ret = ad9545_read_reg(dev, AD9545_PLLX_STATUS(i), &reg);
		if (ret)
			return ret;

		if (AD9545_APLL_LOCKED(reg)) {
			ret = ad9545_write_reg(dev, AD9545_PWR_CALIB_CHX(i), 0);
			if (ret)
				return ret;

			ret = ad9545_io_update(dev);
			if (ret)
				return ret;

			cal_count = 2;
		}
	}

	return ret;
}

int ad9545_calib_aplls(struct ad9545_dev *dev)
{
	int ret;
	uint8_t i;

	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_pll_clk_names); i++) {
		if (!dev->pll_clks[i].pll_used)
			continue;

		ret = ad9545_calib_apll(dev, i);
		if (ret)
			return ret;
	}

	return 0;
}


static int32_t ad9545_pll_fast_acq_setup(struct ad9545_pll_clk *pll,
		int profile)
{
	struct ad9545_dev *dev = pll->dev;
	unsigned int tmp;
	int ret;
	uint8_t reg, i;

	tmp = pll->profiles[profile].fast_acq_excess_bw;
	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_fast_acq_excess_bw_map); i++)
		if (tmp == ad9545_fast_acq_excess_bw_map[i])
			break;

	if (i < NO_OS_ARRAY_SIZE(ad9545_fast_acq_excess_bw_map)) {
		ret = ad9545_write_reg(dev, AD9545_DPLLX_FAST_L1(pll->address, profile), i);
		if (ret)
			return ret;
	} else {
		pr_err("Wrong fast_acq_excess_bw value for DPLL %u, profile: %d.",
		       pll->address, profile);
		return -EINVAL;
	}

	tmp = pll->profiles[profile].fast_acq_settle_ms;
	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_fast_acq_timeout_map); i++)
		if (tmp == ad9545_fast_acq_timeout_map[i])
			break;

	if (i == NO_OS_ARRAY_SIZE(ad9545_fast_acq_timeout_map)) {
		pr_err("Wrong fast_acq_settle_ms value for DPLL %u, profile %d.",
		       pll->address, profile);
		return -EINVAL;
	}

	reg = i;

	tmp = pll->profiles[profile].fast_acq_timeout_ms;
	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_fast_acq_timeout_map); i++)
		if (tmp == ad9545_fast_acq_timeout_map[i])
			break;

	if (i == NO_OS_ARRAY_SIZE(ad9545_fast_acq_timeout_map)) {
		pr_err("Wrong fast_acq_timeout_ms value for for DPLL %u, profile %d.",
		       pll->address, profile);
		return -EINVAL;
	}

	reg |= i << 4;

	ret = ad9545_write_reg(dev, AD9545_DPLLX_FAST_L2(pll->address, profile), reg);
	if (ret)
		return ret;

	return ad9545_write_reg(dev, AD9545_DPLLX_FAST_MODE(pll->address),
				pll->fast_acq_trigger_mode);
}

static int ad9545_plls_setup(struct ad9545_dev *dev)
{
	struct no_os_clk_init_param init[2] = {0};
	struct ad9545_pll_clk *pll;
	struct no_os_clk_desc *hw;
	int tdc_source;
	uint32_t regval;
	int ret;
	uint8_t reg;
	int i;
	int j;

	dev->clks[AD9545_CLK_PLL] = (struct no_os_clk_desc **)no_os_calloc(
					    NO_OS_ARRAY_SIZE(ad9545_pll_clk_names),
					    sizeof(struct no_os_clk_desc *));
	if (!dev->clks[AD9545_CLK_PLL])
		return -ENOMEM;

	for (i = 0; i < 2; i++) {
		pll = &dev->pll_clks[i];
		if (!pll->pll_used)
			continue;

		pll->dev = dev;
		pll->address = i;

		init[i].name = ad9545_pll_clk_names[i];
		init[i].platform_ops = &ad9545_pll_clk_ops;
		init[i].hw_ch_num = i;
		init[i].dev_desc = dev;
		pll->num_parents = 0;

		for (j = 0; j < AD9545_MAX_DPLL_PROFILES; j++)
			if (pll->profiles[j].en)
				pll->num_parents++;

		pll->parents = (struct no_os_clk_desc **)no_os_calloc(pll->num_parents,
				sizeof(*pll->parents));
		if (!pll->parents)
			return -ENOMEM;

		if (!pll->slew_rate_limit_ps) {
			regval = pll->slew_rate_limit_ps;
			ret = ad9545_write_reg_multiple(dev, AD9545_DPLLX_SLEW_RATE(i),
							(uint8_t *)&regval, 4);
			if (ret)
				return ret;
		}

		for (j = 0; j < AD9545_MAX_DPLL_PROFILES; j++) {
			if (!pll->profiles[j].en)
				continue;

			pll->profiles[j].parent_index = j;

			/* enable pll profile */
			reg = AD9545_EN_PROFILE_MSK |
			      no_os_field_prep(AD9545_SEL_PRIORITY_MSK, pll->profiles[j].priority);
			ret = ad9545_write_reg(dev, AD9545_DPLLX_EN(i, j), reg);
			if (ret)
				return ret;

			reg = pll->internal_zero_delay_source;
			if (i > 0) {
				/* output numbering in this reg starts from 0 for each DPLL */
				if (reg > 5)
					reg -= 6;
			}

			ret = ad9545_write_reg(dev, AD9545_DPLLX_FB_PATH(i, j), reg);
			if (ret)
				return ret;

			reg = no_os_field_prep(AD9545_EN_HITLESS_MSK, pll->internal_zero_delay);
			ret = ad9545_write_reg(dev, AD9545_DPLLX_FB_MODE(i, j), reg);
			if (ret)
				return ret;

			/* set TDC source */
			tdc_source = pll->profiles[j].tdc_source;
			ret = ad9545_write_reg(dev, AD9545_DPLLX_SOURCE(i, j),
					       ad9545_tdc_source_mapping[tdc_source]);
			if (ret)
				return ret;

			regval = pll->profiles[j].loop_bw_uhz;
			ret = ad9545_write_reg_multiple(dev, AD9545_DPLLX_LOOP_BW(i, j),
							(uint8_t *)&regval, 4);
			if (ret)
				return ret;

			if (pll->profiles[j].tdc_source >= NO_OS_ARRAY_SIZE(ad9545_ref_clk_names))
				hw = dev->aux_nco_clks[tdc_source - NO_OS_ARRAY_SIZE(ad9545_ref_clk_names)].hw;
			else
				hw = dev->ref_in_clks[tdc_source].hw;

			pll->parents[j] = hw;

			if (pll->profiles[j].fast_acq_excess_bw > 0) {
				ret = ad9545_pll_fast_acq_setup(pll, j);
				if (ret)
					return ret;
			}
		}
		ret = no_os_clk_init(&pll->hw, &init[i]);
		if (ret)
			return ret;

		dev->clks[AD9545_CLK_PLL][i] = pll->hw;
	}

	return 0;
}


static int ad9545_outputs_setup(struct ad9545_dev *dev)
{
	struct no_os_clk_init_param init[NO_OS_ARRAY_SIZE(ad9545_out_clk_names)] = {0};
	int out_i;
	uint16_t addr;
	int ret;
	uint8_t reg, i, j;

	/* configure current sources */
	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_out_clk_names) / 2; i++) {
		dev->out_clks[i * 2].dev = dev;
		dev->out_clks[i * 2 + 1].dev = dev;

		if (dev->out_clks[i * 2].output_used)
			out_i = i * 2;
		else if (dev->out_clks[i * 2 + 1].output_used)
			out_i = i * 2 + 1;
		else
			continue;

		reg = 0;
		if (dev->out_clks[out_i].source_current)
			reg = 1;

		for (j = 0; j < NO_OS_ARRAY_SIZE(ad9545_out_source_ua); j++)
			if (ad9545_out_source_ua[j] == dev->out_clks[out_i].source_ua)
				reg |= no_os_field_prep(NO_OS_GENMASK(2, 1), j);

		reg |= no_os_field_prep(NO_OS_GENMASK(4, 3), dev->out_clks[out_i].output_mode);

		if (i < 3)
			addr = AD9545_DRIVER_0A_CONF + i;
		else
			addr = AD9545_DRIVER_1A_CONF + (i - 3);

		ret = ad9545_write_reg(dev, addr, reg);
		if (ret)
			return ret;
	}

	dev->clks[AD9545_CLK_OUT] = no_os_calloc(NO_OS_ARRAY_SIZE(ad9545_out_clk_names),
				    sizeof(struct no_os_clk_desc *));
	if (!dev->clks[AD9545_CLK_OUT])
		return -ENOMEM;

	for (i = 0; i < NO_OS_ARRAY_SIZE(ad9545_out_clk_names); i++) {
		if (!dev->out_clks[i].output_used)
			continue;

		init[i].name = ad9545_out_clk_names[i];
		init[i].platform_ops = &ad9545_out_clk_ops;
		init[i].hw_ch_num  = i;
		init[i].dev_desc = dev;

		if (i > 5)
			dev->out_clks[i].parent_clk = dev->pll_clks[1].hw;
		else
			dev->out_clks[i].parent_clk = dev->pll_clks[0].hw;

		ret = no_os_clk_init(&dev->out_clks[i].hw, &init[i]);
		if (ret)
			return ret;

		dev->clks[AD9545_CLK_OUT][i] = dev->out_clks[i].hw;
	}

	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->pll_clks); i++) {
		reg = 0;

		/* For hitless mode, wait for DPLL reference in order to sync outputs */
		if (dev->pll_clks[i].internal_zero_delay) {
			reg = no_os_field_prep(AD9545_SYNC_CTRL_DPLL_REF_MSK, 1);

			ret = ad9545_write_reg(dev, AD9545_SYNC_CTRLX(i), reg);
			if (ret)
				return ret;

			ret = ad9545_io_update(dev);
			if (ret)
				return ret;
		}

		reg |= no_os_field_prep(AD9545_SYNC_CTRL_MODE_MSK, 1);
		ret = ad9545_write_reg(dev, AD9545_SYNC_CTRLX(i), reg);
		if (ret)
			return ret;

		ret = ad9545_io_update(dev);
		if (ret)
			return ret;
	}

	return 0;
}

int32_t ad9545_setup(struct ad9545_dev *dev)
{
	int ret;
	uint8_t val, i;

	ret = ad9545_sys_clk_setup(dev);
	if (ret)
		return ret;

	ret = ad9545_input_refs_setup(dev);
	if (ret)
		return ret;
	ret = ad9545_aux_ncos_setup(dev);
	if (ret)
		return ret;

	ret = ad9545_calib_system_clock(dev);
	if (ret)
		return ret;

	ret = ad9545_aux_tdcs_setup(dev);
	if (ret)
		return ret;

	ret = ad9545_aux_dpll_setup(dev);
	if (ret)
		return ret;

	ret = ad9545_calib_aplls(dev);
	if (ret)
		return ret;

	ret = ad9545_io_update(dev);
	if (ret)
		return ret;

	ret = ad9545_plls_setup(dev);
	if (ret)
		return ret;

	ret = ad9545_outputs_setup(dev);
	if (ret)
		return ret;

	ret = ad9545_calib_aplls(dev);
	if (ret)
		return ret;

	/* check locks */
	ret = ad9545_read_reg(dev, AD9545_PLL_STATUS, &val);
	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->pll_clks); i++)
		if (dev->pll_clks[i].pll_used && !AD9545_PLLX_LOCK(i, val))
			pr_warning("PLL%d unlocked.\n", i);

	if (dev->aux_dpll_clk.dpll_used) {
		ret = ad9545_read_reg(dev, AD9545_MISC, &val);
		if (ret)
			return ret;

		if (!(val & AD9545_AUX_DPLL_LOCK_MSK))
			pr_warning("Aux DPLL unlocked.\n");

		if (val & AD9545_AUX_DPLL_REF_FAULT)
			pr_warning("Aux DPLL reference fault.\n");
	}

	return 0;
}


/**
 * @brief Free the memory allocated by ad9545_init().
 * @param [in] dev - Pointer to the device handler.
 * @return 0 in case of success, -1 otherwise
 */
int32_t ad9545_remove(struct ad9545_dev *dev)
{
	int32_t ret, i;

	if (!dev)
		return -EINVAL;

	if (dev->comm_type == SPI)
		ret = no_os_spi_remove(dev->spi_desc);
	else
		ret = no_os_i2c_remove(dev->i2c_desc);
	if (ret)
		return ret;

	for (i = 0; i < NO_OS_ARRAY_SIZE(dev->clks); i++) {
		if (dev->clks[i])
			no_os_free(dev->clks[i]);
	}

	no_os_free(dev);

	return ret;
}
