library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_selec_frec_nivel is
port (
		i0 : in std_logic;
      i1 : in std_logic;
		i2 : in std_logic;
		i3 : in std_logic;
     sel : in std_logic_vector(1 downto 0);
     frecout : out std_logic);
end mux_selec_frec_nivel;

architecture Behavioral of mux_selec_frec_nivel is
begin
	with sel select
		frecout <= i0 when "00",
					  i1 when "01",
				     i2 when "10",
				     i3 when "11";
				 
end Behavioral;