<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/ModuloSchedule.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L53'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- ModuloSchedule.cpp - Software pipeline schedule expansion ----------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/ModuloSchedule.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/MemoryLocation.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCContext.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;pipeliner&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>void ModuloSchedule::print(raw_ostream &amp;OS) {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  for (MachineInstr *MI : ScheduledInstrs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    OS &lt;&lt; &quot;[stage &quot; &lt;&lt; getStage(MI) &lt;&lt; &quot; @&quot; &lt;&lt; getCycle(MI) &lt;&lt; &quot;c] &quot; &lt;&lt; *MI;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ModuloScheduleExpander implementation</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the register values for  the operands of a Phi instruction.</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This function assume the instruction is a Phi.</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void getPhiRegs(MachineInstr &amp;Phi, MachineBasicBlock *Loop,</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>                       unsigned &amp;InitVal, unsigned &amp;LoopVal) {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  assert(Phi.isPHI() &amp;&amp; &quot;Expecting a Phi.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  InitVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  LoopVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>  for (unsigned i = 1, e = Phi.getNumOperands(); i != e; <div class='tooltip'>i += 2<span class='tooltip-content'>6.21k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L42' href='#L42'><span>42:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.21k</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>6.21k</pre></td><td class='code'><pre>    if (Phi.getOperand(i + 1).getMBB() != Loop)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L43' href='#L43'><span>43:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10k</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>      InitVal = Phi.getOperand(i).getReg();</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>      LoopVal = Phi.getOperand(i).getReg();</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>  assert(InitVal != 0 &amp;&amp; LoopVal != 0 &amp;&amp; &quot;Unexpected Phi structure.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the Phi register value that comes from the incoming block.</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>static unsigned getInitPhiReg(MachineInstr &amp;Phi, MachineBasicBlock *LoopBB) {</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  for (unsigned i = 1, e = Phi.getNumOperands(); i != e; <div class='tooltip'><span class='red'>i += 2</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L53' href='#L53'><span>53:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>    if (Phi.getOperand(i + 1).getMBB() != LoopBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>      return Phi.getOperand(i).getReg();</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the Phi register value that comes the loop block.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>static unsigned getLoopPhiReg(MachineInstr &amp;Phi, MachineBasicBlock *LoopBB) {</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  for (unsigned i = 1, e = Phi.getNumOperands(); i != e; <div class='tooltip'>i += 2<span class='tooltip-content'>803</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    if (Phi.getOperand(i + 1).getMBB() == LoopBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559</span>, <span class='None'>False</span>: <span class='covered-line'>803</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>      return Phi.getOperand(i).getReg();</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>void ModuloScheduleExpander::expand() {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  BB = Schedule.getLoop()-&gt;getTopBlock();</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  Preheader = *BB-&gt;pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (Preheader == BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>125</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    Preheader = *std::next(BB-&gt;pred_begin());</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Iterate over the definitions in each instruction, and compute the</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stage difference for each use.  Keep the maximum value.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  for (MachineInstr *MI : Schedule.getInstructions()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    int DefStage = Schedule.getStage(MI);</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>    for (const MachineOperand &amp;Op : MI-&gt;all_defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>      Register Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>      unsigned MaxDiff = 0;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>      bool PhiIsSwapped = false;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>      for (MachineOperand &amp;UseOp : MRI.use_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.65k</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>        MachineInstr *UseMI = UseOp.getParent();</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>        int UseStage = Schedule.getStage(UseMI);</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>        unsigned Diff = 0;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>        if (UseStage != -1 &amp;&amp; <div class='tooltip'>UseStage &gt;= DefStage<span class='tooltip-content'>2.52k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52k</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46k</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L85'><span>85:13</span></a></span>) to (<span class='line-number'><a href='#L85'><span>85:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (85:13)
     Condition C2 --> (85:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>          Diff = UseStage - DefStage;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>        if (MI-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='None'>False</span>: <span class='covered-line'>1.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>          if (isLoopCarried(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>647</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>            ++Diff;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>            PhiIsSwapped = true;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>        MaxDiff = std::max(Diff, MaxDiff);</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>      RegToStageDiff[Reg] = std::make_pair(MaxDiff, PhiIsSwapped);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  generatePipelinedLoop();</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>void ModuloScheduleExpander::generatePipelinedLoop() {</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  LoopInfo = TII-&gt;analyzeLoopForPipelining(BB);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  assert(LoopInfo &amp;&amp; &quot;Must be able to analyze loop!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a new basic block for the kernel and add it to the CFG.</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *KernelBB = MF.CreateMachineBasicBlock(BB-&gt;getBasicBlock());</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  unsigned MaxStageCount = Schedule.getNumStages() - 1;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remember the registers that are used in different stages. The index is</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the iteration, or stage, that the instruction is scheduled in.  This is</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a map between register names in the original block and the names created</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in each stage of the pipelined loop.</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  ValueMapTy *VRMap = new ValueMapTy[(MaxStageCount + 1) * 2];</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The renaming destination by Phis for the registers across stages.</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This map is updated during Phis generation to point to the most recent</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // renaming destination.</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  ValueMapTy *VRMapPhi = new ValueMapTy[(MaxStageCount + 1) * 2];</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  InstrMapTy InstrMap;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  SmallVector&lt;MachineBasicBlock *, 4&gt; PrologBBs;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Generate the prolog instructions that set up the pipeline.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  generateProlog(MaxStageCount, KernelBB, VRMap, PrologBBs);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MF.insert(BB-&gt;getIterator(), KernelBB);</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rearrange the instructions to generate the new, pipelined loop,</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and update register names as needed.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  for (MachineInstr *CI : Schedule.getInstructions()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    if (CI-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    unsigned StageNum = Schedule.getStage(CI);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    MachineInstr *NewMI = cloneInstr(CI, MaxStageCount, StageNum);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    updateInstruction(NewMI, false, MaxStageCount, StageNum, VRMap);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    KernelBB-&gt;push_back(NewMI);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    InstrMap[NewMI] = CI;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy any terminator instructions to the new kernel, and update</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // names as needed.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : BB-&gt;terminators()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>286</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    MachineInstr *NewMI = MF.CloneMachineInstr(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    updateInstruction(NewMI, false, MaxStageCount, 0, VRMap);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    KernelBB-&gt;push_back(NewMI);</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    InstrMap[NewMI] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  NewKernel = KernelBB;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  KernelBB-&gt;transferSuccessors(BB);</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  KernelBB-&gt;replaceSuccessor(BB, KernelBB);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  generateExistingPhis(KernelBB, PrologBBs.back(), KernelBB, KernelBB, VRMap,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>                       InstrMap, MaxStageCount, MaxStageCount, false);</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  generatePhis(KernelBB, PrologBBs.back(), KernelBB, KernelBB, VRMap, VRMapPhi,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>               InstrMap, MaxStageCount, MaxStageCount, false);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;New block\n&quot;; KernelBB-&gt;dump(););</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>13</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>12</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  SmallVector&lt;MachineBasicBlock *, 4&gt; EpilogBBs;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Generate the epilog instructions to complete the pipeline.</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  generateEpilog(MaxStageCount, KernelBB, BB, VRMap, VRMapPhi, EpilogBBs,</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>                 PrologBBs);</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need this step because the register allocation doesn&apos;t handle some</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // situations well, so we insert copies to help out.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  splitLifetimes(KernelBB, EpilogBBs);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove dead instructions due to loop induction variables.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  removeDeadInstructions(KernelBB, EpilogBBs);</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add branches between prolog and epilog blocks.</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  addBranches(*Preheader, PrologBBs, KernelBB, EpilogBBs, VRMap);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  delete[] VRMap;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  delete[] VRMapPhi;</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>void ModuloScheduleExpander::cleanup() {</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove the original loop since it&apos;s no longer referenced.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  for (auto &amp;I : *BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.13k</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>    LIS.RemoveMachineInstrFromMaps(I);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  BB-&gt;clear();</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  BB-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Generate the pipeline prolog code.</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::generateProlog(unsigned LastStage,</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineBasicBlock *KernelBB,</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            ValueMapTy *VRMap,</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>                                            MBBVectorTy &amp;PrologBBs) {</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *PredBB = Preheader;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  InstrMapTy InstrMap;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Generate a basic block for each stage, not including the last stage,</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which will be generated in the kernel. Each basic block may contain</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions from multiple stages/iterations.</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; LastStage; <div class='tooltip'>++i<span class='tooltip-content'>227</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create and insert the prolog basic block prior to the original loop</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // basic block.  The original loop is removed later.</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    MachineBasicBlock *NewBB = MF.CreateMachineBasicBlock(BB-&gt;getBasicBlock());</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PrologBBs.push_back(NewBB);</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    MF.insert(BB-&gt;getIterator(), NewBB);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    NewBB-&gt;transferSuccessors(PredBB);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PredBB-&gt;addSuccessor(NewBB);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PredBB = NewBB;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generate instructions for each appropriate stage. Process instructions</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in original program order.</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    for (int StageNum = i; StageNum &gt;= 0; <div class='tooltip'>--StageNum<span class='tooltip-content'>357</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>      for (MachineBasicBlock::iterator BBI = BB-&gt;instr_begin(),</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>                                       BBE = BB-&gt;getFirstTerminator();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>5.58k</pre></td><td class='code'><pre>           BBI != BBE; <div class='tooltip'>++BBI<span class='tooltip-content'>5.22k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.22k</span>, <span class='None'>False</span>: <span class='covered-line'>357</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>        if (Schedule.getStage(&amp;*BBI) == StageNum) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85k</span>, <span class='None'>False</span>: <span class='covered-line'>3.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>          if (BBI-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>445</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>          MachineInstr *NewMI =</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>              cloneAndChangeInstr(&amp;*BBI, i, (unsigned)StageNum);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>          updateInstruction(NewMI, false, i, (unsigned)StageNum, VRMap);</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>          NewBB-&gt;push_back(NewMI);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>          InstrMap[NewMI] = &amp;*BBI;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    rewritePhiValues(NewBB, i, VRMap, InstrMap);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>27</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>26</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &quot;prolog:\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      NewBB-&gt;dump();</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  PredBB-&gt;replaceSuccessor(BB, KernelBB);</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if we need to remove the branch from the preheader to the original</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // loop, and replace it with a branch to the new loop.</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  unsigned numBranches = TII-&gt;removeBranch(*Preheader);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (numBranches) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    SmallVector&lt;MachineOperand, 0&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    TII-&gt;insertBranch(*Preheader, PrologBBs[0], nullptr, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Generate the pipeline epilog code. The epilog code finishes the iterations</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that were started in either the prolog or the kernel.  We create a basic</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// block for each stage that needs to complete.</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::generateEpilog(</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned LastStage, MachineBasicBlock *KernelBB, MachineBasicBlock *OrigBB,</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueMapTy *VRMap, ValueMapTy *VRMapPhi, MBBVectorTy &amp;EpilogBBs,</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    MBBVectorTy &amp;PrologBBs) {</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need to change the branch from the kernel to the first epilog block, so</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this call to analyze branch uses the kernel rather than the original BB.</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *TBB = nullptr, *FBB = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand, 4&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  bool checkBranch = TII-&gt;analyzeBranch(*KernelBB, TBB, FBB, Cond);</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  assert(!checkBranch &amp;&amp; &quot;generateEpilog must be able to analyze the branch&quot;);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (checkBranch)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock::succ_iterator LoopExitI = KernelBB-&gt;succ_begin();</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (*LoopExitI == KernelBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    ++LoopExitI;</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  assert(LoopExitI != KernelBB-&gt;succ_end() &amp;&amp; &quot;Expecting a successor&quot;);</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *LoopExitBB = *LoopExitI;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *PredBB = KernelBB;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *EpilogStart = LoopExitBB;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  InstrMapTy InstrMap;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Generate a basic block for each stage, not including the last stage,</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which was generated for the kernel.  Each basic block may contain</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions from multiple stages/iterations.</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  int EpilogStage = LastStage + 1;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  for (unsigned i = LastStage; i &gt;= 1; <div class='tooltip'>--i, ++EpilogStage<span class='tooltip-content'>227</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    MachineBasicBlock *NewBB = MF.CreateMachineBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    EpilogBBs.push_back(NewBB);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    MF.insert(BB-&gt;getIterator(), NewBB);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PredBB-&gt;replaceSuccessor(LoopExitBB, NewBB);</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    NewBB-&gt;addSuccessor(LoopExitBB);</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    if (EpilogStart == LoopExitBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>      EpilogStart = NewBB;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add instructions to the epilog depending on the current block.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Process instructions in original program order.</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    for (unsigned StageNum = i; StageNum &lt;= LastStage; <div class='tooltip'>++StageNum<span class='tooltip-content'>357</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>      for (auto &amp;BBI : *BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.94k</span>, <span class='None'>False</span>: <span class='covered-line'>357</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>        if (BBI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>4.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>        MachineInstr *In = &amp;BBI;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>        if ((unsigned)Schedule.getStage(In) == StageNum) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>975</span>, <span class='None'>False</span>: <span class='covered-line'>3.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Instructions with memoperands in the epilog are updated with</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // conservative values.</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>975</pre></td><td class='code'><pre>          MachineInstr *NewMI = cloneInstr(In, UINT_MAX, 0);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>975</pre></td><td class='code'><pre>          updateInstruction(NewMI, i == 1, EpilogStage, 0, VRMap);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>975</pre></td><td class='code'><pre>          NewBB-&gt;push_back(NewMI);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>975</pre></td><td class='code'><pre>          InstrMap[NewMI] = In;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>975</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    generateExistingPhis(NewBB, PrologBBs[i - 1], PredBB, KernelBB, VRMap,</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                         InstrMap, LastStage, EpilogStage, i == 1);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    generatePhis(NewBB, PrologBBs[i - 1], PredBB, KernelBB, VRMap, VRMapPhi,</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                 InstrMap, LastStage, EpilogStage, i == 1);</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PredBB = NewBB;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>27</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>26</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &quot;epilog:\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      NewBB-&gt;dump();</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fix any Phi nodes in the loop exit block.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  LoopExitBB-&gt;replacePhiUsesWith(BB, PredBB);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a branch to the new epilog from the kernel.</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove the original branch and add a new branch to the epilog.</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  TII-&gt;removeBranch(*KernelBB);</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  assert((OrigBB == TBB || OrigBB == FBB) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>         &quot;Unable to determine looping branch direction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (OrigBB != TBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    TII-&gt;insertBranch(*KernelBB, EpilogStart, KernelBB, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    TII-&gt;insertBranch(*KernelBB, KernelBB, EpilogStart, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a branch to the loop exit.</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (EpilogBBs.size() &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    MachineBasicBlock *LastEpilogBB = EpilogBBs.back();</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    SmallVector&lt;MachineOperand, 4&gt; Cond1;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    TII-&gt;insertBranch(*LastEpilogBB, LoopExitBB, nullptr, Cond1, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Replace all uses of FromReg that appear outside the specified</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// basic block with ToReg.</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void replaceRegUsesAfterLoop(unsigned FromReg, unsigned ToReg,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>                                    LiveIntervals &amp;LIS) {</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  for (MachineOperand &amp;O :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>1.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>       llvm::make_early_inc_range(MRI.use_operands(FromReg)))</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    if (O.getParent()-&gt;getParent() != MBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>      O.setReg(ToReg);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  if (!LIS.hasInterval(ToReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    LIS.createEmptyInterval(ToReg);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the register has a use that occurs outside the</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specified loop.</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool hasUseAfterLoop(unsigned Reg, MachineBasicBlock *BB,</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>736</pre></td><td class='code'><pre>                            MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>736</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MRI.use_operands(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>863</span>, <span class='None'>False</span>: <span class='covered-line'>706</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>    if (MO.getParent()-&gt;getParent() != BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>833</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>706</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>736</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Generate Phis for the specific block in the generated pipelined code.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This function looks at the Phis from the original code to guide the</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// creation of new Phis.</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::generateExistingPhis(</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *NewBB, MachineBasicBlock *BB1, MachineBasicBlock *BB2,</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *KernelBB, ValueMapTy *VRMap, InstrMapTy &amp;InstrMap,</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>    unsigned LastStageNum, unsigned CurStageNum, bool IsLast) {</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compute the stage number for the initial value of the Phi, which</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // comes from the prolog. The prolog to use depends on to which kernel/</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // epilog that we&apos;re adding the Phi.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  unsigned PrologStage = 0;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  unsigned PrevStage = 0;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  bool InKernel = (LastStageNum == CurStageNum);</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  if (InKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    PrologStage = LastStageNum - 1;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    PrevStage = CurStageNum;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PrologStage = LastStageNum - (CurStageNum - LastStageNum);</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PrevStage = LastStageNum + (CurStageNum - LastStageNum) - 1;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  for (MachineBasicBlock::iterator BBI = BB-&gt;instr_begin(),</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>                                   BBE = BB-&gt;getFirstNonPHI();</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>       BBI != BBE; <div class='tooltip'>++BBI<span class='tooltip-content'>1.06k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>370</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    Register Def = BBI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned InitVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned LoopVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    getPhiRegs(*BBI, BB, InitVal, LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned PhiOp1 = 0;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The Phi value from the loop body typically is defined in the loop, but</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // not always. So, we need to check if the value is defined in the loop.</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned PhiOp2 = LoopVal;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    if (VRMap[LastStageNum].count(LoopVal))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      PhiOp2 = VRMap[LastStageNum][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    int StageScheduled = Schedule.getStage(&amp;*BBI);</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    int LoopValStage = Schedule.getStage(MRI.getVRegDef(LoopVal));</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned NumStages = getStagesForReg(Def, CurStageNum);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    if (NumStages == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>989</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We don&apos;t need to generate a Phi anymore, but we need to rename any uses</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // of the Phi value.</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      unsigned NewReg = VRMap[PrevStage][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, 0, &amp;*BBI, Def,</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>                            InitVal, NewReg);</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      if (VRMap[CurStageNum].count(LoopVal))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>        VRMap[CurStageNum][Def] = VRMap[CurStageNum][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Adjust the number of Phis needed depending on the number of prologs left,</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and the distance from where the Phi is first scheduled. The number of</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Phis cannot exceed the number of prolog stages. Each stage can</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // potentially define two values.</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned MaxPhis = PrologStage + 2;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    if (!InKernel &amp;&amp; <div class='tooltip'>(int)PrologStage &lt;= LoopValStage<span class='tooltip-content'>654</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>654</span>, <span class='None'>False</span>: <span class='covered-line'>406</span>]
  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>502</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L413'><span>413:9</span></a></span>) to (<span class='line-number'><a href='#L413'><span>413:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (413:9)
     Condition C2 --> (413:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>      MaxPhis = std::max((int)MaxPhis - (int)LoopValStage, 1);</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned NumPhis = std::min(NumStages, MaxPhis);</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned NewReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    unsigned AccessStage = (LoopValStage != -1) ? LoopValStage : <div class='tooltip'><span class='red'>StageScheduled</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In the epilog, we may need to look back one stage to get the correct</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Phi name, because the epilog and prolog blocks execute the same stage.</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The correct name is from the previous block only when the Phi has</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // been completely scheduled prior to the epilog, and Phi value is not</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // needed in multiple stages.</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    int StageDiff = 0;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    if (!InKernel &amp;&amp; <div class='tooltip'>StageScheduled &gt;= LoopValStage<span class='tooltip-content'>654</span></div> &amp;&amp; <div class='tooltip'>AccessStage == 0<span class='tooltip-content'>620</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>654</span>, <span class='None'>False</span>: <span class='covered-line'>406</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>620</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>408</span>, <span class='None'>False</span>: <span class='covered-line'>212</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        <div class='tooltip'>NumPhis == 1<span class='tooltip-content'>408</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L426' href='#L426'><span>426:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>323</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L425'><span>425:9</span></a></span>) to (<span class='line-number'><a href='#L425'><span>426:21</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (425:9)
     Condition C2 --> (425:22)
     Condition C3 --> (425:56)
     Condition C4 --> (426:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>      StageDiff = 1;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Adjust the computations below when the phi and the loop definition</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are scheduled in different stages.</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    if (InKernel &amp;&amp; <div class='tooltip'>LoopValStage != -1<span class='tooltip-content'>406</span></div> &amp;&amp; <div class='tooltip'>StageScheduled &gt; LoopValStage<span class='tooltip-content'>406</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='None'>False</span>: <span class='covered-line'>654</span>]
  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L430'><span>430:9</span></a></span>) to (<span class='line-number'><a href='#L430'><span>430:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (430:9)
     Condition C2 --> (430:21)
     Condition C3 --> (430:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      StageDiff = StageScheduled - LoopValStage;</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>    for (unsigned np = 0; np &lt; NumPhis; <div class='tooltip'>++np<span class='tooltip-content'>1.09k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the Phi hasn&apos;t been scheduled, then use the initial Phi operand</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // value. Otherwise, use the scheduled version of the instruction. This</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // is a little complicated when a Phi references another Phi.</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (np &gt; PrologStage || <div class='tooltip'>StageScheduled &gt;= (int)LastStageNum<span class='tooltip-content'>1.03k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302</span>, <span class='None'>False</span>: <span class='covered-line'>735</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L436'><span>436:11</span></a></span>) to (<span class='line-number'><a href='#L436'><span>436:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (436:11)
     Condition C2 --> (436:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>        PhiOp1 = InitVal;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if the Phi has already been scheduled in a prolog stage.</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>735</pre></td><td class='code'><pre>      else if (PrologStage &gt;= AccessStage + StageDiff + np &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>474</span>, <span class='None'>False</span>: <span class='covered-line'>261</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>735</pre></td><td class='code'><pre>               <div class='tooltip'>VRMap[PrologStage - StageDiff - np].count(LoopVal) != 0<span class='tooltip-content'>474</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L439'><span>439:16</span></a></span>) to (<span class='line-number'><a href='#L439'><span>440:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (439:16)
     Condition C2 --> (440:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>        PhiOp1 = VRMap[PrologStage - StageDiff - np][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if the Phi has already been scheduled, but the loop instruction</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // is either another Phi, or doesn&apos;t occur in the loop.</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>      else if (PrologStage &gt;= AccessStage + StageDiff + np) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>261</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If the Phi references another Phi, we need to examine the other</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Phi to get the correct value.</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>        PhiOp1 = LoopVal;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>        MachineInstr *InstOp1 = MRI.getVRegDef(PhiOp1);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>        int Indirects = 1;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>        while (InstOp1 &amp;&amp; InstOp1-&gt;isPHI() &amp;&amp; <div class='tooltip'>InstOp1-&gt;getParent() == BB<span class='tooltip-content'>68</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L450'><span>450:16</span></a></span>) to (<span class='line-number'><a href='#L450'><span>450:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (450:16)
     Condition C2 --> (450:27)
     Condition C3 --> (450:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          int PhiStage = Schedule.getStage(InstOp1);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          if ((int)(PrologStage - StageDiff - np) &lt; PhiStage + Indirects)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>            PhiOp1 = getInitPhiReg(*InstOp1, BB);</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>            PhiOp1 = getLoopPhiReg(*InstOp1, BB);</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          InstOp1 = MRI.getVRegDef(PhiOp1);</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          int PhiOpStage = Schedule.getStage(InstOp1);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          int StageAdj = (PhiOpStage != -1 ? <div class='tooltip'>PhiStage - PhiOpStage<span class='tooltip-content'>29</span></div> : <div class='tooltip'>0<span class='tooltip-content'>38</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          if (PhiOpStage != -1 &amp;&amp; <div class='tooltip'>PrologStage - StageAdj &gt;= Indirects + np<span class='tooltip-content'>29</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>              <div class='tooltip'>VRMap[PrologStage - StageAdj - Indirects - np].count(PhiOp1)<span class='tooltip-content'>29</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L459'><span>459:15</span></a></span>) to (<span class='line-number'><a href='#L459'><span>460:75</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (459:15)
     Condition C2 --> (459:35)
     Condition C3 --> (460:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>            PhiOp1 = VRMap[PrologStage - StageAdj - Indirects - np][PhiOp1];</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          ++Indirects;</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>261</pre></td><td class='code'><pre>        PhiOp1 = InitVal;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this references a generated Phi in the kernel, get the Phi operand</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // from the incoming block.</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (MachineInstr *InstOp1 = MRI.getVRegDef(PhiOp1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>        if (InstOp1-&gt;isPHI() &amp;&amp; <div class='tooltip'>InstOp1-&gt;getParent() == KernelBB<span class='tooltip-content'>71</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L471'><span>471:13</span></a></span>) to (<span class='line-number'><a href='#L471'><span>471:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (471:13)
     Condition C2 --> (471:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>PhiOp1 = getInitPhiReg(*InstOp1, KernelBB)</span>;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      MachineInstr *PhiInst = MRI.getVRegDef(LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      bool LoopDefIsPhi = PhiInst &amp;&amp; PhiInst-&gt;isPHI();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>986</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L475'><span>475:27</span></a></span>) to (<span class='line-number'><a href='#L475'><span>475:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (475:27)
     Condition C2 --> (475:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In the epilog, a map lookup is needed to get the value from the kernel,</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // or previous epilog block. How is does this depends on if the</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction is scheduled in the previous block.</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (!InKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L479' href='#L479'><span>479:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='None'>False</span>: <span class='covered-line'>409</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>        int StageDiffAdj = 0;</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>        if (LoopValStage != -1 &amp;&amp; StageScheduled &gt; LoopValStage)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>678</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L481'><span>481:13</span></a></span>) to (<span class='line-number'><a href='#L481'><span>481:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (481:13)
     Condition C2 --> (481:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          StageDiffAdj = StageScheduled - LoopValStage;</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use the loop value defined in the kernel, unless the kernel</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // contains the last definition of the Phi.</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>        if (np == 0 &amp;&amp; <div class='tooltip'>PrevStage == LastStageNum<span class='tooltip-content'>618</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>618</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>388</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>388</span></div><div class='tooltip'>StageScheduled != 0<span class='tooltip-content'>388</span></div> || <div class='tooltip'>LoopValStage != 0<span class='tooltip-content'>253</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>253</span>]
  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>240</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>            <div class='tooltip'>VRMap[PrevStage - StageDiffAdj].count(LoopVal)<span class='tooltip-content'>148</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>148</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L485'><span>485:13</span></a></span>) to (<span class='line-number'><a href='#L485'><span>487:59</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (485:13)
     Condition C2 --> (485:24)
     Condition C3 --> (486:14)
     Condition C4 --> (486:37)
     Condition C5 --> (487:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  F,  F,  -  = F      }
  4 { T,  T,  T,  -,  T  = T      }
  5 { T,  T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>          PhiOp2 = VRMap[PrevStage - StageDiffAdj][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use the value defined by the Phi. We add one because we switch</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // from looking at the loop value to the Phi definition.</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>        else if (np &gt; 0 &amp;&amp; <div class='tooltip'>PrevStage == LastStageNum<span class='tooltip-content'>63</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>470</span>]
  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>                 <div class='tooltip'>VRMap[PrevStage - np + 1].count(Def)<span class='tooltip-content'>38</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L491'><span>491:18</span></a></span>) to (<span class='line-number'><a href='#L491'><span>492:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (491:18)
     Condition C2 --> (491:28)
     Condition C3 --> (492:18)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>          PhiOp2 = VRMap[PrevStage - np + 1][Def];</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use the loop value defined in the kernel.</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>        else if (static_cast&lt;unsigned&gt;(LoopValStage) &gt; PrologStage + 1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>                 <div class='tooltip'>VRMap[PrevStage - StageDiffAdj - np].count(LoopVal)<span class='tooltip-content'>79</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L495'><span>495:18</span></a></span>) to (<span class='line-number'><a href='#L495'><span>496:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (495:18)
     Condition C2 --> (496:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>          PhiOp2 = VRMap[PrevStage - StageDiffAdj - np][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use the value defined by the Phi, unless we&apos;re generating the first</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // epilog and the Phi refers to a Phi in a different stage.</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>        else if (VRMap[PrevStage - np].count(Def) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>416</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>416</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>                 (!LoopDefIsPhi || <div class='tooltip'>(PrevStage != LastStageNum)<span class='tooltip-content'>59</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>                  <div class='tooltip'>(LoopValStage == StageScheduled)<span class='tooltip-content'>31</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L500'><span>500:18</span></a></span>) to (<span class='line-number'><a href='#L500'><span>502:52</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (500:18)
     Condition C2 --> (501:19)
     Condition C3 --> (501:36)
     Condition C4 --> (502:19)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  -,  -  = T      }
  2 { T,  F,  F,  T  = T      }
  3 { T,  F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>          PhiOp2 = VRMap[PrevStage - np][Def];</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if we can reuse an existing Phi. This occurs when a Phi</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // references another Phi, and the other Phi is scheduled in an</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // earlier stage. We can try to reuse an existing Phi up until the last</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // stage of the current Phi.</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (LoopDefIsPhi) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>986</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>        if (static_cast&lt;int&gt;(PrologStage - np) &gt;= StageScheduled) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>          int LVNumStages = getStagesForPhi(LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>          int StageDiff = (StageScheduled - LoopValStage);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>          LVNumStages -= StageDiff;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Make sure the loop value Phi has been processed already.</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>          if (LVNumStages &gt; (int)np &amp;&amp; <div class='tooltip'>VRMap[CurStageNum].count(LoopVal)<span class='tooltip-content'>9</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L516'><span>516:15</span></a></span>) to (<span class='line-number'><a href='#L516'><span>516:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (516:15)
     Condition C2 --> (516:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            NewReg = PhiOp2;</span></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            unsigned ReuseStage = CurStageNum;</span></pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            if (</span><span class='red'>isLoopCarried(*PhiInst)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              </span><span class='red'>ReuseStage -= LVNumStages</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Check if the Phi to reuse has been generated yet. If not, then</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // there is nothing to reuse.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            if (</span><span class='red'>VRMap[ReuseStage - np].count(LoopVal)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              NewReg = VRMap[ReuseStage - np][LoopVal];</span></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, np, &amp;*BBI,</span></pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                    Def, NewReg);</span></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // Update the map with the new Phi name.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              VRMap[CurStageNum - np][Def] = NewReg;</span></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              PhiOp2 = NewReg;</span></pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              if (</span><span class='red'>VRMap[LastStageNum - np - 1].count(LoopVal)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                </span><span class='red'>PhiOp2 = VRMap[LastStageNum - np - 1][LoopVal]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              if (</span><span class='red'>IsLast</span><span class='red'> &amp;&amp; </span><span class='red'>np == NumPhis - 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L534'><span>534:19</span></a></span>) to (<span class='line-number'><a href='#L534'><span>534:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (534:19)
     Condition C2 --> (534:29)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                </span><span class='red'>replaceRegUsesAfterLoop(Def, NewReg, BB, MRI, LIS)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              continue;</span></pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            }</span></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>        if (InKernel &amp;&amp; <div class='tooltip'>StageDiff &gt; 0<span class='tooltip-content'>38</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>            <div class='tooltip'>VRMap[CurStageNum - StageDiff - np].count(LoopVal)<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L541' href='#L541'><span>541:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L540'><span>540:13</span></a></span>) to (<span class='line-number'><a href='#L540'><span>541:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (540:13)
     Condition C2 --> (540:25)
     Condition C3 --> (541:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          PhiOp2 = VRMap[CurStageNum - StageDiff - np][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      const TargetRegisterClass *RC = MRI.getRegClass(Def);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      NewReg = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      MachineInstrBuilder NewPhi =</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>          BuildMI(*NewBB, NewBB-&gt;getFirstNonPHI(), DebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                  TII-&gt;get(TargetOpcode::PHI), NewReg);</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      NewPhi.addReg(PhiOp1).addMBB(BB1);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      NewPhi.addReg(PhiOp2).addMBB(BB2);</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (np == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>989</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>989</pre></td><td class='code'><pre>        InstrMap[NewPhi] = &amp;*BBI;</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We define the Phis after creating the new pipelined code, so</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we need to rename the Phi values in scheduled instructions.</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      unsigned PrevReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (InKernel &amp;&amp; <div class='tooltip'>VRMap[PrevStage - np].count(LoopVal)<span class='tooltip-content'>409</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>681</span>]
  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>397</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L560'><span>560:11</span></a></span>) to (<span class='line-number'><a href='#L560'><span>560:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (560:11)
     Condition C2 --> (560:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>397</pre></td><td class='code'><pre>        PrevReg = VRMap[PrevStage - np][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, np, &amp;*BBI, Def,</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                            NewReg, PrevReg);</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the Phi has been scheduled, use the new name for rewriting.</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (VRMap[CurStageNum - np].count(Def)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>        unsigned R = VRMap[CurStageNum - np][Def];</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>        rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, np, &amp;*BBI, R,</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>                              NewReg);</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if we need to rename any uses that occurs after the loop. The</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // register to replace depends on whether the Phi is scheduled in the</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // epilog.</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (IsLast &amp;&amp; <div class='tooltip'>np == NumPhis - 1<span class='tooltip-content'>414</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>414</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>388</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L574'><span>574:11</span></a></span>) to (<span class='line-number'><a href='#L574'><span>574:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (574:11)
     Condition C2 --> (574:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>        replaceRegUsesAfterLoop(Def, NewReg, BB, MRI, LIS);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In the kernel, a dependent Phi uses the value from this Phi.</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      if (InKernel)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L578' href='#L578'><span>578:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>681</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>        PhiOp2 = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update the map with the new Phi name.</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>      VRMap[CurStageNum - np][Def] = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>    while (NumPhis++ &lt; NumStages) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, NumPhis, &amp;*BBI, Def,</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                            NewReg, 0);</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if we need to rename a Phi that has been eliminated due to</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // scheduling.</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    if (NumStages == 0 &amp;&amp; <div class='tooltip'>IsLast<span class='tooltip-content'>71</span></div> &amp;&amp; <div class='tooltip'>VRMap[CurStageNum].count(LoopVal)<span class='tooltip-content'>18</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>989</span>]
  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L592'><span>592:9</span></a></span>) to (<span class='line-number'><a href='#L592'><span>592:70</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (592:9)
     Condition C2 --> (592:27)
     Condition C3 --> (592:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>replaceRegUsesAfterLoop(Def, VRMap[CurStageNum][LoopVal], BB, MRI, LIS)</span>;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Generate Phis for the specified block in the generated pipelined code.</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// These are new Phis needed because the definition is scheduled after the</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// use in the pipelined sequence.</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::generatePhis(</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *NewBB, MachineBasicBlock *BB1, MachineBasicBlock *BB2,</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *KernelBB, ValueMapTy *VRMap, ValueMapTy *VRMapPhi,</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    InstrMapTy &amp;InstrMap, unsigned LastStageNum, unsigned CurStageNum,</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>    bool IsLast) {</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compute the stage number that contains the initial Phi value, and</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the Phi from the previous stage.</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  unsigned PrologStage = 0;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  unsigned PrevStage = 0;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  unsigned StageDiff = CurStageNum - LastStageNum;</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  bool InKernel = (StageDiff == 0);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  if (InKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    PrologStage = LastStageNum - 1;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    PrevStage = CurStageNum;</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PrologStage = LastStageNum - StageDiff;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    PrevStage = LastStageNum + StageDiff - 1;</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  for (MachineBasicBlock::iterator BBI = BB-&gt;getFirstNonPHI(),</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>                                   BBE = BB-&gt;instr_end();</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>       BBI != BBE; <div class='tooltip'>++BBI<span class='tooltip-content'>4.56k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.56k</span>, <span class='None'>False</span>: <span class='covered-line'>370</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    for (unsigned i = 0, e = BBI-&gt;getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>16.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L622' href='#L622'><span>622:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.0k</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>      MachineOperand &amp;MO = BBI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>      if (!MO.isReg() || <div class='tooltip'>!MO.isDef()<span class='tooltip-content'>13.1k</span></div> || <div class='tooltip'>!MO.getReg().isVirtual()<span class='tooltip-content'>4.88k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L624' href='#L624'><span>624:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.89k</span>]
  Branch (<span class='line-number'><a name='L624' href='#L624'><span>624:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.94k</span>, <span class='None'>False</span>: <span class='covered-line'>13.1k</span>]
  Branch (<span class='line-number'><a name='L624' href='#L624'><span>624:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.25k</span>, <span class='None'>False</span>: <span class='covered-line'>4.88k</span>]
  Branch (<span class='line-number'><a name='L624' href='#L624'><span>624:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>988</span>, <span class='None'>False</span>: <span class='covered-line'>3.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L624'><span>624:11</span></a></span>) to (<span class='line-number'><a href='#L624'><span>624:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (624:11)
     Condition C2 --> (624:26)
     Condition C3 --> (624:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      int StageScheduled = Schedule.getStage(&amp;*BBI);</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      assert(StageScheduled != -1 &amp;&amp; &quot;Expecting scheduled instruction.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      Register Def = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      unsigned NumPhis = getStagesForReg(Def, CurStageNum);</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // An instruction scheduled in stage 0 and is used after the loop</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // requires a phi in the epilog for the last definition from either</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the kernel or prolog.</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      if (!InKernel &amp;&amp; <div class='tooltip'>NumPhis == 0<span class='tooltip-content'>2.43k</span></div> &amp;&amp; <div class='tooltip'>StageScheduled == 0<span class='tooltip-content'>1.65k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.43k</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='None'>False</span>: <span class='covered-line'>775</span>]
  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>736</span>, <span class='None'>False</span>: <span class='covered-line'>922</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>          <div class='tooltip'>hasUseAfterLoop(Def, BB, MRI)<span class='tooltip-content'>736</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>706</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L634'><span>634:11</span></a></span>) to (<span class='line-number'><a href='#L634'><span>635:40</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (634:11)
     Condition C2 --> (634:24)
     Condition C3 --> (634:40)
     Condition C4 --> (635:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        NumPhis = 1;</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      if (!InKernel &amp;&amp; <div class='tooltip'>(unsigned)StageScheduled &gt; PrologStage<span class='tooltip-content'>2.43k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.43k</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>905</span>, <span class='None'>False</span>: <span class='covered-line'>1.52k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L637'><span>637:11</span></a></span>) to (<span class='line-number'><a href='#L637'><span>637:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (637:11)
     Condition C2 --> (637:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>905</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>      unsigned PhiOp2;</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>      if (InKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L641' href='#L641'><span>641:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='None'>False</span>: <span class='covered-line'>1.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>        PhiOp2 = VRMap[PrevStage][Def];</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>        if (MachineInstr *InstOp2 = MRI.getVRegDef(PhiOp2))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>          if (InstOp2-&gt;isPHI() &amp;&amp; <div class='tooltip'><span class='red'>InstOp2-&gt;getParent() == NewBB</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L644'><span>644:15</span></a></span>) to (<span class='line-number'><a href='#L644'><span>644:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (644:15)
     Condition C2 --> (644:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>PhiOp2 = getLoopPhiReg(*InstOp2, BB2)</span>;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The number of Phis can&apos;t exceed the number of prolog stages. The</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // prolog stage number is zero based.</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>      if (NumPhis &gt; PrologStage + 1 - StageScheduled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L649' href='#L649'><span>649:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>2.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>        NumPhis = PrologStage + 1 - StageScheduled;</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>      for (unsigned np = 0; np &lt; NumPhis; <div class='tooltip'>++np<span class='tooltip-content'>1.28k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>2.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Example for</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Org:</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Org = ... (Scheduled at Stage#0, NumPhi = 2)</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Prolog0 (Stage0):</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Clone0 = ...</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Prolog1 (Stage1):</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Clone1 = ...</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Kernel (Stage2):</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Phi0 = Phi %Clone1, Prolog1, %Clone2, Kernel</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Phi1 = Phi %Clone0, Prolog1, %Phi0, Kernel</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Clone2 = ...</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Epilog0 (Stage3):</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Phi2 = Phi %Clone1, Prolog1, %Clone2, Kernel</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Phi3 = Phi %Clone0, Prolog1, %Phi0, Kernel</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Epilog1 (Stage4):</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //   %Phi4 = Phi %Clone0, Prolog0, %Phi2, Epilog0</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // VRMap = {0: %Clone0, 1: %Clone1, 2: %Clone2}</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // VRMapPhi (after Kernel) = {0: %Phi1, 1: %Phi0}</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // VRMapPhi (after Epilog0) = {0: %Phi3, 1: %Phi2}</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        unsigned PhiOp1 = VRMap[PrologStage][Def];</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        if (np &lt;= PrologStage)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L675' href='#L675'><span>675:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>          PhiOp1 = VRMap[PrologStage - np][Def];</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        if (!InKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>837</span>, <span class='None'>False</span>: <span class='covered-line'>447</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>          if (PrevStage == LastStageNum &amp;&amp; <div class='tooltip'>np == 0<span class='tooltip-content'>474</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L678' href='#L678'><span>678:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>474</span>, <span class='None'>False</span>: <span class='covered-line'>363</span>]
  Branch (<span class='line-number'><a name='L678' href='#L678'><span>678:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>399</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L678'><span>678:15</span></a></span>) to (<span class='line-number'><a href='#L678'><span>678:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (678:15)
     Condition C2 --> (678:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>            PhiOp2 = VRMap[LastStageNum][Def];</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>            PhiOp2 = VRMapPhi[PrevStage - np][Def];</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        const TargetRegisterClass *RC = MRI.getRegClass(Def);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        Register NewReg = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        MachineInstrBuilder NewPhi =</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>            BuildMI(*NewBB, NewBB-&gt;getFirstNonPHI(), DebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>                    TII-&gt;get(TargetOpcode::PHI), NewReg);</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        NewPhi.addReg(PhiOp1).addMBB(BB1);</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        NewPhi.addReg(PhiOp2).addMBB(BB2);</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        if (np == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>          InstrMap[NewPhi] = &amp;*BBI;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Rewrite uses and update the map. The actions depend upon whether</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // we generating code for the kernel or epilog blocks.</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        if (InKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L697' href='#L697'><span>697:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>447</span>, <span class='None'>False</span>: <span class='covered-line'>837</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>          rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, np, &amp;*BBI, PhiOp1,</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>                                NewReg);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>          rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, np, &amp;*BBI, PhiOp2,</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>                                NewReg);</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>          PhiOp2 = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>          VRMapPhi[PrevStage - np - 1][Def] = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>          VRMapPhi[CurStageNum - np][Def] = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>          if (np == NumPhis - 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>647</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>            rewriteScheduledInstr(NewBB, InstrMap, CurStageNum, np, &amp;*BBI, Def,</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                                  NewReg);</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>837</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        if (IsLast &amp;&amp; <div class='tooltip'>np == NumPhis - 1<span class='tooltip-content'>305</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305</span>, <span class='None'>False</span>: <span class='covered-line'>979</span>]
  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L711'><span>711:13</span></a></span>) to (<span class='line-number'><a href='#L711'><span>711:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (711:13)
     Condition C2 --> (711:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>          replaceRegUsesAfterLoop(Def, NewReg, BB, MRI, LIS);</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Remove instructions that generate values with no uses.</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Typically, these are induction variable operations that generate values</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// used in the loop itself.  A dead instruction has a definition with</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// no uses, or uses that occur in the original loop only.</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::removeDeadInstructions(MachineBasicBlock *KernelBB,</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>                                                    MBBVectorTy &amp;EpilogBBs) {</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For each epilog block, check that the value defined by each instruction</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is used.  If not, delete it.</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  for (MachineBasicBlock *MBB : llvm::reverse(EpilogBBs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    for (MachineBasicBlock::reverse_instr_iterator MI = MBB-&gt;instr_rbegin(),</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                                                   ME = MBB-&gt;instr_rend();</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>         MI != ME;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.63k</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // From DeadMachineInstructionElem. Don&apos;t delete inline assembly.</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>      if (MI-&gt;isInlineAsm()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ++MI;</span></pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>      bool SawStore = false;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if it&apos;s safe to remove the instruction due to side effects.</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can, and want to, remove Phis here.</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>      if (!MI-&gt;isSafeToMove(nullptr, SawStore) &amp;&amp; <div class='tooltip'>!MI-&gt;isPHI()<span class='tooltip-content'>1.84k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>793</span>]
  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>325</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L738'><span>738:11</span></a></span>) to (<span class='line-number'><a href='#L738'><span>738:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (738:11)
     Condition C2 --> (738:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>        ++MI;</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>      bool used = true;</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>      for (const MachineOperand &amp;MO : MI-&gt;all_defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L743' href='#L743'><span>743:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>432</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>        Register reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Assume physical registers are used, unless they are marked dead.</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>        if (reg.isPhysical()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          used = !MO.isDead();</span></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>used</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L748' href='#L748'><span>748:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>        unsigned realUses = 0;</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>        for (const MachineOperand &amp;U : MRI.use_operands(reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L753' href='#L753'><span>753:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>432</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check if there are any uses that occur only in the original</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // loop.  If so, that&apos;s not a real use.</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>          if (U.getParent()-&gt;getParent() != BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>            realUses++;</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>            used = true;</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>        if (realUses &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>432</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>        used = false;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>      if (!used) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L766' href='#L766'><span>766:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>432</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>        LIS.RemoveMachineInstrFromMaps(*MI);</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>        MI++-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>      ++MI;</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the kernel block, check if we can remove a Phi that generates a value</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // used in an instruction removed in the epilog block.</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : llvm::make_early_inc_range(KernelBB-&gt;phis())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>856</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    Register reg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    if (MRI.use_begin(reg) == MRI.use_end()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>856</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LIS.RemoveMachineInstrFromMaps(MI);</span></pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For loop carried definitions, we split the lifetime of a virtual register</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that has uses past the definition in the next iteration. A copy with a new</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// virtual register is inserted before the definition, which helps with</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// generating a better register assignment.</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   v1 = phi(a, v2)     v1 = phi(a, v2)</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   v2 = phi(b, v3)     v2 = phi(b, v3)</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   v3 = ..             v4 = copy v1</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   .. = V1             v3 = ..</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///                       .. = v4</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::splitLifetimes(MachineBasicBlock *KernelBB,</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>                                            MBBVectorTy &amp;EpilogBBs) {</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  for (auto &amp;PHI : KernelBB-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L797' href='#L797'><span>797:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>856</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    Register Def = PHI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for any Phi definition that used as an operand of another Phi</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in the same block.</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    for (MachineRegisterInfo::use_instr_iterator I = MRI.use_instr_begin(Def),</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>                                                 E = MRI.use_instr_end();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>         I != E; <div class='tooltip'>++I<span class='tooltip-content'>1.49k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>829</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>      if (I-&gt;isPHI() &amp;&amp; <div class='tooltip'>I-&gt;getParent() == KernelBB<span class='tooltip-content'>449</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L804' href='#L804'><span>804:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>449</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
  Branch (<span class='line-number'><a name='L804' href='#L804'><span>804:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L804'><span>804:11</span></a></span>) to (<span class='line-number'><a href='#L804'><span>804:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (804:11)
     Condition C2 --> (804:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Get the loop carried definition.</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>        unsigned LCDef = getLoopPhiReg(PHI, KernelBB);</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>        if (!LCDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L807' href='#L807'><span>807:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>        MachineInstr *MI = MRI.getVRegDef(LCDef);</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>        if (!MI || MI-&gt;getParent() != KernelBB || MI-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
  Branch (<span class='line-number'><a name='L810' href='#L810'><span>810:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L810'><span>810:13</span></a></span>) to (<span class='line-number'><a href='#L810'><span>810:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (810:13)
     Condition C2 --> (810:20)
     Condition C3 --> (810:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Search through the rest of the block looking for uses of the Phi</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // definition. If one occurs, then split the lifetime.</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        unsigned SplitReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        for (auto &amp;BBJ : make_range(MachineBasicBlock::instr_iterator(MI),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>935</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>                                    KernelBB-&gt;instr_end()))</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>935</pre></td><td class='code'><pre>          if (BBJ.readsRegister(Def)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>891</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // We split the lifetime when we find the first use.</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>            if (SplitReg == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>              SplitReg = MRI.createVirtualRegister(MRI.getRegClass(Def));</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>              BuildMI(*KernelBB, MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                      TII-&gt;get(TargetOpcode::COPY), SplitReg)</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                  .addReg(Def);</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>            BBJ.substituteRegister(Def, SplitReg, 0, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        if (!SplitReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Search through each of the epilog blocks for any uses to be renamed.</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        for (auto &amp;Epilog : EpilogBBs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L830' href='#L830'><span>830:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>          for (auto &amp;I : *Epilog)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>            if (I.readsRegister(Def))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L832' href='#L832'><span>832:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>1.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>              I.substituteRegister(Def, SplitReg, 0, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Remove the incoming block from the Phis in a basic block.</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>static void removePhis(MachineBasicBlock *BB, MachineBasicBlock *Incoming) {</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : *BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    if (!MI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>229</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned i = 1, e = MI.getNumOperands(); <span class='tooltip-content'>229</span></div>i != e; <div class='tooltip'>i += 2<span class='tooltip-content'>34</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>263</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>      if (MI.getOperand(i + 1).getMBB() == Incoming) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L846' href='#L846'><span>846:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>        MI.removeOperand(i + 1);</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>        MI.removeOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Create branches from each prolog basic block to the appropriate epilog</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// block.  These edges are needed if the loop ends before reaching the</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// kernel.</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::addBranches(MachineBasicBlock &amp;PreheaderBB,</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MBBVectorTy &amp;PrologBBs,</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineBasicBlock *KernelBB,</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MBBVectorTy &amp;EpilogBBs,</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>                                         ValueMapTy *VRMap) {</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  assert(PrologBBs.size() == EpilogBBs.size() &amp;&amp; &quot;Prolog/Epilog mismatch&quot;);</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *LastPro = KernelBB;</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  MachineBasicBlock *LastEpi = KernelBB;</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start from the blocks connected to the kernel and work &quot;out&quot;</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the first prolog and the last epilog blocks.</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  SmallVector&lt;MachineInstr *, 4&gt; PrevInsts;</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  unsigned MaxIter = PrologBBs.size() - 1;</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  for (unsigned i = 0, j = MaxIter; i &lt;= MaxIter; <div class='tooltip'>++i, --j<span class='tooltip-content'>227</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L870' href='#L870'><span>870:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add branches to the prolog that go to the corresponding</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // epilog, and the fall-thru prolog/kernel block.</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    MachineBasicBlock *Prolog = PrologBBs[j];</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    MachineBasicBlock *Epilog = EpilogBBs[i];</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    SmallVector&lt;MachineOperand, 4&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    std::optional&lt;bool&gt; StaticallyGreater =</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>        LoopInfo-&gt;createTripCountGreaterCondition(j + 1, *Prolog, Cond);</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    unsigned numAdded = 0;</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    if (!StaticallyGreater) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L880' href='#L880'><span>880:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>      Prolog-&gt;addSuccessor(Epilog);</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>      numAdded = TII-&gt;insertBranch(*Prolog, Epilog, LastPro, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>56</span></div><div class='tooltip'>*StaticallyGreater == false<span class='tooltip-content'>56</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Prolog-&gt;addSuccessor(Epilog);</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Prolog-&gt;removeSuccessor(LastPro);</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      LastEpi-&gt;removeSuccessor(Epilog);</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      numAdded = TII-&gt;insertBranch(*Prolog, Epilog, nullptr, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      removePhis(Epilog, LastEpi);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Remove the blocks that are no longer referenced.</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      if (LastPro != LastEpi) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        LastEpi-&gt;clear();</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        LastEpi-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      if (LastPro == KernelBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L894' href='#L894'><span>894:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        LoopInfo-&gt;disposed();</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        NewKernel = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      LastPro-&gt;clear();</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      LastPro-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      numAdded = TII-&gt;insertBranch(*Prolog, LastPro, nullptr, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      removePhis(Epilog, Prolog);</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    LastPro = Prolog;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    LastEpi = Epilog;</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>    for (MachineBasicBlock::reverse_instr_iterator I = Prolog-&gt;instr_rbegin(),</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                                                   E = Prolog-&gt;instr_rend();</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>625</pre></td><td class='code'><pre>         I != E &amp;&amp; numAdded &gt; 0; <div class='tooltip'>++I, --numAdded<span class='tooltip-content'>398</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>625</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>398</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L908'><span>908:10</span></a></span>) to (<span class='line-number'><a href='#L908'><span>908:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (908:10)
     Condition C2 --> (908:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>      updateInstruction(&amp;*I, false, j, 0, VRMap);</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  if (NewKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    LoopInfo-&gt;setPreheader(PrologBBs[MaxIter]);</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    LoopInfo-&gt;adjustTripCount(-(MaxIter + 1));</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if we can compute the amount the instruction changes</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// during each iteration. Set Delta to the amount of the change.</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>bool ModuloScheduleExpander::computeDelta(MachineInstr &amp;MI, unsigned &amp;Delta) {</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  const MachineOperand *BaseOp;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  int64_t Offset;</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  bool OffsetIsScalable;</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  if (!TII-&gt;getMemOperandWithOffset(MI, BaseOp, Offset, OffsetIsScalable, TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>335</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This algorithm assumes instructions have fixed-size offsets.</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  if (OffsetIsScalable)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L929' href='#L929'><span>929:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>335</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  if (!BaseOp-&gt;isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L932' href='#L932'><span>932:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>335</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  Register BaseReg = BaseOp-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if there is a Phi. If so, get the definition in the loop.</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  MachineInstr *BaseDef = MRI.getVRegDef(BaseReg);</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  if (BaseDef &amp;&amp; BaseDef-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>335</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L940'><span>940:7</span></a></span>) to (<span class='line-number'><a href='#L940'><span>940:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (940:7)
     Condition C2 --> (940:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>    BaseReg = getLoopPhiReg(*BaseDef, MI.getParent());</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>    BaseDef = MRI.getVRegDef(BaseReg);</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  if (!BaseDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L944' href='#L944'><span>944:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>302</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  int D = 0;</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  if (!TII-&gt;getIncrementValue(*BaseDef, D) &amp;&amp; <div class='tooltip'>D &gt;= 0<span class='tooltip-content'>60</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>242</span>]
  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L948'><span>948:7</span></a></span>) to (<span class='line-number'><a href='#L948'><span>948:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (948:7)
     Condition C2 --> (948:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  Delta = D;</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Update the memory operand with a new offset when the pipeliner</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// generates a new copy of the instruction that refers to a</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// different memory location.</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::updateMemOperands(MachineInstr &amp;NewMI,</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               MachineInstr &amp;OldMI,</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>3.82k</pre></td><td class='code'><pre>                                               unsigned Num) {</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>3.82k</pre></td><td class='code'><pre>  if (Num == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44k</span>, <span class='None'>False</span>: <span class='covered-line'>2.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the instruction has memory operands, then adjust the offset</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // when the instruction appears in different stages.</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>2.38k</pre></td><td class='code'><pre>  if (NewMI.memoperands_empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='None'>False</span>: <span class='covered-line'>654</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>1.72k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>  SmallVector&lt;MachineMemOperand *, 2&gt; NewMMOs;</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>655</pre></td><td class='code'><pre>  for (MachineMemOperand *MMO : NewMI.memoperands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L968' href='#L968'><span>968:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>655</span>, <span class='None'>False</span>: <span class='covered-line'>654</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Figure out whether isAtomic is really necessary (see D57601).</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>655</pre></td><td class='code'><pre>    if (MMO-&gt;isVolatile() || <div class='tooltip'>MMO-&gt;isAtomic()<span class='tooltip-content'>646</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L970' href='#L970'><span>970:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>646</span>]
  Branch (<span class='line-number'><a name='L970' href='#L970'><span>970:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>646</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>655</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>646</span></div><div class='tooltip'>MMO-&gt;isInvariant()<span class='tooltip-content'>646</span></div> &amp;&amp; <div class='tooltip'><span class='red'>MMO-&gt;isDereferenceable()</span><span class='tooltip-content'>0</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>646</span>]
  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>655</pre></td><td class='code'><pre>        <div class='tooltip'>(!MMO-&gt;getValue())<span class='tooltip-content'>646</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L972' href='#L972'><span>972:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>646</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L970'><span>970:9</span></a></span>) to (<span class='line-number'><a href='#L970'><span>972:27</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (970:9)
     Condition C2 --> (970:30)
     Condition C3 --> (971:10)
     Condition C4 --> (971:32)
     Condition C5 --> (972:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  -,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 20.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      NewMMOs.push_back(MMO);</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>646</pre></td><td class='code'><pre>    unsigned Delta;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>646</pre></td><td class='code'><pre>    if (Num != UINT_MAX &amp;&amp; <div class='tooltip'>computeDelta(OldMI, Delta)<span class='tooltip-content'>432</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>432</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L977'><span>977:9</span></a></span>) to (<span class='line-number'><a href='#L977'><span>977:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (977:9)
     Condition C2 --> (977:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>      int64_t AdjOffset = Delta * Num;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>      NewMMOs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>          MF.getMachineMemOperand(MMO, AdjOffset, MMO-&gt;getSize()));</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>      NewMMOs.push_back(MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>          MMO, 0, LocationSize::beforeOrAfterPointer()));</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>646</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>  NewMI.setMemRefs(MF, NewMMOs);</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Clone the instruction for the new pipelined loop and update the</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// memory operands, if needed.</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *ModuloScheduleExpander::cloneInstr(MachineInstr *OldMI,</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned CurStageNum,</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>2.41k</pre></td><td class='code'><pre>                                                 unsigned InstStageNum) {</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>2.41k</pre></td><td class='code'><pre>  MachineInstr *NewMI = MF.CloneMachineInstr(OldMI);</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>2.41k</pre></td><td class='code'><pre>  updateMemOperands(*NewMI, *OldMI, CurStageNum - InstStageNum);</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>2.41k</pre></td><td class='code'><pre>  return NewMI;</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>2.41k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Clone the instruction for the new pipelined loop. If needed, this</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// function updates the instruction using the values saved in the</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// InstrChanges structure.</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *ModuloScheduleExpander::cloneAndChangeInstr(</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    MachineInstr *OldMI, unsigned CurStageNum, unsigned InstStageNum) {</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  MachineInstr *NewMI = MF.CloneMachineInstr(OldMI);</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  auto It = InstrChanges.find(OldMI);</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  if (It != InstrChanges.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    std::pair&lt;unsigned, int64_t&gt; RegAndOffset = It-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    unsigned BasePos, OffsetPos;</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    if (!TII-&gt;getBaseAndOffsetPosition(*OldMI, BasePos, OffsetPos))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1009' href='#L1009'><span>1009:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    int64_t NewOffset = OldMI-&gt;getOperand(OffsetPos).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    MachineInstr *LoopDef = findDefInLoop(RegAndOffset.first);</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    if (Schedule.getStage(LoopDef) &gt; (signed)InstStageNum)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      NewOffset += RegAndOffset.second * (CurStageNum - InstStageNum);</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    NewMI-&gt;getOperand(OffsetPos).setImm(NewOffset);</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  updateMemOperands(*NewMI, *OldMI, CurStageNum - InstStageNum);</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  return NewMI;</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Update the machine instruction with new virtual registers.  This</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// function may change the definitions and/or uses.</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::updateInstruction(MachineInstr *NewMI,</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               bool LastDef,</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               unsigned CurStageNum,</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               unsigned InstrStageNum,</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>                                               ValueMapTy *VRMap) {</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : NewMI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1028' href='#L1028'><span>1028:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>!MO.getReg().isVirtual()<span class='tooltip-content'>12.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.71k</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.89k</span>, <span class='None'>False</span>: <span class='covered-line'>12.6k</span>]
  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.82k</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1029'><span>1029:9</span></a></span>) to (<span class='line-number'><a href='#L1029'><span>1029:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1029:9)
     Condition C2 --> (1029:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    Register reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    if (MO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.89k</span>, <span class='None'>False</span>: <span class='covered-line'>6.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create a new virtual register for the definition.</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      const TargetRegisterClass *RC = MRI.getRegClass(reg);</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      Register NewReg = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      MO.setReg(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      VRMap[CurStageNum][reg] = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>      if (LastDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1038' href='#L1038'><span>1038:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>640</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>640</pre></td><td class='code'><pre>        replaceRegUsesAfterLoop(reg, NewReg, BB, MRI, LIS);</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>    } else if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1040' href='#L1040'><span>1040:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.96k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>      MachineInstr *Def = MRI.getVRegDef(reg);</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Compute the stage that contains the last definition for instruction.</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>      int DefStageNum = Schedule.getStage(Def);</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>      unsigned StageNum = CurStageNum;</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>      if (DefStageNum != -1 &amp;&amp; <div class='tooltip'>(int)InstrStageNum &gt; DefStageNum<span class='tooltip-content'>5.81k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1045' href='#L1045'><span>1045:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.81k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
  Branch (<span class='line-number'><a name='L1045' href='#L1045'><span>1045:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>877</span>, <span class='None'>False</span>: <span class='covered-line'>4.93k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1045'><span>1045:11</span></a></span>) to (<span class='line-number'><a href='#L1045'><span>1045:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1045:11)
     Condition C2 --> (1045:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Compute the difference in stages between the defintion and the use.</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>        unsigned StageDiff = (InstrStageNum - DefStageNum);</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Make an adjustment to get the last definition.</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>        StageNum -= StageDiff;</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>      if (VRMap[StageNum].count(reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1051' href='#L1051'><span>1051:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.60k</span>, <span class='None'>False</span>: <span class='covered-line'>3.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>        MO.setReg(VRMap[StageNum][reg]);</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>6.96k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the instruction in the loop that defines the register.</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If the definition is a Phi, then follow the Phi operand to</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the instruction in the loop.</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>MachineInstr *ModuloScheduleExpander::findDefInLoop(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  SmallPtrSet&lt;MachineInstr *, 8&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  MachineInstr *Def = MRI.getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  while (Def-&gt;isPHI()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1063' href='#L1063'><span>1063:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!Visited.insert(Def).second</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1064' href='#L1064'><span>1064:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>for (unsigned i = 1, e = Def-&gt;getNumOperands(); </span><span class='red'>i &lt; e</span><span class='red'>; </span><span class='red'>i += 2</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>Def-&gt;getOperand(i + 1).getMBB() == BB</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Def = MRI.getVRegDef(Def-&gt;getOperand(i).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        break;</span></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  return Def;</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the new name for the value from the previous stage.</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned ModuloScheduleExpander::getPrevMapVal(</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned StageNum, unsigned PhiStage, unsigned LoopVal, unsigned LoopStage,</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>    ValueMapTy *VRMap, MachineBasicBlock *BB) {</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>  unsigned PrevVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>  if (StageNum &gt; PhiStage) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1080' href='#L1080'><span>1080:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>542</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    MachineInstr *LoopInst = MRI.getVRegDef(LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    if (PhiStage == LoopStage &amp;&amp; <div class='tooltip'>VRMap[StageNum - 1].count(LoopVal)<span class='tooltip-content'>161</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1082' href='#L1082'><span>1082:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L1082' href='#L1082'><span>1082:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1082'><span>1082:9</span></a></span>) to (<span class='line-number'><a href='#L1082'><span>1082:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1082:9)
     Condition C2 --> (1082:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The name is defined in the previous stage.</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>      PrevVal = VRMap[StageNum - 1][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    else if (VRMap[StageNum].count(LoopVal))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The previous name is defined in the current stage when the instruction</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // order is swapped.</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      PrevVal = VRMap[StageNum][LoopVal];</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    else if (!LoopInst-&gt;isPHI() || LoopInst-&gt;getParent() != BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1089'><span>1089:14</span></a></span>) to (<span class='line-number'><a href='#L1089'><span>1089:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1089:14)
     Condition C2 --> (1089:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The loop value hasn&apos;t yet been scheduled.</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>PrevVal = LoopVal</span>;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    else if (StageNum == PhiStage + 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1092' href='#L1092'><span>1092:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The loop value is another phi, which has not been scheduled.</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      PrevVal = getInitPhiReg(*LoopInst, BB);</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    else if (StageNum &gt; PhiStage + 1 &amp;&amp; LoopInst-&gt;getParent() == BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1095'><span>1095:14</span></a></span>) to (<span class='line-number'><a href='#L1095'><span>1095:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1095:14)
     Condition C2 --> (1095:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The loop value is another phi, which has been scheduled.</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      PrevVal =</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          getPrevMapVal(StageNum - 1, PhiStage, getLoopPhiReg(*LoopInst, BB),</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                        LoopStage, VRMap, BB);</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>  return PrevVal;</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewrite the Phi values in the specified block to use the mappings</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// from the initial operand. Once the Phi is scheduled, we switch</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to using the loop value instead of the Phi value, so those names</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// do not need to be rewritten.</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::rewritePhiValues(MachineBasicBlock *NewBB,</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              unsigned StageNum,</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              ValueMapTy *VRMap,</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                                              InstrMapTy &amp;InstrMap) {</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>  for (auto &amp;PHI : BB-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1112' href='#L1112'><span>1112:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>654</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    unsigned InitVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    unsigned LoopVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    getPhiRegs(PHI, BB, InitVal, LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    Register PhiDef = PHI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    unsigned PhiStage = (unsigned)Schedule.getStage(MRI.getVRegDef(PhiDef));</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    unsigned LoopStage = (unsigned)Schedule.getStage(MRI.getVRegDef(LoopVal));</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    unsigned NumPhis = getStagesForPhi(PhiDef);</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    if (NumPhis &gt; StageNum)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1121' href='#L1121'><span>1121:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>      NumPhis = StageNum;</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>    for (unsigned np = 0; np &lt;= NumPhis; <div class='tooltip'>++np<span class='tooltip-content'>703</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1123' href='#L1123'><span>1123:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>703</span>, <span class='None'>False</span>: <span class='covered-line'>654</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>      unsigned NewVal =</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>          getPrevMapVal(StageNum - np, PhiStage, LoopVal, LoopStage, VRMap, BB);</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>      if (!NewVal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1126' href='#L1126'><span>1126:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>542</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>        NewVal = InitVal;</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>      rewriteScheduledInstr(NewBB, InstrMap, StageNum - np, np, &amp;PHI, PhiDef,</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>                            NewVal);</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>703</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewrite a previously scheduled instruction to use the register value</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// from the new instruction. Make sure the instruction occurs in the</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// basic block, and we don&apos;t change the uses in the new instruction.</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void ModuloScheduleExpander::rewriteScheduledInstr(</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock *BB, InstrMapTy &amp;InstrMap, unsigned CurStageNum,</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned PhiNum, MachineInstr *Phi, unsigned OldReg, unsigned NewReg,</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>    unsigned PrevReg) {</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>  bool InProlog = (CurStageNum &lt; (unsigned)Schedule.getNumStages() - 1);</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>  int StagePhi = Schedule.getStage(Phi) + PhiNum;</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rewrite uses that have been scheduled already to use the new</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Phi register.</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>  for (MachineOperand &amp;UseOp :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1145' href='#L1145'><span>1145:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.82k</span>, <span class='None'>False</span>: <span class='covered-line'>3.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>8.82k</pre></td><td class='code'><pre>       llvm::make_early_inc_range(MRI.use_operands(OldReg))) {</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>8.82k</pre></td><td class='code'><pre>    MachineInstr *UseMI = UseOp.getParent();</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>8.82k</pre></td><td class='code'><pre>    if (UseMI-&gt;getParent() != BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1148' href='#L1148'><span>1148:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.83k</span>, <span class='None'>False</span>: <span class='covered-line'>3.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    if (UseMI-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>2.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>      if (!Phi-&gt;isPHI() &amp;&amp; <div class='tooltip'>UseMI-&gt;getOperand(0).getReg() == NewReg<span class='tooltip-content'>916</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>894</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>916</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>894</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1151'><span>1151:11</span></a></span>) to (<span class='line-number'><a href='#L1151'><span>1151:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1151:11)
     Condition C2 --> (1151:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>894</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>      if (getLoopPhiReg(*UseMI, BB) != OldReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    InstrMapTy::iterator OrigInstr = InstrMap.find(UseMI);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    assert(OrigInstr != InstrMap.end() &amp;&amp; &quot;Instruction not scheduled.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    MachineInstr *OrigMI = OrigInstr-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    int StageSched = Schedule.getStage(OrigMI);</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    int CycleSched = Schedule.getCycle(OrigMI);</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    unsigned ReplaceReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is the stage for the scheduled instruction.</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    if (StagePhi == StageSched &amp;&amp; <div class='tooltip'>Phi-&gt;isPHI()<span class='tooltip-content'>1.67k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1163' href='#L1163'><span>1163:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67k</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
  Branch (<span class='line-number'><a name='L1163' href='#L1163'><span>1163:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1163'><span>1163:9</span></a></span>) to (<span class='line-number'><a href='#L1163'><span>1163:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1163:9)
     Condition C2 --> (1163:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      int CyclePhi = Schedule.getCycle(Phi);</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      if (PrevReg &amp;&amp; <div class='tooltip'>InProlog<span class='tooltip-content'>594</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1165' href='#L1165'><span>1165:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>594</span>, <span class='None'>False</span>: <span class='covered-line'>933</span>]
  Branch (<span class='line-number'><a name='L1165' href='#L1165'><span>1165:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>594</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1165'><span>1165:11</span></a></span>) to (<span class='line-number'><a href='#L1165'><span>1165:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1165:11)
     Condition C2 --> (1165:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>ReplaceReg = PrevReg</span>;</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      else if (PrevReg &amp;&amp; <div class='tooltip'>!isLoopCarried(*Phi)<span class='tooltip-content'>594</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1167' href='#L1167'><span>1167:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>594</span>, <span class='None'>False</span>: <span class='covered-line'>933</span>]
  Branch (<span class='line-number'><a name='L1167' href='#L1167'><span>1167:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>568</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>               <div class='tooltip'>(<span class='tooltip-content'>26</span></div><div class='tooltip'>CyclePhi &lt;= CycleSched<span class='tooltip-content'>26</span></div> || <div class='tooltip'><span class='red'>OrigMI-&gt;isPHI()</span><span class='tooltip-content'>0</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1168' href='#L1168'><span>1168:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1168' href='#L1168'><span>1168:43</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1167'><span>1167:16</span></a></span>) to (<span class='line-number'><a href='#L1167'><span>1168:59</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1167:16)
     Condition C2 --> (1167:27)
     Condition C3 --> (1168:17)
     Condition C4 --> (1168:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>        ReplaceReg = PrevReg;</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>1.50k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>1.50k</pre></td><td class='code'><pre>        ReplaceReg = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The scheduled instruction occurs before the scheduled Phi, and the</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Phi is not loop carried.</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    if (!InProlog &amp;&amp; <div class='tooltip'>StagePhi + 1 == StageSched<span class='tooltip-content'>2.26k</span></div> &amp;&amp; <div class='tooltip'>!isLoopCarried(*Phi)<span class='tooltip-content'>1.06k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>723</span>]
  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>1.20k</span>]
  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>954</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1175'><span>1175:9</span></a></span>) to (<span class='line-number'><a href='#L1175'><span>1175:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1175:9)
     Condition C2 --> (1175:22)
     Condition C3 --> (1175:52)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>      ReplaceReg = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    if (StagePhi &gt; StageSched &amp;&amp; <div class='tooltip'>Phi-&gt;isPHI()<span class='tooltip-content'>85</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1177' href='#L1177'><span>1177:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
  Branch (<span class='line-number'><a name='L1177' href='#L1177'><span>1177:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1177'><span>1177:9</span></a></span>) to (<span class='line-number'><a href='#L1177'><span>1177:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1177:9)
     Condition C2 --> (1177:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      ReplaceReg = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    if (!InProlog &amp;&amp; <div class='tooltip'>!Phi-&gt;isPHI()<span class='tooltip-content'>2.26k</span></div> &amp;&amp; <div class='tooltip'>StagePhi &lt; StageSched<span class='tooltip-content'>1.21k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>723</span>]
  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>1.05k</span>]
  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1179'><span>1179:9</span></a></span>) to (<span class='line-number'><a href='#L1179'><span>1179:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1179:9)
     Condition C2 --> (1179:22)
     Condition C3 --> (1179:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>      ReplaceReg = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    if (ReplaceReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.68k</span>, <span class='None'>False</span>: <span class='covered-line'>305</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>      const TargetRegisterClass *NRC =</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>          MRI.constrainRegClass(ReplaceReg, MRI.getRegClass(OldReg));</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>      if (NRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1184' href='#L1184'><span>1184:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.68k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>        UseOp.setReg(ReplaceReg);</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      else {</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        Register SplitReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg));</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        BuildMI(*BB, UseMI, UseMI-&gt;getDebugLoc(), TII-&gt;get(TargetOpcode::COPY),</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                SplitReg)</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            .addReg(ReplaceReg);</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        UseOp.setReg(SplitReg);</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>bool ModuloScheduleExpander::isLoopCarried(MachineInstr &amp;Phi) {</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>  if (!Phi.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1198' href='#L1198'><span>1198:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>948</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  int DefCycle = Schedule.getCycle(&amp;Phi);</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  int DefStage = Schedule.getStage(&amp;Phi);</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  unsigned InitVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  unsigned LoopVal = 0;</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  getPhiRegs(Phi, Phi.getParent(), InitVal, LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  MachineInstr *Use = MRI.getVRegDef(LoopVal);</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  if (!Use || Use-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1207'><span>1207:7</span></a></span>) to (<span class='line-number'><a href='#L1207'><span>1207:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1207:7)
     Condition C2 --> (1207:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>  int LoopCycle = Schedule.getCycle(Use);</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>  int LoopStage = Schedule.getStage(Use);</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>  return (LoopCycle &gt; DefCycle) || <div class='tooltip'>(LoopStage &lt;= DefStage)<span class='tooltip-content'>1.02k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>963</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1211'><span>1211:10</span></a></span>) to (<span class='line-number'><a href='#L1211'><span>1211:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1211:10)
     Condition C2 --> (1211:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// PeelingModuloScheduleExpander implementation</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is a reimplementation of ModuloScheduleExpander that works by creating</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// a fully correct steady-state kernel and peeling off the prolog and epilogs.</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Remove any dead phis in MBB. Dead phis either have only one block as input</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// (in which case they are the identity) or have no uses.</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void EliminateDeadPhis(MachineBasicBlock *MBB, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>                       LiveIntervals *LIS, bool KeepSingleSrcPhi = false) {</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>  bool Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>611</pre></td><td class='code'><pre>  while (Changed) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1227' href='#L1227'><span>1227:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>383</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>    Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : llvm::make_early_inc_range(MBB-&gt;phis())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.59k</span>, <span class='None'>False</span>: <span class='covered-line'>383</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>      assert(MI.isPHI());</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>      if (MRI.use_empty(MI.getOperand(0).getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1231' href='#L1231'><span>1231:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>424</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>        if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1232' href='#L1232'><span>1232:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>333</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>333</pre></td><td class='code'><pre>          LIS-&gt;RemoveMachineInstrFromMaps(MI);</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>        MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>424</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>      } else if (!KeepSingleSrcPhi &amp;&amp; <div class='tooltip'>MI.getNumExplicitOperands() == 3<span class='tooltip-content'>835</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>835</span>, <span class='None'>False</span>: <span class='covered-line'>338</span>]
  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>653</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1236'><span>1236:18</span></a></span>) to (<span class='line-number'><a href='#L1236'><span>1236:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1236:18)
     Condition C2 --> (1236:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        const TargetRegisterClass *ConstrainRegClass =</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>            MRI.constrainRegClass(MI.getOperand(1).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>                                  MRI.getRegClass(MI.getOperand(0).getReg()));</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        assert(ConstrainRegClass &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>               &quot;Expected a valid constrained register class!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        (void)ConstrainRegClass;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        MRI.replaceRegWith(MI.getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>                           MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1245' href='#L1245'><span>1245:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>          LIS-&gt;RemoveMachineInstrFromMaps(MI);</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>228</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewrites the kernel block in-place to adhere to the given schedule.</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// KernelRewriter holds all of the state required to perform the rewriting.</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class KernelRewriter {</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ModuloSchedule &amp;S;</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock *BB;</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock *PreheaderBB, *ExitBB;</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI;</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveIntervals *LIS;</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Map from register class to canonical undef register for that class.</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;const TargetRegisterClass *, Register&gt; Undefs;</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Map from &lt;LoopReg, InitReg&gt; to phi register for all created phis. Note that</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this map is only used when InitReg is non-undef.</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;std::pair&lt;unsigned, unsigned&gt;, Register&gt; Phis;</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Map from LoopReg to phi register where the InitReg is undef.</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;Register, Register&gt; UndefPhis;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg is used by MI. Return the new register MI should use to adhere to the</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // schedule. Insert phis as necessary.</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register remapUse(Register Reg, MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert a phi that carries LoopReg from the loop body and InitReg otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If InitReg is not given it is chosen arbitrarily. It will either be undef</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or will be chosen so as to share another phi.</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register phi(Register LoopReg, std::optional&lt;Register&gt; InitReg = {},</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               const TargetRegisterClass *RC = nullptr);</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create an undef register of the given register class.</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register undef(const TargetRegisterClass *RC);</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  KernelRewriter(MachineLoop &amp;L, ModuloSchedule &amp;S, MachineBasicBlock *LoopBB,</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 LiveIntervals *LIS = nullptr);</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void rewrite();</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>KernelRewriter::KernelRewriter(MachineLoop &amp;L, ModuloSchedule &amp;S,</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock *LoopBB, LiveIntervals *LIS)</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    : S(S), BB(LoopBB), PreheaderBB(L.getLoopPreheader()),</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      ExitBB(L.getExitBlock()), MRI(BB-&gt;getParent()-&gt;getRegInfo()),</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      TII(BB-&gt;getParent()-&gt;getSubtarget().getInstrInfo()), LIS(LIS) {</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  PreheaderBB = *BB-&gt;pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  if (PreheaderBB == BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    PreheaderBB = *std::next(BB-&gt;pred_begin());</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>void KernelRewriter::rewrite() {</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rearrange the loop to be in schedule order. Note that the schedule may</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // contain instructions that are not owned by the loop block (InstrChanges and</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // friends), so we gracefully handle unowned instructions and delete any</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions that weren&apos;t in the schedule.</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  auto InsertPt = BB-&gt;getFirstTerminator();</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineInstr *FirstMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>268</pre></td><td class='code'><pre>  for (MachineInstr *MI : S.getInstructions()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1307' href='#L1307'><span>1307:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>268</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>268</pre></td><td class='code'><pre>    if (MI-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>177</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>    if (MI-&gt;getParent())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1310' href='#L1310'><span>1310:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>      MI-&gt;removeFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>    BB-&gt;insert(InsertPt, MI);</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>    if (!FirstMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1313' href='#L1313'><span>1313:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      FirstMI = MI;</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  assert(FirstMI &amp;&amp; &quot;Failed to find first MI in schedule&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At this point all of the scheduled instructions are between FirstMI</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and the end of the block. Kill from the first non-phi to FirstMI.</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  for (auto I = BB-&gt;getFirstNonPHI(); I != FirstMI-&gt;getIterator();) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>LIS</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1321' href='#L1321'><span>1321:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LIS-&gt;RemoveMachineInstrFromMaps(*I)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    (I++)-&gt;eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now remap every instruction in the loop.</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : *BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1327' href='#L1327'><span>1327:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>    if (MI.isPHI() || <div class='tooltip'>MI.isTerminator()<span class='tooltip-content'>230</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1328' href='#L1328'><span>1328:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
  Branch (<span class='line-number'><a name='L1328' href='#L1328'><span>1328:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>177</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1328'><span>1328:9</span></a></span>) to (<span class='line-number'><a href='#L1328'><span>1328:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1328:9)
     Condition C2 --> (1328:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>    <div class='tooltip'>for (MachineOperand &amp;MO : MI.uses())<span class='tooltip-content'>177</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1330' href='#L1330'><span>1330:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>437</span>, <span class='None'>False</span>: <span class='covered-line'>177</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>      if (!MO.isReg() || <div class='tooltip'>MO.getReg().isPhysical()<span class='tooltip-content'>328</span></div> || <div class='tooltip'>MO.isImplicit()<span class='tooltip-content'>311</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>328</span>]
  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:54</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1331'><span>1331:11</span></a></span>) to (<span class='line-number'><a href='#L1331'><span>1331:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1331:11)
     Condition C2 --> (1331:26)
     Condition C3 --> (1331:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>      Register Reg = remapUse(MO.getReg(), MI);</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>      MO.setReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  EliminateDeadPhis(BB, MRI, LIS);</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ensure a phi exists for all instructions that are either referenced by</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // an illegal phi or by an instruction outside the loop. This allows us to</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // treat remaps of these values the same as &quot;normal&quot; values that come from</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // loop-carried phis.</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>  for (auto MI = BB-&gt;getFirstNonPHI(); MI != BB-&gt;end(); <div class='tooltip'>++MI<span class='tooltip-content'>233</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    if (MI-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1344' href='#L1344'><span>1344:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Register R = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      phi(R);</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>    for (MachineOperand &amp;Def : MI-&gt;defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1350' href='#L1350'><span>1350:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      for (MachineInstr &amp;MI : MRI.use_instructions(Def.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223</span>, <span class='None'>False</span>: <span class='covered-line'>177</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>        if (MI.getParent() != BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1352' href='#L1352'><span>1352:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>          phi(Def.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>Register KernelRewriter::remapUse(Register Reg, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  MachineInstr *Producer = MRI.getUniqueVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  if (!Producer)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1363' href='#L1363'><span>1363:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>311</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return Reg</span>;</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  int ConsumerStage = S.getStage(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  if (!Producer-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1367' href='#L1367'><span>1367:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Non-phi producers are simple to remap. Insert as many phis as the</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // difference between the consumer and producer stages.</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    if (Producer-&gt;getParent() != BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1370' href='#L1370'><span>1370:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Producer was not inside the loop. Use the register as-is.</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      return Reg;</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    int ProducerStage = S.getStage(Producer);</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    assert(ConsumerStage != -1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>           &quot;In-loop consumer should always be scheduled!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    assert(ConsumerStage &gt;= ProducerStage);</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    unsigned StageDiff = ConsumerStage - ProducerStage;</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; StageDiff; <div class='tooltip'>++I<span class='tooltip-content'>71</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1379' href='#L1379'><span>1379:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      Reg = phi(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    return Reg;</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First, dive through the phi chain to find the defaults for the generated</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // phis.</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  SmallVector&lt;std::optional&lt;Register&gt;, 4&gt; Defaults;</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  Register LoopReg = Reg;</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  auto LoopProducer = Producer;</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  while (LoopProducer-&gt;isPHI() &amp;&amp; <div class='tooltip'>LoopProducer-&gt;getParent() == BB<span class='tooltip-content'>115</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1389' href='#L1389'><span>1389:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
  Branch (<span class='line-number'><a name='L1389' href='#L1389'><span>1389:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1389'><span>1389:10</span></a></span>) to (<span class='line-number'><a href='#L1389'><span>1389:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1389:10)
     Condition C2 --> (1389:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    LoopReg = getLoopPhiReg(*LoopProducer, BB);</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    Defaults.emplace_back(getInitPhiReg(*LoopProducer, BB));</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    LoopProducer = MRI.getUniqueVRegDef(LoopReg);</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    assert(LoopProducer);</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  int LoopProducerStage = S.getStage(LoopProducer);</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  std::optional&lt;Register&gt; IllegalPhiDefault;</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  if (LoopProducerStage == -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1399' href='#L1399'><span>1399:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Do nothing.</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  } else if (LoopProducerStage &gt; ConsumerStage) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>94</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This schedule is only representable if ProducerStage == ConsumerStage+1.</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In addition, Consumer&apos;s cycle must be scheduled after Producer in the</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rescheduled loop. This is enforced by the pipeliner&apos;s ASAP and ALAP</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // functions.</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>#ifndef NDEBUG // Silence unused variables in non-asserts mode.</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    int LoopProducerCycle = S.getCycle(LoopProducer);</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    int ConsumerCycle = S.getCycle(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    assert(LoopProducerCycle &lt;= ConsumerCycle);</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    assert(LoopProducerStage == ConsumerStage + 1);</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Peel off the first phi from Defaults and insert a phi between producer</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and consumer. This phi will not be at the front of the block so we</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // consider it illegal. It will only exist during the rewrite process; it</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // needs to exist while we peel off prologs because these could take the</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // default value. After that we can replace all uses with the loop producer</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // value.</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    IllegalPhiDefault = Defaults.front();</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Defaults.erase(Defaults.begin());</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>    assert(ConsumerStage &gt;= LoopProducerStage);</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>    int StageDiff = ConsumerStage - LoopProducerStage;</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>    if (StageDiff &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1423' href='#L1423'><span>1423:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot; -- padding defaults array from &quot; &lt;&lt; Defaults.size()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                        &lt;&lt; &quot; to &quot; &lt;&lt; (Defaults.size() + StageDiff) &lt;&lt; &quot;\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we need more phis than we have defaults for, pad out with undefs for</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the earliest phis, which are at the end of the defaults chain (the</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // chain is in reverse order).</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Defaults.resize(Defaults.size() + StageDiff,</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                      Defaults.empty() ? <div class='tooltip'><span class='red'>std::optional&lt;Register&gt;()</span><span class='tooltip-content'>0</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1430' href='#L1430'><span>1430:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                       : Defaults.back());</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now we know the number of stages to jump back, insert the phi chain.</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  auto DefaultI = Defaults.rbegin();</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  while (DefaultI != Defaults.rend())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1437' href='#L1437'><span>1437:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    LoopReg = phi(LoopReg, *DefaultI++, MRI.getRegClass(Reg));</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  if (IllegalPhiDefault) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The consumer optionally consumes LoopProducer in the same iteration</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (because the producer is scheduled at an earlier cycle than the consumer)</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // or the initial value. To facilitate this we create an illegal block here</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // by embedding a phi in the middle of the block. We will fix this up</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // immediately prior to pruning.</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    auto RC = MRI.getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Register R = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    MachineInstr *IllegalPhi =</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        BuildMI(*BB, MI, DebugLoc(), TII-&gt;get(TargetOpcode::PHI), R)</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addReg(*IllegalPhiDefault)</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addMBB(PreheaderBB) // Block choice is arbitrary and has no effect.</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addReg(LoopReg)</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addMBB(BB); // Block choice is arbitrary and has no effect.</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Illegal phi should belong to the producer stage so that it can be</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // filtered correctly during peeling.</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    S.setStage(IllegalPhi, LoopProducerStage);</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return R;</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  return LoopReg;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register KernelRewriter::phi(Register LoopReg, std::optional&lt;Register&gt; InitReg,</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>                             const TargetRegisterClass *RC) {</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the init register is not undef, try and find an existing phi.</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  if (InitReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1466' href='#L1466'><span>1466:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    auto I = Phis.find({LoopReg, *InitReg});</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    if (I != Phis.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1468' href='#L1468'><span>1468:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      return I-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>    for (auto &amp;KV : Phis) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1471' href='#L1471'><span>1471:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>      if (KV.first.first == LoopReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1472' href='#L1472'><span>1472:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        return KV.second;</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // InitReg is either undef or no existing phi takes InitReg as input. Try and</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // find a phi that takes undef as input.</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  auto I = UndefPhis.find(LoopReg);</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  if (I != UndefPhis.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1480' href='#L1480'><span>1480:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Register R = I-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (!InitReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1482' href='#L1482'><span>1482:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Found a phi taking undef as input, and this input is undef so return</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // without any more changes.</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return R;</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Found a phi taking undef as input, so rewrite it to take InitReg.</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MachineInstr *MI = MRI.getVRegDef(R);</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MI-&gt;getOperand(1).setReg(*InitReg);</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Phis.insert({{LoopReg, *InitReg}, R});</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const TargetRegisterClass *ConstrainRegClass =</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        MRI.constrainRegClass(R, MRI.getRegClass(*InitReg));</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    assert(ConstrainRegClass &amp;&amp; &quot;Expected a valid constrained register class!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    (void)ConstrainRegClass;</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    UndefPhis.erase(I);</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return R;</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Failed to find any existing phi to reuse, so create a new one.</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  if (!RC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1499' href='#L1499'><span>1499:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    RC = MRI.getRegClass(LoopReg);</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  Register R = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  if (InitReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1502' href='#L1502'><span>1502:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    const TargetRegisterClass *ConstrainRegClass =</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>        MRI.constrainRegClass(R, MRI.getRegClass(*InitReg));</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    assert(ConstrainRegClass &amp;&amp; &quot;Expected a valid constrained register class!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    (void)ConstrainRegClass;</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  BuildMI(*BB, BB-&gt;getFirstNonPHI(), DebugLoc(), TII-&gt;get(TargetOpcode::PHI), R)</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      .addReg(InitReg ? <div class='tooltip'>*InitReg<span class='tooltip-content'>89</span></div> : <div class='tooltip'>undef(RC)<span class='tooltip-content'>65</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1509' href='#L1509'><span>1509:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      .addMBB(PreheaderBB)</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      .addReg(LoopReg)</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      .addMBB(BB);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  if (!InitReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1513' href='#L1513'><span>1513:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    UndefPhis[LoopReg] = R;</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    Phis[{LoopReg, *InitReg}] = R;</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  return R;</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>Register KernelRewriter::undef(const TargetRegisterClass *RC) {</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  Register &amp;R = Undefs[RC];</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  if (R == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1522' href='#L1522'><span>1522:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create an IMPLICIT_DEF that defines this register if we need it.</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All uses of this should be removed by the time we have finished unrolling</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // prologs and epilogs.</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    R = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    auto *InsertBB = &amp;PreheaderBB-&gt;getParent()-&gt;front();</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    BuildMI(*InsertBB, InsertBB-&gt;getFirstTerminator(), DebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>            TII-&gt;get(TargetOpcode::IMPLICIT_DEF), R);</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  return R;</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Describes an operand in the kernel of a pipelined loop. Characteristics of</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the operand are discovered, such as how many in-loop PHIs it has to jump</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// through and defaults for these phis.</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class KernelOperandInfo {</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock *BB;</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI;</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;Register, 4&gt; PhiDefaults;</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineOperand *Source;</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineOperand *Target;</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  KernelOperandInfo(MachineOperand *MO, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    const SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;IllegalPhis)</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      : MRI(<span class='red'>MRI</span>) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Source = MO;</span></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BB = MO-&gt;getParent()-&gt;getParent();</span></pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>isRegInLoop(MO)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1551' href='#L1551'><span>1551:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MachineInstr *MI = MRI.getVRegDef(MO-&gt;getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>MI-&gt;isFullCopy()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1553' href='#L1553'><span>1553:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MO = &amp;MI-&gt;getOperand(1);</span></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>if (</span><span class='red'>!MI-&gt;isPHI()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1557' href='#L1557'><span>1557:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this is an illegal phi, don&apos;t count it in distance.</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>if (</span><span class='red'>IllegalPhis.count(MI)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1560' href='#L1560'><span>1560:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MO = &amp;MI-&gt;getOperand(3);</span></pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Register Default = getInitPhiReg(*MI, BB);</span></pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MO = </span><span class='red'>MI-&gt;getOperand(2).getMBB() == BB</span><span class='red'> ? </span><span class='red'>&amp;MI-&gt;getOperand(1)</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1566' href='#L1566'><span>1566:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                            : </span><span class='red'>&amp;MI-&gt;getOperand(3)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      PhiDefaults.push_back(Default);</span></pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Target = MO;</span></pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool operator==(const KernelOperandInfo &amp;Other) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return PhiDefaults.size() == Other.PhiDefaults.size();</span></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  void print(raw_ostream &amp;OS) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;use of &quot; &lt;&lt; *Source &lt;&lt; &quot;: distance(&quot; &lt;&lt; PhiDefaults.size() &lt;&lt; &quot;) in &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       &lt;&lt; *Source-&gt;getParent();</span></pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isRegInLoop(MachineOperand *MO) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>MO-&gt;isReg()</span><span class='red'> &amp;&amp; </span><span class='red'>MO-&gt;getReg().isVirtual()</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1584' href='#L1584'><span>1584:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1584' href='#L1584'><span>1584:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           </span><span class='red'>MRI.getVRegDef(MO-&gt;getReg())-&gt;getParent() == BB</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1585' href='#L1585'><span>1585:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1584'><span>1584:12</span></a></span>) to (<span class='line-number'><a href='#L1584'><span>1585:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1584:12)
     Condition C2 --> (1584:27)
     Condition C3 --> (1585:12)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineBasicBlock *</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>PeelingModuloScheduleExpander::peelKernel(LoopPeelDirection LPD) {</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  MachineBasicBlock *NewBB = PeelSingleBlockLoop(LPD, BB, MRI, TII);</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (LPD == LPD_Front)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1593' href='#L1593'><span>1593:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    PeeledFront.push_back(NewBB);</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    PeeledBack.push_front(NewBB);</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  for (auto I = BB-&gt;begin(), NI = NewBB-&gt;begin(); !I-&gt;isTerminator();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1597' href='#L1597'><span>1597:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>       ++I, ++NI) {</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>    CanonicalMIs[&amp;*I] = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>    CanonicalMIs[&amp;*NI] = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>    BlockMIs[{NewBB, &amp;*I}] = &amp;*NI;</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>    BlockMIs[{BB, &amp;*I}] = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  return NewBB;</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void PeelingModuloScheduleExpander::filterInstructions(MachineBasicBlock *MB,</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                                                       int MinStage) {</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  for (auto I = MB-&gt;getFirstInstrTerminator()-&gt;getReverseIterator();</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>       I != std::next(MB-&gt;getFirstNonPHI()-&gt;getReverseIterator());) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1610' href='#L1610'><span>1610:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    MachineInstr *MI = &amp;*I++;</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    int Stage = getStage(MI);</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    if (Stage == -1 || <div class='tooltip'>Stage &gt;= MinStage<span class='tooltip-content'>294</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>294</span>]
  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>157</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1613'><span>1613:9</span></a></span>) to (<span class='line-number'><a href='#L1613'><span>1613:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1613:9)
     Condition C2 --> (1613:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    <div class='tooltip'>for (MachineOperand &amp;DefMO : MI-&gt;defs())<span class='tooltip-content'>157</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1616' href='#L1616'><span>1616:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>157</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>      SmallVector&lt;std::pair&lt;MachineInstr *, Register&gt;, 4&gt; Subs;</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>      for (MachineInstr &amp;UseMI : MRI.use_instructions(DefMO.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1618' href='#L1618'><span>1618:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Only PHIs can use values from this block by construction.</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Match with the equivalent PHI in B.</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        assert(UseMI.isPHI());</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Register Reg = getEquivalentRegisterIn(UseMI.getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                               MI-&gt;getParent());</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Subs.emplace_back(&amp;UseMI, Reg);</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>      for (auto &amp;Sub : Subs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1626' href='#L1626'><span>1626:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Sub.first-&gt;substituteRegister(DefMO.getReg(), Sub.second, /*SubIdx=*/0,</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                      *MRI.getTargetRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1630' href='#L1630'><span>1630:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      LIS-&gt;RemoveMachineInstrFromMaps(*MI);</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void PeelingModuloScheduleExpander::moveStageBetweenBlocks(</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    MachineBasicBlock *DestBB, MachineBasicBlock *SourceBB, unsigned Stage) {</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  auto InsertPt = DestBB-&gt;getFirstNonPHI();</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  DenseMap&lt;Register, Register&gt; Remaps;</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : llvm::make_early_inc_range(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1640' href='#L1640'><span>1640:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>           llvm::make_range(SourceBB-&gt;getFirstNonPHI(), SourceBB-&gt;end()))) {</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    if (MI.isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1642' href='#L1642'><span>1642:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This is an illegal PHI. If we move any instructions using an illegal</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // PHI, we need to create a legal Phi.</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (getStage(&amp;MI) != Stage) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1645' href='#L1645'><span>1645:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The legal Phi is not necessary if the illegal phi&apos;s stage</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // is being moved.</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        Register PhiR = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        auto RC = MRI.getRegClass(PhiR);</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        Register NR = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        MachineInstr *NI = BuildMI(*DestBB, DestBB-&gt;getFirstNonPHI(),</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                                   DebugLoc(), TII-&gt;get(TargetOpcode::PHI), NR)</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                               .addReg(PhiR)</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                               .addMBB(SourceBB);</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        BlockMIs[{DestBB, CanonicalMIs[&amp;MI]}] = NI;</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        CanonicalMIs[NI] = CanonicalMIs[&amp;MI];</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        Remaps[PhiR] = NR;</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    if (getStage(&amp;MI) != Stage)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1660' href='#L1660'><span>1660:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    MI.removeFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    DestBB-&gt;insert(InsertPt, &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    auto *KernelMI = CanonicalMIs[&amp;MI];</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    BlockMIs[{DestBB, KernelMI}] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    BlockMIs.erase({SourceBB, KernelMI});</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  SmallVector&lt;MachineInstr *, 4&gt; PhiToDelete;</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : DestBB-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1669' href='#L1669'><span>1669:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    assert(MI.getNumOperands() == 3);</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    MachineInstr *Def = MRI.getVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the instruction referenced by the phi is moved inside the block</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we don&apos;t need the phi anymore.</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    if (getStage(Def) == Stage) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1674' href='#L1674'><span>1674:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      Register PhiReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      assert(Def-&gt;findRegisterDefOperandIdx(MI.getOperand(1).getReg()) != -1);</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      MRI.replaceRegWith(MI.getOperand(0).getReg(), MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      MI.getOperand(0).setReg(PhiReg);</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      PhiToDelete.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  for (auto *P : PhiToDelete)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    P-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  InsertPt = DestBB-&gt;getFirstNonPHI();</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Helper to clone Phi instructions into the destination block. We clone Phi</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // greedily to avoid combinatorial explosion of Phi instructions.</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  auto clonePhi = [&amp;](MachineInstr *Phi) {</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MachineInstr *NewMI = MF.CloneMachineInstr(Phi);</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    DestBB-&gt;insert(InsertPt, NewMI);</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    Register OrigR = Phi-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    Register R = MRI.createVirtualRegister(MRI.getRegClass(OrigR));</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    NewMI-&gt;getOperand(0).setReg(R);</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    NewMI-&gt;getOperand(1).setReg(OrigR);</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    NewMI-&gt;getOperand(2).setMBB(*DestBB-&gt;pred_begin());</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    Remaps[OrigR] = R;</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    CanonicalMIs[NewMI] = CanonicalMIs[Phi];</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    BlockMIs[{DestBB, CanonicalMIs[Phi]}] = NewMI;</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    PhiNodeLoopIteration[NewMI] = PhiNodeLoopIteration[Phi];</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    return R;</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  for (auto I = DestBB-&gt;getFirstNonPHI(); I != DestBB-&gt;end(); <div class='tooltip'>++I<span class='tooltip-content'>123</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1701' href='#L1701'><span>1701:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>    for (MachineOperand &amp;MO : I-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1702' href='#L1702'><span>1702:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1703' href='#L1703'><span>1703:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      if (Remaps.count(MO.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1705' href='#L1705'><span>1705:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>244</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        MO.setReg(Remaps[MO.getReg()]);</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>      else {</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If we are using a phi from the source block we need to add a new phi</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // pointing to the old one.</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>        MachineInstr *Use = MRI.getUniqueVRegDef(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>        if (Use &amp;&amp; <div class='tooltip'>Use-&gt;isPHI()<span class='tooltip-content'>216</span></div> &amp;&amp; <div class='tooltip'>Use-&gt;getParent() == SourceBB<span class='tooltip-content'>73</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1711' href='#L1711'><span>1711:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L1711' href='#L1711'><span>1711:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
  Branch (<span class='line-number'><a name='L1711' href='#L1711'><span>1711:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1711'><span>1711:13</span></a></span>) to (<span class='line-number'><a href='#L1711'><span>1711:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1711:13)
     Condition C2 --> (1711:20)
     Condition C3 --> (1711:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          Register R = clonePhi(Use);</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          MO.setReg(R);</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PeelingModuloScheduleExpander::getPhiCanonicalReg(MachineInstr *CanonicalPhi,</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>                                                  MachineInstr *Phi) {</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  unsigned distance = PhiNodeLoopIteration[Phi];</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  MachineInstr *CanonicalUse = CanonicalPhi;</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  Register CanonicalUseReg = CanonicalUse-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; distance; <div class='tooltip'>++I<span class='tooltip-content'>46</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    assert(CanonicalUse-&gt;isPHI());</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    assert(CanonicalUse-&gt;getNumOperands() == 5);</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    unsigned LoopRegIdx = 3, InitRegIdx = 1;</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    if (CanonicalUse-&gt;getOperand(2).getMBB() == CanonicalUse-&gt;getParent())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1730' href='#L1730'><span>1730:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>std::swap(LoopRegIdx, InitRegIdx)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    CanonicalUseReg = CanonicalUse-&gt;getOperand(LoopRegIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    CanonicalUse = MRI.getVRegDef(CanonicalUseReg);</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  return CanonicalUseReg;</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>void PeelingModuloScheduleExpander::peelPrologAndEpilogs() {</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  BitVector LS(Schedule.getNumStages(), true);</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  BitVector AS(Schedule.getNumStages(), true);</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  LiveStages[BB] = LS;</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  AvailableStages[BB] = AS;</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Peel out the prologs.</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  LS.reset();</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  for (int I = 0; I &lt; Schedule.getNumStages() - 1; <div class='tooltip'>++I<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1746' href='#L1746'><span>1746:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    LS[I] = true;</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    Prologs.push_back(peelKernel(LPD_Front));</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    LiveStages[Prologs.back()] = LS;</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    AvailableStages[Prologs.back()] = LS;</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a block that will end up as the new loop exiting block (dominated by</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // all prologs and epilogs). It will only contain PHIs, in the same order as</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BB&apos;s PHIs. This gives us a poor-man&apos;s LCSSA with the inductive property</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that the exiting block is a (sub) clone of BB. This in turn gives us the</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // property that any value deffed in BB but used outside of BB is used by a</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PHI in the exiting block.</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineBasicBlock *ExitingBB = CreateLCSSAExitingBlock();</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  EliminateDeadPhis(ExitingBB, MRI, LIS, /*KeepSingleSrcPhi=*/true);</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Push out the epilogs, again in reverse order.</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can&apos;t assume anything about the minumum loop trip count at this point,</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // so emit a fairly complex epilog.</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We first peel number of stages minus one epilogue. Then we remove dead</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stages and reorder instructions based on their stage. If we have 3 stages</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we generate first:</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E0[3, 2, 1]</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E1[3&apos;, 2&apos;]</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E2[3&apos;&apos;]</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // And then we move instructions based on their stages to have:</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E0[3]</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E1[2, 3&apos;]</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E2[1, 2&apos;, 3&apos;&apos;]</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The transformation is legal because we only move instructions past</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions of a previous loop iteration.</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  for (int I = 1; I &lt;= Schedule.getNumStages() - 1; <div class='tooltip'>++I<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1777' href='#L1777'><span>1777:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    Epilogs.push_back(peelKernel(LPD_Back));</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MachineBasicBlock *B = Epilogs.back();</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    filterInstructions(B, Schedule.getNumStages() - I);</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep track at which iteration each phi belongs to. We need it to know</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // what version of the variable to use during prologue/epilogue stitching.</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    EliminateDeadPhis(B, MRI, LIS, /*KeepSingleSrcPhi=*/true);</pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    for (MachineInstr &amp;Phi : B-&gt;phis())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1784' href='#L1784'><span>1784:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      PhiNodeLoopIteration[&amp;Phi] = Schedule.getNumStages() - I;</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  for (size_t I = 0; I &lt; Epilogs.size(); <div class='tooltip'>I++<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1787' href='#L1787'><span>1787:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    LS.reset();</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    for (size_t J = I; J &lt; Epilogs.size(); <div class='tooltip'>J++<span class='tooltip-content'>56</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      int Iteration = J;</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      unsigned Stage = Schedule.getNumStages() - 1 + I - J;</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Move stage one block at a time so that Phi nodes are updated correctly.</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      for (size_t K = Iteration; K &gt; I; <div class='tooltip'>K--<span class='tooltip-content'>19</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1793' href='#L1793'><span>1793:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        moveStageBetweenBlocks(Epilogs[K - 1], Epilogs[K], Stage);</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      LS[Stage] = true;</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    LiveStages[Epilogs[I]] = LS;</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    AvailableStages[Epilogs[I]] = AS;</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now we&apos;ve defined all the prolog and epilog blocks as a fallthrough</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sequence, add the edges that will be followed if the loop trip count is</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lower than the number of stages (connecting prologs directly with epilogs).</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  auto PI = Prologs.begin();</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  auto EI = Epilogs.begin();</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  assert(Prologs.size() == Epilogs.size());</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  <div class='tooltip'>for (; <span class='tooltip-content'>27</span></div>PI != Prologs.end(); <div class='tooltip'>++PI, ++EI<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1807' href='#L1807'><span>1807:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MachineBasicBlock *Pred = *(*EI)-&gt;pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    (*PI)-&gt;addSuccessor(*EI);</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : (*EI)-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1810' href='#L1810'><span>1810:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      Register Reg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      MachineInstr *Use = MRI.getUniqueVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      if (Use &amp;&amp; Use-&gt;getParent() == Pred) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1813'><span>1813:11</span></a></span>) to (<span class='line-number'><a href='#L1813'><span>1813:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1813:11)
     Condition C2 --> (1813:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>        MachineInstr *CanonicalUse = CanonicalMIs[Use];</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>        if (CanonicalUse-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1815' href='#L1815'><span>1815:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If the use comes from a phi we need to skip as many phi as the</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // distance between the epilogue and the kernel. Trace through the phi</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // chain to find the right value.</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>          Reg = getPhiCanonicalReg(CanonicalUse, Use);</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>        Reg = getEquivalentRegisterIn(Reg, *PI);</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      MI.addOperand(MachineOperand::CreateReg(Reg, /*isDef=*/false));</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      MI.addOperand(MachineOperand::CreateMBB(*PI));</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a list of all blocks in order.</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  SmallVector&lt;MachineBasicBlock *, 8&gt; Blocks;</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  llvm::copy(PeeledFront, std::back_inserter(Blocks));</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  Blocks.push_back(BB);</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  llvm::copy(PeeledBack, std::back_inserter(Blocks));</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Iterate in reverse order over all instructions, remapping as we go.</pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  for (MachineBasicBlock *B : reverse(Blocks)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1835' href='#L1835'><span>1835:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    for (auto I = B-&gt;instr_rbegin();</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>         I != std::next(B-&gt;getFirstNonPHI()-&gt;getReverseIterator());) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1837' href='#L1837'><span>1837:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>731</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>731</pre></td><td class='code'><pre>      MachineBasicBlock::reverse_instr_iterator MI = I++;</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>731</pre></td><td class='code'><pre>      rewriteUsesOf(&amp;*MI);</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>731</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  for (auto *MI : IllegalPhisToDelete) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1842' href='#L1842'><span>1842:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1843' href='#L1843'><span>1843:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      LIS-&gt;RemoveMachineInstrFromMaps(*MI);</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  IllegalPhisToDelete.clear();</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now all remapping has been done, we&apos;re free to optimize the generated code.</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  for (MachineBasicBlock *B : reverse(Blocks))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1850' href='#L1850'><span>1850:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    EliminateDeadPhis(B, MRI, LIS);</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  EliminateDeadPhis(ExitingBB, MRI, LIS);</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>MachineBasicBlock *PeelingModuloScheduleExpander::CreateLCSSAExitingBlock() {</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *BB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineBasicBlock *Exit = *BB-&gt;succ_begin();</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  if (Exit == BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1858' href='#L1858'><span>1858:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Exit = *std::next(BB-&gt;succ_begin());</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineBasicBlock *NewBB = MF.CreateMachineBasicBlock(BB-&gt;getBasicBlock());</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MF.insert(std::next(BB-&gt;getIterator()), NewBB);</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Clone all phis in BB into NewBB and rewrite.</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : BB-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1865' href='#L1865'><span>1865:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    auto RC = MRI.getRegClass(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    Register OldR = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    Register R = MRI.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 4&gt; Uses;</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    for (MachineInstr &amp;Use : MRI.use_instructions(OldR))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1870' href='#L1870'><span>1870:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      if (Use.getParent() != BB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1871' href='#L1871'><span>1871:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>        Uses.push_back(&amp;Use);</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    for (MachineInstr *Use : Uses)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      Use-&gt;substituteRegister(OldR, R, /*SubIdx=*/0,</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                              *MRI.getTargetRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    MachineInstr *NI = BuildMI(NewBB, DebugLoc(), TII-&gt;get(TargetOpcode::PHI), R)</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>        .addReg(OldR)</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>        .addMBB(BB);</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    BlockMIs[{NewBB, &amp;MI}] = NI;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    CanonicalMIs[NI] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  BB-&gt;replaceSuccessor(Exit, NewBB);</pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  Exit-&gt;replacePhiUsesWith(BB, NewBB);</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  NewBB-&gt;addSuccessor(Exit);</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineBasicBlock *TBB = nullptr, *FBB = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand, 4&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  bool CanAnalyzeBr = !TII-&gt;analyzeBranch(*BB, TBB, FBB, Cond);</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  (void)CanAnalyzeBr;</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  assert(CanAnalyzeBr &amp;&amp; &quot;Must be able to analyze the loop branch!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  TII-&gt;removeBranch(*BB);</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  TII-&gt;insertBranch(*BB, TBB == Exit ? <div class='tooltip'><span class='red'>NewBB</span><span class='tooltip-content'>0</span></div> : TBB, FBB == Exit ? <div class='tooltip'>NewBB<span class='tooltip-content'>26</span></div> : <div class='tooltip'>FBB<span class='tooltip-content'>1</span></div>,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1892' href='#L1892'><span>1892:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L1892' href='#L1892'><span>1892:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                    Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  TII-&gt;insertUnconditionalBranch(*NewBB, Exit, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  return NewBB;</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PeelingModuloScheduleExpander::getEquivalentRegisterIn(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>                                                       MachineBasicBlock *BB) {</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>  MachineInstr *MI = MRI.getUniqueVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>  unsigned OpIdx = MI-&gt;findRegisterDefOperandIdx(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>  return BlockMIs[{BB, CanonicalMIs[MI]}]-&gt;getOperand(OpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>731</pre></td><td class='code'><pre>void PeelingModuloScheduleExpander::rewriteUsesOf(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>731</pre></td><td class='code'><pre>  if (MI-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1907' href='#L1907'><span>1907:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>720</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is an illegal PHI. The loop-carried (desired) value is operand 3,</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and it is produced by this block.</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    Register PhiR = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    Register R = MI-&gt;getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    int RMIStage = getStage(MRI.getUniqueVRegDef(R));</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    if (RMIStage != -1 &amp;&amp; <div class='tooltip'>!AvailableStages[MI-&gt;getParent()].test(RMIStage)<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1913' href='#L1913'><span>1913:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L1913' href='#L1913'><span>1913:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L1913' href='#L1913'><span>1913:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1913'><span>1913:9</span></a></span>) to (<span class='line-number'><a href='#L1913'><span>1913:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1913:9)
     Condition C2 --> (1913:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      R = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MRI.setRegClass(R, MRI.getRegClass(PhiR));</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MRI.replaceRegWith(PhiR, R);</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Postpone deleting the Phi as it may be referenced by BlockMIs and used</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // later to figure out how to remap registers.</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MI-&gt;getOperand(0).setReg(PhiR);</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    IllegalPhisToDelete.push_back(MI);</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>720</pre></td><td class='code'><pre>  int Stage = getStage(MI);</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>720</pre></td><td class='code'><pre>  if (Stage == -1 || <div class='tooltip'>LiveStages.count(MI-&gt;getParent()) == 0<span class='tooltip-content'>600</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1925' href='#L1925'><span>1925:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>587</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
  Branch (<span class='line-number'><a name='L1925' href='#L1925'><span>1925:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>600</span>]
  Branch (<span class='line-number'><a name='L1925' href='#L1925'><span>1925:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>600</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>720</pre></td><td class='code'><pre>      <div class='tooltip'>LiveStages[MI-&gt;getParent()].test(Stage)<span class='tooltip-content'>600</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1926' href='#L1926'><span>1926:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1925'><span>1925:7</span></a></span>) to (<span class='line-number'><a href='#L1925'><span>1926:46</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1925:7)
     Condition C2 --> (1925:22)
     Condition C3 --> (1926:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instruction is live, no rewriting to do.</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>587</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>  for (MachineOperand &amp;DefMO : MI-&gt;defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1930' href='#L1930'><span>1930:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    SmallVector&lt;std::pair&lt;MachineInstr *, Register&gt;, 4&gt; Subs;</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    for (MachineInstr &amp;UseMI : MRI.use_instructions(DefMO.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1932' href='#L1932'><span>1932:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Only PHIs can use values from this block by construction.</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Match with the equivalent PHI in B.</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      assert(UseMI.isPHI());</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      Register Reg = getEquivalentRegisterIn(UseMI.getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>                                             MI-&gt;getParent());</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      Subs.emplace_back(&amp;UseMI, Reg);</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    for (auto &amp;Sub : Subs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1940' href='#L1940'><span>1940:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      Sub.first-&gt;substituteRegister(DefMO.getReg(), Sub.second, /*SubIdx=*/0,</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>                                    *MRI.getTargetRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>  if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1944' href='#L1944'><span>1944:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    LIS-&gt;RemoveMachineInstrFromMaps(*MI);</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>  MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>void PeelingModuloScheduleExpander::fixupBranches() {</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Work outwards from the kernel.</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  bool KernelDisposed = false;</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  int TC = Schedule.getNumStages() - 1;</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  for (auto PI = Prologs.rbegin(), EI = Epilogs.rbegin(); PI != Prologs.rend();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1953' href='#L1953'><span>1953:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>       ++PI, ++EI, --TC) {</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MachineBasicBlock *Prolog = *PI;</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MachineBasicBlock *Fallthrough = *Prolog-&gt;succ_begin();</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MachineBasicBlock *Epilog = *EI;</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    SmallVector&lt;MachineOperand, 4&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    TII-&gt;removeBranch(*Prolog);</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    std::optional&lt;bool&gt; StaticallyGreater =</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        LoopInfo-&gt;createTripCountGreaterCondition(TC, *Prolog, Cond);</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    if (!StaticallyGreater) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1962' href='#L1962'><span>1962:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Dynamic: TC &gt; &quot; &lt;&lt; TC &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Dynamically branch based on Cond.</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      TII-&gt;insertBranch(*Prolog, Epilog, Fallthrough, Cond, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>11</span></div><div class='tooltip'>*StaticallyGreater == false<span class='tooltip-content'>11</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1966' href='#L1966'><span>1966:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Static-false: TC &gt; &quot; &lt;&lt; TC &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Prolog never falls through; branch to epilog and orphan interior</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // blocks. Leave it to unreachable-block-elim to clean up.</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Prolog-&gt;removeSuccessor(Fallthrough);</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      for (MachineInstr &amp;P : Fallthrough-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1971' href='#L1971'><span>1971:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        P.removeOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        P.removeOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      TII-&gt;insertUnconditionalBranch(*Prolog, Epilog, DebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      KernelDisposed = true;</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Static-true: TC &gt; &quot; &lt;&lt; TC &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Prolog always falls through; remove incoming values in epilog.</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Prolog-&gt;removeSuccessor(Epilog);</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      for (MachineInstr &amp;P : Epilog-&gt;phis()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1981' href='#L1981'><span>1981:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        P.removeOperand(4);</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        P.removeOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  if (!KernelDisposed) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1988' href='#L1988'><span>1988:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    LoopInfo-&gt;adjustTripCount(-(Schedule.getNumStages() - 1));</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    LoopInfo-&gt;setPreheader(Prologs.back());</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    LoopInfo-&gt;disposed();</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>void PeelingModuloScheduleExpander::rewriteKernel() {</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  KernelRewriter KR(*Schedule.getLoop(), Schedule, BB);</pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  KR.rewrite();</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>void PeelingModuloScheduleExpander::expand() {</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  BB = Schedule.getLoop()-&gt;getTopBlock();</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  Preheader = Schedule.getLoop()-&gt;getLoopPreheader();</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(Schedule.dump());</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  LoopInfo = TII-&gt;analyzeLoopForPipelining(BB);</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  assert(LoopInfo);</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  rewriteKernel();</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  peelPrologAndEpilogs();</pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  fixupBranches();</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void PeelingModuloScheduleExpander::validateAgainstModuloScheduleExpander() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  BB = Schedule.getLoop()-&gt;getTopBlock();</span></pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Preheader = Schedule.getLoop()-&gt;getLoopPreheader();</span></pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Dump the schedule before we invalidate and remap all its instructions.</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stash it in a string so we can print it if we found an error.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::string ScheduleDump;</span></pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  raw_string_ostream OS(ScheduleDump);</span></pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Schedule.print(OS);</span></pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  OS.flush();</span></pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First, run the normal ModuleScheduleExpander. We don&apos;t support any</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // InstrChanges.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  assert(LIS &amp;&amp; &quot;Requires LiveIntervals!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>ModuloScheduleExpander MSE(MF, Schedule, *LIS,</span></pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                             ModuloScheduleExpander::InstrChangesTy());</span></pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MSE.expand();</span></pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MachineBasicBlock *ExpandedKernel = MSE.getRewrittenKernel();</span></pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!ExpandedKernel</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2031' href='#L2031'><span>2031:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The expander optimized away the kernel. We can&apos;t do any useful checking.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MSE.cleanup();</span></pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Before running the KernelRewriter, re-add BB into the CFG.</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>Preheader-&gt;addSuccessor(BB);</span></pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now run the new expansion algorithm.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  KernelRewriter KR(*Schedule.getLoop(), Schedule, BB);</span></pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  KR.rewrite();</span></pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  peelPrologAndEpilogs();</span></pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Collect all illegal phis that the new algorithm created. We&apos;ll give these</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to KernelOperandInfo.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SmallPtrSet&lt;MachineInstr *, 4&gt; IllegalPhis;</span></pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (auto NI = BB-&gt;getFirstNonPHI(); </span><span class='red'>NI != BB-&gt;end()</span><span class='red'>; </span><span class='red'>++NI</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2047' href='#L2047'><span>2047:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>NI-&gt;isPHI()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2048' href='#L2048'><span>2048:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>IllegalPhis.insert(&amp;*NI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Co-iterate across both kernels. We expect them to be identical apart from</pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // phis and full COPYs (we look through both).<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SmallVector&lt;std::pair&lt;KernelOperandInfo, KernelOperandInfo&gt;, 8&gt; KOIs;</span></pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  auto OI = ExpandedKernel-&gt;begin();</span></pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  auto NI = BB-&gt;begin();</span></pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (; </span><span class='red'>!OI-&gt;isTerminator()</span><span class='red'> &amp;&amp; </span><span class='red'>!NI-&gt;isTerminator()</span><span class='red'>; </span><span class='red'>++OI, ++NI</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2057' href='#L2057'><span>2057:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2057' href='#L2057'><span>2057:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2057'><span>2057:10</span></a></span>) to (<span class='line-number'><a href='#L2057'><span>2057:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2057:10)
     Condition C2 --> (2057:33)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>OI-&gt;isPHI()</span><span class='red'> || </span><span class='red'>OI-&gt;isFullCopy()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2058'><span>2058:12</span></a></span>) to (<span class='line-number'><a href='#L2058'><span>2058:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2058:12)
     Condition C2 --> (2058:27)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>++OI</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    while (</span><span class='red'>NI-&gt;isPHI()</span><span class='red'> || </span><span class='red'>NI-&gt;isFullCopy()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2060' href='#L2060'><span>2060:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2060' href='#L2060'><span>2060:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2060'><span>2060:12</span></a></span>) to (<span class='line-number'><a href='#L2060'><span>2060:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2060:12)
     Condition C2 --> (2060:27)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>++NI</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(OI-&gt;getOpcode() == NI-&gt;getOpcode() &amp;&amp; &quot;Opcodes don&apos;t match?!&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Analyze every operand separately.</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>for (auto OOpI = OI-&gt;operands_begin(), NOpI = NI-&gt;operands_begin();</span></pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         </span><span class='red'>OOpI != OI-&gt;operands_end()</span><span class='red'>; </span><span class='red'>++OOpI, ++NOpI</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2065' href='#L2065'><span>2065:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>KOIs.emplace_back(KernelOperandInfo(&amp;*OOpI, MRI, IllegalPhis),</span></pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                        KernelOperandInfo(&amp;*NOpI, MRI, IllegalPhis))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>bool Failed = false;</span></pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (auto &amp;OldAndNew : KOIs)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2071' href='#L2071'><span>2071:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>OldAndNew.first == OldAndNew.second</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2072' href='#L2072'><span>2072:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>Failed = true;</span></pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;Modulo kernel validation error: [\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot; [golden] &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OldAndNew.first.print(errs());</span></pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;          &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OldAndNew.second.print(errs());</span></pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;]\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>Failed</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2083' href='#L2083'><span>2083:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;Golden reference kernel:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ExpandedKernel-&gt;print(errs());</span></pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; &quot;New kernel:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BB-&gt;print(errs());</span></pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    errs() &lt;&lt; ScheduleDump;</span></pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    report_fatal_error(</span></pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Modulo kernel validation (-pipeliner-experimental-cg) failed&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Cleanup by removing BB from the CFG again as the original</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ModuloScheduleExpander intended.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Preheader-&gt;removeSuccessor(BB);</span></pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MSE.cleanup();</span></pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ModuloScheduleTestPass implementation</pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass constructs a ModuloSchedule from its module and runs</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ModuloScheduleExpander.</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The module is expected to contain a single-block analyzable loop.</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The total order of instructions is taken from the loop as-is.</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Instructions are expected to be annotated with a PostInstrSymbol.</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This PostInstrSymbol must have the following format:</pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  &quot;Stage=%d Cycle=%d&quot;.</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ModuloScheduleTest : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  ModuloScheduleTest() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    initializeModuloScheduleTestPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void runOnLoop(MachineFunction &amp;MF, MachineLoop &amp;L);</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    AU.addRequired&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char ModuloScheduleTest::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(ModuloScheduleTest, &quot;modulo-schedule-test&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>                      &quot;Modulo Schedule test pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineLoopInfo)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveIntervals)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(ModuloScheduleTest, &quot;modulo-schedule-test&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;Modulo Schedule test pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>bool ModuloScheduleTest::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MachineLoopInfo &amp;MLI = getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  for (auto *L : MLI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2143' href='#L2143'><span>2143:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (L-&gt;getTopBlock() != L-&gt;getBottomBlock())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2144' href='#L2144'><span>2144:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    runOnLoop(MF, *L);</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>static void parseSymbolString(StringRef S, int &amp;Cycle, int &amp;Stage) {</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::pair&lt;StringRef, StringRef&gt; StageAndCycle = getToken(S, &quot;_&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::pair&lt;StringRef, StringRef&gt; StageTokenAndValue =</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      getToken(StageAndCycle.first, &quot;-&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::pair&lt;StringRef, StringRef&gt; CycleTokenAndValue =</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      getToken(StageAndCycle.second, &quot;-&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (StageTokenAndValue.first != &quot;Stage&quot; ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2158' href='#L2158'><span>2158:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      CycleTokenAndValue.first != &quot;_Cycle&quot;) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2159' href='#L2159'><span>2159:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2158'><span>2158:7</span></a></span>) to (<span class='line-number'><a href='#L2158'><span>2159:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2158:7)
     Condition C2 --> (2159:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &quot;Bad post-instr symbol syntax: see comment in ModuloScheduleTest&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  StageTokenAndValue.second.drop_front().getAsInteger(10, Stage);</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CycleTokenAndValue.second.drop_front().getAsInteger(10, Cycle);</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  dbgs() &lt;&lt; &quot;  Stage=&quot; &lt;&lt; Stage &lt;&lt; &quot;, Cycle=&quot; &lt;&lt; Cycle &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>void ModuloScheduleTest::runOnLoop(MachineFunction &amp;MF, MachineLoop &amp;L) {</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  LiveIntervals &amp;LIS = getAnalysis&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MachineBasicBlock *BB = L.getTopBlock();</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  dbgs() &lt;&lt; &quot;--- ModuloScheduleTest running on BB#&quot; &lt;&lt; BB-&gt;getNumber() &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  DenseMap&lt;MachineInstr *, int&gt; Cycle, Stage;</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  std::vector&lt;MachineInstr *&gt; Instrs;</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : *BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2178' href='#L2178'><span>2178:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (MI.isTerminator())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2179' href='#L2179'><span>2179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Instrs.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    if (MCSymbol *Sym = MI.getPostInstrSymbol()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2182' href='#L2182'><span>2182:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      dbgs() &lt;&lt; &quot;Parsing post-instr symbol for &quot; &lt;&lt; MI;</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      parseSymbolString(Sym-&gt;getName(), Cycle[&amp;MI], Stage[&amp;MI]);</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  ModuloSchedule MS(MF, &amp;L, std::move(Instrs), std::move(Cycle),</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                    std::move(Stage));</pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  ModuloScheduleExpander MSE(</pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MF, MS, LIS, /*InstrChanges=*/ModuloScheduleExpander::InstrChangesTy());</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MSE.expand();</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MSE.cleanup();</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ModuloScheduleTestAnnotater implementation</pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void ModuloScheduleTestAnnotater::annotate() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (MachineInstr *MI : S.getInstructions())</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2201' href='#L2201'><span>2201:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SmallVector&lt;char, 16&gt; SV;</span></pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    raw_svector_ostream OS(SV);</span></pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OS &lt;&lt; &quot;Stage-&quot; &lt;&lt; S.getStage(MI) &lt;&lt; &quot;_Cycle-&quot; &lt;&lt; S.getCycle(MI);</span></pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MCSymbol *Sym = MF.getContext().getOrCreateSymbol(OS.str());</span></pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI-&gt;setPostInstrSymbol(MF, Sym);</span></pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr></table></div></body></html>