
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93409                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489136                       # Number of bytes of host memory used
host_op_rate                                   105546                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45202.44                       # Real time elapsed on the host
host_tick_rate                               23507572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4222329174                       # Number of instructions simulated
sim_ops                                    4770930220                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   189                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4085521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8170747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.212063                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       138198814                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    164108097                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2674522                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    363386144                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21128773                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21132268                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3495                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       459490945                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        27228406                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         681172320                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        659079354                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      2673036                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          438476914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     152574347                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     27830796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    140739890                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2222329173                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2523172766                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2529965171                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.997315                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.173360                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1796662946     71.02%     71.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    314349437     12.43%     83.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     79132627      3.13%     86.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     69557287      2.75%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     45471292      1.80%     91.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19163078      0.76%     91.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27788219      1.10%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25265938      1.00%     93.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    152574347      6.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2529965171                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     24844557                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2039610199                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             498934899                       # Number of loads committed
system.switch_cpus.commit.membars            30922581                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1415247231     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9308625      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     51424961      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     34015474      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     13999001      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     46384365      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     55820368      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7811178      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     48428747      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3092164      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    498934899     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    338705753     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2523172766                       # Class of committed instruction
system.switch_cpus.commit.refs              837640652                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         393915415                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2222329173                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2523172766                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.146635                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.146635                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2023708048                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1508                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    137777258                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2688907077                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        129885427                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         306501449                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2682908                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5820                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      85420832                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           459490945                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         284475914                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2259108768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        655906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2402414873                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         5368788                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180320                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    286405440                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    186555993                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.942789                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.065838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.445447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2036511052     79.92%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         55537857      2.18%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51949210      2.04%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         64169007      2.52%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         57720623      2.27%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23233267      0.91%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         21030012      0.83%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13587194      0.53%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        224460444      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3178123                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        448899659                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.027844                       # Inst execution rate
system.switch_cpus.iew.exec_refs            884219170                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          342816333                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        15604710                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     520996047                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27929356                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        18951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    346162753                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2663826545                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     541402837                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4304799                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2619153524                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      87742632                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2682908                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      87746959                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          598                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12716184                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14196                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     21750211                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     22061118                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      7456975                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        14196                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1429801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1748322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2616123597                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2595693505                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590943                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1545979455                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.018638                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2596374078                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2491636214                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1559627399                       # number of integer regfile writes
system.switch_cpus.ipc                       0.872117                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.872117                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1448781112     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9309106      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     54541420      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     34016645      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     14739238      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     47886659      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     55820388      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      9350818      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     59893549      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3092164      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    541413149     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    344614009     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2623458324                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            51179117                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3162636      6.18%      6.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             42      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           152      0.00%      6.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6676568     13.05%     19.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3604766      7.04%     26.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            18      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1528338      2.99%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18515676     36.18%     65.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      17690921     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2204915157                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6925990525                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2166134901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2232818392                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2635897188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2623458324                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     27929357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    140653659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2628                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        98561                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    293645307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198666                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.029534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.854530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1682982741     66.05%     66.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    271281271     10.65%     76.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    166326121      6.53%     83.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    116398486      4.57%     87.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    110819170      4.35%     92.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     62052829      2.44%     94.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     75707044      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     38501768      1.51%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     24129236      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198666                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.029534                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      469722220                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    920306533                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    429558604                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    571675677                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     12565094                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18555717                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    520996047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    346162753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4000175083                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      320777778                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       111989460                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2766178266                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16369309                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        169385012                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      270988138                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        312102                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5097654547                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2672023753                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2959548113                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         352252325                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          89213                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2682908                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     347223715                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        193369745                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2495040051                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1564665244                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     38054471                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         439887994                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     27929474                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    663937233                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5041301023                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5346059358                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        542978965                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       348008211                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          296                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           54                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4875209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1634274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9750419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1634328                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4083630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1587258                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2497969                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1890                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4083630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6210978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6045289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12256267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12256267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    367101312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    359014272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    726115584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               726115584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4085520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4085520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4085520                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12436436454                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12216404733                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38703223691                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4873228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3426115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5916910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1981                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4873184                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14625493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14625628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    859394688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              859406208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4467861                       # Total snoops (count)
system.tol2bus.snoopTraffic                 203169024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9343071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.174962                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7708447     82.50%     82.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1634570     17.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     54      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9343071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7133213259                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10164716940                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    265009152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         265011712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    102089600                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      102089600                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2070384                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2070404                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       797575                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            797575                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    249397015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            249399424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      96075329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            96075329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      96075329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    249397015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           345474753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1595136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4100059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000244027916                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        90610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        90610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7191164                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1505721                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2070404                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    797575                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4140808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1595150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 40709                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           154253                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           117726                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           154265                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           110368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           111187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           121709                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           691953                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           481913                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            99425                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           317681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          487481                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          495853                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          283467                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          164507                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          142563                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          165748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            76556                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            46426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            51246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            50930                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            54700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            66214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            56778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            55136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            79280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           312978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          245505                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          141598                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          131394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           63634                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           61808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          100932                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 86847593156                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               20500495000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           163724449406                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21181.83                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39931.83                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2528310                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1011584                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.42                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4140808                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1595150                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2026706                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2025071                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  24153                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  24073                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     43                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 70019                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 70750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 90090                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 90341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 90665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 90660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 90674                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 90682                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 90909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 91099                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 91137                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 91290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 91315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 91490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 91179                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 90619                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 90610                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 90610                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   964                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2155317                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   169.113551                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   150.199856                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   106.905334                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        98300      4.56%      4.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1620478     75.19%     79.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       266560     12.37%     92.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       101116      4.69%     96.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        41440      1.92%     98.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        16707      0.78%     99.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6699      0.31%     99.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2645      0.12%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         1372      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2155317                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        90610                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.249608                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    42.911768                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.515621                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              6      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            42      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          268      0.30%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          984      1.09%      1.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2260      2.49%      3.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4392      4.85%      8.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6541      7.22%     15.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         8620      9.51%     25.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         9755     10.77%     36.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        10348     11.42%     47.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        10068     11.11%     58.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         8840      9.76%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         7466      8.24%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         5969      6.59%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         4519      4.99%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         3410      3.76%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         2388      2.64%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         1644      1.81%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         1148      1.27%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          776      0.86%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          451      0.50%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91          293      0.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95          193      0.21%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99          113      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           59      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107           29      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::116-119            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        90610                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        90610                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.604183                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.580181                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.906645                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19836     21.89%     21.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             704      0.78%     22.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           67501     74.50%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             709      0.78%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1810      2.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              20      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              29      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        90610                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             262406336                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2605376                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              102087360                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              265011712                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           102089600                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      246.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       96.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   249.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    96.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.68                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599328693                       # Total gap between requests
system.mem_ctrls0.avgGap                    370504.57                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    262403776                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    102087360                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2409.186072340558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 246945125.964363902807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 96073221.044537737966                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4140768                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1595150                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1503902                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 163722945504                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24757562530846                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37597.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39539.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  15520523.17                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   62.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8551349520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4545146265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15399016500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5935813380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    428717757120                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     47012528640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      594042146865                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       559.046120                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 118614769926                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 908502304992                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6837635280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3634281750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13875690360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2390686920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    432112630380                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     44153892000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      586885352130                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       552.310944                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 111125207010                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 915991867908                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    257931648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         257934848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    101079424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      101079424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2015091                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2015116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       789683                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            789683                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    242736459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            242739470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      95124664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            95124664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      95124664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    242736459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           337864134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1579354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3993334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000324897180                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        89719                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        89719                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7024995                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1490758                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2015116                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    789683                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4030232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1579366                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 36848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           153629                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           119737                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           115817                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           110642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           113135                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           123564                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           643898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           464747                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            84143                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           316150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          483805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          503150                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          288146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          165883                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          142529                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          164409                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            78077                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            47346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            49637                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            50700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            56512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            68150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            57746                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            54866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            56328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           314883                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          242140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          141562                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          134990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           64138                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           63422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98842                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 84845523177                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               19966920000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           159721473177                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21246.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39996.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2448805                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1004666                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.32                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.61                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4030232                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1579366                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1980511                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1978869                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  16931                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  16906                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     83                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 69299                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 70016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 89243                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 89502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 89779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 89785                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 89794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 89784                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 89988                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 90167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 90204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 90423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 90417                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 90524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 90256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 89728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 89720                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 89719                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   971                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2119245                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   168.292478                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   149.739465                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   105.746638                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        96799      4.57%      4.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1598403     75.42%     79.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       261743     12.35%     92.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        96999      4.58%     96.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        39408      1.86%     98.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        15724      0.74%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6230      0.29%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2483      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         1456      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2119245                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        89719                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     44.509903                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    42.191241                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.329689                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           343      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         3604      4.02%      4.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        11604     12.93%     17.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        18781     20.93%     38.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        20033     22.33%     60.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        15957     17.79%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9945     11.08%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5337      5.95%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2482      2.77%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1055      1.18%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          402      0.45%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          126      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           33      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        89719                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        89719                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.603172                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.579143                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.907039                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           19695     21.95%     21.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             683      0.76%     22.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           66790     74.44%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             694      0.77%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1817      2.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              19      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              20      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        89719                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             255576576                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2358272                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              101077696                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              257934848                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           101079424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      240.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       95.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   242.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    95.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.62                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599158557                       # Total gap between requests
system.mem_ctrls1.avgGap                    378850.38                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    255573376                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    101077696                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 240517116.375100255013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 95123038.057606607676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4030182                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1579366                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2446450                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 159719026727                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24758606876297                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     48929.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39630.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  15676294.71                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8440993680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4486486950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15338255100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5827112100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    428916475650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     46845372960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      593735231880                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       558.757286                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 118178962454                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 908938112464                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6690465600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3556047825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13174506660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2417037480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    429037428510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     46743539520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      585499561035                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       551.006792                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 117866448329                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 909250626589                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       789689                       # number of demand (read+write) hits
system.l2.demand_hits::total                   789689                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       789689                       # number of overall hits
system.l2.overall_hits::total                  789689                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4085476                       # number of demand (read+write) misses
system.l2.demand_misses::total                4085521                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4085476                       # number of overall misses
system.l2.overall_misses::total               4085521                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4320120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 370523359242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     370527679362                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4320120                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 370523359242                       # number of overall miss cycles
system.l2.overall_miss_latency::total    370527679362                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4875165                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4875210                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4875165                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4875210                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.838018                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.838018                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 96002.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90692.824837                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90692.883322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 96002.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90692.824837                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90692.883322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1587258                       # number of writebacks
system.l2.writebacks::total                   1587258                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4085476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4085521                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4085476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4085521                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3935357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 335598307659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 335602243016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3935357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 335598307659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 335602243016                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.838018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.838018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838019                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 87452.377778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82144.236720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82144.295187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 87452.377778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82144.236720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82144.295187                       # average overall mshr miss latency
system.l2.replacements                        4467861                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1838857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1838857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1838857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1838857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1251694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1251694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1890                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    168656484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     168656484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.954064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89236.234921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89236.234921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    152504001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    152504001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.954064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80689.947619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80689.947619                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4320120                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4320120                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 96002.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96002.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3935357                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3935357                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 87452.377778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87452.377778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       789598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            789598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4083586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4083586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 370354702758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 370354702758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4873184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4873184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.837971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90693.498988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90693.498988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4083586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4083586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 335445803658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 335445803658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.837971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82144.909807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82144.909807                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     8498886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4468117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.902118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.633728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   238.358726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.931089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 160469829                       # Number of tag accesses
system.l2.tags.data_accesses                160469829                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    284475848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2284680271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    284475848                       # number of overall hits
system.cpu.icache.overall_hits::total      2284680271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total           936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5745843                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5745843                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5745843                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5745843                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    284475913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2284681207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    284475913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2284681207                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88397.584615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6138.721154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88397.584615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6138.721154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4376832                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4376832                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4376832                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4376832                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 97262.933333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97262.933333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 97262.933333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97262.933333                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    284475848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2284680271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5745843                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5745843                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    284475913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2284681207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88397.584615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6138.721154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4376832                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4376832                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 97262.933333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97262.933333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2284681187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2494193.435590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.117499                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.807963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89102567989                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89102567989                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    777280059                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1451669150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    777280059                       # number of overall hits
system.cpu.dcache.overall_hits::total      1451669150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15793965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20486072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15793965                       # number of overall misses
system.cpu.dcache.overall_misses::total      20486072                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1289756937817                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1289756937817                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1289756937817                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1289756937817                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    793074024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1472155222                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    793074024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1472155222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013916                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81661.377483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62957.746991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81661.377483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62957.746991                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45362                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        29092                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             222                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   114.840506                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.045045                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4072873                       # number of writebacks
system.cpu.dcache.writebacks::total           4072873                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     10918896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10918896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     10918896                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10918896                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4875069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4875069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4875069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4875069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 383632869300                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 383632869300                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 383632869300                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 383632869300                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78692.808102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78692.808102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78692.808102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78692.808102                       # average overall mshr miss latency
system.cpu.dcache.replacements                9567114                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    466414060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       850760029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15784818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19724658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1288987435656                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1288987435656                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    482198878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    870484687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022659                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81659.949177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65349.038531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10911724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10911724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4873094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4873094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 383461362204                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 383461362204                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78689.506544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78689.506544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    310865999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      600909121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         9147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       761414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    769502161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    769502161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    310875146                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    601670535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84126.179184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1010.622554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    171507096                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    171507096                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86839.035949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86839.035949                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     27830589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     50515732                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          281                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          380                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     22556364                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22556364                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     27830870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     50516112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80271.758007                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59358.852632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          185                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          185                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           96                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3601629                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3601629                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 37516.968750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37516.968750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     27830607                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     50515848                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     27830607                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     50515848                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1562268100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9567370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.291281                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.465655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.533657                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       50351557194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      50351557194                       # Number of data accesses

---------- End Simulation Statistics   ----------
