// Seed: 2404288252
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6
    , id_9,
    output supply1 id_7
);
  tri1 id_10 = 1'b0;
  module_0(
      id_10, id_10, id_10
  );
endmodule
