#type; CSIC_PARSER
#base; CSIC_PARSER0 0x05801000
PRS_EN_REG; 0x0000; Parser Enable Register
PRS_NCSIC_IF_CFG_REG; 0x0004; Parser NCSIC Interface Configuration Register
PRS_CAP_REG; 0x000C; Parser Capture Register
CSIC_PRS_SIGNAL_STA_REG; 0x0010; CSIC Parser Signal Status Register
CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG; 0x0014; CSIC Parser NCSIC BT656 Header Configuration Register
PRS_C0_INFMT_REG; 0x0024; Parser Channel_0 Input Format Register
PRS_C0_OUTPUT_HSIZE_REG; 0x0028; Parser Channel_0 Output Horizontal Size Register
PRS_C0_OUTPUT_VSIZE_REG; 0x002C; Parser Channel_0 Output Vertical Size Register
PRS_C0_INPUT_PARA0_REG; 0x0030; Parser Channel_0 Input Parameter0 Register
PRS_C0_INPUT_PARA1_REG; 0x0034; Parser Channel_0 Input Parameter1 Register
PRS_C0_INPUT_PARA2_REG; 0x0038; Parser Channel_0 Input Parameter2 Register
PRS_C0_INPUT_PARA3_REG; 0x003C; Parser Channel_0 Input Parameter3 Register
PRS_C0_INT_EN_REG; 0x0040; Parser Channel_0 Interrupt Enable Register
PRS_C0_INT_STA_REG; 0x0044; Parser Channel_0 Interrupt Status Register
PRS_CH0_LINE_TIME_REG; 0x0048; Parser Channel_0 Line Time Register
PRS_C1_INFMT_REG; 0x0124; Parser Channel_1 Input Format Register
PRS_C1_OUTPUT_HSIZE_REG; 0x0128; Parser Channel_1 Output Horizontal Size Register
PRS_C1_OUTPUT_VSIZE_REG; 0x012C; Parser Channel_1 Output Vertical Size Register
PRS_C1_INPUT_PARA0_REG; 0x0130; Parser Channel_1 Input Parameter0 Register
PRS_C1_INPUT_PARA1_REG; 0x0134; Parser Channel_1 Input Parameter1 Register
PRS_C1_INPUT_PARA2_REG; 0x0138; Parser Channel_1 Input Parameter2 Register
PRS_C1_INPUT_PARA3_REG; 0x013C; Parser Channel_1 Input Parameter3 Register
PRS_C1_INT_EN_REG; 0x0140; Parser Channel_1 Interrupt Enable Register
PRS_C1_INT_STA_REG; 0x0144; Parser Channel_1 Interrupt Status Register
PRS_CH1_LINE_TIME_REG; 0x0148; Parser Channel_1 Line Time Register
PRS_C2_INFMT_REG; 0x0224; Parser Channel_2 Input Format Register
PRS_C2_OUTPUT_HSIZE_REG; 0x0228; Parser Channel_2 Output Horizontal Size Register
PRS_C2_OUTPUT_VSIZE_REG; 0x022C; Parser Channel_2 Output Vertical Size Register
PRS_C2_INPUT_PARA0_REG; 0x0230; Parser Channel_2 Input Parameter0 Register
PRS_C2_INPUT_PARA1_REG; 0x0234; Parser Channel_2 Input Parameter1 Register
PRS_C2_INPUT_PARA2_REG; 0x0238; Parser Channel_2 Input Parameter2 Register
PRS_C2_INPUT_PARA3_REG; 0x023C; Parser Channel_2 Input Parameter3 Register
PRS_C2_INT_EN_REG; 0x0240; Parser Channel_2 Interrupt Enable Register
PRS_C2_INT_STA_REG; 0x0244; Parser Channel_2 Interrupt Status Register
PRS_CH2_LINE_TIME_REG; 0x0248; Parser Channel_2 Line Time Register
PRS_C3_INFMT_REG; 0x0324; Parser Channel_3 Input Format Register
PRS_C3_OUTPUT_HSIZE_REG; 0x0328; Parser Channel_3 Output Horizontal Size Register
PRS_C3_OUTPUT_VSIZE_REG; 0x032C; Parser Channel_3 Output Vertical Size Register
PRS_C3_INPUT_PARA0_REG; 0x0330; Parser Channel_3 Input Parameter0 Register
PRS_C3_INPUT_PARA1_REG; 0x0334; Parser Channel_3 Input Parameter1 Register
PRS_C3_INPUT_PARA2_REG; 0x0338; Parser Channel_3 Input Parameter2 Register
PRS_C3_INPUT_PARA3_REG; 0x033C; Parser Channel_3 Input Parameter3 Register
PRS_C3_INT_EN_REG; 0x0340; Parser Channel_3 Interrupt Enable Register
PRS_C3_INT_STA_REG; 0x0344; Parser Channel_3 Interrupt Status Register
PRS_CH3_LINE_TIME_REG; 0x0348; Parser Channel_3 Line Time Register
CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG; 0x0500; CSIC Parser NCSIC RX Signal0 Delay Adjust Register
CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG; 0x0514; CSIC Parser NCSIC RX Signal5 Delay Adjust Register
CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG; 0x0518; CSIC Parser NCSIC RX Signal6 Delay Adjust Register
