

================================================================
== Vivado HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Thu Jul 20 07:18:59 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bert_layer_dct.prj
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       22|       22| 0.220 us | 0.220 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      4|       0|   1610|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     15|    1110|    667|    -|
|Memory           |        7|      -|      66|     23|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        6|      -|    2411|    483|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       13|     22|    3587|   2783|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|     10|       3|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_mul_25ns_43s_lbW_U4  |top_mul_25ns_43s_lbW  |        0|      3|  219|  149|    0|
    |top_mul_26ns_43s_mb6_U5  |top_mul_26ns_43s_mb6  |        0|      5|  219|  149|    0|
    |top_mul_41ns_6ns_ibs_U1  |top_mul_41ns_6ns_ibs  |        0|      2|  201|   85|    0|
    |top_mul_44ns_6ns_jbC_U2  |top_mul_44ns_6ns_jbC  |        0|      2|  254|  207|    0|
    |top_mul_45ns_9s_5kbM_U3  |top_mul_45ns_9s_5kbM  |        0|      3|  217|   77|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     15| 1110|  667|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |top_mac_muladd_13ocq_U7  |top_mac_muladd_13ocq  | i0 + i1 * i2 |
    |top_mul_mul_18ns_pcA_U8  |top_mul_mul_18ns_pcA  |    i0 * i1   |
    |top_mul_mul_25s_6ncg_U6  |top_mul_mul_25s_6ncg  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymo_7_U   |pow_generic_floatbkb  |        0|   6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymo_6_U   |pow_generic_floatcud  |        2|   0|   0|    0|    64|   56|     1|         3584|
    |pow_reduce_anonymo_9_U   |pow_generic_floatdEe  |        0|  52|  13|    0|    16|   52|     1|          832|
    |pow_reduce_anonymo_10_U  |pow_generic_floateOg  |        2|   0|   0|    0|    64|   49|     1|         3136|
    |pow_reduce_anonymo_8_U   |pow_generic_floatfYi  |        2|   0|   0|    0|    64|   44|     1|         2816|
    |pow_reduce_anonymo_11_U  |pow_generic_floatg8j  |        1|   0|   0|    0|   512|   27|     1|        13824|
    |pow_reduce_anonymo_U     |pow_generic_floathbi  |        0|   8|   4|    0|    32|    8|     1|          256|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        7|  66|  23|    0|   816|  242|     7|        24832|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_23_fu_472_p2           |     *    |      0|  0|  28|          39|           4|
    |r_V_26_fu_877_p2           |     *    |      2|  0|  33|          23|          23|
    |r_V_28_fu_1108_p2          |     *    |      2|  0|  25|          36|          10|
    |add_ln657_1_fu_734_p2      |     +    |      0|  0|  57|          50|          50|
    |add_ln657_fu_744_p2        |     +    |      0|  0|   8|          56|          56|
    |add_ln805_fu_1075_p2       |     +    |      0|  0|  14|           1|          10|
    |b_exp_1_fu_812_p2          |     +    |      0|  0|  15|           8|           9|
    |b_exp_fu_761_p2            |     +    |      0|  0|  15|           8|           9|
    |log_sum_V_1_fu_752_p2      |     +    |      0|  0|   8|          56|          56|
    |out_exp_V_fu_1369_p2       |     +    |      0|  0|  15|           7|           8|
    |r_exp_V_fu_1293_p2         |     +    |      0|  0|  14|           2|          10|
    |ret_V_10_fu_959_p2         |     +    |      0|  0|  74|          67|          67|
    |ret_V_13_fu_1177_p2        |     +    |      0|  0|  26|          19|          19|
    |ret_V_14_fu_1206_p2        |     +    |      0|  0|  35|           3|          28|
    |ret_V_15_fu_1279_p2        |     +    |      0|  0|  52|          45|          45|
    |ret_V_2_fu_534_p2          |     +    |      0|  0|  52|          45|          45|
    |ret_V_4_fu_605_p2          |     +    |      0|  0|  57|          50|          50|
    |ret_V_6_fu_712_p2          |     +    |      0|  0|  70|          63|          63|
    |ret_V_9_fu_945_p2          |     +    |      0|  0|  73|          66|          66|
    |ret_V_12_fu_1130_p2        |     -    |      0|  0|  44|          37|          37|
    |ret_V_3_fu_547_p2          |     -    |      0|  0|  53|          46|          46|
    |ret_V_5_fu_637_p2          |     -    |      0|  0|  58|          51|          51|
    |ret_V_7_fu_848_p2          |     -    |      0|  0|  71|          64|          64|
    |ret_V_8_fu_910_p2          |     -    |      0|  0|  71|          64|          64|
    |and_ln181_1_fu_1465_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln181_fu_1459_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln18_1_fu_793_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln18_fu_783_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln369_fu_773_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln371_1_fu_1406_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln371_2_fu_1411_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln371_fu_1385_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_1522_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln460_1_fu_1429_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln460_fu_1423_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln467_1_fu_1447_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln467_fu_1441_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln657_fu_1453_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln853_1_fu_1487_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln853_fu_1481_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |x_is_n1_fu_1223_p2         |    and   |      0|  0|   2|           1|           1|
    |x_is_p1_fu_1528_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln369_fu_767_p2       |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln415_fu_806_p2       |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln460_fu_1250_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln467_fu_1263_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln657_fu_1100_p2      |   icmp   |      0|  0|  50|          67|          67|
    |icmp_ln805_fu_1069_p2      |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln833_1_fu_788_p2     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln833_2_fu_778_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln833_fu_409_p2       |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln837_fu_414_p2       |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln849_fu_1315_p2      |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln853_fu_1331_p2      |   icmp   |      0|  0|  13|          10|           8|
    |or_ln370_fu_1395_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln386_1_fu_1232_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln386_fu_1227_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln415_fu_1598_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln657_1_fu_1470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln657_fu_1321_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln853_1_fu_1499_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln853_2_fu_1505_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln853_3_fu_1511_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln853_fu_1493_p2        |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  32|           1|          32|
    |b_exp_3_fu_818_p3          |  select  |      0|  0|   9|           1|           9|
    |eZ_V_fu_510_p3             |  select  |      0|  0|  44|           1|          44|
    |mul_ln682_fu_1611_p0       |  select  |      0|  0|  25|           1|          25|
    |r_exp_V_2_fu_1298_p3       |  select  |      0|  0|  10|           1|          10|
    |r_exp_V_3_fu_1089_p3       |  select  |      0|  0|  10|           1|          10|
    |select_ln415_fu_1591_p3    |  select  |      0|  0|  31|           1|          31|
    |select_ln805_fu_1081_p3    |  select  |      0|  0|  10|           1|          10|
    |select_ln853_1_fu_1560_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln853_2_fu_1567_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln853_3_fu_1574_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln853_4_fu_1580_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln853_fu_1553_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_V_fu_1357_p3           |  select  |      0|  0|  23|           1|          23|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |r_sign_fu_1237_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln181_fu_1326_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln370_fu_1390_p2       |    xor   |      0|  0|   2|           2|           1|
    |xor_ln371_fu_1400_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln415_fu_1517_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln460_fu_1417_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln467_fu_1435_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln657_fu_1475_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln936_fu_1218_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      4|  0|1610|        1222|        1378|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Elog2_V_reg_1858                  |  52|   0|   52|          0|
    |a_V_1_reg_1720                    |   6|   0|    6|          0|
    |a_V_2_reg_1762                    |   6|   0|    6|          0|
    |a_V_reg_1703                      |   4|   0|    4|          0|
    |add_ln657_1_reg_1797              |  50|   0|   50|          0|
    |and_ln181_reg_1990                |   1|   0|    1|          0|
    |and_ln18_1_reg_1820               |   1|   0|    1|          0|
    |and_ln369_reg_1807                |   1|   0|    1|          0|
    |and_ln415_reg_2010                |   1|   0|    1|          0|
    |and_ln460_reg_1985                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |b_exp_3_reg_1833                  |   9|   0|    9|          0|
    |b_frac_tilde_inverse_reg_1673     |   6|   0|    6|          0|
    |exp_Z1P_m_1_V_reg_1948            |  18|   0|   18|          0|
    |exp_Z1_V_reg_1943                 |  27|   0|   27|          0|
    |exp_Z1_hi_V_reg_1953              |  18|   0|   18|          0|
    |icmp_ln415_reg_1826               |   1|   0|    1|          0|
    |icmp_ln657_reg_1917               |   1|   0|    1|          0|
    |icmp_ln833_1_reg_1814             |   1|   0|    1|          0|
    |icmp_ln833_reg_1683               |   1|   0|    1|          0|
    |icmp_ln837_reg_1689               |   1|   0|    1|          0|
    |log_base_V_reg_1868               |  43|   0|   43|          0|
    |log_sum_V_1_reg_1802              |  56|   0|   56|          0|
    |log_sum_V_reg_1678                |  56|   0|   56|          0|
    |lshr_ln_reg_1863                  |  45|   0|   45|          0|
    |m_diff_lo_V_reg_1928              |  18|   0|   18|          0|
    |m_fix_V_reg_1889                  |  36|   0|   36|          0|
    |m_fix_a_V_reg_1923                |  36|   0|   36|          0|
    |m_fix_hi_V_reg_1894               |  13|   0|   13|          0|
    |m_frac_l_V_reg_1879               |  67|   0|   67|          0|
    |mul_ln682_reg_1694                |  25|   0|   25|          0|
    |mul_ln682_reg_1694_pp0_iter3_reg  |  25|   0|   25|          0|
    |or_ln853_2_reg_2000               |   1|   0|    1|          0|
    |or_ln853_3_reg_2005               |   1|   0|    1|          0|
    |or_ln853_reg_1995                 |   1|   0|    1|          0|
    |p_Result_105_reg_1899             |   1|   0|    1|          0|
    |p_Result_106_reg_1980             |  32|   0|   32|          0|
    |p_Result_s_reg_1635               |   1|   0|    1|          0|
    |p_Val2_101_reg_1714               |  41|   0|   41|          0|
    |p_Val2_108_reg_1751               |  44|   0|   44|          0|
    |r_V_23_reg_1709                   |  43|   0|   43|          0|
    |r_V_24_reg_1746                   |  47|   0|   47|          0|
    |r_V_25_reg_1838                   |  50|   0|   50|          0|
    |r_V_29_reg_1963                   |  36|   0|   36|          0|
    |r_exp_V_3_reg_1910                |  10|   0|   10|          0|
    |r_sign_reg_1973                   |   1|   0|    1|          0|
    |ret_V_14_reg_1958                 |  28|   0|   28|          0|
    |ret_V_4_reg_1731                  |  50|   0|   50|          0|
    |ret_V_4_reg_1731_pp0_iter6_reg    |  50|   0|   50|          0|
    |ret_V_6_reg_1782                  |  63|   0|   63|          0|
    |tmp_125_reg_1726                  |  35|   0|   35|          0|
    |tmp_126_reg_1767                  |  38|   0|   38|          0|
    |tmp_127_reg_1848                  |  39|   0|   39|          0|
    |tmp_127_reg_1848_pp0_iter12_reg   |  39|   0|   39|          0|
    |tmp_157_reg_1657                  |   1|   0|    1|          0|
    |tmp_163_reg_1904                  |   1|   0|    1|          0|
    |tmp_V_27_reg_1642                 |   8|   0|    8|          0|
    |tmp_V_28_reg_1649                 |  23|   0|   23|          0|
    |tmp_V_28_reg_1649_pp0_iter1_reg   |  23|   0|   23|          0|
    |trunc_ln1_reg_1884                |  65|   0|   65|          0|
    |trunc_ln_reg_1853                 |  23|   0|   23|          0|
    |xor_ln936_reg_1968                |   1|   0|    1|          0|
    |a_V_1_reg_1720                    |  64|  32|    6|          0|
    |a_V_reg_1703                      |  64|  32|    4|          0|
    |and_ln18_1_reg_1820               |  64|  32|    1|          0|
    |and_ln369_reg_1807                |  64|  32|    1|          0|
    |icmp_ln415_reg_1826               |  64|  32|    1|          0|
    |icmp_ln657_reg_1917               |  64|  32|    1|          0|
    |icmp_ln833_1_reg_1814             |  64|  32|    1|          0|
    |icmp_ln833_reg_1683               |  64|  32|    1|          0|
    |icmp_ln837_reg_1689               |  64|  32|    1|          0|
    |log_sum_V_1_reg_1802              |   2|   1|   56|          0|
    |log_sum_V_reg_1678                |   3|   1|   56|          0|
    |m_fix_V_reg_1889                  |  64|  32|   36|          0|
    |p_Result_s_reg_1635               |  64|  32|    1|          0|
    |r_exp_V_3_reg_1910                |  64|  32|   10|          0|
    |ret_V_6_reg_1782                  |   1|   1|   63|          0|
    |tmp_157_reg_1657                  |  64|  32|    1|          0|
    |tmp_163_reg_1904                  |  64|  32|    1|          0|
    |tmp_V_27_reg_1642                 |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2411| 483| 1694|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | pow_generic<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | pow_generic<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | pow_generic<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | pow_generic<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | pow_generic<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | pow_generic<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | pow_generic<float> | return value |
|base_r     |  in |   32|   ap_none  |       base_r       |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%base_read = call float @_ssdm_op_Read.ap_auto.float(float %base_r) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 24 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %base_read to i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 25 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 26 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_V_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 27 'partselect' 'tmp_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V_28 = trunc i32 %p_Val2_s to i23" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 28 'trunc' 'tmp_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%index0_V = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_Val2_s, i32 17, i32 22)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:510]   --->   Operation 29 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 30 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i6 %index0_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 31 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_12 = getelementptr [64 x i6]* @pow_reduce_anonymo_7, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 32 'getelementptr' 'pow_reduce_anonymo_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 33 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_13 = getelementptr [64 x i56]* @pow_reduce_anonymo_6, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 34 'getelementptr' 'pow_reduce_anonymo_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 35 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 36 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 37 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 7.11>
ST_3 : Operation 38 [1/1] (2.44ns)   --->   "%icmp_ln833 = icmp eq i23 %tmp_V_28, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 38 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln837 = icmp ne i23 %tmp_V_28, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 39 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_103 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_28, i1 false)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 40 'bitconcatenate' 'p_Result_103' <Predicate = (!tmp_157)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_V_28)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 41 'bitconcatenate' 'r_V_s' <Predicate = (tmp_157)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_22 = zext i24 %r_V_s to i25" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 42 'zext' 'r_V_22' <Predicate = (tmp_157)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "%b_frac_V_1 = select i1 %tmp_157, i25 %r_V_22, i25 %p_Result_103" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 43 'select' 'b_frac_V_1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse to i25" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 44 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %b_frac_V_1, %zext_ln682" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 45 'mul' 'mul_ln682' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln682, i32 21, i32 24)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 46 'partselect' 'a_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%z1_V = call i39 @_ssdm_op_BitConcatenate.i39.i25.i14(i25 %mul_ln682, i14 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 47 'bitconcatenate' 'z1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%r_V = zext i4 %a_V to i43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 48 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i39 %z1_V to i43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 49 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (8.60ns)   --->   "%r_V_23 = mul i43 %zext_ln1072_1, %r_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 50 'mul' 'r_V_23' <Predicate = true> <Delay = 8.60> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%trunc_ln657 = trunc i25 %mul_ln682 to i21" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:68->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 51 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln682, i32 24)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 52 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%sf = call i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13(i5 -16, i25 %mul_ln682, i13 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 53 'bitconcatenate' 'sf' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp_s = call i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14(i5 -16, i25 %mul_ln682, i14 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%zext_ln1287 = zext i43 %sf to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 55 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%eZ_V = select i1 %tmp_158, i44 %tmp_s, i44 %zext_ln1287" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 56 'select' 'eZ_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V = call i43 @_ssdm_op_BitConcatenate.i43.i21.i22(i21 %trunc_ln657, i22 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 57 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%zext_ln682_1 = zext i43 %lhs_V to i45" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 58 'zext' 'zext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%rhs_V = zext i44 %eZ_V to i45" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 59 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.98ns) (out node of the LUT)   --->   "%ret_V_2 = add i45 %zext_ln682_1, %rhs_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 60 'add' 'ret_V_2' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i45 %ret_V_2 to i46" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 61 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i43 %r_V_23 to i46" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 62 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (3.01ns)   --->   "%ret_V_3 = sub nsw i46 %lhs_V_1, %rhs_V_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 63 'sub' 'ret_V_3' <Predicate = true> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_101 = call i41 @_ssdm_op_PartSelect.i41.i46.i32.i32(i46 %ret_V_3, i32 3, i32 43)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 64 'partselect' 'p_Val2_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%a_V_1 = call i6 @_ssdm_op_PartSelect.i6.i46.i32.i32(i46 %ret_V_3, i32 38, i32 43)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 65 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_125 = call i35 @_ssdm_op_PartSelect.i35.i46.i32.i32(i46 %ret_V_3, i32 3, i32 37)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 66 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%eZ_V_1 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i41(i8 -128, i41 %p_Val2_101)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 67 'bitconcatenate' 'eZ_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %tmp_125, i14 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 68 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln682_2 = zext i49 %lhs_V_2 to i50" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 69 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i49 %eZ_V_1 to i50" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 70 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (3.13ns)   --->   "%ret_V_4 = add i50 %zext_ln682_2, %rhs_V_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 71 'add' 'ret_V_4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_10 = zext i6 %a_V_1 to i47" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 72 'zext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i41 %p_Val2_101 to i47" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 73 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (6.91ns)   --->   "%r_V_24 = mul i47 %zext_ln1072_2, %r_V_10" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 74 'mul' 'r_V_24' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 75 [1/2] (6.91ns)   --->   "%r_V_24 = mul i47 %zext_ln1072_2, %r_V_10" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 75 'mul' 'r_V_24' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i50 %ret_V_4 to i51" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 76 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %r_V_24, i1 false)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 77 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln682_3 = zext i48 %rhs_V_3 to i51" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 78 'zext' 'zext_ln682_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (3.15ns)   --->   "%ret_V_5 = sub nsw i51 %lhs_V_3, %zext_ln682_3" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 79 'sub' 'ret_V_5' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_108 = call i44 @_ssdm_op_PartSelect.i44.i51.i32.i32(i51 %ret_V_5, i32 6, i32 49)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 80 'partselect' 'p_Val2_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i6 %a_V_1 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 81 'zext' 'zext_ln498_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_15 = getelementptr [64 x i49]* @pow_reduce_anonymo_10, i64 0, i64 %zext_ln498_3" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 82 'getelementptr' 'pow_reduce_anonymo_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (3.25ns)   --->   "%p_Val2_107 = load i49* %pow_reduce_anonymo_15, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 83 'load' 'p_Val2_107' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%a_V_2 = call i6 @_ssdm_op_PartSelect.i6.i51.i32.i32(i51 %ret_V_5, i32 44, i32 49)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 84 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_126 = call i38 @_ssdm_op_PartSelect.i38.i51.i32.i32(i51 %ret_V_5, i32 6, i32 43)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 85 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln498_4 = zext i6 %a_V_2 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 86 'zext' 'zext_ln498_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_16 = getelementptr [64 x i44]* @pow_reduce_anonymo_8, i64 0, i64 %zext_ln498_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 87 'getelementptr' 'pow_reduce_anonymo_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (3.25ns)   --->   "%p_Val2_114 = load i44* %pow_reduce_anonymo_16, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 88 'load' 'p_Val2_114' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i4 %a_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 89 'zext' 'zext_ln498_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_14 = getelementptr [16 x i52]* @pow_reduce_anonymo_9, i64 0, i64 %zext_ln498_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 90 'getelementptr' 'pow_reduce_anonymo_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (3.25ns)   --->   "%p_Val2_100 = load i52* %pow_reduce_anonymo_14, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 91 'load' 'p_Val2_100' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 92 [1/2] (3.25ns)   --->   "%p_Val2_107 = load i49* %pow_reduce_anonymo_15, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 92 'load' 'p_Val2_107' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i49 %p_Val2_107 to i50" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 93 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%eZ_V_2 = call i57 @_ssdm_op_BitConcatenate.i57.i13.i44(i13 -4096, i44 %p_Val2_108)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 94 'bitconcatenate' 'eZ_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i62 @_ssdm_op_BitConcatenate.i62.i38.i24(i38 %tmp_126, i24 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 95 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln682_4 = zext i62 %lhs_V_4 to i63" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 96 'zext' 'zext_ln682_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i57 %eZ_V_2 to i63" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 97 'zext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (3.46ns)   --->   "%ret_V_6 = add i63 %zext_ln682_4, %rhs_V_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 98 'add' 'ret_V_6' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_12 = zext i6 %a_V_2 to i50" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 99 'zext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i44 %p_Val2_108 to i50" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 100 'zext' 'zext_ln1072_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [3/3] (8.41ns)   --->   "%r_V_25 = mul i50 %zext_ln1072_3, %r_V_12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 101 'mul' 'r_V_25' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/2] (3.25ns)   --->   "%p_Val2_114 = load i44* %pow_reduce_anonymo_16, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 102 'load' 'p_Val2_114' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i44 %p_Val2_114 to i50" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 103 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.13ns)   --->   "%add_ln657_1 = add i50 %zext_ln157_1, %zext_ln157_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 104 'add' 'add_ln657_1' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 105 [1/2] (3.25ns)   --->   "%p_Val2_100 = load i52* %pow_reduce_anonymo_14, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 105 'load' 'p_Val2_100' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i52 %p_Val2_100 to i56" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 106 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/3] (8.41ns)   --->   "%r_V_25 = mul i50 %zext_ln1072_3, %r_V_12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 107 'mul' 'r_V_25' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657 = add i56 %zext_ln157, %log_sum_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 108 'add' 'add_ln657' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i50 %add_ln657_1 to i56" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 109 'zext' 'zext_ln657_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (5.10ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i56 %zext_ln657_10, %add_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 110 'add' 'log_sum_V_1' <Predicate = true> <Delay = 5.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_27 to i9" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 111 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.91ns)   --->   "%b_exp = add i9 -127, %zext_ln339" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 112 'add' 'b_exp' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.66ns)   --->   "%icmp_ln369 = icmp eq i9 %b_exp, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 113 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln369 = and i1 %icmp_ln369, %icmp_ln833" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 114 'and' 'and_ln369' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln833_2 = icmp eq i8 %tmp_V_27, -1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 115 'icmp' 'icmp_ln833_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%and_ln18 = and i1 %icmp_ln833_2, %icmp_ln837" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 116 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (1.55ns)   --->   "%icmp_ln833_1 = icmp eq i8 %tmp_V_27, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:379]   --->   Operation 117 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.97ns)   --->   "%and_ln18_1 = and i1 %icmp_ln833_2, %icmp_ln833" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:384]   --->   Operation 118 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln415)   --->   "%or_ln415_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %and_ln18)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 119 'bitconcatenate' 'or_ln415_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln415 = icmp eq i32 %or_ln415_1, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 120 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (1.91ns)   --->   "%b_exp_1 = add i9 -126, %zext_ln339" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 121 'add' 'b_exp_1' <Predicate = (tmp_157)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.96ns)   --->   "%b_exp_3 = select i1 %tmp_157, i9 %b_exp_1, i9 %b_exp" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 122 'select' 'b_exp_3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 123 [1/3] (8.41ns)   --->   "%r_V_25 = mul i50 %zext_ln1072_3, %r_V_12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 123 'mul' 'r_V_25' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i9 %b_exp_3 to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 124 'sext' 'sext_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [2/2] (8.62ns)   --->   "%Elog2_V = mul i52 12193974156572, %sext_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 125 'mul' 'Elog2_V' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i63 %ret_V_6 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 126 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i56 @_ssdm_op_BitConcatenate.i56.i50.i6(i50 %r_V_25, i6 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 127 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln682_5 = zext i56 %rhs_V_5 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 128 'zext' 'zext_ln682_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.49ns)   --->   "%ret_V_7 = sub nsw i64 %lhs_V_5, %zext_ln682_5" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 129 'sub' 'ret_V_7' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_127 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %ret_V_7, i32 24, i32 62)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 130 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %ret_V_7, i32 40, i32 62)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:550]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 132 [1/2] (8.62ns)   --->   "%Elog2_V = mul i52 12193974156572, %sext_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 132 'mul' 'Elog2_V' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i23 %trunc_ln to i46" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 133 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (6.43ns)   --->   "%r_V_26 = mul i46 %zext_ln1070, %zext_ln1070" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 134 'mul' 'r_V_26' <Predicate = true> <Delay = 6.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln = call i45 @_ssdm_op_PartSelect.i45.i46.i32.i32(i46 %r_V_26, i32 1, i32 45)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 135 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.12>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln657_2 = sext i56 %log_sum_V_1 to i65" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 136 'sext' 'sext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i63 @_ssdm_op_BitConcatenate.i63.i39.i24(i39 %tmp_127, i24 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 137 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln682_6 = zext i63 %lhs_V_6 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 138 'zext' 'zext_ln682_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i45 %lshr_ln to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 139 'zext' 'zext_ln657_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.49ns)   --->   "%ret_V_8 = sub i64 %zext_ln682_6, %zext_ln657_11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 140 'sub' 'ret_V_8' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln662_1 = call i40 @_ssdm_op_PartSelect.i40.i64.i32.i32(i64 %ret_V_8, i32 24, i32 63)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 141 'partselect' 'trunc_ln662_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%sum_V = sext i40 %trunc_ln662_1 to i65" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 142 'sext' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %Elog2_V, i12 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 143 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i64 %lhs_V_7 to i66" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 144 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i65 %sext_ln657_2 to i66" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 145 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (3.54ns)   --->   "%ret_V_9 = add nsw i66 %sext_ln682, %zext_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 146 'add' 'ret_V_9' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i66 %ret_V_9 to i67" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 147 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i65 %sum_V to i67" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 148 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (3.57ns)   --->   "%ret_V_10 = add nsw i67 %zext_ln657_1, %zext_ln657_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 149 'add' 'ret_V_10' <Predicate = true> <Delay = 3.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%log_base_V = call i43 @_ssdm_op_PartSelect.i43.i67.i32.i32(i67 %ret_V_10, i32 22, i32 64)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 150 'partselect' 'log_base_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.05>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln657_1 = sext i43 %log_base_V to i67" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 151 'sext' 'sext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [2/2] (8.05ns)   --->   "%m_frac_l_V = mul i67 12582912, %sext_ln657_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 152 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [2/2] (8.05ns)   --->   "%r_V_15 = mul i67 25165824, %sext_ln657_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 153 'mul' 'r_V_15' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.05>
ST_16 : Operation 154 [1/2] (8.05ns)   --->   "%m_frac_l_V = mul i67 12582912, %sext_ln657_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 154 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/2] (8.05ns)   --->   "%r_V_15 = mul i67 25165824, %sext_ln657_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:574]   --->   Operation 155 'mul' 'r_V_15' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i65 @_ssdm_op_PartSelect.i65.i67.i32.i32(i67 %r_V_15, i32 1, i32 65)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:575]   --->   Operation 156 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%m_fix_V = call i36 @_ssdm_op_PartSelect.i36.i67.i32.i32(i67 %r_V_15, i32 30, i32 65)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 157 'partselect' 'm_fix_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i13 @_ssdm_op_PartSelect.i13.i67.i32.i32(i67 %r_V_15, i32 53, i32 65)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:584]   --->   Operation 158 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %r_V_15, i32 65)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:589]   --->   Operation 159 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %m_frac_l_V, i32 66)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 160 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 9.38>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_16 = sext i13 %m_fix_hi_V to i25" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 161 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (3.36ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_27 = mul i25 2954, %r_V_16" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 162 'mul' 'r_V_27' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %p_Result_105, i15 -16384)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 163 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i16 %rhs_V_6 to i25" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 164 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_11 = add i25 %sext_ln682_1, %r_V_27" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 165 'add' 'ret_V_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %ret_V_11, i32 15, i32 24)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 166 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_88 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_11, i32 24)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 167 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i25 %ret_V_11 to i15" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 168 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (2.31ns)   --->   "%icmp_ln805 = icmp eq i15 %trunc_ln805, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 169 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (1.73ns)   --->   "%add_ln805 = add i10 1, %tmp" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 170 'add' 'add_ln805' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i10 %tmp, i10 %add_ln805" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 171 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.68ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_88, i10 %select_ln805, i10 %tmp" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 172 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1453 = sext i65 %trunc_ln1 to i67" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 173 'sext' 'sext_ln1453' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (2.80ns)   --->   "%icmp_ln657 = icmp ne i67 %sext_ln1453, %m_frac_l_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 174 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 2.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.58>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%r_V_18 = sext i10 %r_exp_V_3 to i46" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 175 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (8.58ns)   --->   "%r_V_28 = mul nsw i46 47632711549, %r_V_18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 176 'mul' 'r_V_28' <Predicate = true> <Delay = 8.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%m_fix_a_V = call i36 @_ssdm_op_PartSelect.i36.i46.i32.i32(i46 %r_V_28, i32 9, i32 44)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 177 'partselect' 'm_fix_a_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.96>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i36 %m_fix_V to i37" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 178 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i36 %m_fix_a_V to i37" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 179 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.71ns)   --->   "%ret_V_12 = sub nsw i37 %lhs_V_8, %rhs_V_7" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 180 'sub' 'ret_V_12' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i37.i32.i32(i37 %ret_V_12, i32 18, i32 26)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:634]   --->   Operation 181 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%m_diff_lo_V = trunc i37 %ret_V_12 to i18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:636]   --->   Operation 182 'trunc' 'm_diff_lo_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i9 %m_diff_hi_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 183 'zext' 'zext_ln498_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_17 = getelementptr [512 x i27]* @pow_reduce_anonymo_11, i64 0, i64 %zext_ln498_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 184 'getelementptr' 'pow_reduce_anonymo_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i27* %pow_reduce_anonymo_17, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 185 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%Z2_ind_V = call i5 @_ssdm_op_PartSelect.i5.i37.i32.i32(i37 %ret_V_12, i32 13, i32 17)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:187->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 186 'partselect' 'Z2_ind_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln498_5 = zext i5 %Z2_ind_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 187 'zext' 'zext_ln498_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_18 = getelementptr [32 x i8]* @pow_reduce_anonymo, i64 0, i64 %zext_ln498_5" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 188 'getelementptr' 'pow_reduce_anonymo_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [2/2] (3.25ns)   --->   "%p_Val2_130 = load i8* %pow_reduce_anonymo_18, align 1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 189 'load' 'p_Val2_130' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 20 <SV = 19> <Delay = 5.39>
ST_20 : Operation 190 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i27* %pow_reduce_anonymo_17, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 190 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_20 : Operation 191 [1/2] (3.25ns)   --->   "%p_Val2_130 = load i8* %pow_reduce_anonymo_18, align 1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 191 'load' 'p_Val2_130' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%lhs_V_9 = zext i18 %m_diff_lo_V to i19" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 192 'zext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%rhs_V_8 = zext i8 %p_Val2_130 to i19" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 193 'zext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (2.13ns)   --->   "%ret_V_13 = add i19 %lhs_V_9, %rhs_V_8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 194 'add' 'ret_V_13' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %ret_V_13, i32 1, i32 18)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 195 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %exp_Z1_V, i32 9, i32 26)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:642]   --->   Operation 196 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.38>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i27 %exp_Z1_V to i28" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 197 'zext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (2.40ns)   --->   "%ret_V_14 = add i28 4, %lhs_V_10" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 198 'add' 'ret_V_14' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%r_V_20 = zext i18 %exp_Z1_hi_V to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 199 'zext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i18 %exp_Z1P_m_1_V to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 200 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_29 = mul i36 %r_V_20, %zext_ln1072" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 201 'mul' 'r_V_29' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 7.76>
ST_22 : Operation 202 [1/1] (0.97ns)   --->   "%xor_ln936 = xor i1 %p_Result_s, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 202 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.97ns)   --->   "%x_is_n1 = and i1 %and_ln369, %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 203 'and' 'x_is_n1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%or_ln386 = or i1 %and_ln18_1, %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 204 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%or_ln386_1 = or i1 %or_ln386, %icmp_ln833_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 205 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_sign = xor i1 %or_ln386_1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 206 'xor' 'r_sign' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln460_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %and_ln18_1)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 207 'bitconcatenate' 'or_ln460_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (2.47ns)   --->   "%icmp_ln460 = icmp eq i32 %or_ln460_2, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 208 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln467_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln833_1)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 209 'bitconcatenate' 'or_ln467_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (2.47ns)   --->   "%icmp_ln467 = icmp eq i32 %or_ln467_2, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 210 'icmp' 'icmp_ln467' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%lhs_V_11 = call i45 @_ssdm_op_BitConcatenate.i45.i28.i17(i28 %ret_V_14, i17 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 211 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln657_15 = zext i36 %r_V_29 to i45" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 212 'zext' 'zext_ln657_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (3.01ns)   --->   "%ret_V_15 = add i45 %lhs_V_11, %zext_ln657_15" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 213 'add' 'ret_V_15' <Predicate = true> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %ret_V_15, i32 43)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 214 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (1.73ns)   --->   "%r_exp_V = add i10 -1, %r_exp_V_3" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:653]   --->   Operation 215 'add' 'r_exp_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (0.68ns)   --->   "%r_exp_V_2 = select i1 %tmp_161, i10 %r_exp_V_3, i10 %r_exp_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 216 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_162 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %r_exp_V_2, i32 7, i32 9)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 217 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_162, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 218 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln657)   --->   "%or_ln657 = or i1 %icmp_ln657, %icmp_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 219 'or' 'or_ln657' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%xor_ln181 = xor i1 %tmp_163, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 220 'xor' 'xor_ln181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [1/1] (1.77ns)   --->   "%icmp_ln853 = icmp slt i10 %r_exp_V_2, -126" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 221 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Result_106)   --->   "%tmp_1 = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %ret_V_15, i32 19, i32 41)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 222 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Result_106)   --->   "%tmp_2 = call i23 @_ssdm_op_PartSelect.i23.i45.i32.i32(i45 %ret_V_15, i32 20, i32 42)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 223 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_Result_106)   --->   "%tmp_V = select i1 %tmp_161, i23 %tmp_2, i23 %tmp_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 224 'select' 'tmp_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i10 %r_exp_V_2 to i8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 225 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (1.91ns)   --->   "%out_exp_V = add i8 127, %trunc_ln168" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 226 'add' 'out_exp_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_Result_106 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %r_sign, i8 %out_exp_V, i23 %tmp_V) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:688]   --->   Operation 227 'bitconcatenate' 'p_Result_106' <Predicate = true> <Delay = 0.69>
ST_22 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln853_2)   --->   "%and_ln371 = and i1 %x_is_n1, %icmp_ln415" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 228 'and' 'and_ln371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln370)   --->   "%xor_ln370 = xor i1 %and_ln369, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 229 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln370 = or i1 %p_Result_s, %xor_ln370" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 230 'or' 'or_ln370' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln371_2)   --->   "%xor_ln371 = xor i1 %x_is_n1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 231 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln371_2)   --->   "%and_ln371_1 = and i1 %icmp_ln415, %xor_ln371" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 232 'and' 'and_ln371_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln371_2 = and i1 %and_ln371_1, %or_ln370" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 233 'and' 'and_ln371_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln460)   --->   "%xor_ln460 = xor i1 %icmp_ln460, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 234 'xor' 'xor_ln460' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln460 = and i1 %and_ln371_2, %xor_ln460" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 235 'and' 'and_ln460' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 236 [1/1] (0.97ns)   --->   "%and_ln460_1 = and i1 %and_ln371_2, %icmp_ln460" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 236 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln853_3)   --->   "%xor_ln467 = xor i1 %icmp_ln467, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 237 'xor' 'xor_ln467' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln853_3)   --->   "%and_ln467 = and i1 %and_ln460_1, %xor_ln467" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 238 'and' 'and_ln467' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [1/1] (0.97ns)   --->   "%and_ln467_1 = and i1 %and_ln460_1, %icmp_ln467" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 239 'and' 'and_ln467_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln657 = and i1 %and_ln467_1, %or_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 240 'and' 'and_ln657' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln181 = and i1 %and_ln657, %xor_ln181" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 241 'and' 'and_ln181' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln853)   --->   "%and_ln181_1 = and i1 %and_ln657, %tmp_163" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 242 'and' 'and_ln181_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln853)   --->   "%or_ln657_1 = or i1 %icmp_ln657, %icmp_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 243 'or' 'or_ln657_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln853)   --->   "%xor_ln657 = xor i1 %or_ln657_1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 244 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln853)   --->   "%and_ln853 = and i1 %icmp_ln853, %xor_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 245 'and' 'and_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln853)   --->   "%and_ln853_1 = and i1 %and_ln853, %and_ln467_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 246 'and' 'and_ln853_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln853 = or i1 %and_ln853_1, %and_ln181_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 247 'or' 'or_ln853' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln853_3)   --->   "%or_ln853_1 = or i1 %and_ln181, %and_ln467" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 248 'or' 'or_ln853_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln853_2 = or i1 %and_ln460, %and_ln371" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 249 'or' 'or_ln853_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln853_3 = or i1 %or_ln853, %or_ln853_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 250 'or' 'or_ln853_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln415)   --->   "%xor_ln415 = xor i1 %icmp_ln415, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 251 'xor' 'xor_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln415 = and i1 %or_ln370, %xor_ln415" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 252 'and' 'and_ln415' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.37>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1812) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:322]   --->   Operation 253 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln415_1)   --->   "%x_is_p1 = and i1 %and_ln369, %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 254 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln853_3)   --->   "%p_Result_101 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 1065353216)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:458]   --->   Operation 255 'bitconcatenate' 'p_Result_101' <Predicate = (!and_ln460 & or_ln853_2 & !or_ln853_3)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_102 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 -8388608)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:465]   --->   Operation 256 'bitconcatenate' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_104 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:472]   --->   Operation 257 'bitconcatenate' 'p_Result_104' <Predicate = (or_ln853_3)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln853_2)   --->   "%select_ln853 = select i1 %and_ln181, i32 %p_Result_102, i32 %p_Result_104" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 258 'select' 'select_ln853' <Predicate = (!or_ln853 & or_ln853_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln853_3)   --->   "%select_ln853_1 = select i1 %and_ln460, i32 %p_Result_102, i32 %p_Result_101" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 259 'select' 'select_ln853_1' <Predicate = (or_ln853_2 & !or_ln853_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln853_2 = select i1 %or_ln853, i32 %p_Result_104, i32 %select_ln853" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 260 'select' 'select_ln853_2' <Predicate = (or_ln853_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 261 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln853_3 = select i1 %or_ln853_2, i32 %select_ln853_1, i32 %p_Result_106" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 261 'select' 'select_ln853_3' <Predicate = (!or_ln853_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln853)   --->   "%select_ln853_4 = select i1 %or_ln853_3, i32 %select_ln853_2, i32 %select_ln853_3" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 262 'select' 'select_ln853_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 263 [1/1] (0.69ns) (out node of the LUT)   --->   "%bitcast_ln853 = bitcast i32 %select_ln853_4 to float" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 263 'bitcast' 'bitcast_ln853' <Predicate = true> <Delay = 0.69>
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln415_1)   --->   "%select_ln415 = select i1 %and_ln415, float 0x7FFFFFFFE0000000, float 1.000000e+00" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 264 'select' 'select_ln415' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln415_1)   --->   "%or_ln415 = or i1 %and_ln415, %x_is_p1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 265 'or' 'or_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln415_1 = select i1 %or_ln415, float %select_ln415, float %bitcast_ln853" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:415]   --->   Operation 266 'select' 'select_ln415_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "ret float %select_ln415_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 267 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read             (read          ) [ 000000000000000000000000]
p_Val2_s              (bitcast       ) [ 000000000000000000000000]
p_Result_s            (bitselect     ) [ 011111111111111111111110]
tmp_V_27              (partselect    ) [ 011111111111000000000000]
tmp_V_28              (trunc         ) [ 011100000000000000000000]
index0_V              (partselect    ) [ 000000000000000000000000]
tmp_157               (bitselect     ) [ 011111111111000000000000]
zext_ln498            (zext          ) [ 000000000000000000000000]
pow_reduce_anonymo_12 (getelementptr ) [ 011000000000000000000000]
pow_reduce_anonymo_13 (getelementptr ) [ 011000000000000000000000]
b_frac_tilde_inverse  (load          ) [ 010100000000000000000000]
log_sum_V             (load          ) [ 010111111110000000000000]
icmp_ln833            (icmp          ) [ 010011111111000000000000]
icmp_ln837            (icmp          ) [ 010011111111000000000000]
p_Result_103          (bitconcatenate) [ 000000000000000000000000]
r_V_s                 (bitconcatenate) [ 000000000000000000000000]
r_V_22                (zext          ) [ 000000000000000000000000]
b_frac_V_1            (select        ) [ 000000000000000000000000]
zext_ln682            (zext          ) [ 000000000000000000000000]
mul_ln682             (mul           ) [ 010011000000000000000000]
a_V                   (partselect    ) [ 010011111100000000000000]
z1_V                  (bitconcatenate) [ 000000000000000000000000]
r_V                   (zext          ) [ 000000000000000000000000]
zext_ln1072_1         (zext          ) [ 000000000000000000000000]
r_V_23                (mul           ) [ 010001000000000000000000]
trunc_ln657           (trunc         ) [ 000000000000000000000000]
tmp_158               (bitselect     ) [ 000000000000000000000000]
sf                    (bitconcatenate) [ 000000000000000000000000]
tmp_s                 (bitconcatenate) [ 000000000000000000000000]
zext_ln1287           (zext          ) [ 000000000000000000000000]
eZ_V                  (select        ) [ 000000000000000000000000]
lhs_V                 (bitconcatenate) [ 000000000000000000000000]
zext_ln682_1          (zext          ) [ 000000000000000000000000]
rhs_V                 (zext          ) [ 000000000000000000000000]
ret_V_2               (add           ) [ 000000000000000000000000]
lhs_V_1               (zext          ) [ 000000000000000000000000]
rhs_V_1               (zext          ) [ 000000000000000000000000]
ret_V_3               (sub           ) [ 000000000000000000000000]
p_Val2_101            (partselect    ) [ 010000100000000000000000]
a_V_1                 (partselect    ) [ 010000111000000000000000]
tmp_125               (partselect    ) [ 010000100000000000000000]
eZ_V_1                (bitconcatenate) [ 000000000000000000000000]
lhs_V_2               (bitconcatenate) [ 000000000000000000000000]
zext_ln682_2          (zext          ) [ 000000000000000000000000]
rhs_V_2               (zext          ) [ 000000000000000000000000]
ret_V_4               (add           ) [ 010000011000000000000000]
r_V_10                (zext          ) [ 010000010000000000000000]
zext_ln1072_2         (zext          ) [ 010000010000000000000000]
r_V_24                (mul           ) [ 010000001000000000000000]
lhs_V_3               (zext          ) [ 000000000000000000000000]
rhs_V_3               (bitconcatenate) [ 000000000000000000000000]
zext_ln682_3          (zext          ) [ 000000000000000000000000]
ret_V_5               (sub           ) [ 000000000000000000000000]
p_Val2_108            (partselect    ) [ 010000000100000000000000]
zext_ln498_3          (zext          ) [ 000000000000000000000000]
pow_reduce_anonymo_15 (getelementptr ) [ 010000000100000000000000]
a_V_2                 (partselect    ) [ 010000000100000000000000]
tmp_126               (partselect    ) [ 010000000100000000000000]
zext_ln498_4          (zext          ) [ 000000000000000000000000]
pow_reduce_anonymo_16 (getelementptr ) [ 010000000100000000000000]
zext_ln498_2          (zext          ) [ 000000000000000000000000]
pow_reduce_anonymo_14 (getelementptr ) [ 010000000010000000000000]
p_Val2_107            (load          ) [ 000000000000000000000000]
zext_ln157_1          (zext          ) [ 000000000000000000000000]
eZ_V_2                (bitconcatenate) [ 000000000000000000000000]
lhs_V_4               (bitconcatenate) [ 000000000000000000000000]
zext_ln682_4          (zext          ) [ 000000000000000000000000]
rhs_V_4               (zext          ) [ 000000000000000000000000]
ret_V_6               (add           ) [ 010000000011100000000000]
r_V_12                (zext          ) [ 010000000011000000000000]
zext_ln1072_3         (zext          ) [ 010000000011000000000000]
p_Val2_114            (load          ) [ 000000000000000000000000]
zext_ln157_2          (zext          ) [ 000000000000000000000000]
add_ln657_1           (add           ) [ 010000000010000000000000]
p_Val2_100            (load          ) [ 000000000000000000000000]
zext_ln157            (zext          ) [ 000000000000000000000000]
add_ln657             (add           ) [ 000000000000000000000000]
zext_ln657_10         (zext          ) [ 000000000000000000000000]
log_sum_V_1           (add           ) [ 010000000001111000000000]
zext_ln339            (zext          ) [ 000000000000000000000000]
b_exp                 (add           ) [ 000000000000000000000000]
icmp_ln369            (icmp          ) [ 000000000000000000000000]
and_ln369             (and           ) [ 010000000000111111111111]
icmp_ln833_2          (icmp          ) [ 000000000000000000000000]
and_ln18              (and           ) [ 000000000000000000000000]
icmp_ln833_1          (icmp          ) [ 010000000000111111111110]
and_ln18_1            (and           ) [ 010000000000111111111110]
or_ln415_1            (bitconcatenate) [ 000000000000000000000000]
icmp_ln415            (icmp          ) [ 010000000000111111111110]
b_exp_1               (add           ) [ 000000000000000000000000]
b_exp_3               (select        ) [ 010000000000100000000000]
r_V_25                (mul           ) [ 010000000000100000000000]
sext_ln657            (sext          ) [ 010000000000010000000000]
lhs_V_5               (zext          ) [ 000000000000000000000000]
rhs_V_5               (bitconcatenate) [ 000000000000000000000000]
zext_ln682_5          (zext          ) [ 000000000000000000000000]
ret_V_7               (sub           ) [ 000000000000000000000000]
tmp_127               (partselect    ) [ 010000000000011000000000]
trunc_ln              (partselect    ) [ 010000000000010000000000]
Elog2_V               (mul           ) [ 010000000000001000000000]
zext_ln1070           (zext          ) [ 000000000000000000000000]
r_V_26                (mul           ) [ 000000000000000000000000]
lshr_ln               (partselect    ) [ 010000000000001000000000]
sext_ln657_2          (sext          ) [ 000000000000000000000000]
lhs_V_6               (bitconcatenate) [ 000000000000000000000000]
zext_ln682_6          (zext          ) [ 000000000000000000000000]
zext_ln657_11         (zext          ) [ 000000000000000000000000]
ret_V_8               (sub           ) [ 000000000000000000000000]
trunc_ln662_1         (partselect    ) [ 000000000000000000000000]
sum_V                 (sext          ) [ 000000000000000000000000]
lhs_V_7               (bitconcatenate) [ 000000000000000000000000]
sext_ln682            (sext          ) [ 000000000000000000000000]
zext_ln657            (zext          ) [ 000000000000000000000000]
ret_V_9               (add           ) [ 000000000000000000000000]
zext_ln657_1          (zext          ) [ 000000000000000000000000]
zext_ln657_2          (zext          ) [ 000000000000000000000000]
ret_V_10              (add           ) [ 000000000000000000000000]
log_base_V            (partselect    ) [ 010000000000000100000000]
sext_ln657_1          (sext          ) [ 010000000000000010000000]
m_frac_l_V            (mul           ) [ 010000000000000001000000]
r_V_15                (mul           ) [ 000000000000000000000000]
trunc_ln1             (partselect    ) [ 010000000000000001000000]
m_fix_V               (partselect    ) [ 010000000000000001110000]
m_fix_hi_V            (partselect    ) [ 010000000000000001000000]
p_Result_105          (bitselect     ) [ 010000000000000001000000]
tmp_163               (bitselect     ) [ 010000000000000001111110]
r_V_16                (sext          ) [ 000000000000000000000000]
r_V_27                (mul           ) [ 000000000000000000000000]
rhs_V_6               (bitconcatenate) [ 000000000000000000000000]
sext_ln682_1          (sext          ) [ 000000000000000000000000]
ret_V_11              (add           ) [ 000000000000000000000000]
tmp                   (partselect    ) [ 000000000000000000000000]
p_Result_88           (bitselect     ) [ 000000000000000000000000]
trunc_ln805           (trunc         ) [ 000000000000000000000000]
icmp_ln805            (icmp          ) [ 000000000000000000000000]
add_ln805             (add           ) [ 000000000000000000000000]
select_ln805          (select        ) [ 000000000000000000000000]
r_exp_V_3             (select        ) [ 010000000000000000111110]
sext_ln1453           (sext          ) [ 000000000000000000000000]
icmp_ln657            (icmp          ) [ 010000000000000000111110]
r_V_18                (sext          ) [ 000000000000000000000000]
r_V_28                (mul           ) [ 000000000000000000000000]
m_fix_a_V             (partselect    ) [ 010000000000000000010000]
lhs_V_8               (sext          ) [ 000000000000000000000000]
rhs_V_7               (sext          ) [ 000000000000000000000000]
ret_V_12              (sub           ) [ 000000000000000000000000]
m_diff_hi_V           (partselect    ) [ 000000000000000000000000]
m_diff_lo_V           (trunc         ) [ 010000000000000000001000]
zext_ln498_1          (zext          ) [ 000000000000000000000000]
pow_reduce_anonymo_17 (getelementptr ) [ 010000000000000000001000]
Z2_ind_V              (partselect    ) [ 000000000000000000000000]
zext_ln498_5          (zext          ) [ 000000000000000000000000]
pow_reduce_anonymo_18 (getelementptr ) [ 010000000000000000001000]
exp_Z1_V              (load          ) [ 010000000000000000000100]
p_Val2_130            (load          ) [ 000000000000000000000000]
lhs_V_9               (zext          ) [ 000000000000000000000000]
rhs_V_8               (zext          ) [ 000000000000000000000000]
ret_V_13              (add           ) [ 000000000000000000000000]
exp_Z1P_m_1_V         (partselect    ) [ 010000000000000000000100]
exp_Z1_hi_V           (partselect    ) [ 010000000000000000000100]
lhs_V_10              (zext          ) [ 000000000000000000000000]
ret_V_14              (add           ) [ 010000000000000000000010]
r_V_20                (zext          ) [ 000000000000000000000000]
zext_ln1072           (zext          ) [ 000000000000000000000000]
r_V_29                (mul           ) [ 010000000000000000000010]
xor_ln936             (xor           ) [ 010000000000000000000001]
x_is_n1               (and           ) [ 000000000000000000000000]
or_ln386              (or            ) [ 000000000000000000000000]
or_ln386_1            (or            ) [ 000000000000000000000000]
r_sign                (xor           ) [ 010000000000000000000001]
or_ln460_2            (bitconcatenate) [ 000000000000000000000000]
icmp_ln460            (icmp          ) [ 000000000000000000000000]
or_ln467_2            (bitconcatenate) [ 000000000000000000000000]
icmp_ln467            (icmp          ) [ 000000000000000000000000]
lhs_V_11              (bitconcatenate) [ 000000000000000000000000]
zext_ln657_15         (zext          ) [ 000000000000000000000000]
ret_V_15              (add           ) [ 000000000000000000000000]
tmp_161               (bitselect     ) [ 000000000000000000000000]
r_exp_V               (add           ) [ 000000000000000000000000]
r_exp_V_2             (select        ) [ 000000000000000000000000]
tmp_162               (partselect    ) [ 000000000000000000000000]
icmp_ln849            (icmp          ) [ 000000000000000000000000]
or_ln657              (or            ) [ 000000000000000000000000]
xor_ln181             (xor           ) [ 000000000000000000000000]
icmp_ln853            (icmp          ) [ 000000000000000000000000]
tmp_1                 (partselect    ) [ 000000000000000000000000]
tmp_2                 (partselect    ) [ 000000000000000000000000]
tmp_V                 (select        ) [ 000000000000000000000000]
trunc_ln168           (trunc         ) [ 000000000000000000000000]
out_exp_V             (add           ) [ 000000000000000000000000]
p_Result_106          (bitconcatenate) [ 010000000000000000000001]
and_ln371             (and           ) [ 000000000000000000000000]
xor_ln370             (xor           ) [ 000000000000000000000000]
or_ln370              (or            ) [ 000000000000000000000000]
xor_ln371             (xor           ) [ 000000000000000000000000]
and_ln371_1           (and           ) [ 000000000000000000000000]
and_ln371_2           (and           ) [ 000000000000000000000000]
xor_ln460             (xor           ) [ 000000000000000000000000]
and_ln460             (and           ) [ 010000000000000000000001]
and_ln460_1           (and           ) [ 000000000000000000000000]
xor_ln467             (xor           ) [ 000000000000000000000000]
and_ln467             (and           ) [ 000000000000000000000000]
and_ln467_1           (and           ) [ 000000000000000000000000]
and_ln657             (and           ) [ 000000000000000000000000]
and_ln181             (and           ) [ 010000000000000000000001]
and_ln181_1           (and           ) [ 000000000000000000000000]
or_ln657_1            (or            ) [ 000000000000000000000000]
xor_ln657             (xor           ) [ 000000000000000000000000]
and_ln853             (and           ) [ 000000000000000000000000]
and_ln853_1           (and           ) [ 000000000000000000000000]
or_ln853              (or            ) [ 010000000000000000000001]
or_ln853_1            (or            ) [ 000000000000000000000000]
or_ln853_2            (or            ) [ 010000000000000000000001]
or_ln853_3            (or            ) [ 010000000000000000000001]
xor_ln415             (xor           ) [ 000000000000000000000000]
and_ln415             (and           ) [ 010000000000000000000001]
specpipeline_ln322    (specpipeline  ) [ 000000000000000000000000]
x_is_p1               (and           ) [ 000000000000000000000000]
p_Result_101          (bitconcatenate) [ 000000000000000000000000]
p_Result_102          (bitconcatenate) [ 000000000000000000000000]
p_Result_104          (bitconcatenate) [ 000000000000000000000000]
select_ln853          (select        ) [ 000000000000000000000000]
select_ln853_1        (select        ) [ 000000000000000000000000]
select_ln853_2        (select        ) [ 000000000000000000000000]
select_ln853_3        (select        ) [ 000000000000000000000000]
select_ln853_4        (select        ) [ 000000000000000000000000]
bitcast_ln853         (bitcast       ) [ 000000000000000000000000]
select_ln415          (select        ) [ 000000000000000000000000]
or_ln415              (or            ) [ 000000000000000000000000]
select_ln415_1        (select        ) [ 000000000000000000000000]
ret_ln690             (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymo_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymo_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i5.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i21.i22"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i41"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i35.i14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i13.i44"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i38.i24"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i50.i6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i39.i24"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i43.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i28.i17"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1004" name="base_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="pow_reduce_anonymo_12_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_12/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pow_reduce_anonymo_13_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="56" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_13/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="56" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="56" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="pow_reduce_anonymo_15_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="49" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_15/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="49" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_107/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="pow_reduce_anonymo_16_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="44" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_16/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_114/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="pow_reduce_anonymo_14_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="52" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_14/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_100/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="pow_reduce_anonymo_17_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="27" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="9" slack="0"/>
<pin id="337" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_17/19 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/19 "/>
</bind>
</comp>

<comp id="346" class="1004" name="pow_reduce_anonymo_18_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_18/19 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_130/19 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Val2_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_V_27_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_27/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_V_28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_28/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="index0_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_157_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_157/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln498_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln833_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="23" slack="2"/>
<pin id="411" dir="0" index="1" bw="23" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln837_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="2"/>
<pin id="416" dir="0" index="1" bw="23" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Result_103_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="25" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="23" slack="2"/>
<pin id="423" dir="0" index="3" bw="1" slack="0"/>
<pin id="424" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_103/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="r_V_s_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="23" slack="2"/>
<pin id="432" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="r_V_22_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="24" slack="0"/>
<pin id="437" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_22/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="b_frac_V_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="2"/>
<pin id="441" dir="0" index="1" bw="25" slack="0"/>
<pin id="442" dir="0" index="2" bw="25" slack="0"/>
<pin id="443" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln682_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="1"/>
<pin id="448" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="a_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="25" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="z1_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="39" slack="0"/>
<pin id="460" dir="0" index="1" bw="25" slack="1"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="r_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1072_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="39" slack="0"/>
<pin id="470" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="r_V_23_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="39" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln657_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="25" slack="2"/>
<pin id="480" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_158_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="25" slack="2"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_158/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sf_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="43" slack="0"/>
<pin id="490" dir="0" index="1" bw="5" slack="0"/>
<pin id="491" dir="0" index="2" bw="25" slack="2"/>
<pin id="492" dir="0" index="3" bw="1" slack="0"/>
<pin id="493" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_s_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="44" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="0" index="2" bw="25" slack="2"/>
<pin id="501" dir="0" index="3" bw="1" slack="0"/>
<pin id="502" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln1287_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="43" slack="0"/>
<pin id="508" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="eZ_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="44" slack="0"/>
<pin id="513" dir="0" index="2" bw="44" slack="0"/>
<pin id="514" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eZ_V/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="lhs_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="43" slack="0"/>
<pin id="520" dir="0" index="1" bw="21" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln682_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="43" slack="0"/>
<pin id="528" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_1/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="rhs_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="44" slack="0"/>
<pin id="532" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="ret_V_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="43" slack="0"/>
<pin id="536" dir="0" index="1" bw="44" slack="0"/>
<pin id="537" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="lhs_V_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="45" slack="0"/>
<pin id="542" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="rhs_V_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="43" slack="1"/>
<pin id="546" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ret_V_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="45" slack="0"/>
<pin id="549" dir="0" index="1" bw="43" slack="0"/>
<pin id="550" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Val2_101_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="41" slack="0"/>
<pin id="555" dir="0" index="1" bw="46" slack="0"/>
<pin id="556" dir="0" index="2" bw="3" slack="0"/>
<pin id="557" dir="0" index="3" bw="7" slack="0"/>
<pin id="558" dir="1" index="4" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_101/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="a_V_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="0"/>
<pin id="565" dir="0" index="1" bw="46" slack="0"/>
<pin id="566" dir="0" index="2" bw="7" slack="0"/>
<pin id="567" dir="0" index="3" bw="7" slack="0"/>
<pin id="568" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_1/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_125_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="35" slack="0"/>
<pin id="575" dir="0" index="1" bw="46" slack="0"/>
<pin id="576" dir="0" index="2" bw="3" slack="0"/>
<pin id="577" dir="0" index="3" bw="7" slack="0"/>
<pin id="578" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="eZ_V_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="49" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="41" slack="1"/>
<pin id="587" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_1/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="lhs_V_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="49" slack="0"/>
<pin id="592" dir="0" index="1" bw="35" slack="1"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln682_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="49" slack="0"/>
<pin id="599" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_2/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="rhs_V_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="49" slack="0"/>
<pin id="603" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ret_V_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="49" slack="0"/>
<pin id="607" dir="0" index="1" bw="49" slack="0"/>
<pin id="608" dir="1" index="2" bw="50" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="r_V_10_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="1"/>
<pin id="613" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_10/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln1072_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="41" slack="1"/>
<pin id="616" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="41" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="lhs_V_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="50" slack="2"/>
<pin id="625" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="rhs_V_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="48" slack="0"/>
<pin id="628" dir="0" index="1" bw="47" slack="1"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln682_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="48" slack="0"/>
<pin id="635" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_3/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="ret_V_5_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="50" slack="0"/>
<pin id="639" dir="0" index="1" bw="48" slack="0"/>
<pin id="640" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_Val2_108_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="44" slack="0"/>
<pin id="645" dir="0" index="1" bw="51" slack="0"/>
<pin id="646" dir="0" index="2" bw="4" slack="0"/>
<pin id="647" dir="0" index="3" bw="7" slack="0"/>
<pin id="648" dir="1" index="4" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_108/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln498_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="3"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_3/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="a_V_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="0" index="1" bw="51" slack="0"/>
<pin id="660" dir="0" index="2" bw="7" slack="0"/>
<pin id="661" dir="0" index="3" bw="7" slack="0"/>
<pin id="662" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V_2/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_126_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="38" slack="0"/>
<pin id="669" dir="0" index="1" bw="51" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln498_4_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_4/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln498_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="6"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln157_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="49" slack="0"/>
<pin id="688" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="eZ_V_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="57" slack="0"/>
<pin id="692" dir="0" index="1" bw="13" slack="0"/>
<pin id="693" dir="0" index="2" bw="44" slack="1"/>
<pin id="694" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_2/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="lhs_V_4_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="62" slack="0"/>
<pin id="699" dir="0" index="1" bw="38" slack="1"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln682_4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="62" slack="0"/>
<pin id="706" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_4/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="rhs_V_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="57" slack="0"/>
<pin id="710" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="ret_V_6_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="62" slack="0"/>
<pin id="714" dir="0" index="1" bw="57" slack="0"/>
<pin id="715" dir="1" index="2" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="r_V_12_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="1"/>
<pin id="720" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_12/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln1072_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="44" slack="1"/>
<pin id="723" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_3/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="44" slack="0"/>
<pin id="726" dir="0" index="1" bw="6" slack="0"/>
<pin id="727" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln157_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="44" slack="0"/>
<pin id="732" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln657_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="49" slack="0"/>
<pin id="736" dir="0" index="1" bw="44" slack="0"/>
<pin id="737" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_1/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln157_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="52" slack="0"/>
<pin id="742" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln657_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="52" slack="0"/>
<pin id="746" dir="0" index="1" bw="56" slack="8"/>
<pin id="747" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln657_10_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="50" slack="1"/>
<pin id="751" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_10/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="log_sum_V_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="50" slack="0"/>
<pin id="754" dir="0" index="1" bw="56" slack="0"/>
<pin id="755" dir="1" index="2" bw="56" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln339_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="10"/>
<pin id="760" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="b_exp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln369_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="9" slack="0"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln369_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="8"/>
<pin id="776" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln369/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln833_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="10"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln18_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="8"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln833_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="10"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/11 "/>
</bind>
</comp>

<comp id="793" class="1004" name="and_ln18_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="8"/>
<pin id="796" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/11 "/>
</bind>
</comp>

<comp id="798" class="1004" name="or_ln415_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln415_1/11 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln415_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/11 "/>
</bind>
</comp>

<comp id="812" class="1004" name="b_exp_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="b_exp_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="10"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="0" index="2" bw="9" slack="0"/>
<pin id="822" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_3/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sext_ln657_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="9" slack="1"/>
<pin id="827" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/12 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="45" slack="0"/>
<pin id="830" dir="0" index="1" bw="9" slack="0"/>
<pin id="831" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="lhs_V_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="63" slack="3"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="rhs_V_5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="56" slack="0"/>
<pin id="839" dir="0" index="1" bw="50" slack="1"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln682_5_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="56" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_5/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="ret_V_7_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="63" slack="0"/>
<pin id="850" dir="0" index="1" bw="56" slack="0"/>
<pin id="851" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/12 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_127_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="39" slack="0"/>
<pin id="856" dir="0" index="1" bw="64" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="0" index="3" bw="7" slack="0"/>
<pin id="859" dir="1" index="4" bw="39" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_127/12 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="23" slack="0"/>
<pin id="866" dir="0" index="1" bw="64" slack="0"/>
<pin id="867" dir="0" index="2" bw="7" slack="0"/>
<pin id="868" dir="0" index="3" bw="7" slack="0"/>
<pin id="869" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1070_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="23" slack="1"/>
<pin id="876" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="r_V_26_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="23" slack="0"/>
<pin id="879" dir="0" index="1" bw="23" slack="0"/>
<pin id="880" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="lshr_ln_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="45" slack="0"/>
<pin id="885" dir="0" index="1" bw="46" slack="0"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="0" index="3" bw="7" slack="0"/>
<pin id="888" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/13 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln657_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="56" slack="4"/>
<pin id="895" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_2/14 "/>
</bind>
</comp>

<comp id="896" class="1004" name="lhs_V_6_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="63" slack="0"/>
<pin id="898" dir="0" index="1" bw="39" slack="2"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/14 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln682_6_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="63" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_6/14 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln657_11_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="45" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_11/14 "/>
</bind>
</comp>

<comp id="910" class="1004" name="ret_V_8_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="63" slack="0"/>
<pin id="912" dir="0" index="1" bw="45" slack="0"/>
<pin id="913" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln662_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="40" slack="0"/>
<pin id="918" dir="0" index="1" bw="64" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="7" slack="0"/>
<pin id="921" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln662_1/14 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sum_V_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="40" slack="0"/>
<pin id="928" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V/14 "/>
</bind>
</comp>

<comp id="930" class="1004" name="lhs_V_7_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="0"/>
<pin id="932" dir="0" index="1" bw="52" slack="1"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln682_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="0"/>
<pin id="939" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/14 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln657_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="56" slack="0"/>
<pin id="943" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="ret_V_9_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="0"/>
<pin id="947" dir="0" index="1" bw="65" slack="0"/>
<pin id="948" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/14 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln657_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="66" slack="0"/>
<pin id="953" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/14 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln657_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="40" slack="0"/>
<pin id="957" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/14 "/>
</bind>
</comp>

<comp id="959" class="1004" name="ret_V_10_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="66" slack="0"/>
<pin id="961" dir="0" index="1" bw="65" slack="0"/>
<pin id="962" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/14 "/>
</bind>
</comp>

<comp id="965" class="1004" name="log_base_V_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="43" slack="0"/>
<pin id="967" dir="0" index="1" bw="67" slack="0"/>
<pin id="968" dir="0" index="2" bw="6" slack="0"/>
<pin id="969" dir="0" index="3" bw="8" slack="0"/>
<pin id="970" dir="1" index="4" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log_base_V/14 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sext_ln657_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="43" slack="1"/>
<pin id="977" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_1/15 "/>
</bind>
</comp>

<comp id="978" class="1004" name="grp_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="25" slack="0"/>
<pin id="980" dir="0" index="1" bw="43" slack="0"/>
<pin id="981" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/15 "/>
</bind>
</comp>

<comp id="984" class="1004" name="grp_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="26" slack="0"/>
<pin id="986" dir="0" index="1" bw="43" slack="0"/>
<pin id="987" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/15 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="65" slack="0"/>
<pin id="992" dir="0" index="1" bw="67" slack="0"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="0" index="3" bw="8" slack="0"/>
<pin id="995" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/16 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="m_fix_V_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="36" slack="0"/>
<pin id="1002" dir="0" index="1" bw="67" slack="0"/>
<pin id="1003" dir="0" index="2" bw="6" slack="0"/>
<pin id="1004" dir="0" index="3" bw="8" slack="0"/>
<pin id="1005" dir="1" index="4" bw="36" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_V/16 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="m_fix_hi_V_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="13" slack="0"/>
<pin id="1012" dir="0" index="1" bw="67" slack="0"/>
<pin id="1013" dir="0" index="2" bw="7" slack="0"/>
<pin id="1014" dir="0" index="3" bw="8" slack="0"/>
<pin id="1015" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="p_Result_105_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="67" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_105/16 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_163_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="67" slack="0"/>
<pin id="1031" dir="0" index="2" bw="8" slack="0"/>
<pin id="1032" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_163/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="r_V_16_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="13" slack="1"/>
<pin id="1038" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/17 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="rhs_V_6_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="1"/>
<pin id="1042" dir="0" index="2" bw="15" slack="0"/>
<pin id="1043" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/17 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sext_ln682_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="0"/>
<pin id="1048" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_1/17 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="0"/>
<pin id="1052" dir="0" index="1" bw="25" slack="0"/>
<pin id="1053" dir="0" index="2" bw="5" slack="0"/>
<pin id="1054" dir="0" index="3" bw="6" slack="0"/>
<pin id="1055" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="p_Result_88_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="25" slack="0"/>
<pin id="1062" dir="0" index="2" bw="6" slack="0"/>
<pin id="1063" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_88/17 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="trunc_ln805_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="25" slack="0"/>
<pin id="1068" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/17 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="icmp_ln805_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="15" slack="0"/>
<pin id="1071" dir="0" index="1" bw="15" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/17 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="add_ln805_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="10" slack="0"/>
<pin id="1078" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/17 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="select_ln805_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="10" slack="0"/>
<pin id="1084" dir="0" index="2" bw="10" slack="0"/>
<pin id="1085" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/17 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="r_exp_V_3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="10" slack="0"/>
<pin id="1092" dir="0" index="2" bw="10" slack="0"/>
<pin id="1093" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/17 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sext_ln1453_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="65" slack="1"/>
<pin id="1099" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1453/17 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="icmp_ln657_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="67" slack="0"/>
<pin id="1102" dir="0" index="1" bw="67" slack="1"/>
<pin id="1103" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/17 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="r_V_18_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_18/18 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="r_V_28_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="37" slack="0"/>
<pin id="1110" dir="0" index="1" bw="10" slack="0"/>
<pin id="1111" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/18 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="m_fix_a_V_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="36" slack="0"/>
<pin id="1116" dir="0" index="1" bw="46" slack="0"/>
<pin id="1117" dir="0" index="2" bw="5" slack="0"/>
<pin id="1118" dir="0" index="3" bw="7" slack="0"/>
<pin id="1119" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a_V/18 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="lhs_V_8_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="36" slack="3"/>
<pin id="1126" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/19 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="rhs_V_7_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="36" slack="1"/>
<pin id="1129" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_7/19 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="ret_V_12_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="36" slack="0"/>
<pin id="1132" dir="0" index="1" bw="36" slack="0"/>
<pin id="1133" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/19 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="m_diff_hi_V_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="0"/>
<pin id="1138" dir="0" index="1" bw="37" slack="0"/>
<pin id="1139" dir="0" index="2" bw="6" slack="0"/>
<pin id="1140" dir="0" index="3" bw="6" slack="0"/>
<pin id="1141" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/19 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="m_diff_lo_V_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="37" slack="0"/>
<pin id="1148" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo_V/19 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln498_1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="9" slack="0"/>
<pin id="1152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_1/19 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="Z2_ind_V_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="5" slack="0"/>
<pin id="1157" dir="0" index="1" bw="37" slack="0"/>
<pin id="1158" dir="0" index="2" bw="5" slack="0"/>
<pin id="1159" dir="0" index="3" bw="6" slack="0"/>
<pin id="1160" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind_V/19 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="zext_ln498_5_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="5" slack="0"/>
<pin id="1167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_5/19 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="lhs_V_9_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="18" slack="1"/>
<pin id="1172" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9/20 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="rhs_V_8_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="0"/>
<pin id="1175" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8/20 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="ret_V_13_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="18" slack="0"/>
<pin id="1179" dir="0" index="1" bw="8" slack="0"/>
<pin id="1180" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/20 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="exp_Z1P_m_1_V_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="18" slack="0"/>
<pin id="1185" dir="0" index="1" bw="19" slack="0"/>
<pin id="1186" dir="0" index="2" bw="1" slack="0"/>
<pin id="1187" dir="0" index="3" bw="6" slack="0"/>
<pin id="1188" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/20 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="exp_Z1_hi_V_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="18" slack="0"/>
<pin id="1195" dir="0" index="1" bw="27" slack="0"/>
<pin id="1196" dir="0" index="2" bw="5" slack="0"/>
<pin id="1197" dir="0" index="3" bw="6" slack="0"/>
<pin id="1198" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/20 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="lhs_V_10_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="27" slack="1"/>
<pin id="1205" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_10/21 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="ret_V_14_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="4" slack="0"/>
<pin id="1208" dir="0" index="1" bw="27" slack="0"/>
<pin id="1209" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/21 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="r_V_20_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="18" slack="1"/>
<pin id="1214" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_20/21 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="zext_ln1072_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="18" slack="1"/>
<pin id="1217" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/21 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="xor_ln936_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="21"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/22 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="x_is_n1_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="11"/>
<pin id="1225" dir="0" index="1" bw="1" slack="21"/>
<pin id="1226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/22 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="or_ln386_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="11"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/22 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="or_ln386_1_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="1" slack="11"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_1/22 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="r_sign_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_sign/22 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="or_ln460_2_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="0" index="2" bw="1" slack="11"/>
<pin id="1247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln460_2/22 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="icmp_ln460_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="0"/>
<pin id="1252" dir="0" index="1" bw="32" slack="0"/>
<pin id="1253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/22 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="or_ln467_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="0" index="2" bw="1" slack="11"/>
<pin id="1260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln467_2/22 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="icmp_ln467_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="0"/>
<pin id="1265" dir="0" index="1" bw="32" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln467/22 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="lhs_V_11_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="45" slack="0"/>
<pin id="1271" dir="0" index="1" bw="28" slack="1"/>
<pin id="1272" dir="0" index="2" bw="1" slack="0"/>
<pin id="1273" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/22 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="zext_ln657_15_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="36" slack="1"/>
<pin id="1278" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_15/22 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="ret_V_15_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="45" slack="0"/>
<pin id="1281" dir="0" index="1" bw="36" slack="0"/>
<pin id="1282" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/22 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_161_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="45" slack="0"/>
<pin id="1288" dir="0" index="2" bw="7" slack="0"/>
<pin id="1289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_161/22 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="r_exp_V_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="10" slack="5"/>
<pin id="1296" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/22 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="r_exp_V_2_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="0"/>
<pin id="1300" dir="0" index="1" bw="10" slack="5"/>
<pin id="1301" dir="0" index="2" bw="10" slack="0"/>
<pin id="1302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/22 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="tmp_162_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="3" slack="0"/>
<pin id="1307" dir="0" index="1" bw="10" slack="0"/>
<pin id="1308" dir="0" index="2" bw="4" slack="0"/>
<pin id="1309" dir="0" index="3" bw="5" slack="0"/>
<pin id="1310" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_162/22 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="icmp_ln849_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="3" slack="0"/>
<pin id="1317" dir="0" index="1" bw="3" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/22 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="or_ln657_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="5"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/22 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="xor_ln181_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="6"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181/22 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="icmp_ln853_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="10" slack="0"/>
<pin id="1333" dir="0" index="1" bw="10" slack="0"/>
<pin id="1334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/22 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="tmp_1_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="23" slack="0"/>
<pin id="1339" dir="0" index="1" bw="45" slack="0"/>
<pin id="1340" dir="0" index="2" bw="6" slack="0"/>
<pin id="1341" dir="0" index="3" bw="7" slack="0"/>
<pin id="1342" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/22 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_2_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="23" slack="0"/>
<pin id="1349" dir="0" index="1" bw="45" slack="0"/>
<pin id="1350" dir="0" index="2" bw="6" slack="0"/>
<pin id="1351" dir="0" index="3" bw="7" slack="0"/>
<pin id="1352" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="tmp_V_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="0"/>
<pin id="1359" dir="0" index="1" bw="23" slack="0"/>
<pin id="1360" dir="0" index="2" bw="23" slack="0"/>
<pin id="1361" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/22 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="trunc_ln168_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="10" slack="0"/>
<pin id="1367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/22 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="out_exp_V_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="8" slack="0"/>
<pin id="1371" dir="0" index="1" bw="8" slack="0"/>
<pin id="1372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/22 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="p_Result_106_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="0" index="2" bw="8" slack="0"/>
<pin id="1379" dir="0" index="3" bw="23" slack="0"/>
<pin id="1380" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_106/22 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="and_ln371_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="11"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371/22 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="xor_ln370_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="11"/>
<pin id="1392" dir="0" index="1" bw="1" slack="0"/>
<pin id="1393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln370/22 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="or_ln370_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="21"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln370/22 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="xor_ln371_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="0"/>
<pin id="1402" dir="0" index="1" bw="1" slack="0"/>
<pin id="1403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/22 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="and_ln371_1_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="11"/>
<pin id="1408" dir="0" index="1" bw="1" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371_1/22 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="and_ln371_2_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="0"/>
<pin id="1413" dir="0" index="1" bw="1" slack="0"/>
<pin id="1414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371_2/22 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="xor_ln460_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="0"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln460/22 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="and_ln460_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="1" slack="0"/>
<pin id="1426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/22 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="and_ln460_1_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="1" slack="0"/>
<pin id="1432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/22 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="xor_ln467_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="1" slack="0"/>
<pin id="1438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln467/22 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="and_ln467_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="0"/>
<pin id="1443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467/22 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="and_ln467_1_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_1/22 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="and_ln657_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="0" index="1" bw="1" slack="0"/>
<pin id="1456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/22 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="and_ln181_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="0"/>
<pin id="1461" dir="0" index="1" bw="1" slack="0"/>
<pin id="1462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181/22 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="and_ln181_1_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="0" index="1" bw="1" slack="6"/>
<pin id="1468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181_1/22 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="or_ln657_1_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="5"/>
<pin id="1472" dir="0" index="1" bw="1" slack="0"/>
<pin id="1473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657_1/22 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="xor_ln657_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="0"/>
<pin id="1477" dir="0" index="1" bw="1" slack="0"/>
<pin id="1478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/22 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="and_ln853_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="0" index="1" bw="1" slack="0"/>
<pin id="1484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln853/22 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="and_ln853_1_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="0"/>
<pin id="1489" dir="0" index="1" bw="1" slack="0"/>
<pin id="1490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln853_1/22 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="or_ln853_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="0"/>
<pin id="1495" dir="0" index="1" bw="1" slack="0"/>
<pin id="1496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853/22 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="or_ln853_1_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="0"/>
<pin id="1501" dir="0" index="1" bw="1" slack="0"/>
<pin id="1502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853_1/22 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="or_ln853_2_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="0"/>
<pin id="1507" dir="0" index="1" bw="1" slack="0"/>
<pin id="1508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853_2/22 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="or_ln853_3_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="0"/>
<pin id="1513" dir="0" index="1" bw="1" slack="0"/>
<pin id="1514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853_3/22 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="xor_ln415_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="11"/>
<pin id="1519" dir="0" index="1" bw="1" slack="0"/>
<pin id="1520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln415/22 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="and_ln415_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="1" slack="0"/>
<pin id="1525" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/22 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="x_is_p1_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="12"/>
<pin id="1530" dir="0" index="1" bw="1" slack="1"/>
<pin id="1531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/23 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="p_Result_101_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="0"/>
<pin id="1534" dir="0" index="1" bw="1" slack="1"/>
<pin id="1535" dir="0" index="2" bw="31" slack="0"/>
<pin id="1536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_101/23 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="p_Result_102_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="0"/>
<pin id="1541" dir="0" index="1" bw="1" slack="1"/>
<pin id="1542" dir="0" index="2" bw="24" slack="0"/>
<pin id="1543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_102/23 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="p_Result_104_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="0"/>
<pin id="1548" dir="0" index="1" bw="1" slack="1"/>
<pin id="1549" dir="0" index="2" bw="1" slack="0"/>
<pin id="1550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_104/23 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="select_ln853_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="1"/>
<pin id="1555" dir="0" index="1" bw="32" slack="0"/>
<pin id="1556" dir="0" index="2" bw="32" slack="0"/>
<pin id="1557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln853/23 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="select_ln853_1_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="1"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="0" index="2" bw="32" slack="0"/>
<pin id="1564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln853_1/23 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="select_ln853_2_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="1"/>
<pin id="1569" dir="0" index="1" bw="32" slack="0"/>
<pin id="1570" dir="0" index="2" bw="32" slack="0"/>
<pin id="1571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln853_2/23 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="select_ln853_3_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="0" index="1" bw="32" slack="0"/>
<pin id="1577" dir="0" index="2" bw="32" slack="1"/>
<pin id="1578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln853_3/23 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="select_ln853_4_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="1"/>
<pin id="1582" dir="0" index="1" bw="32" slack="0"/>
<pin id="1583" dir="0" index="2" bw="32" slack="0"/>
<pin id="1584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln853_4/23 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="bitcast_ln853_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="0"/>
<pin id="1589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln853/23 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="select_ln415_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="1"/>
<pin id="1593" dir="0" index="1" bw="32" slack="0"/>
<pin id="1594" dir="0" index="2" bw="32" slack="0"/>
<pin id="1595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln415/23 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="or_ln415_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="1"/>
<pin id="1600" dir="0" index="1" bw="1" slack="0"/>
<pin id="1601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln415/23 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="select_ln415_1_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="0"/>
<pin id="1605" dir="0" index="1" bw="32" slack="0"/>
<pin id="1606" dir="0" index="2" bw="32" slack="0"/>
<pin id="1607" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln415_1/23 "/>
</bind>
</comp>

<comp id="1611" class="1007" name="mul_ln682_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="25" slack="0"/>
<pin id="1613" dir="0" index="1" bw="6" slack="0"/>
<pin id="1614" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln682/3 "/>
</bind>
</comp>

<comp id="1618" class="1007" name="grp_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="25" slack="0"/>
<pin id="1620" dir="0" index="1" bw="13" slack="0"/>
<pin id="1621" dir="0" index="2" bw="16" slack="0"/>
<pin id="1622" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_27/17 ret_V_11/17 "/>
</bind>
</comp>

<comp id="1629" class="1007" name="r_V_29_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="18" slack="0"/>
<pin id="1631" dir="0" index="1" bw="18" slack="0"/>
<pin id="1632" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/21 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="p_Result_s_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="21"/>
<pin id="1637" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_V_27_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="8" slack="10"/>
<pin id="1644" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="tmp_V_27 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="tmp_V_28_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="23" slack="2"/>
<pin id="1651" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_28 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="tmp_157_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="2"/>
<pin id="1659" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="pow_reduce_anonymo_12_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="6" slack="1"/>
<pin id="1665" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_12 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="pow_reduce_anonymo_13_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="6" slack="1"/>
<pin id="1670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_13 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="b_frac_tilde_inverse_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="6" slack="1"/>
<pin id="1675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse "/>
</bind>
</comp>

<comp id="1678" class="1005" name="log_sum_V_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="56" slack="8"/>
<pin id="1680" dir="1" index="1" bw="56" slack="8"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="1683" class="1005" name="icmp_ln833_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="8"/>
<pin id="1685" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln833 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="icmp_ln837_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="8"/>
<pin id="1691" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln837 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="mul_ln682_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="25" slack="1"/>
<pin id="1696" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln682 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="a_V_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="4" slack="1"/>
<pin id="1705" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1709" class="1005" name="r_V_23_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="43" slack="1"/>
<pin id="1711" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="p_Val2_101_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="41" slack="1"/>
<pin id="1716" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_101 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="a_V_1_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="6" slack="1"/>
<pin id="1722" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp_125_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="35" slack="1"/>
<pin id="1728" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_125 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="ret_V_4_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="50" slack="2"/>
<pin id="1733" dir="1" index="1" bw="50" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="r_V_10_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="47" slack="1"/>
<pin id="1738" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="zext_ln1072_2_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="47" slack="1"/>
<pin id="1743" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_2 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="r_V_24_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="47" slack="1"/>
<pin id="1748" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="p_Val2_108_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="44" slack="1"/>
<pin id="1753" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_108 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="pow_reduce_anonymo_15_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="6" slack="1"/>
<pin id="1759" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_15 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="a_V_2_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="6" slack="1"/>
<pin id="1764" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="tmp_126_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="38" slack="1"/>
<pin id="1769" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="pow_reduce_anonymo_16_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="6" slack="1"/>
<pin id="1774" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_16 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="pow_reduce_anonymo_14_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="4" slack="1"/>
<pin id="1779" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_14 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="ret_V_6_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="63" slack="3"/>
<pin id="1784" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="r_V_12_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="50" slack="1"/>
<pin id="1789" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="zext_ln1072_3_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="50" slack="1"/>
<pin id="1794" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_3 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="add_ln657_1_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="50" slack="1"/>
<pin id="1799" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657_1 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="log_sum_V_1_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="56" slack="4"/>
<pin id="1804" dir="1" index="1" bw="56" slack="4"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="and_ln369_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="11"/>
<pin id="1809" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln369 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="icmp_ln833_1_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="11"/>
<pin id="1816" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln833_1 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="and_ln18_1_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="1" slack="11"/>
<pin id="1822" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln18_1 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="icmp_ln415_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="1" slack="11"/>
<pin id="1828" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln415 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="b_exp_3_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="9" slack="1"/>
<pin id="1835" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_exp_3 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="r_V_25_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="50" slack="1"/>
<pin id="1840" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="sext_ln657_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="52" slack="1"/>
<pin id="1845" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln657 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_127_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="39" slack="2"/>
<pin id="1850" dir="1" index="1" bw="39" slack="2"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="trunc_ln_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="23" slack="1"/>
<pin id="1855" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1858" class="1005" name="Elog2_V_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="52" slack="1"/>
<pin id="1860" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="1863" class="1005" name="lshr_ln_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="45" slack="1"/>
<pin id="1865" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1868" class="1005" name="log_base_V_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="43" slack="1"/>
<pin id="1870" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="log_base_V "/>
</bind>
</comp>

<comp id="1873" class="1005" name="sext_ln657_1_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="67" slack="1"/>
<pin id="1875" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln657_1 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="m_frac_l_V_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="67" slack="1"/>
<pin id="1881" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="1884" class="1005" name="trunc_ln1_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="65" slack="1"/>
<pin id="1886" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="m_fix_V_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="36" slack="3"/>
<pin id="1891" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="m_fix_V "/>
</bind>
</comp>

<comp id="1894" class="1005" name="m_fix_hi_V_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="13" slack="1"/>
<pin id="1896" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="1899" class="1005" name="p_Result_105_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="1" slack="1"/>
<pin id="1901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_105 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="tmp_163_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="1" slack="6"/>
<pin id="1906" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="r_exp_V_3_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="10" slack="1"/>
<pin id="1912" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="icmp_ln657_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="1" slack="5"/>
<pin id="1919" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="m_fix_a_V_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="36" slack="1"/>
<pin id="1925" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a_V "/>
</bind>
</comp>

<comp id="1928" class="1005" name="m_diff_lo_V_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="18" slack="1"/>
<pin id="1930" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo_V "/>
</bind>
</comp>

<comp id="1933" class="1005" name="pow_reduce_anonymo_17_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="9" slack="1"/>
<pin id="1935" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_17 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="pow_reduce_anonymo_18_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="5" slack="1"/>
<pin id="1940" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_18 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="exp_Z1_V_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="27" slack="1"/>
<pin id="1945" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1948" class="1005" name="exp_Z1P_m_1_V_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="18" slack="1"/>
<pin id="1950" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1953" class="1005" name="exp_Z1_hi_V_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="18" slack="1"/>
<pin id="1955" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1958" class="1005" name="ret_V_14_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="28" slack="1"/>
<pin id="1960" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_14 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="r_V_29_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="36" slack="1"/>
<pin id="1965" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="xor_ln936_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="1" slack="1"/>
<pin id="1970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln936 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="r_sign_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="1" slack="1"/>
<pin id="1975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="1980" class="1005" name="p_Result_106_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="1"/>
<pin id="1982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_106 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="and_ln460_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln460 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="and_ln181_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="1" slack="1"/>
<pin id="1992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln181 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="or_ln853_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="1" slack="1"/>
<pin id="1997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln853 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="or_ln853_2_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="1" slack="1"/>
<pin id="2002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln853_2 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="or_ln853_3_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="1" slack="1"/>
<pin id="2007" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln853_3 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="and_ln415_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="1"/>
<pin id="2012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln415 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="266"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="262" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="18" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="359" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="359" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="359" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="359" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="385" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="419" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="458" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="465" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="509"><net_src comp="488" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="481" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="497" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="66" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="478" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="510" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="526" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="540" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="74" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="547" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="74" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="579"><net_src comp="80" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="547" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="82" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="84" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="86" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="54" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="583" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="597" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="611" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="631"><net_src comp="90" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="42" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="636"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="623" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="92" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="96" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="663"><net_src comp="98" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="637" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="673"><net_src comp="102" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="637" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="94" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="74" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="657" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="689"><net_src comp="301" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="702"><net_src comp="108" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="110" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="707"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="690" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="704" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="718" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="314" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="686" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="327" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="744" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="765"><net_src comp="112" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="114" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="116" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="118" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="778" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="803"><net_src comp="120" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="122" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="783" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="124" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="758" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="761" pin="2"/><net_sink comp="818" pin=2"/></net>

<net id="832"><net_src comp="128" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="842"><net_src comp="130" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="132" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="847"><net_src comp="837" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="834" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="860"><net_src comp="134" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="50" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="136" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="870"><net_src comp="138" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="848" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="140" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="136" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="889"><net_src comp="142" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="877" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="144" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="146" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="901"><net_src comp="148" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="110" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="906"><net_src comp="896" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="914"><net_src comp="903" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="922"><net_src comp="150" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="910" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="50" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="152" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="929"><net_src comp="916" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="154" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="156" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="940"><net_src comp="930" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="893" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="937" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="941" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="926" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="951" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="955" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="971"><net_src comp="158" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="959" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="32" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="974"><net_src comp="160" pin="0"/><net_sink comp="965" pin=3"/></net>

<net id="982"><net_src comp="162" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="975" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="164" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="975" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="996"><net_src comp="166" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="144" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="999"><net_src comp="168" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1006"><net_src comp="170" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="984" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="26" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1009"><net_src comp="168" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1016"><net_src comp="172" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="984" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1018"><net_src comp="174" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1019"><net_src comp="168" pin="0"/><net_sink comp="1010" pin=3"/></net>

<net id="1025"><net_src comp="176" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="984" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="168" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1033"><net_src comp="176" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="978" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="178" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1044"><net_src comp="182" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="184" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1049"><net_src comp="1039" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1056"><net_src comp="186" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="188" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1058"><net_src comp="50" pin="0"/><net_sink comp="1050" pin=3"/></net>

<net id="1064"><net_src comp="56" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="50" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1073"><net_src comp="1066" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="190" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="192" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1050" pin="4"/><net_sink comp="1075" pin=1"/></net>

<net id="1086"><net_src comp="1069" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1050" pin="4"/><net_sink comp="1081" pin=1"/></net>

<net id="1088"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=2"/></net>

<net id="1094"><net_src comp="1059" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1095"><net_src comp="1081" pin="3"/><net_sink comp="1089" pin=1"/></net>

<net id="1096"><net_src comp="1050" pin="4"/><net_sink comp="1089" pin=2"/></net>

<net id="1104"><net_src comp="1097" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1112"><net_src comp="194" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1120"><net_src comp="196" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1122"><net_src comp="198" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1123"><net_src comp="100" pin="0"/><net_sink comp="1114" pin=3"/></net>

<net id="1134"><net_src comp="1124" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1127" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1142"><net_src comp="200" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="202" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1145"><net_src comp="204" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1149"><net_src comp="1130" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="1136" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1161"><net_src comp="206" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="1130" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1163"><net_src comp="208" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1164"><net_src comp="30" pin="0"/><net_sink comp="1155" pin=3"/></net>

<net id="1168"><net_src comp="1155" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1176"><net_src comp="353" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="1170" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1173" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1189"><net_src comp="210" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1191"><net_src comp="144" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1192"><net_src comp="202" pin="0"/><net_sink comp="1183" pin=3"/></net>

<net id="1199"><net_src comp="212" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="340" pin="3"/><net_sink comp="1193" pin=1"/></net>

<net id="1201"><net_src comp="198" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1202"><net_src comp="204" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1210"><net_src comp="214" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="1203" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1222"><net_src comp="40" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1231"><net_src comp="1218" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1236"><net_src comp="1227" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1241"><net_src comp="1232" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="40" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="120" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="122" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="1243" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="124" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1261"><net_src comp="120" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="122" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1267"><net_src comp="1256" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="124" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1274"><net_src comp="216" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="218" pin="0"/><net_sink comp="1269" pin=2"/></net>

<net id="1283"><net_src comp="1269" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1276" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1290"><net_src comp="220" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="74" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1297"><net_src comp="222" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1303"><net_src comp="1285" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="1293" pin="2"/><net_sink comp="1298" pin=2"/></net>

<net id="1311"><net_src comp="224" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="1298" pin="3"/><net_sink comp="1305" pin=1"/></net>

<net id="1313"><net_src comp="226" pin="0"/><net_sink comp="1305" pin=2"/></net>

<net id="1314"><net_src comp="198" pin="0"/><net_sink comp="1305" pin=3"/></net>

<net id="1319"><net_src comp="1305" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="228" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="1315" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="40" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="1298" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="230" pin="0"/><net_sink comp="1331" pin=1"/></net>

<net id="1343"><net_src comp="232" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="1279" pin="2"/><net_sink comp="1337" pin=1"/></net>

<net id="1345"><net_src comp="234" pin="0"/><net_sink comp="1337" pin=2"/></net>

<net id="1346"><net_src comp="236" pin="0"/><net_sink comp="1337" pin=3"/></net>

<net id="1353"><net_src comp="232" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="1279" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1355"><net_src comp="238" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1356"><net_src comp="240" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1362"><net_src comp="1285" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="1347" pin="4"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="1337" pin="4"/><net_sink comp="1357" pin=2"/></net>

<net id="1368"><net_src comp="1298" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1373"><net_src comp="242" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1365" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1381"><net_src comp="244" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="1237" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1383"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=2"/></net>

<net id="1384"><net_src comp="1357" pin="3"/><net_sink comp="1375" pin=3"/></net>

<net id="1389"><net_src comp="1223" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1394"><net_src comp="40" pin="0"/><net_sink comp="1390" pin=1"/></net>

<net id="1399"><net_src comp="1390" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1404"><net_src comp="1223" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="40" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1410"><net_src comp="1400" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1415"><net_src comp="1406" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="1395" pin="2"/><net_sink comp="1411" pin=1"/></net>

<net id="1421"><net_src comp="1250" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="40" pin="0"/><net_sink comp="1417" pin=1"/></net>

<net id="1427"><net_src comp="1411" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="1417" pin="2"/><net_sink comp="1423" pin=1"/></net>

<net id="1433"><net_src comp="1411" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="1250" pin="2"/><net_sink comp="1429" pin=1"/></net>

<net id="1439"><net_src comp="1263" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="40" pin="0"/><net_sink comp="1435" pin=1"/></net>

<net id="1445"><net_src comp="1429" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="1435" pin="2"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1429" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="1263" pin="2"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="1447" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="1321" pin="2"/><net_sink comp="1453" pin=1"/></net>

<net id="1463"><net_src comp="1453" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="1326" pin="2"/><net_sink comp="1459" pin=1"/></net>

<net id="1469"><net_src comp="1453" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1474"><net_src comp="1315" pin="2"/><net_sink comp="1470" pin=1"/></net>

<net id="1479"><net_src comp="1470" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1480"><net_src comp="40" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1485"><net_src comp="1331" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1475" pin="2"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1481" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="1447" pin="2"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="1487" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="1465" pin="2"/><net_sink comp="1493" pin=1"/></net>

<net id="1503"><net_src comp="1459" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="1441" pin="2"/><net_sink comp="1499" pin=1"/></net>

<net id="1509"><net_src comp="1423" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1510"><net_src comp="1385" pin="2"/><net_sink comp="1505" pin=1"/></net>

<net id="1515"><net_src comp="1493" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1516"><net_src comp="1499" pin="2"/><net_sink comp="1511" pin=1"/></net>

<net id="1521"><net_src comp="40" pin="0"/><net_sink comp="1517" pin=1"/></net>

<net id="1526"><net_src comp="1395" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="1517" pin="2"/><net_sink comp="1522" pin=1"/></net>

<net id="1537"><net_src comp="252" pin="0"/><net_sink comp="1532" pin=0"/></net>

<net id="1538"><net_src comp="254" pin="0"/><net_sink comp="1532" pin=2"/></net>

<net id="1544"><net_src comp="252" pin="0"/><net_sink comp="1539" pin=0"/></net>

<net id="1545"><net_src comp="256" pin="0"/><net_sink comp="1539" pin=2"/></net>

<net id="1551"><net_src comp="252" pin="0"/><net_sink comp="1546" pin=0"/></net>

<net id="1552"><net_src comp="122" pin="0"/><net_sink comp="1546" pin=2"/></net>

<net id="1558"><net_src comp="1539" pin="3"/><net_sink comp="1553" pin=1"/></net>

<net id="1559"><net_src comp="1546" pin="3"/><net_sink comp="1553" pin=2"/></net>

<net id="1565"><net_src comp="1539" pin="3"/><net_sink comp="1560" pin=1"/></net>

<net id="1566"><net_src comp="1532" pin="3"/><net_sink comp="1560" pin=2"/></net>

<net id="1572"><net_src comp="1546" pin="3"/><net_sink comp="1567" pin=1"/></net>

<net id="1573"><net_src comp="1553" pin="3"/><net_sink comp="1567" pin=2"/></net>

<net id="1579"><net_src comp="1560" pin="3"/><net_sink comp="1574" pin=1"/></net>

<net id="1585"><net_src comp="1567" pin="3"/><net_sink comp="1580" pin=1"/></net>

<net id="1586"><net_src comp="1574" pin="3"/><net_sink comp="1580" pin=2"/></net>

<net id="1590"><net_src comp="1580" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1596"><net_src comp="258" pin="0"/><net_sink comp="1591" pin=1"/></net>

<net id="1597"><net_src comp="260" pin="0"/><net_sink comp="1591" pin=2"/></net>

<net id="1602"><net_src comp="1528" pin="2"/><net_sink comp="1598" pin=1"/></net>

<net id="1608"><net_src comp="1598" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1609"><net_src comp="1591" pin="3"/><net_sink comp="1603" pin=1"/></net>

<net id="1610"><net_src comp="1587" pin="1"/><net_sink comp="1603" pin=2"/></net>

<net id="1615"><net_src comp="439" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1616"><net_src comp="446" pin="1"/><net_sink comp="1611" pin=1"/></net>

<net id="1617"><net_src comp="1611" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="1623"><net_src comp="180" pin="0"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="1036" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="1625"><net_src comp="1046" pin="1"/><net_sink comp="1618" pin=2"/></net>

<net id="1626"><net_src comp="1618" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1627"><net_src comp="1618" pin="3"/><net_sink comp="1059" pin=1"/></net>

<net id="1628"><net_src comp="1618" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1633"><net_src comp="1212" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1634"><net_src comp="1215" pin="1"/><net_sink comp="1629" pin=1"/></net>

<net id="1638"><net_src comp="363" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1645"><net_src comp="371" pin="4"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1648"><net_src comp="1642" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1652"><net_src comp="381" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1655"><net_src comp="1649" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1656"><net_src comp="1649" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1660"><net_src comp="395" pin="3"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1666"><net_src comp="268" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1671"><net_src comp="281" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1676"><net_src comp="275" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1681"><net_src comp="288" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1686"><net_src comp="409" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1688"><net_src comp="1683" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1692"><net_src comp="414" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1697"><net_src comp="1611" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1700"><net_src comp="1694" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1701"><net_src comp="1694" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1702"><net_src comp="1694" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1706"><net_src comp="449" pin="4"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1712"><net_src comp="472" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1717"><net_src comp="553" pin="4"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1719"><net_src comp="1714" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1723"><net_src comp="563" pin="4"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1725"><net_src comp="1720" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1729"><net_src comp="573" pin="4"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1734"><net_src comp="605" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1739"><net_src comp="611" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1744"><net_src comp="614" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1749"><net_src comp="617" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1754"><net_src comp="643" pin="4"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1760"><net_src comp="294" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1765"><net_src comp="657" pin="4"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1770"><net_src comp="667" pin="4"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1775"><net_src comp="307" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1780"><net_src comp="320" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1785"><net_src comp="712" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1790"><net_src comp="718" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1795"><net_src comp="721" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1800"><net_src comp="734" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1805"><net_src comp="752" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1810"><net_src comp="773" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1813"><net_src comp="1807" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1817"><net_src comp="788" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="1256" pin=2"/></net>

<net id="1823"><net_src comp="793" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1825"><net_src comp="1820" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="1829"><net_src comp="806" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1832"><net_src comp="1826" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1836"><net_src comp="818" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1841"><net_src comp="724" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1846"><net_src comp="825" pin="1"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1851"><net_src comp="854" pin="4"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1856"><net_src comp="864" pin="4"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1861"><net_src comp="828" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1866"><net_src comp="883" pin="4"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1871"><net_src comp="965" pin="4"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1876"><net_src comp="975" pin="1"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1878"><net_src comp="1873" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1882"><net_src comp="978" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1887"><net_src comp="990" pin="4"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1892"><net_src comp="1000" pin="4"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1897"><net_src comp="1010" pin="4"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1902"><net_src comp="1020" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1907"><net_src comp="1028" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1909"><net_src comp="1904" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1913"><net_src comp="1089" pin="3"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1915"><net_src comp="1910" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1916"><net_src comp="1910" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1920"><net_src comp="1100" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1922"><net_src comp="1917" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1926"><net_src comp="1114" pin="4"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1931"><net_src comp="1146" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1936"><net_src comp="333" pin="3"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1941"><net_src comp="346" pin="3"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1946"><net_src comp="340" pin="3"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1951"><net_src comp="1183" pin="4"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1956"><net_src comp="1193" pin="4"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1961"><net_src comp="1206" pin="2"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1966"><net_src comp="1629" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1971"><net_src comp="1218" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1528" pin=1"/></net>

<net id="1976"><net_src comp="1237" pin="2"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="1979"><net_src comp="1973" pin="1"/><net_sink comp="1546" pin=1"/></net>

<net id="1983"><net_src comp="1375" pin="4"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1574" pin=2"/></net>

<net id="1988"><net_src comp="1423" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1993"><net_src comp="1459" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1998"><net_src comp="1493" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="2003"><net_src comp="1505" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="2008"><net_src comp="1511" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="2013"><net_src comp="1522" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="2015"><net_src comp="2010" pin="1"/><net_sink comp="1598" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymo_7 | {}
	Port: pow_reduce_anonymo_6 | {}
	Port: pow_reduce_anonymo_9 | {}
	Port: pow_reduce_anonymo_10 | {}
	Port: pow_reduce_anonymo_8 | {}
	Port: pow_reduce_anonymo_11 | {}
	Port: pow_reduce_anonymo | {}
 - Input state : 
	Port: pow_generic<float> : base_r | {1 }
	Port: pow_generic<float> : pow_reduce_anonymo_7 | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymo_6 | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymo_9 | {9 10 }
	Port: pow_generic<float> : pow_reduce_anonymo_10 | {8 9 }
	Port: pow_generic<float> : pow_reduce_anonymo_8 | {8 9 }
	Port: pow_generic<float> : pow_reduce_anonymo_11 | {19 20 }
	Port: pow_generic<float> : pow_reduce_anonymo | {19 20 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_V_27 : 1
		tmp_V_28 : 1
		index0_V : 1
		tmp_157 : 1
		zext_ln498 : 2
		pow_reduce_anonymo_12 : 3
		b_frac_tilde_inverse : 4
		pow_reduce_anonymo_13 : 3
		log_sum_V : 4
	State 2
	State 3
		r_V_22 : 1
		b_frac_V_1 : 2
		mul_ln682 : 3
		a_V : 4
	State 4
		zext_ln1072_1 : 1
		r_V_23 : 2
	State 5
		zext_ln1287 : 1
		eZ_V : 2
		lhs_V : 1
		zext_ln682_1 : 2
		rhs_V : 3
		ret_V_2 : 4
		lhs_V_1 : 5
		ret_V_3 : 6
		p_Val2_101 : 7
		a_V_1 : 7
		tmp_125 : 7
	State 6
		zext_ln682_2 : 1
		rhs_V_2 : 1
		ret_V_4 : 2
		r_V_24 : 1
	State 7
	State 8
		zext_ln682_3 : 1
		ret_V_5 : 2
		p_Val2_108 : 3
		pow_reduce_anonymo_15 : 1
		p_Val2_107 : 2
		a_V_2 : 3
		tmp_126 : 3
		zext_ln498_4 : 4
		pow_reduce_anonymo_16 : 5
		p_Val2_114 : 6
	State 9
		pow_reduce_anonymo_14 : 1
		p_Val2_100 : 2
		zext_ln157_1 : 1
		zext_ln682_4 : 1
		rhs_V_4 : 1
		ret_V_6 : 2
		r_V_25 : 1
		zext_ln157_2 : 1
		add_ln657_1 : 2
	State 10
		zext_ln157 : 1
		add_ln657 : 2
		log_sum_V_1 : 3
	State 11
		b_exp : 1
		icmp_ln369 : 2
		and_ln369 : 3
		and_ln18 : 1
		and_ln18_1 : 1
		or_ln415_1 : 1
		icmp_ln415 : 2
		b_exp_1 : 1
		b_exp_3 : 2
	State 12
		Elog2_V : 1
		zext_ln682_5 : 1
		ret_V_7 : 2
		tmp_127 : 3
		trunc_ln : 3
	State 13
		r_V_26 : 1
		lshr_ln : 2
	State 14
		zext_ln682_6 : 1
		ret_V_8 : 2
		trunc_ln662_1 : 3
		sum_V : 4
		sext_ln682 : 1
		zext_ln657 : 1
		ret_V_9 : 2
		zext_ln657_1 : 3
		zext_ln657_2 : 5
		ret_V_10 : 6
		log_base_V : 7
	State 15
		m_frac_l_V : 1
		r_V_15 : 1
	State 16
		trunc_ln1 : 1
		m_fix_V : 1
		m_fix_hi_V : 1
		p_Result_105 : 1
		tmp_163 : 1
	State 17
		r_V_27 : 1
		sext_ln682_1 : 1
		ret_V_11 : 2
		tmp : 3
		p_Result_88 : 3
		trunc_ln805 : 3
		icmp_ln805 : 4
		add_ln805 : 4
		select_ln805 : 5
		r_exp_V_3 : 6
		icmp_ln657 : 1
	State 18
		r_V_28 : 1
		m_fix_a_V : 2
	State 19
		ret_V_12 : 1
		m_diff_hi_V : 2
		m_diff_lo_V : 2
		zext_ln498_1 : 3
		pow_reduce_anonymo_17 : 4
		exp_Z1_V : 5
		Z2_ind_V : 2
		zext_ln498_5 : 3
		pow_reduce_anonymo_18 : 4
		p_Val2_130 : 5
	State 20
		rhs_V_8 : 1
		ret_V_13 : 2
		exp_Z1P_m_1_V : 3
		exp_Z1_hi_V : 1
	State 21
		ret_V_14 : 1
		r_V_29 : 1
	State 22
		icmp_ln460 : 1
		icmp_ln467 : 1
		ret_V_15 : 1
		tmp_161 : 2
		r_exp_V_2 : 3
		tmp_162 : 4
		icmp_ln849 : 5
		or_ln657 : 6
		icmp_ln853 : 4
		tmp_1 : 2
		tmp_2 : 2
		tmp_V : 3
		trunc_ln168 : 4
		out_exp_V : 5
		p_Result_106 : 6
		xor_ln460 : 2
		xor_ln467 : 2
		and_ln657 : 6
		and_ln181 : 6
		and_ln181_1 : 6
		or_ln657_1 : 6
		xor_ln657 : 6
		and_ln853 : 6
		and_ln853_1 : 6
		or_ln853 : 6
		or_ln853_1 : 6
		or_ln853_3 : 6
	State 23
		select_ln853 : 1
		select_ln853_1 : 1
		select_ln853_2 : 2
		select_ln853_3 : 2
		select_ln853_4 : 3
		bitcast_ln853 : 4
		select_ln415_1 : 5
		ret_ln690 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |      r_V_23_fu_472     |    0    |    0    |    28   |
|          |       grp_fu_617       |    2    |   201   |    85   |
|          |       grp_fu_724       |    2    |   254   |   207   |
|          |       grp_fu_828       |    3    |   217   |    77   |
|    mul   |      r_V_26_fu_877     |    2    |    0    |    33   |
|          |       grp_fu_978       |    3    |   219   |   149   |
|          |       grp_fu_984       |    5    |   219   |   149   |
|          |     r_V_28_fu_1108     |    2    |    0    |    26   |
|          |    mul_ln682_fu_1611   |    1    |    0    |    0    |
|          |     r_V_29_fu_1629     |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     ret_V_2_fu_534     |    0    |    0    |    51   |
|          |     ret_V_4_fu_605     |    0    |    0    |    56   |
|          |     ret_V_6_fu_712     |    0    |    0    |    69   |
|          |   add_ln657_1_fu_734   |    0    |    0    |    56   |
|          |    add_ln657_fu_744    |    0    |    0    |    8    |
|          |   log_sum_V_1_fu_752   |    0    |    0    |    8    |
|          |      b_exp_fu_761      |    0    |    0    |    15   |
|    add   |     b_exp_1_fu_812     |    0    |    0    |    15   |
|          |     ret_V_9_fu_945     |    0    |    0    |    72   |
|          |     ret_V_10_fu_959    |    0    |    0    |    73   |
|          |    add_ln805_fu_1075   |    0    |    0    |    14   |
|          |    ret_V_13_fu_1177    |    0    |    0    |    25   |
|          |    ret_V_14_fu_1206    |    0    |    0    |    34   |
|          |    ret_V_15_fu_1279    |    0    |    0    |    52   |
|          |     r_exp_V_fu_1293    |    0    |    0    |    14   |
|          |    out_exp_V_fu_1369   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    b_frac_V_1_fu_439   |    0    |    0    |    25   |
|          |       eZ_V_fu_510      |    0    |    0    |    44   |
|          |     b_exp_3_fu_818     |    0    |    0    |    9    |
|          |  select_ln805_fu_1081  |    0    |    0    |    10   |
|          |    r_exp_V_3_fu_1089   |    0    |    0    |    10   |
|          |    r_exp_V_2_fu_1298   |    0    |    0    |    10   |
|  select  |      tmp_V_fu_1357     |    0    |    0    |    23   |
|          |  select_ln853_fu_1553  |    0    |    0    |    32   |
|          | select_ln853_1_fu_1560 |    0    |    0    |    32   |
|          | select_ln853_2_fu_1567 |    0    |    0    |    32   |
|          | select_ln853_3_fu_1574 |    0    |    0    |    32   |
|          | select_ln853_4_fu_1580 |    0    |    0    |    32   |
|          |  select_ln415_fu_1591  |    0    |    0    |    32   |
|          | select_ln415_1_fu_1603 |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     ret_V_3_fu_547     |    0    |    0    |    52   |
|          |     ret_V_5_fu_637     |    0    |    0    |    57   |
|    sub   |     ret_V_7_fu_848     |    0    |    0    |    70   |
|          |     ret_V_8_fu_910     |    0    |    0    |    70   |
|          |    ret_V_12_fu_1130    |    0    |    0    |    43   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln833_fu_409   |    0    |    0    |    18   |
|          |    icmp_ln837_fu_414   |    0    |    0    |    18   |
|          |    icmp_ln369_fu_767   |    0    |    0    |    13   |
|          |   icmp_ln833_2_fu_778  |    0    |    0    |    11   |
|          |   icmp_ln833_1_fu_788  |    0    |    0    |    11   |
|   icmp   |    icmp_ln415_fu_806   |    0    |    0    |    18   |
|          |   icmp_ln805_fu_1069   |    0    |    0    |    13   |
|          |   icmp_ln657_fu_1100   |    0    |    0    |    50   |
|          |   icmp_ln460_fu_1250   |    0    |    0    |    18   |
|          |   icmp_ln467_fu_1263   |    0    |    0    |    18   |
|          |   icmp_ln849_fu_1315   |    0    |    0    |    9    |
|          |   icmp_ln853_fu_1331   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln369_fu_773    |    0    |    0    |    2    |
|          |     and_ln18_fu_783    |    0    |    0    |    2    |
|          |    and_ln18_1_fu_793   |    0    |    0    |    2    |
|          |     x_is_n1_fu_1223    |    0    |    0    |    2    |
|          |    and_ln371_fu_1385   |    0    |    0    |    2    |
|          |   and_ln371_1_fu_1406  |    0    |    0    |    2    |
|          |   and_ln371_2_fu_1411  |    0    |    0    |    2    |
|          |    and_ln460_fu_1423   |    0    |    0    |    2    |
|    and   |   and_ln460_1_fu_1429  |    0    |    0    |    2    |
|          |    and_ln467_fu_1441   |    0    |    0    |    2    |
|          |   and_ln467_1_fu_1447  |    0    |    0    |    2    |
|          |    and_ln657_fu_1453   |    0    |    0    |    2    |
|          |    and_ln181_fu_1459   |    0    |    0    |    2    |
|          |   and_ln181_1_fu_1465  |    0    |    0    |    2    |
|          |    and_ln853_fu_1481   |    0    |    0    |    2    |
|          |   and_ln853_1_fu_1487  |    0    |    0    |    2    |
|          |    and_ln415_fu_1522   |    0    |    0    |    2    |
|          |     x_is_p1_fu_1528    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    or_ln386_fu_1227    |    0    |    0    |    2    |
|          |   or_ln386_1_fu_1232   |    0    |    0    |    2    |
|          |    or_ln657_fu_1321    |    0    |    0    |    2    |
|          |    or_ln370_fu_1395    |    0    |    0    |    2    |
|    or    |   or_ln657_1_fu_1470   |    0    |    0    |    2    |
|          |    or_ln853_fu_1493    |    0    |    0    |    2    |
|          |   or_ln853_1_fu_1499   |    0    |    0    |    2    |
|          |   or_ln853_2_fu_1505   |    0    |    0    |    2    |
|          |   or_ln853_3_fu_1511   |    0    |    0    |    2    |
|          |    or_ln415_fu_1598    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln936_fu_1218   |    0    |    0    |    2    |
|          |     r_sign_fu_1237     |    0    |    0    |    2    |
|          |    xor_ln181_fu_1326   |    0    |    0    |    2    |
|          |    xor_ln370_fu_1390   |    0    |    0    |    2    |
|    xor   |    xor_ln371_fu_1400   |    0    |    0    |    2    |
|          |    xor_ln460_fu_1417   |    0    |    0    |    2    |
|          |    xor_ln467_fu_1435   |    0    |    0    |    2    |
|          |    xor_ln657_fu_1475   |    0    |    0    |    2    |
|          |    xor_ln415_fu_1517   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1618      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_262 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_363   |    0    |    0    |    0    |
|          |     tmp_157_fu_395     |    0    |    0    |    0    |
|          |     tmp_158_fu_481     |    0    |    0    |    0    |
| bitselect|  p_Result_105_fu_1020  |    0    |    0    |    0    |
|          |     tmp_163_fu_1028    |    0    |    0    |    0    |
|          |   p_Result_88_fu_1059  |    0    |    0    |    0    |
|          |     tmp_161_fu_1285    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_V_27_fu_371    |    0    |    0    |    0    |
|          |     index0_V_fu_385    |    0    |    0    |    0    |
|          |       a_V_fu_449       |    0    |    0    |    0    |
|          |    p_Val2_101_fu_553   |    0    |    0    |    0    |
|          |      a_V_1_fu_563      |    0    |    0    |    0    |
|          |     tmp_125_fu_573     |    0    |    0    |    0    |
|          |    p_Val2_108_fu_643   |    0    |    0    |    0    |
|          |      a_V_2_fu_657      |    0    |    0    |    0    |
|          |     tmp_126_fu_667     |    0    |    0    |    0    |
|          |     tmp_127_fu_854     |    0    |    0    |    0    |
|          |     trunc_ln_fu_864    |    0    |    0    |    0    |
|          |     lshr_ln_fu_883     |    0    |    0    |    0    |
|partselect|  trunc_ln662_1_fu_916  |    0    |    0    |    0    |
|          |    log_base_V_fu_965   |    0    |    0    |    0    |
|          |    trunc_ln1_fu_990    |    0    |    0    |    0    |
|          |     m_fix_V_fu_1000    |    0    |    0    |    0    |
|          |   m_fix_hi_V_fu_1010   |    0    |    0    |    0    |
|          |       tmp_fu_1050      |    0    |    0    |    0    |
|          |    m_fix_a_V_fu_1114   |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1136  |    0    |    0    |    0    |
|          |    Z2_ind_V_fu_1155    |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1183 |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1193  |    0    |    0    |    0    |
|          |     tmp_162_fu_1305    |    0    |    0    |    0    |
|          |      tmp_1_fu_1337     |    0    |    0    |    0    |
|          |      tmp_2_fu_1347     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_V_28_fu_381    |    0    |    0    |    0    |
|          |   trunc_ln657_fu_478   |    0    |    0    |    0    |
|   trunc  |   trunc_ln805_fu_1066  |    0    |    0    |    0    |
|          |   m_diff_lo_V_fu_1146  |    0    |    0    |    0    |
|          |   trunc_ln168_fu_1365  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln498_fu_403   |    0    |    0    |    0    |
|          |      r_V_22_fu_435     |    0    |    0    |    0    |
|          |    zext_ln682_fu_446   |    0    |    0    |    0    |
|          |       r_V_fu_465       |    0    |    0    |    0    |
|          |  zext_ln1072_1_fu_468  |    0    |    0    |    0    |
|          |   zext_ln1287_fu_506   |    0    |    0    |    0    |
|          |   zext_ln682_1_fu_526  |    0    |    0    |    0    |
|          |      rhs_V_fu_530      |    0    |    0    |    0    |
|          |     lhs_V_1_fu_540     |    0    |    0    |    0    |
|          |     rhs_V_1_fu_544     |    0    |    0    |    0    |
|          |   zext_ln682_2_fu_597  |    0    |    0    |    0    |
|          |     rhs_V_2_fu_601     |    0    |    0    |    0    |
|          |      r_V_10_fu_611     |    0    |    0    |    0    |
|          |  zext_ln1072_2_fu_614  |    0    |    0    |    0    |
|          |     lhs_V_3_fu_623     |    0    |    0    |    0    |
|          |   zext_ln682_3_fu_633  |    0    |    0    |    0    |
|          |   zext_ln498_3_fu_653  |    0    |    0    |    0    |
|          |   zext_ln498_4_fu_677  |    0    |    0    |    0    |
|          |   zext_ln498_2_fu_682  |    0    |    0    |    0    |
|          |   zext_ln157_1_fu_686  |    0    |    0    |    0    |
|          |   zext_ln682_4_fu_704  |    0    |    0    |    0    |
|   zext   |     rhs_V_4_fu_708     |    0    |    0    |    0    |
|          |      r_V_12_fu_718     |    0    |    0    |    0    |
|          |  zext_ln1072_3_fu_721  |    0    |    0    |    0    |
|          |   zext_ln157_2_fu_730  |    0    |    0    |    0    |
|          |    zext_ln157_fu_740   |    0    |    0    |    0    |
|          |  zext_ln657_10_fu_749  |    0    |    0    |    0    |
|          |    zext_ln339_fu_758   |    0    |    0    |    0    |
|          |     lhs_V_5_fu_834     |    0    |    0    |    0    |
|          |   zext_ln682_5_fu_844  |    0    |    0    |    0    |
|          |   zext_ln1070_fu_874   |    0    |    0    |    0    |
|          |   zext_ln682_6_fu_903  |    0    |    0    |    0    |
|          |  zext_ln657_11_fu_907  |    0    |    0    |    0    |
|          |    zext_ln657_fu_941   |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_951  |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_955  |    0    |    0    |    0    |
|          |  zext_ln498_1_fu_1150  |    0    |    0    |    0    |
|          |  zext_ln498_5_fu_1165  |    0    |    0    |    0    |
|          |     lhs_V_9_fu_1170    |    0    |    0    |    0    |
|          |     rhs_V_8_fu_1173    |    0    |    0    |    0    |
|          |    lhs_V_10_fu_1203    |    0    |    0    |    0    |
|          |     r_V_20_fu_1212     |    0    |    0    |    0    |
|          |   zext_ln1072_fu_1215  |    0    |    0    |    0    |
|          |  zext_ln657_15_fu_1276 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_103_fu_419  |    0    |    0    |    0    |
|          |      r_V_s_fu_428      |    0    |    0    |    0    |
|          |       z1_V_fu_458      |    0    |    0    |    0    |
|          |        sf_fu_488       |    0    |    0    |    0    |
|          |      tmp_s_fu_497      |    0    |    0    |    0    |
|          |      lhs_V_fu_518      |    0    |    0    |    0    |
|          |      eZ_V_1_fu_583     |    0    |    0    |    0    |
|          |     lhs_V_2_fu_590     |    0    |    0    |    0    |
|          |     rhs_V_3_fu_626     |    0    |    0    |    0    |
|          |      eZ_V_2_fu_690     |    0    |    0    |    0    |
|          |     lhs_V_4_fu_697     |    0    |    0    |    0    |
|bitconcatenate|    or_ln415_1_fu_798   |    0    |    0    |    0    |
|          |     rhs_V_5_fu_837     |    0    |    0    |    0    |
|          |     lhs_V_6_fu_896     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_930     |    0    |    0    |    0    |
|          |     rhs_V_6_fu_1039    |    0    |    0    |    0    |
|          |   or_ln460_2_fu_1243   |    0    |    0    |    0    |
|          |   or_ln467_2_fu_1256   |    0    |    0    |    0    |
|          |    lhs_V_11_fu_1269    |    0    |    0    |    0    |
|          |  p_Result_106_fu_1375  |    0    |    0    |    0    |
|          |  p_Result_101_fu_1532  |    0    |    0    |    0    |
|          |  p_Result_102_fu_1539  |    0    |    0    |    0    |
|          |  p_Result_104_fu_1546  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln657_fu_825   |    0    |    0    |    0    |
|          |   sext_ln657_2_fu_893  |    0    |    0    |    0    |
|          |      sum_V_fu_926      |    0    |    0    |    0    |
|          |    sext_ln682_fu_937   |    0    |    0    |    0    |
|          |   sext_ln657_1_fu_975  |    0    |    0    |    0    |
|   sext   |     r_V_16_fu_1036     |    0    |    0    |    0    |
|          |  sext_ln682_1_fu_1046  |    0    |    0    |    0    |
|          |   sext_ln1453_fu_1097  |    0    |    0    |    0    |
|          |     r_V_18_fu_1105     |    0    |    0    |    0    |
|          |     lhs_V_8_fu_1124    |    0    |    0    |    0    |
|          |     rhs_V_7_fu_1127    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    22   |   1110  |   2262  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       Elog2_V_reg_1858       |   52   |
|        a_V_1_reg_1720        |    6   |
|        a_V_2_reg_1762        |    6   |
|         a_V_reg_1703         |    4   |
|     add_ln657_1_reg_1797     |   50   |
|      and_ln181_reg_1990      |    1   |
|      and_ln18_1_reg_1820     |    1   |
|      and_ln369_reg_1807      |    1   |
|      and_ln415_reg_2010      |    1   |
|      and_ln460_reg_1985      |    1   |
|       b_exp_3_reg_1833       |    9   |
| b_frac_tilde_inverse_reg_1673|    6   |
|    exp_Z1P_m_1_V_reg_1948    |   18   |
|       exp_Z1_V_reg_1943      |   27   |
|     exp_Z1_hi_V_reg_1953     |   18   |
|      icmp_ln415_reg_1826     |    1   |
|      icmp_ln657_reg_1917     |    1   |
|     icmp_ln833_1_reg_1814    |    1   |
|      icmp_ln833_reg_1683     |    1   |
|      icmp_ln837_reg_1689     |    1   |
|      log_base_V_reg_1868     |   43   |
|     log_sum_V_1_reg_1802     |   56   |
|      log_sum_V_reg_1678      |   56   |
|       lshr_ln_reg_1863       |   45   |
|     m_diff_lo_V_reg_1928     |   18   |
|       m_fix_V_reg_1889       |   36   |
|      m_fix_a_V_reg_1923      |   36   |
|      m_fix_hi_V_reg_1894     |   13   |
|      m_frac_l_V_reg_1879     |   67   |
|      mul_ln682_reg_1694      |   25   |
|      or_ln853_2_reg_2000     |    1   |
|      or_ln853_3_reg_2005     |    1   |
|       or_ln853_reg_1995      |    1   |
|     p_Result_105_reg_1899    |    1   |
|     p_Result_106_reg_1980    |   32   |
|      p_Result_s_reg_1635     |    1   |
|      p_Val2_101_reg_1714     |   41   |
|      p_Val2_108_reg_1751     |   44   |
|pow_reduce_anonymo_12_reg_1663|    6   |
|pow_reduce_anonymo_13_reg_1668|    6   |
|pow_reduce_anonymo_14_reg_1777|    4   |
|pow_reduce_anonymo_15_reg_1757|    6   |
|pow_reduce_anonymo_16_reg_1772|    6   |
|pow_reduce_anonymo_17_reg_1933|    9   |
|pow_reduce_anonymo_18_reg_1938|    5   |
|        r_V_10_reg_1736       |   47   |
|        r_V_12_reg_1787       |   50   |
|        r_V_23_reg_1709       |   43   |
|        r_V_24_reg_1746       |   47   |
|        r_V_25_reg_1838       |   50   |
|        r_V_29_reg_1963       |   36   |
|      r_exp_V_3_reg_1910      |   10   |
|        r_sign_reg_1973       |    1   |
|       ret_V_14_reg_1958      |   28   |
|       ret_V_4_reg_1731       |   50   |
|       ret_V_6_reg_1782       |   63   |
|     sext_ln657_1_reg_1873    |   67   |
|      sext_ln657_reg_1843     |   52   |
|       tmp_125_reg_1726       |   35   |
|       tmp_126_reg_1767       |   38   |
|       tmp_127_reg_1848       |   39   |
|       tmp_157_reg_1657       |    1   |
|       tmp_163_reg_1904       |    1   |
|       tmp_V_27_reg_1642      |    8   |
|       tmp_V_28_reg_1649      |   23   |
|      trunc_ln1_reg_1884      |   65   |
|       trunc_ln_reg_1853      |   23   |
|      xor_ln936_reg_1968      |    1   |
|    zext_ln1072_2_reg_1741    |   47   |
|    zext_ln1072_3_reg_1792    |   50   |
+------------------------------+--------+
|             Total            |  1640  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_275 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_301 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_314 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_327 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_340 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_353 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_617    |  p0  |   2  |  41  |   82   ||    9    |
|     grp_fu_617    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_724    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_724    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_828    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_978    |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_984    |  p1  |   2  |  43  |   86   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   468  ||  24.766 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1110  |  2262  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   126  |
|  Register |    -   |    -   |  1640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   24   |  2750  |  2388  |
+-----------+--------+--------+--------+--------+
