vhdl xil_defaultlib  \
"../../../bd/endSem/ip/endSem_microblaze_0_0/sim/endSem_microblaze_0_0.vhd" \
"../../../bd/endSem/ip/endSem_dlmb_v10_0/sim/endSem_dlmb_v10_0.vhd" \
"../../../bd/endSem/ip/endSem_ilmb_v10_0/sim/endSem_ilmb_v10_0.vhd" \
"../../../bd/endSem/ip/endSem_dlmb_bram_if_cntlr_0/sim/endSem_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/endSem/ip/endSem_ilmb_bram_if_cntlr_0/sim/endSem_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/endSem/ip/endSem_mdm_1_0/sim/endSem_mdm_1_0.vhd" \
"../../../bd/endSem/ip/endSem_rst_Clk_100M_0/sim/endSem_rst_Clk_100M_0.vhd" \
"../../../bd/endSem/ip/endSem_axi_bram_ctrl_0_0/sim/endSem_axi_bram_ctrl_0_0.vhd" \
"../../../bd/endSem/ip/endSem_axi_dma_0_0/sim/endSem_axi_dma_0_0.vhd" \

nosort
