/*
 * Copyright 2012 The Native Client Authors.  All rights reserved.
 * Use of this source code is governed by a BSD-style license that can
 * be found in the LICENSE file.
 */

// DO NOT EDIT: GENERATED CODE

#ifndef NACL_TRUSTED_BUT_NOT_TCB
#error This file is not meant for use in the TCB
#endif


#ifndef NATIVE_CLIENT_SRC_TRUSTED_VALIDATOR_ARM_GEN_ARM32_DECODE_NAMED_DECODER_H_
#define NATIVE_CLIENT_SRC_TRUSTED_VALIDATOR_ARM_GEN_ARM32_DECODE_NAMED_DECODER_H_

#include "native_client/src/trusted/validator_arm/decode.h"
#include "native_client/src/trusted/validator_arm/gen/arm32_decode_named_classes.h"
#include "native_client/src/trusted/validator_arm/named_class_decoder.h"

namespace nacl_arm_test {

// Defines a (named) decoder class selector for instructions
class NamedArm32DecoderState : nacl_arm_dec::DecoderState {
 public:
  explicit NamedArm32DecoderState();

  // Parses the given instruction, returning the named class
  // decoder to use.
  const NamedClassDecoder& decode_named(
     const nacl_arm_dec::Instruction) const;

  // Parses the given instruction, returning the class decoder
  // to use.
  virtual const nacl_arm_dec::ClassDecoder& decode(
     const nacl_arm_dec::Instruction) const;

  // The following fields define the set of class decoders
  // that can be returned by the API function "decode_named". They
  // are created once as instance fields, and then returned
  // by the table methods above. This speeds up the code since
  // the class decoders need to only be bulit once (and reused
  // for each call to "decode_named").
  const NamedBinary2RegisterBitRangeMsbGeLsb_Bfi_Rule_18_A1_P48 Binary2RegisterBitRangeMsbGeLsb_Bfi_Rule_18_A1_P48_instance_;
  const NamedBinary2RegisterBitRangeNotRnIsPcBitfieldExtract_Sbfx_Rule_154_A1_P308 Binary2RegisterBitRangeNotRnIsPcBitfieldExtract_Sbfx_Rule_154_A1_P308_instance_;
  const NamedBinary2RegisterBitRangeNotRnIsPcBitfieldExtract_Ubfx_Rule_236_A1_P466 Binary2RegisterBitRangeNotRnIsPcBitfieldExtract_Ubfx_Rule_236_A1_P466_instance_;
  const NamedBinary2RegisterImmedShiftedTest_Cmn_Rule_33_A1_P76 Binary2RegisterImmedShiftedTest_Cmn_Rule_33_A1_P76_instance_;
  const NamedBinary2RegisterImmedShiftedTest_Cmp_Rule_36_A1_P82 Binary2RegisterImmedShiftedTest_Cmp_Rule_36_A1_P82_instance_;
  const NamedBinary2RegisterImmedShiftedTest_Teq_Rule_228_A1_P450 Binary2RegisterImmedShiftedTest_Teq_Rule_228_A1_P450_instance_;
  const NamedBinary2RegisterImmedShiftedTest_Tst_Rule_231_A1_P456 Binary2RegisterImmedShiftedTest_Tst_Rule_231_A1_P456_instance_;
  const NamedBinary2RegisterImmediateOp_Adc_Rule_6_A1_P14 Binary2RegisterImmediateOp_Adc_Rule_6_A1_P14_instance_;
  const NamedBinary2RegisterImmediateOp_Add_Rule_5_A1_P22 Binary2RegisterImmediateOp_Add_Rule_5_A1_P22_instance_;
  const NamedBinary2RegisterImmediateOp_And_Rule_11_A1_P34 Binary2RegisterImmediateOp_And_Rule_11_A1_P34_instance_;
  const NamedBinary2RegisterImmediateOp_Eor_Rule_44_A1_P94 Binary2RegisterImmediateOp_Eor_Rule_44_A1_P94_instance_;
  const NamedBinary2RegisterImmediateOp_Orr_Rule_113_A1_P228 Binary2RegisterImmediateOp_Orr_Rule_113_A1_P228_instance_;
  const NamedBinary2RegisterImmediateOp_Rsb_Rule_142_A1_P284 Binary2RegisterImmediateOp_Rsb_Rule_142_A1_P284_instance_;
  const NamedBinary2RegisterImmediateOp_Rsc_Rule_145_A1_P290 Binary2RegisterImmediateOp_Rsc_Rule_145_A1_P290_instance_;
  const NamedBinary2RegisterImmediateOp_Sbc_Rule_151_A1_P302 Binary2RegisterImmediateOp_Sbc_Rule_151_A1_P302_instance_;
  const NamedBinary2RegisterImmediateOp_Sub_Rule_212_A1_P420 Binary2RegisterImmediateOp_Sub_Rule_212_A1_P420_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Adc_Rule_2_A1_P16 Binary3RegisterImmedShiftedOp_Adc_Rule_2_A1_P16_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Add_Rule_6_A1_P24 Binary3RegisterImmedShiftedOp_Add_Rule_6_A1_P24_instance_;
  const NamedBinary3RegisterImmedShiftedOp_And_Rule_7_A1_P36 Binary3RegisterImmedShiftedOp_And_Rule_7_A1_P36_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Bic_Rule_20_A1_P52 Binary3RegisterImmedShiftedOp_Bic_Rule_20_A1_P52_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Eor_Rule_45_A1_P96 Binary3RegisterImmedShiftedOp_Eor_Rule_45_A1_P96_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Orr_Rule_114_A1_P230 Binary3RegisterImmedShiftedOp_Orr_Rule_114_A1_P230_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Rsb_Rule_143_P286 Binary3RegisterImmedShiftedOp_Rsb_Rule_143_P286_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Rsc_Rule_146_A1_P292 Binary3RegisterImmedShiftedOp_Rsc_Rule_146_A1_P292_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Sbc_Rule_152_A1_P304 Binary3RegisterImmedShiftedOp_Sbc_Rule_152_A1_P304_instance_;
  const NamedBinary3RegisterImmedShiftedOp_Sub_Rule_213_A1_P422 Binary3RegisterImmedShiftedOp_Sub_Rule_213_A1_P422_instance_;
  const NamedBinary3RegisterImmedShiftedOpRegsNotPc_Pkh_Rule_116_A1_P234 Binary3RegisterImmedShiftedOpRegsNotPc_Pkh_Rule_116_A1_P234_instance_;
  const NamedBinary3RegisterImmedShiftedOpRegsNotPc_Sxtab16_Rule_221_A1_P436 Binary3RegisterImmedShiftedOpRegsNotPc_Sxtab16_Rule_221_A1_P436_instance_;
  const NamedBinary3RegisterOp_Asr_Rule_15_A1_P42 Binary3RegisterOp_Asr_Rule_15_A1_P42_instance_;
  const NamedBinary3RegisterOp_Lsl_Rule_89_A1_P180 Binary3RegisterOp_Lsl_Rule_89_A1_P180_instance_;
  const NamedBinary3RegisterOp_Lsr_Rule_91_A1_P184 Binary3RegisterOp_Lsr_Rule_91_A1_P184_instance_;
  const NamedBinary3RegisterOp_Ror_Rule_140_A1_P280 Binary3RegisterOp_Ror_Rule_140_A1_P280_instance_;
  const NamedBinary3RegisterOpAltA_Mul_Rule_105_A1_P212 Binary3RegisterOpAltA_Mul_Rule_105_A1_P212_instance_;
  const NamedBinary3RegisterOpAltA_Sdiv_Rule_A1 Binary3RegisterOpAltA_Sdiv_Rule_A1_instance_;
  const NamedBinary3RegisterOpAltA_Smmul_Rule_176_P350 Binary3RegisterOpAltA_Smmul_Rule_176_P350_instance_;
  const NamedBinary3RegisterOpAltA_Smuad_Rule_177_P352 Binary3RegisterOpAltA_Smuad_Rule_177_P352_instance_;
  const NamedBinary3RegisterOpAltA_Smulwx_Rule_180_A1_P358 Binary3RegisterOpAltA_Smulwx_Rule_180_A1_P358_instance_;
  const NamedBinary3RegisterOpAltA_Smulxx_Rule_178_P354 Binary3RegisterOpAltA_Smulxx_Rule_178_P354_instance_;
  const NamedBinary3RegisterOpAltA_Smusd_Rule_181_P360 Binary3RegisterOpAltA_Smusd_Rule_181_P360_instance_;
  const NamedBinary3RegisterOpAltA_Udiv_Rule_A1 Binary3RegisterOpAltA_Udiv_Rule_A1_instance_;
  const NamedBinary3RegisterOpAltA_Usad8_Rule_253_A1_P500 Binary3RegisterOpAltA_Usad8_Rule_253_A1_P500_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qadd16_Rule_125_A1_P252 Binary3RegisterOpAltBNoCondUpdates_Qadd16_Rule_125_A1_P252_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qadd8_Rule_126_A1_P254 Binary3RegisterOpAltBNoCondUpdates_Qadd8_Rule_126_A1_P254_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qadd_Rule_124_A1_P250 Binary3RegisterOpAltBNoCondUpdates_Qadd_Rule_124_A1_P250_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qasx_Rule_127_A1_P256 Binary3RegisterOpAltBNoCondUpdates_Qasx_Rule_127_A1_P256_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qdadd_Rule_128_A1_P258 Binary3RegisterOpAltBNoCondUpdates_Qdadd_Rule_128_A1_P258_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qdsub_Rule_129_A1_P260 Binary3RegisterOpAltBNoCondUpdates_Qdsub_Rule_129_A1_P260_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qsax_Rule_130_A1_P262 Binary3RegisterOpAltBNoCondUpdates_Qsax_Rule_130_A1_P262_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qsub16_Rule_132_A1_P266 Binary3RegisterOpAltBNoCondUpdates_Qsub16_Rule_132_A1_P266_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qsub8_Rule_133_A1_P268 Binary3RegisterOpAltBNoCondUpdates_Qsub8_Rule_133_A1_P268_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Qsub_Rule_131_A1_P264 Binary3RegisterOpAltBNoCondUpdates_Qsub_Rule_131_A1_P264_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Sadd16_Rule_148_A1_P296 Binary3RegisterOpAltBNoCondUpdates_Sadd16_Rule_148_A1_P296_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Sadd8_Rule_149_A1_P298 Binary3RegisterOpAltBNoCondUpdates_Sadd8_Rule_149_A1_P298_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Sasx_Rule_150_A1_P300 Binary3RegisterOpAltBNoCondUpdates_Sasx_Rule_150_A1_P300_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Sel_Rule_156_A1_P312 Binary3RegisterOpAltBNoCondUpdates_Sel_Rule_156_A1_P312_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Shadd16_Rule_159_A1_P318 Binary3RegisterOpAltBNoCondUpdates_Shadd16_Rule_159_A1_P318_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Shadd8_Rule_160_A1_P320 Binary3RegisterOpAltBNoCondUpdates_Shadd8_Rule_160_A1_P320_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Shasx_Rule_161_A1_P322 Binary3RegisterOpAltBNoCondUpdates_Shasx_Rule_161_A1_P322_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Shsax_Rule_162_A1_P324 Binary3RegisterOpAltBNoCondUpdates_Shsax_Rule_162_A1_P324_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Shsub16_Rule_163_A1_P326 Binary3RegisterOpAltBNoCondUpdates_Shsub16_Rule_163_A1_P326_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Shsub8_Rule_164_A1_P328 Binary3RegisterOpAltBNoCondUpdates_Shsub8_Rule_164_A1_P328_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Ssax_Rule_185_A1_P366 Binary3RegisterOpAltBNoCondUpdates_Ssax_Rule_185_A1_P366_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Ssub16_Rule_186_A1_P368 Binary3RegisterOpAltBNoCondUpdates_Ssub16_Rule_186_A1_P368_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Ssub8_Rule_187_A1_P370 Binary3RegisterOpAltBNoCondUpdates_Ssub8_Rule_187_A1_P370_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Sxtab_Rule_220_A1_P434 Binary3RegisterOpAltBNoCondUpdates_Sxtab_Rule_220_A1_P434_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Sxtah_Rule_222_A1_P438 Binary3RegisterOpAltBNoCondUpdates_Sxtah_Rule_222_A1_P438_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uadd16_Rule_233_A1_P460 Binary3RegisterOpAltBNoCondUpdates_Uadd16_Rule_233_A1_P460_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uadd8_Rule_234_A1_P462 Binary3RegisterOpAltBNoCondUpdates_Uadd8_Rule_234_A1_P462_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uasx_Rule_235_A1_P464 Binary3RegisterOpAltBNoCondUpdates_Uasx_Rule_235_A1_P464_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uhadd16_Rule_238_A1_P470 Binary3RegisterOpAltBNoCondUpdates_Uhadd16_Rule_238_A1_P470_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uhadd8_Rule_239_A1_P472 Binary3RegisterOpAltBNoCondUpdates_Uhadd8_Rule_239_A1_P472_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uhasx_Rule_240_A1_P474 Binary3RegisterOpAltBNoCondUpdates_Uhasx_Rule_240_A1_P474_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uhsax_Rule_241_A1_P476 Binary3RegisterOpAltBNoCondUpdates_Uhsax_Rule_241_A1_P476_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uhsub16_Rule_242_A1_P478 Binary3RegisterOpAltBNoCondUpdates_Uhsub16_Rule_242_A1_P478_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uhsub8_Rule_243_A1_P480 Binary3RegisterOpAltBNoCondUpdates_Uhsub8_Rule_243_A1_P480_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uqadd16_Rule_247_A1_P488 Binary3RegisterOpAltBNoCondUpdates_Uqadd16_Rule_247_A1_P488_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uqadd8_Rule_248_A1_P490 Binary3RegisterOpAltBNoCondUpdates_Uqadd8_Rule_248_A1_P490_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uqasx_Rule_249_A1_P492 Binary3RegisterOpAltBNoCondUpdates_Uqasx_Rule_249_A1_P492_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uqsax_Rule_250_A1_P494 Binary3RegisterOpAltBNoCondUpdates_Uqsax_Rule_250_A1_P494_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uqsub16_Rule_251_A1_P496 Binary3RegisterOpAltBNoCondUpdates_Uqsub16_Rule_251_A1_P496_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uqsub8_Rule_252_A1_P498 Binary3RegisterOpAltBNoCondUpdates_Uqsub8_Rule_252_A1_P498_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Usax_Rule_257_A1_P508 Binary3RegisterOpAltBNoCondUpdates_Usax_Rule_257_A1_P508_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Usub16_Rule_258_A1_P510 Binary3RegisterOpAltBNoCondUpdates_Usub16_Rule_258_A1_P510_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Usub8_Rule_259_A1_P512 Binary3RegisterOpAltBNoCondUpdates_Usub8_Rule_259_A1_P512_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uxtab16_Rule_262_A1_P516 Binary3RegisterOpAltBNoCondUpdates_Uxtab16_Rule_262_A1_P516_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uxtab_Rule_260_A1_P514 Binary3RegisterOpAltBNoCondUpdates_Uxtab_Rule_260_A1_P514_instance_;
  const NamedBinary3RegisterOpAltBNoCondUpdates_Uxtah_Rule_262_A1_P518 Binary3RegisterOpAltBNoCondUpdates_Uxtah_Rule_262_A1_P518_instance_;
  const NamedBinary3RegisterShiftedTest_Cmn_Rule_34_A1_P78 Binary3RegisterShiftedTest_Cmn_Rule_34_A1_P78_instance_;
  const NamedBinary3RegisterShiftedTest_Cmp_Rule_37_A1_P84 Binary3RegisterShiftedTest_Cmp_Rule_37_A1_P84_instance_;
  const NamedBinary3RegisterShiftedTest_Teq_Rule_229_A1_P452 Binary3RegisterShiftedTest_Teq_Rule_229_A1_P452_instance_;
  const NamedBinary3RegisterShiftedTest_Tst_Rule_232_A1_P458 Binary3RegisterShiftedTest_Tst_Rule_232_A1_P458_instance_;
  const NamedBinary4RegisterDualOp_Mla_Rule_94_A1_P190 Binary4RegisterDualOp_Mla_Rule_94_A1_P190_instance_;
  const NamedBinary4RegisterDualOp_Mls_Rule_95_A1_P192 Binary4RegisterDualOp_Mls_Rule_95_A1_P192_instance_;
  const NamedBinary4RegisterDualOp_Smlad_Rule_167_P332 Binary4RegisterDualOp_Smlad_Rule_167_P332_instance_;
  const NamedBinary4RegisterDualOp_Smlawx_Rule_171_A1_340 Binary4RegisterDualOp_Smlawx_Rule_171_A1_340_instance_;
  const NamedBinary4RegisterDualOp_Smlaxx_Rule_166_A1_P330 Binary4RegisterDualOp_Smlaxx_Rule_166_A1_P330_instance_;
  const NamedBinary4RegisterDualOp_Smlsd_Rule_172_P342 Binary4RegisterDualOp_Smlsd_Rule_172_P342_instance_;
  const NamedBinary4RegisterDualOp_Smmla_Rule_174_P346 Binary4RegisterDualOp_Smmla_Rule_174_P346_instance_;
  const NamedBinary4RegisterDualOp_Smmls_Rule_175_P348 Binary4RegisterDualOp_Smmls_Rule_175_P348_instance_;
  const NamedBinary4RegisterDualOp_Usada8_Rule_254_A1_P502 Binary4RegisterDualOp_Usada8_Rule_254_A1_P502_instance_;
  const NamedBinary4RegisterDualResult_Smlal_Rule_168_A1_P334 Binary4RegisterDualResult_Smlal_Rule_168_A1_P334_instance_;
  const NamedBinary4RegisterDualResult_Smlald_Rule_170_P336 Binary4RegisterDualResult_Smlald_Rule_170_P336_instance_;
  const NamedBinary4RegisterDualResult_Smlalxx_Rule_169_A1_P336 Binary4RegisterDualResult_Smlalxx_Rule_169_A1_P336_instance_;
  const NamedBinary4RegisterDualResult_Smlsld_Rule_173_P344 Binary4RegisterDualResult_Smlsld_Rule_173_P344_instance_;
  const NamedBinary4RegisterDualResult_Smull_Rule_179_A1_P356 Binary4RegisterDualResult_Smull_Rule_179_A1_P356_instance_;
  const NamedBinary4RegisterDualResult_Umaal_Rule_244_A1_P482 Binary4RegisterDualResult_Umaal_Rule_244_A1_P482_instance_;
  const NamedBinary4RegisterDualResult_Umlal_Rule_245_A1_P484 Binary4RegisterDualResult_Umlal_Rule_245_A1_P484_instance_;
  const NamedBinary4RegisterDualResult_Umull_Rule_246_A1_P486 Binary4RegisterDualResult_Umull_Rule_246_A1_P486_instance_;
  const NamedBinary4RegisterShiftedOp_Adc_Rule_3_A1_P18 Binary4RegisterShiftedOp_Adc_Rule_3_A1_P18_instance_;
  const NamedBinary4RegisterShiftedOp_Add_Rule_7_A1_P26 Binary4RegisterShiftedOp_Add_Rule_7_A1_P26_instance_;
  const NamedBinary4RegisterShiftedOp_And_Rule_13_A1_P38 Binary4RegisterShiftedOp_And_Rule_13_A1_P38_instance_;
  const NamedBinary4RegisterShiftedOp_Bic_Rule_21_A1_P54 Binary4RegisterShiftedOp_Bic_Rule_21_A1_P54_instance_;
  const NamedBinary4RegisterShiftedOp_Eor_Rule_46_A1_P98 Binary4RegisterShiftedOp_Eor_Rule_46_A1_P98_instance_;
  const NamedBinary4RegisterShiftedOp_Orr_Rule_115_A1_P212 Binary4RegisterShiftedOp_Orr_Rule_115_A1_P212_instance_;
  const NamedBinary4RegisterShiftedOp_Rsb_Rule_144_A1_P288 Binary4RegisterShiftedOp_Rsb_Rule_144_A1_P288_instance_;
  const NamedBinary4RegisterShiftedOp_Rsc_Rule_147_A1_P294 Binary4RegisterShiftedOp_Rsc_Rule_147_A1_P294_instance_;
  const NamedBinary4RegisterShiftedOp_Sbc_Rule_153_A1_P306 Binary4RegisterShiftedOp_Sbc_Rule_153_A1_P306_instance_;
  const NamedBinary4RegisterShiftedOp_Sub_Rule_214_A1_P424 Binary4RegisterShiftedOp_Sub_Rule_214_A1_P424_instance_;
  const NamedBinaryRegisterImmediateTest_Cmn_Rule_32_A1_P74 BinaryRegisterImmediateTest_Cmn_Rule_32_A1_P74_instance_;
  const NamedBinaryRegisterImmediateTest_Cmp_Rule_35_A1_P80 BinaryRegisterImmediateTest_Cmp_Rule_35_A1_P80_instance_;
  const NamedBinaryRegisterImmediateTest_Teq_Rule_227_A1_P448 BinaryRegisterImmediateTest_Teq_Rule_227_A1_P448_instance_;
  const NamedBranchImmediate24_B_Rule_16_A1_P44 BranchImmediate24_B_Rule_16_A1_P44_instance_;
  const NamedBranchImmediate24_Bl_Blx_Rule_23_A1_P58 BranchImmediate24_Bl_Blx_Rule_23_A1_P58_instance_;
  const NamedBranchToRegister_Blx_Rule_24_A1_P60 BranchToRegister_Blx_Rule_24_A1_P60_instance_;
  const NamedBranchToRegister_Bx_Rule_25_A1_P62 BranchToRegister_Bx_Rule_25_A1_P62_instance_;
  const NamedBreakPointAndConstantPoolHead_Bkpt_Rule_22_A1_P56 BreakPointAndConstantPoolHead_Bkpt_Rule_22_A1_P56_instance_;
  const NamedCondDecoder_Nop_Rule_110_A1_P222 CondDecoder_Nop_Rule_110_A1_P222_instance_;
  const NamedCondDecoder_Yield_Rule_413_A1_P812 CondDecoder_Yield_Rule_413_A1_P812_instance_;
  const NamedCondVfpOp_Vabs_Rule_269_A2_P532 CondVfpOp_Vabs_Rule_269_A2_P532_instance_;
  const NamedCondVfpOp_Vadd_Rule_271_A2_P536 CondVfpOp_Vadd_Rule_271_A2_P536_instance_;
  const NamedCondVfpOp_Vcmp_Vcmpe_Rule_292_A1_P572 CondVfpOp_Vcmp_Vcmpe_Rule_292_A1_P572_instance_;
  const NamedCondVfpOp_Vcmp_Vcmpe_Rule_292_A2_P572 CondVfpOp_Vcmp_Vcmpe_Rule_292_A2_P572_instance_;
  const NamedCondVfpOp_Vcvt_Rule_297_A1_P582 CondVfpOp_Vcvt_Rule_297_A1_P582_instance_;
  const NamedCondVfpOp_Vcvt_Rule_298_A1_P584 CondVfpOp_Vcvt_Rule_298_A1_P584_instance_;
  const NamedCondVfpOp_Vcvt_Vcvtr_Rule_295_A1_P578 CondVfpOp_Vcvt_Vcvtr_Rule_295_A1_P578_instance_;
  const NamedCondVfpOp_Vcvtb_Vcvtt_Rule_300_A1_P588 CondVfpOp_Vcvtb_Vcvtt_Rule_300_A1_P588_instance_;
  const NamedCondVfpOp_Vdiv_Rule_301_A1_P590 CondVfpOp_Vdiv_Rule_301_A1_P590_instance_;
  const NamedCondVfpOp_Vm_la_ls_Rule_423_A2_P636 CondVfpOp_Vm_la_ls_Rule_423_A2_P636_instance_;
  const NamedCondVfpOp_Vmov_Rule_326_A2_P640 CondVfpOp_Vmov_Rule_326_A2_P640_instance_;
  const NamedCondVfpOp_Vmov_Rule_327_A2_P642 CondVfpOp_Vmov_Rule_327_A2_P642_instance_;
  const NamedCondVfpOp_Vmul_Rule_338_A2_P664 CondVfpOp_Vmul_Rule_338_A2_P664_instance_;
  const NamedCondVfpOp_Vneg_Rule_342_A2_P672 CondVfpOp_Vneg_Rule_342_A2_P672_instance_;
  const NamedCondVfpOp_Vnm_la_ls_ul_Rule_343_A1_P674 CondVfpOp_Vnm_la_ls_ul_Rule_343_A1_P674_instance_;
  const NamedCondVfpOp_Vnm_la_ls_ul_Rule_343_A2_P674 CondVfpOp_Vnm_la_ls_ul_Rule_343_A2_P674_instance_;
  const NamedCondVfpOp_Vsqrt_Rule_388_A1_P762 CondVfpOp_Vsqrt_Rule_388_A1_P762_instance_;
  const NamedCondVfpOp_Vsub_Rule_402_A2_P790 CondVfpOp_Vsub_Rule_402_A2_P790_instance_;
  const NamedDataBarrier_Dmb_Rule_41_A1_P90 DataBarrier_Dmb_Rule_41_A1_P90_instance_;
  const NamedDataBarrier_Dsb_Rule_42_A1_P92 DataBarrier_Dsb_Rule_42_A1_P92_instance_;
  const NamedDeprecated_Swp_Swpb_Rule_A1 Deprecated_Swp_Swpb_Rule_A1_instance_;
  const NamedDuplicateToVfpRegisters_Vdup_Rule_303_A1_P594 DuplicateToVfpRegisters_Vdup_Rule_303_A1_P594_instance_;
  const NamedForbidden_None Forbidden_None_instance_;
  const NamedForbiddenCondDecoder_Bxj_Rule_26_A1_P64 ForbiddenCondDecoder_Bxj_Rule_26_A1_P64_instance_;
  const NamedForbiddenCondDecoder_Dbg_Rule_40_A1_P88 ForbiddenCondDecoder_Dbg_Rule_40_A1_P88_instance_;
  const NamedForbiddenCondDecoder_Eret_Rule_A1 ForbiddenCondDecoder_Eret_Rule_A1_instance_;
  const NamedForbiddenCondDecoder_Hvc_Rule_A1 ForbiddenCondDecoder_Hvc_Rule_A1_instance_;
  const NamedForbiddenCondDecoder_Ldm_Rule_2_B6_A1_P5 ForbiddenCondDecoder_Ldm_Rule_2_B6_A1_P5_instance_;
  const NamedForbiddenCondDecoder_Ldm_Rule_3_B6_A1_P7 ForbiddenCondDecoder_Ldm_Rule_3_B6_A1_P7_instance_;
  const NamedForbiddenCondDecoder_Ldrt_Rule_A1 ForbiddenCondDecoder_Ldrt_Rule_A1_instance_;
  const NamedForbiddenCondDecoder_Ldrt_Rule_A2 ForbiddenCondDecoder_Ldrt_Rule_A2_instance_;
  const NamedForbiddenCondDecoder_Ldrtb_Rule_A1 ForbiddenCondDecoder_Ldrtb_Rule_A1_instance_;
  const NamedForbiddenCondDecoder_Ldrtb_Rule_A2 ForbiddenCondDecoder_Ldrtb_Rule_A2_instance_;
  const NamedForbiddenCondDecoder_Msr_Rule_B6_1_6_A1_PB6_12 ForbiddenCondDecoder_Msr_Rule_B6_1_6_A1_PB6_12_instance_;
  const NamedForbiddenCondDecoder_Msr_Rule_B6_1_7_P14 ForbiddenCondDecoder_Msr_Rule_B6_1_7_P14_instance_;
  const NamedForbiddenCondDecoder_Msr_Rule_Banked_register_A1_B9_1990 ForbiddenCondDecoder_Msr_Rule_Banked_register_A1_B9_1990_instance_;
  const NamedForbiddenCondDecoder_Msr_Rule_Banked_register_A1_B9_1992 ForbiddenCondDecoder_Msr_Rule_Banked_register_A1_B9_1992_instance_;
  const NamedForbiddenCondDecoder_Sev_Rule_158_A1_P316 ForbiddenCondDecoder_Sev_Rule_158_A1_P316_instance_;
  const NamedForbiddenCondDecoder_Smc_Rule_B6_1_9_P18 ForbiddenCondDecoder_Smc_Rule_B6_1_9_P18_instance_;
  const NamedForbiddenCondDecoder_Stm_Rule_11_B6_A1_P22 ForbiddenCondDecoder_Stm_Rule_11_B6_A1_P22_instance_;
  const NamedForbiddenCondDecoder_Strt_Rule_A1 ForbiddenCondDecoder_Strt_Rule_A1_instance_;
  const NamedForbiddenCondDecoder_Strt_Rule_A2 ForbiddenCondDecoder_Strt_Rule_A2_instance_;
  const NamedForbiddenCondDecoder_Strtb_Rule_A1 ForbiddenCondDecoder_Strtb_Rule_A1_instance_;
  const NamedForbiddenCondDecoder_Strtb_Rule_A2 ForbiddenCondDecoder_Strtb_Rule_A2_instance_;
  const NamedForbiddenCondDecoder_Subs_Pc_Lr_and_related_instructions_Rule_A1a ForbiddenCondDecoder_Subs_Pc_Lr_and_related_instructions_Rule_A1a_instance_;
  const NamedForbiddenCondDecoder_Subs_Pc_Lr_and_related_instructions_Rule_A1b ForbiddenCondDecoder_Subs_Pc_Lr_and_related_instructions_Rule_A1b_instance_;
  const NamedForbiddenCondDecoder_Wfe_Rule_411_A1_P808 ForbiddenCondDecoder_Wfe_Rule_411_A1_P808_instance_;
  const NamedForbiddenCondDecoder_Wfi_Rule_412_A1_P810 ForbiddenCondDecoder_Wfi_Rule_412_A1_P810_instance_;
  const NamedForbiddenCondDecoder_extra_load_store_instructions_unpriviledged ForbiddenCondDecoder_extra_load_store_instructions_unpriviledged_instance_;
  const NamedForbiddenUncondDecoder_Blx_Rule_23_A2_P58 ForbiddenUncondDecoder_Blx_Rule_23_A2_P58_instance_;
  const NamedForbiddenUncondDecoder_Cdp2_Rule_28_A2_P68 ForbiddenUncondDecoder_Cdp2_Rule_28_A2_P68_instance_;
  const NamedForbiddenUncondDecoder_Clrex_Rule_30_A1_P70 ForbiddenUncondDecoder_Clrex_Rule_30_A1_P70_instance_;
  const NamedForbiddenUncondDecoder_Cps_Rule_b6_1_1_A1_B6_3 ForbiddenUncondDecoder_Cps_Rule_b6_1_1_A1_B6_3_instance_;
  const NamedForbiddenUncondDecoder_Ldc2_Rule_51_A1_P106 ForbiddenUncondDecoder_Ldc2_Rule_51_A1_P106_instance_;
  const NamedForbiddenUncondDecoder_Ldc2_Rule_52_A2_P108 ForbiddenUncondDecoder_Ldc2_Rule_52_A2_P108_instance_;
  const NamedForbiddenUncondDecoder_Mcr2_Rule_92_A2_P186 ForbiddenUncondDecoder_Mcr2_Rule_92_A2_P186_instance_;
  const NamedForbiddenUncondDecoder_Mcrr2_Rule_93_A2_P188 ForbiddenUncondDecoder_Mcrr2_Rule_93_A2_P188_instance_;
  const NamedForbiddenUncondDecoder_Mrc2_Rule_100_A2_P202 ForbiddenUncondDecoder_Mrc2_Rule_100_A2_P202_instance_;
  const NamedForbiddenUncondDecoder_Mrrc2_Rule_101_A2_P204 ForbiddenUncondDecoder_Mrrc2_Rule_101_A2_P204_instance_;
  const NamedForbiddenUncondDecoder_Rfe_Rule_B6_1_10_A1_B6_16 ForbiddenUncondDecoder_Rfe_Rule_B6_1_10_A1_B6_16_instance_;
  const NamedForbiddenUncondDecoder_Sdc2_Rule_188_A1_P372 ForbiddenUncondDecoder_Sdc2_Rule_188_A1_P372_instance_;
  const NamedForbiddenUncondDecoder_Setend_Rule_157_P314 ForbiddenUncondDecoder_Setend_Rule_157_P314_instance_;
  const NamedForbiddenUncondDecoder_Srs_Rule_B6_1_10_A1_B6_20 ForbiddenUncondDecoder_Srs_Rule_B6_1_10_A1_B6_20_instance_;
  const NamedInstructionBarrier_Isb_Rule_49_A1_P102 InstructionBarrier_Isb_Rule_49_A1_P102_instance_;
  const NamedLoad2RegisterImm12Op_Ldr_Rule_58_A1_P120 Load2RegisterImm12Op_Ldr_Rule_58_A1_P120_instance_;
  const NamedLoad2RegisterImm12Op_Ldr_Rule_59_A1_P122 Load2RegisterImm12Op_Ldr_Rule_59_A1_P122_instance_;
  const NamedLoad2RegisterImm12Op_Ldrb_Rule_62_A1_P128 Load2RegisterImm12Op_Ldrb_Rule_62_A1_P128_instance_;
  const NamedLoad2RegisterImm12Op_Ldrb_Rule_63_A1_P130 Load2RegisterImm12Op_Ldrb_Rule_63_A1_P130_instance_;
  const NamedLoad2RegisterImm8DoubleOp_Ldrd_Rule_66_A1_P136 Load2RegisterImm8DoubleOp_Ldrd_Rule_66_A1_P136_instance_;
  const NamedLoad2RegisterImm8DoubleOp_Ldrd_Rule_67_A1_P138 Load2RegisterImm8DoubleOp_Ldrd_Rule_67_A1_P138_instance_;
  const NamedLoad2RegisterImm8Op_Ldrh_Rule_74_A1_P152 Load2RegisterImm8Op_Ldrh_Rule_74_A1_P152_instance_;
  const NamedLoad2RegisterImm8Op_Ldrh_Rule_75_A1_P154 Load2RegisterImm8Op_Ldrh_Rule_75_A1_P154_instance_;
  const NamedLoad2RegisterImm8Op_Ldrsb_Rule_78_A1_P160 Load2RegisterImm8Op_Ldrsb_Rule_78_A1_P160_instance_;
  const NamedLoad2RegisterImm8Op_Ldrsh_Rule_82_A1_P168 Load2RegisterImm8Op_Ldrsh_Rule_82_A1_P168_instance_;
  const NamedLoad2RegisterImm8Op_Ldrsh_Rule_83_A1_P170 Load2RegisterImm8Op_Ldrsh_Rule_83_A1_P170_instance_;
  const NamedLoad2RegisterImm8Op_ldrsb_Rule_79_A1_162 Load2RegisterImm8Op_ldrsb_Rule_79_A1_162_instance_;
  const NamedLoad3RegisterDoubleOp_Ldrd_Rule_68_A1_P140 Load3RegisterDoubleOp_Ldrd_Rule_68_A1_P140_instance_;
  const NamedLoad3RegisterImm5Op_Ldr_Rule_60_A1_P124 Load3RegisterImm5Op_Ldr_Rule_60_A1_P124_instance_;
  const NamedLoad3RegisterImm5Op_Ldrb_Rule_64_A1_P132 Load3RegisterImm5Op_Ldrb_Rule_64_A1_P132_instance_;
  const NamedLoad3RegisterOp_Ldrh_Rule_76_A1_P156 Load3RegisterOp_Ldrh_Rule_76_A1_P156_instance_;
  const NamedLoad3RegisterOp_Ldrsb_Rule_80_A1_P164 Load3RegisterOp_Ldrsb_Rule_80_A1_P164_instance_;
  const NamedLoad3RegisterOp_Ldrsh_Rule_84_A1_P172 Load3RegisterOp_Ldrsh_Rule_84_A1_P172_instance_;
  const NamedLoadExclusive2RegisterDoubleOp_Ldrexd_Rule_71_A1_P146 LoadExclusive2RegisterDoubleOp_Ldrexd_Rule_71_A1_P146_instance_;
  const NamedLoadExclusive2RegisterOp_Ldrex_Rule_69_A1_P142 LoadExclusive2RegisterOp_Ldrex_Rule_69_A1_P142_instance_;
  const NamedLoadExclusive2RegisterOp_Ldrexb_Rule_70_A1_P144 LoadExclusive2RegisterOp_Ldrexb_Rule_70_A1_P144_instance_;
  const NamedLoadExclusive2RegisterOp_Ldrexh_Rule_72_A1_P148 LoadExclusive2RegisterOp_Ldrexh_Rule_72_A1_P148_instance_;
  const NamedLoadRegisterList_Ldm_Ldmia_Ldmfd_Rule_53_A1_P110 LoadRegisterList_Ldm_Ldmia_Ldmfd_Rule_53_A1_P110_instance_;
  const NamedLoadRegisterList_Ldmda_Ldmfa_Rule_54_A1_P112 LoadRegisterList_Ldmda_Ldmfa_Rule_54_A1_P112_instance_;
  const NamedLoadRegisterList_Ldmdb_Ldmea_Rule_55_A1_P114 LoadRegisterList_Ldmdb_Ldmea_Rule_55_A1_P114_instance_;
  const NamedLoadRegisterList_Ldmib_Ldmed_Rule_56_A1_P116 LoadRegisterList_Ldmib_Ldmed_Rule_56_A1_P116_instance_;
  const NamedLoadVectorRegister_Vldr_Rule_320_A1_A2_P628 LoadVectorRegister_Vldr_Rule_320_A1_A2_P628_instance_;
  const NamedLoadVectorRegisterList_Vldm_Rule_318_A1_A2_P626 LoadVectorRegisterList_Vldm_Rule_318_A1_A2_P626_instance_;
  const NamedLoadVectorRegisterList_Vldm_Rule_319_A1_A2_P626 LoadVectorRegisterList_Vldm_Rule_319_A1_A2_P626_instance_;
  const NamedLoadVectorRegisterList_Vpop_Rule_354_A1_A2_P694 LoadVectorRegisterList_Vpop_Rule_354_A1_A2_P694_instance_;
  const NamedMaskedBinary2RegisterImmediateOp_Bic_Rule_19_A1_P50 MaskedBinary2RegisterImmediateOp_Bic_Rule_19_A1_P50_instance_;
  const NamedMaskedBinaryRegisterImmediateTest_Tst_Rule_230_A1_P454 MaskedBinaryRegisterImmediateTest_Tst_Rule_230_A1_P454_instance_;
  const NamedMoveDoubleFromCoprocessor_None MoveDoubleFromCoprocessor_None_instance_;
  const NamedMoveImmediate12ToApsr_Msr_Rule_103_A1_P208 MoveImmediate12ToApsr_Msr_Rule_103_A1_P208_instance_;
  const NamedMoveVfpRegisterOp_Vmov_Rule_330_A1_P648 MoveVfpRegisterOp_Vmov_Rule_330_A1_P648_instance_;
  const NamedMoveVfpRegisterOpWithTypeSel_Vmov_Rule_328_A1_P644 MoveVfpRegisterOpWithTypeSel_Vmov_Rule_328_A1_P644_instance_;
  const NamedMoveVfpRegisterOpWithTypeSel_Vmov_Rule_329_A1_P646 MoveVfpRegisterOpWithTypeSel_Vmov_Rule_329_A1_P646_instance_;
  const NamedNotImplemented_None NotImplemented_None_instance_;
  const NamedPreloadRegisterImm12Op_Pld_Rule_117_A1_P236 PreloadRegisterImm12Op_Pld_Rule_117_A1_P236_instance_;
  const NamedPreloadRegisterImm12Op_Pld_Rule_118_A1_P238 PreloadRegisterImm12Op_Pld_Rule_118_A1_P238_instance_;
  const NamedPreloadRegisterImm12Op_Pldw_Rule_117_A1_P236 PreloadRegisterImm12Op_Pldw_Rule_117_A1_P236_instance_;
  const NamedPreloadRegisterImm12Op_Pli_Rule_120_A1_P242 PreloadRegisterImm12Op_Pli_Rule_120_A1_P242_instance_;
  const NamedPreloadRegisterPairOp_Pli_Rule_121_A1_P244 PreloadRegisterPairOp_Pli_Rule_121_A1_P244_instance_;
  const NamedPreloadRegisterPairOpWAndRnNotPc_Pld_Rule_119_A1_P240 PreloadRegisterPairOpWAndRnNotPc_Pld_Rule_119_A1_P240_instance_;
  const NamedPreloadRegisterPairOpWAndRnNotPc_Pldw_Rule_119_A1_P240 PreloadRegisterPairOpWAndRnNotPc_Pldw_Rule_119_A1_P240_instance_;
  const NamedRoadblock_Udf_Rule_A1 Roadblock_Udf_Rule_A1_instance_;
  const NamedStore2RegisterImm12Op_Str_Rule_194_A1_P384 Store2RegisterImm12Op_Str_Rule_194_A1_P384_instance_;
  const NamedStore2RegisterImm12Op_Strb_Rule_197_A1_P390 Store2RegisterImm12Op_Strb_Rule_197_A1_P390_instance_;
  const NamedStore2RegisterImm12OpRnNotRtOnWriteback_Push_Rule_123_A2_P248 Store2RegisterImm12OpRnNotRtOnWriteback_Push_Rule_123_A2_P248_instance_;
  const NamedStore2RegisterImm8DoubleOp_Strd_Rule_200_A1_P396 Store2RegisterImm8DoubleOp_Strd_Rule_200_A1_P396_instance_;
  const NamedStore2RegisterImm8Op_Strh_Rule_207_A1_P410 Store2RegisterImm8Op_Strh_Rule_207_A1_P410_instance_;
  const NamedStore3RegisterDoubleOp_Strd_Rule_201_A1_P398 Store3RegisterDoubleOp_Strd_Rule_201_A1_P398_instance_;
  const NamedStore3RegisterImm5Op_Str_Rule_195_A1_P386 Store3RegisterImm5Op_Str_Rule_195_A1_P386_instance_;
  const NamedStore3RegisterImm5Op_Strb_Rule_198_A1_P392 Store3RegisterImm5Op_Strb_Rule_198_A1_P392_instance_;
  const NamedStore3RegisterOp_Strh_Rule_208_A1_P412 Store3RegisterOp_Strh_Rule_208_A1_P412_instance_;
  const NamedStoreExclusive3RegisterDoubleOp_Strexd_Rule_204_A1_P404 StoreExclusive3RegisterDoubleOp_Strexd_Rule_204_A1_P404_instance_;
  const NamedStoreExclusive3RegisterOp_Strex_Rule_202_A1_P400 StoreExclusive3RegisterOp_Strex_Rule_202_A1_P400_instance_;
  const NamedStoreExclusive3RegisterOp_Strexb_Rule_203_A1_P402 StoreExclusive3RegisterOp_Strexb_Rule_203_A1_P402_instance_;
  const NamedStoreExclusive3RegisterOp_Strexh_Rule_205_A1_P406 StoreExclusive3RegisterOp_Strexh_Rule_205_A1_P406_instance_;
  const NamedStoreRegisterList_Stm_Stmia_Stmea_Rule_189_A1_P374 StoreRegisterList_Stm_Stmia_Stmea_Rule_189_A1_P374_instance_;
  const NamedStoreRegisterList_Stmda_Stmed_Rule_190_A1_P376 StoreRegisterList_Stmda_Stmed_Rule_190_A1_P376_instance_;
  const NamedStoreRegisterList_Stmdb_Stmfd_Rule_191_A1_P378 StoreRegisterList_Stmdb_Stmfd_Rule_191_A1_P378_instance_;
  const NamedStoreRegisterList_Stmid_Stmfa_Rule_192_A1_P380 StoreRegisterList_Stmid_Stmfa_Rule_192_A1_P380_instance_;
  const NamedStoreVectorRegister_Vstr_Rule_400_A1_A2_P786 StoreVectorRegister_Vstr_Rule_400_A1_A2_P786_instance_;
  const NamedStoreVectorRegisterList_Vpush_355_A1_A2_P696 StoreVectorRegisterList_Vpush_355_A1_A2_P696_instance_;
  const NamedStoreVectorRegisterList_Vstm_Rule_399_A1_A2_P784 StoreVectorRegisterList_Vstm_Rule_399_A1_A2_P784_instance_;
  const NamedUnary1RegisterBitRangeMsbGeLsb_Bfc_17_A1_P46 Unary1RegisterBitRangeMsbGeLsb_Bfc_17_A1_P46_instance_;
  const NamedUnary1RegisterImmediateOp_Adr_Rule_10_A1_P32 Unary1RegisterImmediateOp_Adr_Rule_10_A1_P32_instance_;
  const NamedUnary1RegisterImmediateOp_Adr_Rule_10_A2_P32 Unary1RegisterImmediateOp_Adr_Rule_10_A2_P32_instance_;
  const NamedUnary1RegisterImmediateOp_Mov_Rule_96_A1_P194 Unary1RegisterImmediateOp_Mov_Rule_96_A1_P194_instance_;
  const NamedUnary1RegisterImmediateOp_Mov_Rule_96_A2_P194 Unary1RegisterImmediateOp_Mov_Rule_96_A2_P194_instance_;
  const NamedUnary1RegisterImmediateOp_Mov_Rule_99_A1_P200 Unary1RegisterImmediateOp_Mov_Rule_99_A1_P200_instance_;
  const NamedUnary1RegisterImmediateOp_Mvn_Rule_106_A1_P214 Unary1RegisterImmediateOp_Mvn_Rule_106_A1_P214_instance_;
  const NamedUnary1RegisterSet_Mrs_Rule_102_A1_P206_Or_B6_10 Unary1RegisterSet_Mrs_Rule_102_A1_P206_Or_B6_10_instance_;
  const NamedUnary1RegisterUse_Msr_Rule_104_A1_P210 Unary1RegisterUse_Msr_Rule_104_A1_P210_instance_;
  const NamedUnary2RegisterImmedShiftedOp_Asr_Rule_14_A1_P40 Unary2RegisterImmedShiftedOp_Asr_Rule_14_A1_P40_instance_;
  const NamedUnary2RegisterImmedShiftedOp_Lsl_Rule_88_A1_P178 Unary2RegisterImmedShiftedOp_Lsl_Rule_88_A1_P178_instance_;
  const NamedUnary2RegisterImmedShiftedOp_Lsr_Rule_90_A1_P182 Unary2RegisterImmedShiftedOp_Lsr_Rule_90_A1_P182_instance_;
  const NamedUnary2RegisterImmedShiftedOp_Mvn_Rule_107_A1_P216 Unary2RegisterImmedShiftedOp_Mvn_Rule_107_A1_P216_instance_;
  const NamedUnary2RegisterImmedShiftedOp_Ror_Rule_139_A1_P278 Unary2RegisterImmedShiftedOp_Ror_Rule_139_A1_P278_instance_;
  const NamedUnary2RegisterImmedShiftedOpRegsNotPc_Sxtb16_Rule_224_A1_P442 Unary2RegisterImmedShiftedOpRegsNotPc_Sxtb16_Rule_224_A1_P442_instance_;
  const NamedUnary2RegisterImmedShiftedOpRegsNotPc_Sxtb_Rule_223_A1_P440 Unary2RegisterImmedShiftedOpRegsNotPc_Sxtb_Rule_223_A1_P440_instance_;
  const NamedUnary2RegisterOp_Mov_Rule_97_A1_P196 Unary2RegisterOp_Mov_Rule_97_A1_P196_instance_;
  const NamedUnary2RegisterOp_Rrx_Rule_141_A1_P282 Unary2RegisterOp_Rrx_Rule_141_A1_P282_instance_;
  const NamedUnary2RegisterOpNotRmIsPc_Clz_Rule_31_A1_P72 Unary2RegisterOpNotRmIsPc_Clz_Rule_31_A1_P72_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Rbit_Rule_134_A1_P270 Unary2RegisterOpNotRmIsPcNoCondUpdates_Rbit_Rule_134_A1_P270_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Rev16_Rule_136_A1_P274 Unary2RegisterOpNotRmIsPcNoCondUpdates_Rev16_Rule_136_A1_P274_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Rev_Rule_135_A1_P272 Unary2RegisterOpNotRmIsPcNoCondUpdates_Rev_Rule_135_A1_P272_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Revsh_Rule_137_A1_P276 Unary2RegisterOpNotRmIsPcNoCondUpdates_Revsh_Rule_137_A1_P276_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Sxth_Rule_225_A1_P444 Unary2RegisterOpNotRmIsPcNoCondUpdates_Sxth_Rule_225_A1_P444_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Uxtb16_Rule_264_A1_P522 Unary2RegisterOpNotRmIsPcNoCondUpdates_Uxtb16_Rule_264_A1_P522_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Uxtb_Rule_263_A1_P520 Unary2RegisterOpNotRmIsPcNoCondUpdates_Uxtb_Rule_263_A1_P520_instance_;
  const NamedUnary2RegisterOpNotRmIsPcNoCondUpdates_Uxth_Rule_265_A1_P524 Unary2RegisterOpNotRmIsPcNoCondUpdates_Uxth_Rule_265_A1_P524_instance_;
  const NamedUnary2RegisterSatImmedShiftedOp_Ssat16_Rule_184_A1_P364 Unary2RegisterSatImmedShiftedOp_Ssat16_Rule_184_A1_P364_instance_;
  const NamedUnary2RegisterSatImmedShiftedOp_Ssat_Rule_183_A1_P362 Unary2RegisterSatImmedShiftedOp_Ssat_Rule_183_A1_P362_instance_;
  const NamedUnary2RegisterSatImmedShiftedOp_Usat16_Rule_256_A1_P506 Unary2RegisterSatImmedShiftedOp_Usat16_Rule_256_A1_P506_instance_;
  const NamedUnary2RegisterSatImmedShiftedOp_Usat_Rule_255_A1_P504 Unary2RegisterSatImmedShiftedOp_Usat_Rule_255_A1_P504_instance_;
  const NamedUnary3RegisterShiftedOp_Mvn_Rule_108_A1_P218 Unary3RegisterShiftedOp_Mvn_Rule_108_A1_P218_instance_;
  const NamedUndefined_None Undefined_None_instance_;
  const NamedUnpredictable_None Unpredictable_None_instance_;
  const NamedVfpMrsOp_Vmrs_Rule_335_A1_P658 VfpMrsOp_Vmrs_Rule_335_A1_P658_instance_;
  const NamedVfpUsesRegOp_Vmsr_Rule_336_A1_P660 VfpUsesRegOp_Vmsr_Rule_336_A1_P660_instance_;
  const NamedBranch_B_Rule_16_A1_P44 Branch_B_Rule_16_A1_P44_instance_;
  const NamedBranch_Bl_Blx_Rule_23_A1_P58 Branch_Bl_Blx_Rule_23_A1_P58_instance_;
  const NamedBreakpoint_Bkpt_Rule_22_A1_P56 Breakpoint_Bkpt_Rule_22_A1_P56_instance_;
  const NamedBxBlx_Blx_Rule_24_A1_P60 BxBlx_Blx_Rule_24_A1_P60_instance_;
  const NamedBxBlx_Bx_Rule_25_A1_P62 BxBlx_Bx_Rule_25_A1_P62_instance_;
  const NamedDefs12To15_Adc_Rule_2_A1_P16 Defs12To15_Adc_Rule_2_A1_P16_instance_;
  const NamedDefs12To15_Adc_Rule_6_A1_P14 Defs12To15_Adc_Rule_6_A1_P14_instance_;
  const NamedDefs12To15_Add_Rule_5_A1_P22 Defs12To15_Add_Rule_5_A1_P22_instance_;
  const NamedDefs12To15_Add_Rule_6_A1_P24 Defs12To15_Add_Rule_6_A1_P24_instance_;
  const NamedDefs12To15_Adr_Rule_10_A1_P32 Defs12To15_Adr_Rule_10_A1_P32_instance_;
  const NamedDefs12To15_Adr_Rule_10_A2_P32 Defs12To15_Adr_Rule_10_A2_P32_instance_;
  const NamedDefs12To15_And_Rule_11_A1_P34 Defs12To15_And_Rule_11_A1_P34_instance_;
  const NamedDefs12To15_And_Rule_7_A1_P36 Defs12To15_And_Rule_7_A1_P36_instance_;
  const NamedDefs12To15_Asr_Rule_14_A1_P40 Defs12To15_Asr_Rule_14_A1_P40_instance_;
  const NamedDefs12To15_Bic_Rule_20_A1_P52 Defs12To15_Bic_Rule_20_A1_P52_instance_;
  const NamedDefs12To15_Eor_Rule_44_A1_P94 Defs12To15_Eor_Rule_44_A1_P94_instance_;
  const NamedDefs12To15_Lsl_Rule_88_A1_P178 Defs12To15_Lsl_Rule_88_A1_P178_instance_;
  const NamedDefs12To15_Lsr_Rule_90_A1_P182 Defs12To15_Lsr_Rule_90_A1_P182_instance_;
  const NamedDefs12To15_Mov_Rule_96_A1_P194 Defs12To15_Mov_Rule_96_A1_P194_instance_;
  const NamedDefs12To15_Mov_Rule_96_A2_P194 Defs12To15_Mov_Rule_96_A2_P194_instance_;
  const NamedDefs12To15_Mov_Rule_97_A1_P196 Defs12To15_Mov_Rule_97_A1_P196_instance_;
  const NamedDefs12To15_Mov_Rule_99_A1_P200 Defs12To15_Mov_Rule_99_A1_P200_instance_;
  const NamedDefs12To15_Mvn_Rule_106_A1_P214 Defs12To15_Mvn_Rule_106_A1_P214_instance_;
  const NamedDefs12To15_Mvn_Rule_107_A1_P216 Defs12To15_Mvn_Rule_107_A1_P216_instance_;
  const NamedDefs12To15_Orr_Rule_113_A1_P228 Defs12To15_Orr_Rule_113_A1_P228_instance_;
  const NamedDefs12To15_Orr_Rule_114_A1_P230 Defs12To15_Orr_Rule_114_A1_P230_instance_;
  const NamedDefs12To15_Ror_Rule_139_A1_P278 Defs12To15_Ror_Rule_139_A1_P278_instance_;
  const NamedDefs12To15_Rrx_Rule_141_A1_P282 Defs12To15_Rrx_Rule_141_A1_P282_instance_;
  const NamedDefs12To15_Rsb_Rule_142_A1_P284 Defs12To15_Rsb_Rule_142_A1_P284_instance_;
  const NamedDefs12To15_Rsb_Rule_143_P286 Defs12To15_Rsb_Rule_143_P286_instance_;
  const NamedDefs12To15_Rsc_Rule_145_A1_P290 Defs12To15_Rsc_Rule_145_A1_P290_instance_;
  const NamedDefs12To15_Rsc_Rule_146_A1_P292 Defs12To15_Rsc_Rule_146_A1_P292_instance_;
  const NamedDefs12To15_Sbc_Rule_151_A1_P302 Defs12To15_Sbc_Rule_151_A1_P302_instance_;
  const NamedDefs12To15_Sbc_Rule_152_A1_P304 Defs12To15_Sbc_Rule_152_A1_P304_instance_;
  const NamedDefs12To15_Sub_Rule_212_A1_P420 Defs12To15_Sub_Rule_212_A1_P420_instance_;
  const NamedDefs12To15_Sub_Rule_213_A1_P422 Defs12To15_Sub_Rule_213_A1_P422_instance_;
  const NamedDefs12To15CondsDontCare_Eor_Rule_45_A1_P96 Defs12To15CondsDontCare_Eor_Rule_45_A1_P96_instance_;
  const NamedDefs12To15CondsDontCareMsbGeLsb_Bfi_Rule_18_A1_P48 Defs12To15CondsDontCareMsbGeLsb_Bfi_Rule_18_A1_P48_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Rbit_Rule_134_A1_P270 Defs12To15CondsDontCareRdRnNotPc_Rbit_Rule_134_A1_P270_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Rev16_Rule_136_A1_P274 Defs12To15CondsDontCareRdRnNotPc_Rev16_Rule_136_A1_P274_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Rev_Rule_135_A1_P272 Defs12To15CondsDontCareRdRnNotPc_Rev_Rule_135_A1_P272_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Revsh_Rule_137_A1_P276 Defs12To15CondsDontCareRdRnNotPc_Revsh_Rule_137_A1_P276_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Ssat16_Rule_184_A1_P364 Defs12To15CondsDontCareRdRnNotPc_Ssat16_Rule_184_A1_P364_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Ssat_Rule_183_A1_P362 Defs12To15CondsDontCareRdRnNotPc_Ssat_Rule_183_A1_P362_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Sxtb16_Rule_224_A1_P442 Defs12To15CondsDontCareRdRnNotPc_Sxtb16_Rule_224_A1_P442_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Sxtb_Rule_223_A1_P440 Defs12To15CondsDontCareRdRnNotPc_Sxtb_Rule_223_A1_P440_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Sxth_Rule_225_A1_P444 Defs12To15CondsDontCareRdRnNotPc_Sxth_Rule_225_A1_P444_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Usat16_Rule_256_A1_P506 Defs12To15CondsDontCareRdRnNotPc_Usat16_Rule_256_A1_P506_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Usat_Rule_255_A1_P504 Defs12To15CondsDontCareRdRnNotPc_Usat_Rule_255_A1_P504_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Uxtb16_Rule_264_A1_P522 Defs12To15CondsDontCareRdRnNotPc_Uxtb16_Rule_264_A1_P522_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Uxtb_Rule_263_A1_P520 Defs12To15CondsDontCareRdRnNotPc_Uxtb_Rule_263_A1_P520_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPc_Uxth_Rule_265_A1_P524 Defs12To15CondsDontCareRdRnNotPc_Uxth_Rule_265_A1_P524_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPcBitfieldExtract_Sbfx_Rule_154_A1_P308 Defs12To15CondsDontCareRdRnNotPcBitfieldExtract_Sbfx_Rule_154_A1_P308_instance_;
  const NamedDefs12To15CondsDontCareRdRnNotPcBitfieldExtract_Ubfx_Rule_236_A1_P466 Defs12To15CondsDontCareRdRnNotPcBitfieldExtract_Ubfx_Rule_236_A1_P466_instance_;
  const NamedDefs12To15CondsDontCareRdRnRsRmNotPc_Eor_Rule_46_A1_P98 Defs12To15CondsDontCareRdRnRsRmNotPc_Eor_Rule_46_A1_P98_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Pkh_Rule_116_A1_P234 Defs12To15CondsDontCareRnRdRmNotPc_Pkh_Rule_116_A1_P234_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qadd16_Rule_125_A1_P252 Defs12To15CondsDontCareRnRdRmNotPc_Qadd16_Rule_125_A1_P252_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qadd8_Rule_126_A1_P254 Defs12To15CondsDontCareRnRdRmNotPc_Qadd8_Rule_126_A1_P254_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qadd_Rule_124_A1_P250 Defs12To15CondsDontCareRnRdRmNotPc_Qadd_Rule_124_A1_P250_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qasx_Rule_127_A1_P256 Defs12To15CondsDontCareRnRdRmNotPc_Qasx_Rule_127_A1_P256_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qdadd_Rule_128_A1_P258 Defs12To15CondsDontCareRnRdRmNotPc_Qdadd_Rule_128_A1_P258_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qdsub_Rule_129_A1_P260 Defs12To15CondsDontCareRnRdRmNotPc_Qdsub_Rule_129_A1_P260_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qsax_Rule_130_A1_P262 Defs12To15CondsDontCareRnRdRmNotPc_Qsax_Rule_130_A1_P262_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qsub16_Rule_132_A1_P266 Defs12To15CondsDontCareRnRdRmNotPc_Qsub16_Rule_132_A1_P266_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qsub8_Rule_133_A1_P268 Defs12To15CondsDontCareRnRdRmNotPc_Qsub8_Rule_133_A1_P268_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Qsub_Rule_131_A1_P264 Defs12To15CondsDontCareRnRdRmNotPc_Qsub_Rule_131_A1_P264_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sadd16_Rule_148_A1_P296 Defs12To15CondsDontCareRnRdRmNotPc_Sadd16_Rule_148_A1_P296_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sadd8_Rule_149_A1_P298 Defs12To15CondsDontCareRnRdRmNotPc_Sadd8_Rule_149_A1_P298_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sasx_Rule_150_A1_P300 Defs12To15CondsDontCareRnRdRmNotPc_Sasx_Rule_150_A1_P300_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sel_Rule_156_A1_P312 Defs12To15CondsDontCareRnRdRmNotPc_Sel_Rule_156_A1_P312_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Shadd16_Rule_159_A1_P318 Defs12To15CondsDontCareRnRdRmNotPc_Shadd16_Rule_159_A1_P318_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Shadd8_Rule_160_A1_P320 Defs12To15CondsDontCareRnRdRmNotPc_Shadd8_Rule_160_A1_P320_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Shasx_Rule_161_A1_P322 Defs12To15CondsDontCareRnRdRmNotPc_Shasx_Rule_161_A1_P322_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Shsax_Rule_162_A1_P324 Defs12To15CondsDontCareRnRdRmNotPc_Shsax_Rule_162_A1_P324_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Shsub16_Rule_163_A1_P326 Defs12To15CondsDontCareRnRdRmNotPc_Shsub16_Rule_163_A1_P326_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Shsub8_Rule_164_A1_P328 Defs12To15CondsDontCareRnRdRmNotPc_Shsub8_Rule_164_A1_P328_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Ssax_Rule_185_A1_P366 Defs12To15CondsDontCareRnRdRmNotPc_Ssax_Rule_185_A1_P366_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Ssub16_Rule_186_A1_P368 Defs12To15CondsDontCareRnRdRmNotPc_Ssub16_Rule_186_A1_P368_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Ssub8_Rule_187_A1_P370 Defs12To15CondsDontCareRnRdRmNotPc_Ssub8_Rule_187_A1_P370_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sxtab16_Rule_221_A1_P436 Defs12To15CondsDontCareRnRdRmNotPc_Sxtab16_Rule_221_A1_P436_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sxtab_Rule_220_A1_P434 Defs12To15CondsDontCareRnRdRmNotPc_Sxtab_Rule_220_A1_P434_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Sxtah_Rule_222_A1_P438 Defs12To15CondsDontCareRnRdRmNotPc_Sxtah_Rule_222_A1_P438_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uadd16_Rule_233_A1_P460 Defs12To15CondsDontCareRnRdRmNotPc_Uadd16_Rule_233_A1_P460_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uadd8_Rule_234_A1_P462 Defs12To15CondsDontCareRnRdRmNotPc_Uadd8_Rule_234_A1_P462_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uasx_Rule_235_A1_P464 Defs12To15CondsDontCareRnRdRmNotPc_Uasx_Rule_235_A1_P464_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uhadd16_Rule_238_A1_P470 Defs12To15CondsDontCareRnRdRmNotPc_Uhadd16_Rule_238_A1_P470_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uhadd8_Rule_239_A1_P472 Defs12To15CondsDontCareRnRdRmNotPc_Uhadd8_Rule_239_A1_P472_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uhasx_Rule_240_A1_P474 Defs12To15CondsDontCareRnRdRmNotPc_Uhasx_Rule_240_A1_P474_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uhsax_Rule_241_A1_P476 Defs12To15CondsDontCareRnRdRmNotPc_Uhsax_Rule_241_A1_P476_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uhsub16_Rule_242_A1_P478 Defs12To15CondsDontCareRnRdRmNotPc_Uhsub16_Rule_242_A1_P478_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uhsub8_Rule_243_A1_P480 Defs12To15CondsDontCareRnRdRmNotPc_Uhsub8_Rule_243_A1_P480_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uqadd16_Rule_247_A1_P488 Defs12To15CondsDontCareRnRdRmNotPc_Uqadd16_Rule_247_A1_P488_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uqadd8_Rule_248_A1_P490 Defs12To15CondsDontCareRnRdRmNotPc_Uqadd8_Rule_248_A1_P490_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uqasx_Rule_249_A1_P492 Defs12To15CondsDontCareRnRdRmNotPc_Uqasx_Rule_249_A1_P492_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uqsax_Rule_250_A1_P494 Defs12To15CondsDontCareRnRdRmNotPc_Uqsax_Rule_250_A1_P494_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uqsub16_Rule_251_A1_P496 Defs12To15CondsDontCareRnRdRmNotPc_Uqsub16_Rule_251_A1_P496_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uqsub8_Rule_252_A1_P498 Defs12To15CondsDontCareRnRdRmNotPc_Uqsub8_Rule_252_A1_P498_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Usax_Rule_257_A1_P508 Defs12To15CondsDontCareRnRdRmNotPc_Usax_Rule_257_A1_P508_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Usub16_Rule_258_A1_P510 Defs12To15CondsDontCareRnRdRmNotPc_Usub16_Rule_258_A1_P510_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Usub8_Rule_259_A1_P512 Defs12To15CondsDontCareRnRdRmNotPc_Usub8_Rule_259_A1_P512_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uxtab16_Rule_262_A1_P516 Defs12To15CondsDontCareRnRdRmNotPc_Uxtab16_Rule_262_A1_P516_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uxtab_Rule_260_A1_P514 Defs12To15CondsDontCareRnRdRmNotPc_Uxtab_Rule_260_A1_P514_instance_;
  const NamedDefs12To15CondsDontCareRnRdRmNotPc_Uxtah_Rule_262_A1_P518 Defs12To15CondsDontCareRnRdRmNotPc_Uxtah_Rule_262_A1_P518_instance_;
  const NamedDefs12To15RdRmRnNotPc_Asr_Rule_15_A1_P42 Defs12To15RdRmRnNotPc_Asr_Rule_15_A1_P42_instance_;
  const NamedDefs12To15RdRmRnNotPc_Lsl_Rule_89_A1_P180 Defs12To15RdRmRnNotPc_Lsl_Rule_89_A1_P180_instance_;
  const NamedDefs12To15RdRmRnNotPc_Lsr_Rule_91_A1_P184 Defs12To15RdRmRnNotPc_Lsr_Rule_91_A1_P184_instance_;
  const NamedDefs12To15RdRmRnNotPc_Mvn_Rule_108_A1_P218 Defs12To15RdRmRnNotPc_Mvn_Rule_108_A1_P218_instance_;
  const NamedDefs12To15RdRmRnNotPc_Ror_Rule_140_A1_P280 Defs12To15RdRmRnNotPc_Ror_Rule_140_A1_P280_instance_;
  const NamedDefs12To15RdRnNotPc_Clz_Rule_31_A1_P72 Defs12To15RdRnNotPc_Clz_Rule_31_A1_P72_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Adc_Rule_3_A1_P18 Defs12To15RdRnRsRmNotPc_Adc_Rule_3_A1_P18_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Add_Rule_7_A1_P26 Defs12To15RdRnRsRmNotPc_Add_Rule_7_A1_P26_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_And_Rule_13_A1_P38 Defs12To15RdRnRsRmNotPc_And_Rule_13_A1_P38_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Bic_Rule_21_A1_P54 Defs12To15RdRnRsRmNotPc_Bic_Rule_21_A1_P54_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Orr_Rule_115_A1_P212 Defs12To15RdRnRsRmNotPc_Orr_Rule_115_A1_P212_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Rsb_Rule_144_A1_P288 Defs12To15RdRnRsRmNotPc_Rsb_Rule_144_A1_P288_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Rsc_Rule_147_A1_P294 Defs12To15RdRnRsRmNotPc_Rsc_Rule_147_A1_P294_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Sbc_Rule_153_A1_P306 Defs12To15RdRnRsRmNotPc_Sbc_Rule_153_A1_P306_instance_;
  const NamedDefs12To15RdRnRsRmNotPc_Sub_Rule_214_A1_P424 Defs12To15RdRnRsRmNotPc_Sub_Rule_214_A1_P424_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Smlal_Rule_168_A1_P334 Defs12To19CondsDontCareRdRmRnNotPc_Smlal_Rule_168_A1_P334_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Smlald_Rule_170_P336 Defs12To19CondsDontCareRdRmRnNotPc_Smlald_Rule_170_P336_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Smlalxx_Rule_169_A1_P336 Defs12To19CondsDontCareRdRmRnNotPc_Smlalxx_Rule_169_A1_P336_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Smlsld_Rule_173_P344 Defs12To19CondsDontCareRdRmRnNotPc_Smlsld_Rule_173_P344_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Smull_Rule_179_A1_P356 Defs12To19CondsDontCareRdRmRnNotPc_Smull_Rule_179_A1_P356_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Umaal_Rule_244_A1_P482 Defs12To19CondsDontCareRdRmRnNotPc_Umaal_Rule_244_A1_P482_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Umlal_Rule_245_A1_P484 Defs12To19CondsDontCareRdRmRnNotPc_Umlal_Rule_245_A1_P484_instance_;
  const NamedDefs12To19CondsDontCareRdRmRnNotPc_Umull_Rule_246_A1_P486 Defs12To19CondsDontCareRdRmRnNotPc_Umull_Rule_246_A1_P486_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Mla_Rule_94_A1_P190 Defs16To19CondsDontCareRdRaRmRnNotPc_Mla_Rule_94_A1_P190_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Mls_Rule_95_A1_P192 Defs16To19CondsDontCareRdRaRmRnNotPc_Mls_Rule_95_A1_P192_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Smlad_Rule_167_P332 Defs16To19CondsDontCareRdRaRmRnNotPc_Smlad_Rule_167_P332_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Smlawx_Rule_171_A1_340 Defs16To19CondsDontCareRdRaRmRnNotPc_Smlawx_Rule_171_A1_340_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Smlaxx_Rule_166_A1_P330 Defs16To19CondsDontCareRdRaRmRnNotPc_Smlaxx_Rule_166_A1_P330_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Smlsd_Rule_172_P342 Defs16To19CondsDontCareRdRaRmRnNotPc_Smlsd_Rule_172_P342_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Smmla_Rule_174_P346 Defs16To19CondsDontCareRdRaRmRnNotPc_Smmla_Rule_174_P346_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Smmls_Rule_175_P348 Defs16To19CondsDontCareRdRaRmRnNotPc_Smmls_Rule_175_P348_instance_;
  const NamedDefs16To19CondsDontCareRdRaRmRnNotPc_Usada8_Rule_254_A1_P502 Defs16To19CondsDontCareRdRaRmRnNotPc_Usada8_Rule_254_A1_P502_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Mul_Rule_105_A1_P212 Defs16To19CondsDontCareRdRmRnNotPc_Mul_Rule_105_A1_P212_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Sdiv_Rule_A1 Defs16To19CondsDontCareRdRmRnNotPc_Sdiv_Rule_A1_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Smmul_Rule_176_P350 Defs16To19CondsDontCareRdRmRnNotPc_Smmul_Rule_176_P350_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Smuad_Rule_177_P352 Defs16To19CondsDontCareRdRmRnNotPc_Smuad_Rule_177_P352_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Smulwx_Rule_180_A1_P358 Defs16To19CondsDontCareRdRmRnNotPc_Smulwx_Rule_180_A1_P358_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Smulxx_Rule_178_P354 Defs16To19CondsDontCareRdRmRnNotPc_Smulxx_Rule_178_P354_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Smusd_Rule_181_P360 Defs16To19CondsDontCareRdRmRnNotPc_Smusd_Rule_181_P360_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Udiv_Rule_A1 Defs16To19CondsDontCareRdRmRnNotPc_Udiv_Rule_A1_instance_;
  const NamedDefs16To19CondsDontCareRdRmRnNotPc_Usad8_Rule_253_A1_P500 Defs16To19CondsDontCareRdRmRnNotPc_Usad8_Rule_253_A1_P500_instance_;
  const NamedDontCareInst_Cmn_Rule_32_A1_P74 DontCareInst_Cmn_Rule_32_A1_P74_instance_;
  const NamedDontCareInst_Cmn_Rule_33_A1_P76 DontCareInst_Cmn_Rule_33_A1_P76_instance_;
  const NamedDontCareInst_Cmp_Rule_35_A1_P80 DontCareInst_Cmp_Rule_35_A1_P80_instance_;
  const NamedDontCareInst_Cmp_Rule_36_A1_P82 DontCareInst_Cmp_Rule_36_A1_P82_instance_;
  const NamedDontCareInst_Msr_Rule_103_A1_P208 DontCareInst_Msr_Rule_103_A1_P208_instance_;
  const NamedDontCareInst_Nop_Rule_110_A1_P222 DontCareInst_Nop_Rule_110_A1_P222_instance_;
  const NamedDontCareInst_Pld_Rule_117_A1_P236 DontCareInst_Pld_Rule_117_A1_P236_instance_;
  const NamedDontCareInst_Pld_Rule_118_A1_P238 DontCareInst_Pld_Rule_118_A1_P238_instance_;
  const NamedDontCareInst_Pldw_Rule_117_A1_P236 DontCareInst_Pldw_Rule_117_A1_P236_instance_;
  const NamedDontCareInst_Pli_Rule_120_A1_P242 DontCareInst_Pli_Rule_120_A1_P242_instance_;
  const NamedDontCareInst_Teq_Rule_227_A1_P448 DontCareInst_Teq_Rule_227_A1_P448_instance_;
  const NamedDontCareInst_Teq_Rule_228_A1_P450 DontCareInst_Teq_Rule_228_A1_P450_instance_;
  const NamedDontCareInst_Tst_Rule_231_A1_P456 DontCareInst_Tst_Rule_231_A1_P456_instance_;
  const NamedDontCareInst_Yield_Rule_413_A1_P812 DontCareInst_Yield_Rule_413_A1_P812_instance_;
  const NamedDontCareInstRdNotPc_Vmsr_Rule_336_A1_P660 DontCareInstRdNotPc_Vmsr_Rule_336_A1_P660_instance_;
  const NamedDontCareInstRnRsRmNotPc_Cmn_Rule_34_A1_P78 DontCareInstRnRsRmNotPc_Cmn_Rule_34_A1_P78_instance_;
  const NamedDontCareInstRnRsRmNotPc_Cmp_Rule_37_A1_P84 DontCareInstRnRsRmNotPc_Cmp_Rule_37_A1_P84_instance_;
  const NamedDontCareInstRnRsRmNotPc_Teq_Rule_229_A1_P452 DontCareInstRnRsRmNotPc_Teq_Rule_229_A1_P452_instance_;
  const NamedDontCareInstRnRsRmNotPc_Tst_Rule_232_A1_P458 DontCareInstRnRsRmNotPc_Tst_Rule_232_A1_P458_instance_;
  const NamedForbidden_Blx_Rule_23_A2_P58 Forbidden_Blx_Rule_23_A2_P58_instance_;
  const NamedForbidden_Bxj_Rule_26_A1_P64 Forbidden_Bxj_Rule_26_A1_P64_instance_;
  const NamedForbidden_Cdp2_Rule_28_A2_P68 Forbidden_Cdp2_Rule_28_A2_P68_instance_;
  const NamedForbidden_Clrex_Rule_30_A1_P70 Forbidden_Clrex_Rule_30_A1_P70_instance_;
  const NamedForbidden_Cps_Rule_b6_1_1_A1_B6_3 Forbidden_Cps_Rule_b6_1_1_A1_B6_3_instance_;
  const NamedForbidden_Dbg_Rule_40_A1_P88 Forbidden_Dbg_Rule_40_A1_P88_instance_;
  const NamedForbidden_Eret_Rule_A1 Forbidden_Eret_Rule_A1_instance_;
  const NamedForbidden_Hvc_Rule_A1 Forbidden_Hvc_Rule_A1_instance_;
  const NamedForbidden_Ldc2_Rule_51_A1_P106 Forbidden_Ldc2_Rule_51_A1_P106_instance_;
  const NamedForbidden_Ldc2_Rule_52_A2_P108 Forbidden_Ldc2_Rule_52_A2_P108_instance_;
  const NamedForbidden_Ldm_Rule_2_B6_A1_P5 Forbidden_Ldm_Rule_2_B6_A1_P5_instance_;
  const NamedForbidden_Ldm_Rule_3_B6_A1_P7 Forbidden_Ldm_Rule_3_B6_A1_P7_instance_;
  const NamedForbidden_Ldrt_Rule_A1 Forbidden_Ldrt_Rule_A1_instance_;
  const NamedForbidden_Ldrt_Rule_A2 Forbidden_Ldrt_Rule_A2_instance_;
  const NamedForbidden_Ldrtb_Rule_A1 Forbidden_Ldrtb_Rule_A1_instance_;
  const NamedForbidden_Ldrtb_Rule_A2 Forbidden_Ldrtb_Rule_A2_instance_;
  const NamedForbidden_Mcr2_Rule_92_A2_P186 Forbidden_Mcr2_Rule_92_A2_P186_instance_;
  const NamedForbidden_Mcrr2_Rule_93_A2_P188 Forbidden_Mcrr2_Rule_93_A2_P188_instance_;
  const NamedForbidden_Mrc2_Rule_100_A2_P202 Forbidden_Mrc2_Rule_100_A2_P202_instance_;
  const NamedForbidden_Mrrc2_Rule_101_A2_P204 Forbidden_Mrrc2_Rule_101_A2_P204_instance_;
  const NamedForbidden_Msr_Rule_B6_1_6_A1_PB6_12 Forbidden_Msr_Rule_B6_1_6_A1_PB6_12_instance_;
  const NamedForbidden_Msr_Rule_B6_1_7_P14 Forbidden_Msr_Rule_B6_1_7_P14_instance_;
  const NamedForbidden_Msr_Rule_Banked_register_A1_B9_1990 Forbidden_Msr_Rule_Banked_register_A1_B9_1990_instance_;
  const NamedForbidden_Msr_Rule_Banked_register_A1_B9_1992 Forbidden_Msr_Rule_Banked_register_A1_B9_1992_instance_;
  const NamedForbidden_Rfe_Rule_B6_1_10_A1_B6_16 Forbidden_Rfe_Rule_B6_1_10_A1_B6_16_instance_;
  const NamedForbidden_Sdc2_Rule_188_A1_P372 Forbidden_Sdc2_Rule_188_A1_P372_instance_;
  const NamedForbidden_Setend_Rule_157_P314 Forbidden_Setend_Rule_157_P314_instance_;
  const NamedForbidden_Sev_Rule_158_A1_P316 Forbidden_Sev_Rule_158_A1_P316_instance_;
  const NamedForbidden_Smc_Rule_B6_1_9_P18 Forbidden_Smc_Rule_B6_1_9_P18_instance_;
  const NamedForbidden_Srs_Rule_B6_1_10_A1_B6_20 Forbidden_Srs_Rule_B6_1_10_A1_B6_20_instance_;
  const NamedForbidden_Stm_Rule_11_B6_A1_P22 Forbidden_Stm_Rule_11_B6_A1_P22_instance_;
  const NamedForbidden_Strt_Rule_A1 Forbidden_Strt_Rule_A1_instance_;
  const NamedForbidden_Strt_Rule_A2 Forbidden_Strt_Rule_A2_instance_;
  const NamedForbidden_Strtb_Rule_A1 Forbidden_Strtb_Rule_A1_instance_;
  const NamedForbidden_Strtb_Rule_A2 Forbidden_Strtb_Rule_A2_instance_;
  const NamedForbidden_Subs_Pc_Lr_and_related_instructions_Rule_A1a Forbidden_Subs_Pc_Lr_and_related_instructions_Rule_A1a_instance_;
  const NamedForbidden_Subs_Pc_Lr_and_related_instructions_Rule_A1b Forbidden_Subs_Pc_Lr_and_related_instructions_Rule_A1b_instance_;
  const NamedForbidden_Wfe_Rule_411_A1_P808 Forbidden_Wfe_Rule_411_A1_P808_instance_;
  const NamedForbidden_Wfi_Rule_412_A1_P810 Forbidden_Wfi_Rule_412_A1_P810_instance_;
  const NamedForbidden_extra_load_store_instructions_unpriviledged Forbidden_extra_load_store_instructions_unpriviledged_instance_;
  const NamedLoadBasedImmedMemory_Ldr_Rule_58_A1_P120 LoadBasedImmedMemory_Ldr_Rule_58_A1_P120_instance_;
  const NamedLoadBasedImmedMemory_Ldr_Rule_59_A1_P122 LoadBasedImmedMemory_Ldr_Rule_59_A1_P122_instance_;
  const NamedLoadBasedImmedMemory_Ldrb_Rule_62_A1_P128 LoadBasedImmedMemory_Ldrb_Rule_62_A1_P128_instance_;
  const NamedLoadBasedImmedMemory_Ldrb_Rule_63_A1_P130 LoadBasedImmedMemory_Ldrb_Rule_63_A1_P130_instance_;
  const NamedLoadBasedImmedMemory_Ldrh_Rule_74_A1_P152 LoadBasedImmedMemory_Ldrh_Rule_74_A1_P152_instance_;
  const NamedLoadBasedImmedMemory_Ldrh_Rule_75_A1_P154 LoadBasedImmedMemory_Ldrh_Rule_75_A1_P154_instance_;
  const NamedLoadBasedImmedMemory_Ldrsb_Rule_78_A1_P160 LoadBasedImmedMemory_Ldrsb_Rule_78_A1_P160_instance_;
  const NamedLoadBasedImmedMemory_Ldrsh_Rule_82_A1_P168 LoadBasedImmedMemory_Ldrsh_Rule_82_A1_P168_instance_;
  const NamedLoadBasedImmedMemory_Ldrsh_Rule_83_A1_P170 LoadBasedImmedMemory_Ldrsh_Rule_83_A1_P170_instance_;
  const NamedLoadBasedImmedMemory_ldrsb_Rule_79_A1_162 LoadBasedImmedMemory_ldrsb_Rule_79_A1_162_instance_;
  const NamedLoadBasedImmedMemoryDouble_Ldrd_Rule_66_A1_P136 LoadBasedImmedMemoryDouble_Ldrd_Rule_66_A1_P136_instance_;
  const NamedLoadBasedImmedMemoryDouble_Ldrd_Rule_67_A1_P138 LoadBasedImmedMemoryDouble_Ldrd_Rule_67_A1_P138_instance_;
  const NamedLoadBasedMemory_Ldrex_Rule_69_A1_P142 LoadBasedMemory_Ldrex_Rule_69_A1_P142_instance_;
  const NamedLoadBasedMemory_Ldrexb_Rule_70_A1_P144 LoadBasedMemory_Ldrexb_Rule_70_A1_P144_instance_;
  const NamedLoadBasedMemory_Ldrexh_Rule_72_A1_P148 LoadBasedMemory_Ldrexh_Rule_72_A1_P148_instance_;
  const NamedLoadBasedMemoryDouble_Ldrexd_Rule_71_A1_P146 LoadBasedMemoryDouble_Ldrexd_Rule_71_A1_P146_instance_;
  const NamedLoadBasedOffsetMemory_Ldr_Rule_60_A1_P124 LoadBasedOffsetMemory_Ldr_Rule_60_A1_P124_instance_;
  const NamedLoadBasedOffsetMemory_Ldrb_Rule_64_A1_P132 LoadBasedOffsetMemory_Ldrb_Rule_64_A1_P132_instance_;
  const NamedLoadBasedOffsetMemory_Ldrh_Rule_76_A1_P156 LoadBasedOffsetMemory_Ldrh_Rule_76_A1_P156_instance_;
  const NamedLoadBasedOffsetMemory_Ldrsb_Rule_80_A1_P164 LoadBasedOffsetMemory_Ldrsb_Rule_80_A1_P164_instance_;
  const NamedLoadBasedOffsetMemory_Ldrsh_Rule_84_A1_P172 LoadBasedOffsetMemory_Ldrsh_Rule_84_A1_P172_instance_;
  const NamedLoadBasedOffsetMemoryDouble_Ldrd_Rule_68_A1_P140 LoadBasedOffsetMemoryDouble_Ldrd_Rule_68_A1_P140_instance_;
  const NamedLoadMultiple_Ldm_Ldmia_Ldmfd_Rule_53_A1_P110 LoadMultiple_Ldm_Ldmia_Ldmfd_Rule_53_A1_P110_instance_;
  const NamedLoadMultiple_Ldmda_Ldmfa_Rule_54_A1_P112 LoadMultiple_Ldmda_Ldmfa_Rule_54_A1_P112_instance_;
  const NamedLoadMultiple_Ldmdb_Ldmea_Rule_55_A1_P114 LoadMultiple_Ldmdb_Ldmea_Rule_55_A1_P114_instance_;
  const NamedLoadMultiple_Ldmib_Ldmed_Rule_56_A1_P116 LoadMultiple_Ldmib_Ldmed_Rule_56_A1_P116_instance_;
  const NamedMaskAddress_Bic_Rule_19_A1_P50 MaskAddress_Bic_Rule_19_A1_P50_instance_;
  const NamedStoreBasedImmedMemory_Str_Rule_194_A1_P384 StoreBasedImmedMemory_Str_Rule_194_A1_P384_instance_;
  const NamedStoreBasedImmedMemory_Strb_Rule_197_A1_P390 StoreBasedImmedMemory_Strb_Rule_197_A1_P390_instance_;
  const NamedStoreBasedImmedMemory_Strh_Rule_207_A1_P410 StoreBasedImmedMemory_Strh_Rule_207_A1_P410_instance_;
  const NamedStoreBasedImmedMemoryDouble_Strd_Rule_200_A1_P396 StoreBasedImmedMemoryDouble_Strd_Rule_200_A1_P396_instance_;
  const NamedStoreBasedMemoryDoubleRtBits0To3_Strexd_Rule_204_A1_P404 StoreBasedMemoryDoubleRtBits0To3_Strexd_Rule_204_A1_P404_instance_;
  const NamedStoreBasedMemoryRtBits0To3_Strex_Rule_202_A1_P400 StoreBasedMemoryRtBits0To3_Strex_Rule_202_A1_P400_instance_;
  const NamedStoreBasedMemoryRtBits0To3_Strexb_Rule_203_A1_P402 StoreBasedMemoryRtBits0To3_Strexb_Rule_203_A1_P402_instance_;
  const NamedStoreBasedMemoryRtBits0To3_Strexh_Rule_205_A1_P406 StoreBasedMemoryRtBits0To3_Strexh_Rule_205_A1_P406_instance_;
  const NamedStoreBasedOffsetMemory_Str_Rule_195_A1_P386 StoreBasedOffsetMemory_Str_Rule_195_A1_P386_instance_;
  const NamedStoreBasedOffsetMemory_Strb_Rule_198_A1_P392 StoreBasedOffsetMemory_Strb_Rule_198_A1_P392_instance_;
  const NamedStoreBasedOffsetMemory_Strh_Rule_208_A1_P412 StoreBasedOffsetMemory_Strh_Rule_208_A1_P412_instance_;
  const NamedStoreBasedOffsetMemoryDouble_Strd_Rule_201_A1_P398 StoreBasedOffsetMemoryDouble_Strd_Rule_201_A1_P398_instance_;
  const NamedTestIfAddressMasked_Tst_Rule_230_A1_P454 TestIfAddressMasked_Tst_Rule_230_A1_P454_instance_;
  const NamedVfpOp_Vabs_Rule_269_A2_P532 VfpOp_Vabs_Rule_269_A2_P532_instance_;
  const NamedVfpOp_Vadd_Rule_271_A2_P536 VfpOp_Vadd_Rule_271_A2_P536_instance_;
  const NamedVfpOp_Vcmp_Vcmpe_Rule_292_A1_P572 VfpOp_Vcmp_Vcmpe_Rule_292_A1_P572_instance_;
  const NamedVfpOp_Vcmp_Vcmpe_Rule_292_A2_P572 VfpOp_Vcmp_Vcmpe_Rule_292_A2_P572_instance_;
  const NamedVfpOp_Vcvt_Rule_297_A1_P582 VfpOp_Vcvt_Rule_297_A1_P582_instance_;
  const NamedVfpOp_Vcvt_Rule_298_A1_P584 VfpOp_Vcvt_Rule_298_A1_P584_instance_;
  const NamedVfpOp_Vcvt_Vcvtr_Rule_295_A1_P578 VfpOp_Vcvt_Vcvtr_Rule_295_A1_P578_instance_;
  const NamedVfpOp_Vcvtb_Vcvtt_Rule_300_A1_P588 VfpOp_Vcvtb_Vcvtt_Rule_300_A1_P588_instance_;
  const NamedVfpOp_Vdiv_Rule_301_A1_P590 VfpOp_Vdiv_Rule_301_A1_P590_instance_;
  const NamedVfpOp_Vm_la_ls_Rule_423_A2_P636 VfpOp_Vm_la_ls_Rule_423_A2_P636_instance_;
  const NamedVfpOp_Vmov_Rule_326_A2_P640 VfpOp_Vmov_Rule_326_A2_P640_instance_;
  const NamedVfpOp_Vmov_Rule_327_A2_P642 VfpOp_Vmov_Rule_327_A2_P642_instance_;
  const NamedVfpOp_Vmul_Rule_338_A2_P664 VfpOp_Vmul_Rule_338_A2_P664_instance_;
  const NamedVfpOp_Vneg_Rule_342_A2_P672 VfpOp_Vneg_Rule_342_A2_P672_instance_;
  const NamedVfpOp_Vnm_la_ls_ul_Rule_343_A1_P674 VfpOp_Vnm_la_ls_ul_Rule_343_A1_P674_instance_;
  const NamedVfpOp_Vnm_la_ls_ul_Rule_343_A2_P674 VfpOp_Vnm_la_ls_ul_Rule_343_A2_P674_instance_;
  const NamedVfpOp_Vsqrt_Rule_388_A1_P762 VfpOp_Vsqrt_Rule_388_A1_P762_instance_;
  const NamedVfpOp_Vsub_Rule_402_A2_P790 VfpOp_Vsub_Rule_402_A2_P790_instance_;
 private:

  // The following list of methods correspond to each decoder table,
  // and implements the pattern matching of the corresponding bit
  // patterns. After matching the corresponding bit patterns, they
  // either call other methods in this list (corresponding to another
  // decoder table), or they return the instance field that implements
  // the class decoder that should be used to decode the particular
  // instruction.
  inline const NamedClassDecoder& decode_ARMv7(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_branch_branch_with_link_and_block_data_transfer(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_coprocessor_instructions_and_supervisor_call(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_data_processing_and_miscellaneous_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_data_processing_immediate(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_data_processing_register(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_data_processing_register_shifted_register(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_extension_register_load_store_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_extra_load_store_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_floating_point_data_processing_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_halfword_multiply_and_multiply_accumulate(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_load_store_word_and_unsigned_byte(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_load_store_word_and_unsigned_byte_str_or_push(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_media_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_memory_hints_advanced_simd_instructions_and_miscellaneous_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_memory_hints_simd_10xxx11(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_miscellaneous_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_msr_immediate_and_hints(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_multiply_and_multiply_accumulate(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_other_floating_point_data_processing_instructions(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_packing_unpacking_saturation_and_reversal(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_parallel_addition_and_subtraction_signed(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_parallel_addition_and_subtraction_unsigned(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_saturating_addition_and_subtraction(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_signed_multiply_signed_and_unsigned_divide(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_synchronization_primitives(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_transfer_between_arm_core_and_extension_register_8_16_and_32_bit(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_transfer_between_arm_core_and_extension_registers_64_bit(
      const nacl_arm_dec::Instruction insn) const;
  inline const NamedClassDecoder& decode_unconditional_instructions(
      const nacl_arm_dec::Instruction insn) const;
  // Defines default action if parse tables don't define what action
  // to take.
  const NotImplementedNamed not_implemented_;
};

} // namespace nacl_arm_test
#endif  // NATIVE_CLIENT_SRC_TRUSTED_VALIDATOR_ARM_GEN_ARM32_DECODE_NAMED_DECODER_H_
