# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:39 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs_valid index[0] index[1] index_valid

.latch        n56 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n61 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n66 control.tehb.dataReg[0]  0
.latch        n71 control.tehb.dataReg[1]  0
.latch        n76 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n44
01 1
.names control.tehb.control.fullReg new_n44 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n47
11 1
.names ins_ready[1] new_n47 index[0]
00 0
.names ins[5] index[0] new_n49
11 1
.names ins[0] index[0] new_n50
10 1
.names new_n49 new_n50 new_n51
00 1
.names index[1] new_n51 outs[0]
00 1
.names ins[6] index[0] new_n53
11 1
.names ins[1] index[0] new_n54
10 1
.names new_n53 new_n54 new_n55
00 1
.names index[1] new_n55 outs[1]
00 1
.names ins[7] index[0] new_n57
11 1
.names ins[2] index[0] new_n58
10 1
.names new_n57 new_n58 new_n59
00 1
.names index[1] new_n59 outs[2]
00 1
.names ins[8] index[0] new_n61_1
11 1
.names ins[3] index[0] new_n62
10 1
.names new_n61_1 new_n62 new_n63
00 1
.names index[1] new_n63 outs[3]
00 1
.names ins[9] index[0] new_n65
11 1
.names ins[4] index[0] new_n66_1
10 1
.names new_n65 new_n66_1 new_n67
00 1
.names index[1] new_n67 outs[4]
00 1
.names ins_valid[0] new_n44 new_n69
00 1
.names control.tehb.control.fullReg new_n69 new_n70
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n70 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n70 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n73
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n74
01 1
.names new_n73 new_n74 new_n75
00 1
.names rst new_n75 new_n76_1
00 1
.names new_n70 new_n76_1 n76
01 1
.names new_n73 n76 n56
01 0
.names new_n74 n76 n61
01 0
.names control.tehb.control.fullReg new_n69 new_n80
00 1
.names new_n75 new_n80 new_n81
01 1
.names control.tehb.dataReg[0] new_n81 new_n82
10 1
.names new_n44 new_n81 new_n83
11 1
.names new_n82 new_n83 new_n84
00 1
.names rst new_n84 n66
00 1
.names rst control.tehb.dataReg[1] new_n86
01 1
.names new_n81 new_n86 n71
01 1
.end
