Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 00:27:09 2024
| Host         : PortatilMarcos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLK_top (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: inst_DivisorReloj/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   79          inf        0.000                      0                   79           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 3.468ns (54.199%)  route 2.930ns (45.801%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=26, routed)          0.760     1.216    inst_controlador_nivel/Q[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.150     1.366 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.171     3.536    display_top_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.862     6.398 r  display_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.398    display_top[6]
    T11                                                               r  display_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/boton_anterior_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 1.339ns (21.243%)  route 4.964ns (78.757%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          1.668     2.124    inst_CompSecuencia/Q[1]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     2.248 r  inst_CompSecuencia/boton_anterior[0]_i_22/O
                         net (fo=1, routed)           0.924     3.172    inst_CompSecuencia/boton_anterior[0]_i_22_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.296 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.296    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214     3.510 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.110     4.620    inst_CompSecuencia/p_2_in[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.297     4.917 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           0.711     5.627    inst_CompSecuencia/error_s1__1
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.124     5.751 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.552     6.303    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X2Y52          FDRE                                         r  inst_CompSecuencia/boton_anterior_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/boton_anterior_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 1.339ns (21.243%)  route 4.964ns (78.757%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          1.668     2.124    inst_CompSecuencia/Q[1]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     2.248 r  inst_CompSecuencia/boton_anterior[0]_i_22/O
                         net (fo=1, routed)           0.924     3.172    inst_CompSecuencia/boton_anterior[0]_i_22_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.296 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.296    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214     3.510 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.110     4.620    inst_CompSecuencia/p_2_in[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.297     4.917 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           0.711     5.627    inst_CompSecuencia/error_s1__1
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.124     5.751 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.552     6.303    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X2Y52          FDRE                                         r  inst_CompSecuencia/boton_anterior_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/boton_anterior_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 1.339ns (21.243%)  route 4.964ns (78.757%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          1.668     2.124    inst_CompSecuencia/Q[1]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     2.248 r  inst_CompSecuencia/boton_anterior[0]_i_22/O
                         net (fo=1, routed)           0.924     3.172    inst_CompSecuencia/boton_anterior[0]_i_22_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.296 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.296    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214     3.510 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.110     4.620    inst_CompSecuencia/p_2_in[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.297     4.917 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           0.711     5.627    inst_CompSecuencia/error_s1__1
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.124     5.751 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.552     6.303    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X2Y52          FDRE                                         r  inst_CompSecuencia/boton_anterior_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.478ns (55.567%)  route 2.781ns (44.433%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          0.918     1.374    inst_controlador_nivel/Q[1]
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.152     1.526 r  inst_controlador_nivel/display_top_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.389    display_top_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         2.870     6.259 r  display_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.259    display_top[1]
    V11                                                               r  display_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.479ns (56.803%)  route 2.646ns (43.197%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=26, routed)          0.771     1.227    inst_controlador_nivel/Q[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.150     1.377 r  inst_controlador_nivel/display_top_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.875     3.252    display_top_OBUF[4]
    U12                  OBUF (Prop_obuf_I_O)         2.873     6.125 r  display_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.125    display_top[4]
    U12                                                               r  display_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.477ns (56.777%)  route 2.647ns (43.223%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=26, routed)          0.760     1.216    inst_controlador_nivel/Q[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.150     1.366 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.887     3.253    display_top_OBUF[3]
    V12                  OBUF (Prop_obuf_I_O)         2.871     6.125 r  display_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.125    display_top[3]
    V12                                                               r  display_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CompSecuencia/indice_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_CompSecuencia/exito_s_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 1.344ns (21.973%)  route 4.773ns (78.027%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE                         0.000     0.000 r  inst_CompSecuencia/indice_reg[0]/C
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_CompSecuencia/indice_reg[0]/Q
                         net (fo=27, routed)          1.758     2.214    inst_CompSecuencia/out[0]
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.124     2.338 r  inst_CompSecuencia/boton_anterior[0]_i_41/O
                         net (fo=1, routed)           0.798     3.136    inst_CompSecuencia/boton_anterior[0]_i_41_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.124     3.260 f  inst_CompSecuencia/boton_anterior[0]_i_18/O
                         net (fo=1, routed)           0.000     3.260    inst_CompSecuencia/boton_anterior[0]_i_18_n_0
    SLICE_X5Y49          MUXF7 (Prop_muxf7_I1_O)      0.217     3.477 f  inst_CompSecuencia/boton_anterior_reg[0]_i_9/O
                         net (fo=2, routed)           1.154     4.630    inst_CompSecuencia/p_2_in[0]
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.299     4.929 r  inst_CompSecuencia/boton_anterior[0]_i_6/O
                         net (fo=4, routed)           0.874     5.803    inst_CompSecuencia/boton_anterior[0]_i_6_n_0
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.124     5.927 r  inst_CompSecuencia/exito_s_i_1/O
                         net (fo=1, routed)           0.189     6.117    inst_CompSecuencia/exito_s_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  inst_CompSecuencia/exito_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 1.339ns (21.933%)  route 4.766ns (78.067%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          1.668     2.124    inst_CompSecuencia/Q[1]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     2.248 r  inst_CompSecuencia/boton_anterior[0]_i_22/O
                         net (fo=1, routed)           0.924     3.172    inst_CompSecuencia/boton_anterior[0]_i_22_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.296 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.296    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214     3.510 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.110     4.620    inst_CompSecuencia/p_2_in[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.297     4.917 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           0.711     5.627    inst_CompSecuencia/error_s1__1
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.124     5.751 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.354     6.105    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  inst_CompSecuencia/indice_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 1.339ns (21.933%)  route 4.766ns (78.067%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=26, routed)          1.668     2.124    inst_CompSecuencia/Q[1]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     2.248 r  inst_CompSecuencia/boton_anterior[0]_i_22/O
                         net (fo=1, routed)           0.924     3.172    inst_CompSecuencia/boton_anterior[0]_i_22_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.296 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.296    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214     3.510 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.110     4.620    inst_CompSecuencia/p_2_in[2]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.297     4.917 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           0.711     5.627    inst_CompSecuencia/error_s1__1
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.124     5.751 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.354     6.105    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  inst_CompSecuencia/indice_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/C
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/Q
                         net (fo=2, routed)           0.131     0.259    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[2]
    SLICE_X1Y51          FDCE                                         r  inst_Control_Juego/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
    SLICE_X1Y51          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/Q
                         net (fo=2, routed)           0.133     0.274    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[0]
    SLICE_X0Y51          FDPE                                         r  inst_Control_Juego/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[0]/C
    SLICE_X0Y51          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.098     0.239    inst_Control_Juego/Q[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  inst_Control_Juego/FSM_onehot_nxt_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    inst_Control_Juego/FSM_onehot_nxt_state[1]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  inst_sync/sreg_reg[0]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync/sreg_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    inst_sync/sreg_reg_n_0_[0]
    SLICE_X2Y53          SRL16E                                       r  inst_sync/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/enable_CN_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.123%)  route 0.179ns (55.877%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[0]/C
    SLICE_X0Y51          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    inst_Control_Juego/Q[0]
    SLICE_X1Y52          FDRE                                         r  inst_Control_Juego/enable_CN_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[1]/C
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[1]/Q
                         net (fo=1, routed)           0.137     0.278    inst_Control_Juego/enable_ContS_s
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.046     0.324 r  inst_Control_Juego/FSM_onehot_nxt_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    inst_Control_Juego/FSM_onehot_nxt_state[2]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/enable_CompS_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.128ns (39.433%)  route 0.197ns (60.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[2]/C
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_Control_Juego/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.197     0.325    inst_Control_Juego/Q[1]
    SLICE_X1Y52          FDRE                                         r  inst_Control_Juego/enable_CompS_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_EDGEDTCTR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_EDGEDTCTR/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.148ns (45.552%)  route 0.177ns (54.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE                         0.000     0.000 r  inst_EDGEDTCTR/sreg_reg[0]/C
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_EDGEDTCTR/sreg_reg[0]/Q
                         net (fo=2, routed)           0.177     0.325    inst_EDGEDTCTR/sreg[0]
    SLICE_X1Y52          FDRE                                         r  inst_EDGEDTCTR/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.857%)  route 0.173ns (48.143%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[3]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[3]/Q
                         net (fo=4, routed)           0.173     0.314    inst_DivisorReloj/contador[3]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  inst_DivisorReloj/contador[5]_i_2/O
                         net (fo=1, routed)           0.000     0.359    inst_DivisorReloj/contador[5]_i_2_n_0
    SLICE_X0Y72          FDRE                                         r  inst_DivisorReloj/contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[1]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[1]/Q
                         net (fo=6, routed)           0.185     0.326    inst_DivisorReloj/contador[1]
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.043     0.369 r  inst_DivisorReloj/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    inst_DivisorReloj/contador[4]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  inst_DivisorReloj/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------





