{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700789052741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700789052751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:24:12 2023 " "Processing started: Thu Nov 23 17:24:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700789052751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789052751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789052751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700789053807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700789053807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "../shifter_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/shifter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "../regfile_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/makac/cpen-211/lab6/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065530 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_load " "Found entity 2: regfile_load" {  } { { "../regfile.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/makac/cpen-211/lab6/lab6/lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065545 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065545 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065545 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/lab6_autograder_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/lab6_autograder_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_check " "Found entity 1: lab6_check" {  } { { "../lab6_autograder_check.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_autograder_check.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/instruction_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/instruction_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register_tb " "Found entity 1: instruction_register_tb" {  } { { "../instruction_register_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/instruction_register_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/instruction_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/instruction_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../instruction_register.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/instruction_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/instruction_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/instruction_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder_tb " "Found entity 1: instruction_decoder_tb" {  } { { "../instruction_decoder_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/instruction_decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065578 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Instruction_Decoder.sv " "Entity \"Mux\" obtained from \"../Instruction_Decoder.sv\" instead of from Quartus Prime megafunction library" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 65 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1700789065588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/instruction_decoder.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/makac/cpen-211/lab6/lab6/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder " "Found entity 1: Instruction_Decoder" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065588 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux " "Found entity 2: Mux" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065588 ""} { "Info" "ISGN_ENTITY_NAME" "3 signExtend8 " "Found entity 3: signExtend8" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065588 ""} { "Info" "ISGN_ENTITY_NAME" "4 SignExtension " "Found entity 4: SignExtension" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065588 ""} { "Info" "ISGN_ENTITY_NAME" "5 signExtend5 " "Found entity 5: signExtend5" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/fsm_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/fsm_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller_tb " "Found entity 1: fsm_controller_tb" {  } { { "../fsm_controller_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm_controller.sv(435) " "Verilog HDL warning at fsm_controller.sv(435): extended using \"x\" or \"z\"" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700789065601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/fsm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/fsm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "../datapath_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/datapath.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/makac/cpen-211/lab6/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065622 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_load " "Found entity 2: reg_load" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065622 ""} { "Info" "ISGN_ENTITY_NAME" "3 source_mux_a " "Found entity 3: source_mux_a" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065622 ""} { "Info" "ISGN_ENTITY_NAME" "4 source_mux_b " "Found entity 4: source_mux_b" {  } { { "../datapath.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "../cpu_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu_tb.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../alu_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/makac/cpen-211/lab6/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/makac/cpen-211/lab6/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700789065647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789065647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AlUop instruction_decoder_tb.sv(18) " "Verilog HDL Implicit Net warning at instruction_decoder_tb.sv(18): created implicit net for \"AlUop\"" {  } { { "../instruction_decoder_tb.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/instruction_decoder_tb.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700789065707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../lab6_top.sv" "IN" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "../lab6_top.sv" "REG" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "../lab6_top.sv" "U" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:U\|instruction_register:instructionRegister " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:U\|instruction_register:instructionRegister\"" {  } { { "../cpu.sv" "instructionRegister" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decoder cpu:U\|Instruction_Decoder:instructionDecoder " "Elaborating entity \"Instruction_Decoder\" for hierarchy \"cpu:U\|Instruction_Decoder:instructionDecoder\"" {  } { { "../cpu.sv" "instructionDecoder" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux cpu:U\|Instruction_Decoder:instructionDecoder\|Mux:muxInDecoder " "Elaborating entity \"Mux\" for hierarchy \"cpu:U\|Instruction_Decoder:instructionDecoder\|Mux:muxInDecoder\"" {  } { { "../Instruction_Decoder.sv" "muxInDecoder" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065763 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Instruction_Decoder.sv(74) " "Verilog HDL Case Statement information at Instruction_Decoder.sv(74): all case item expressions in this case statement are onehot" {  } { { "../Instruction_Decoder.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700789065764 "|lab6_top|cpu:U|Instruction_Decoder:instructionDecoder|Mux:muxInDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension cpu:U\|Instruction_Decoder:instructionDecoder\|SignExtension:extend8 " "Elaborating entity \"SignExtension\" for hierarchy \"cpu:U\|Instruction_Decoder:instructionDecoder\|SignExtension:extend8\"" {  } { { "../Instruction_Decoder.sv" "extend8" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension cpu:U\|Instruction_Decoder:instructionDecoder\|SignExtension:extend5 " "Elaborating entity \"SignExtension\" for hierarchy \"cpu:U\|Instruction_Decoder:instructionDecoder\|SignExtension:extend5\"" {  } { { "../Instruction_Decoder.sv" "extend5" { Text "C:/Users/makac/cpen-211/lab6/lab6/Instruction_Decoder.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller cpu:U\|fsm_controller:FSM " "Elaborating entity \"fsm_controller\" for hierarchy \"cpu:U\|fsm_controller:FSM\"" {  } { { "../cpu.sv" "FSM" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065775 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "fsm_controller.sv(429) " "Verilog HDL Casex/Casez warning at fsm_controller.sv(429): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 429 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1700789065776 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "fsm_controller.sv(432) " "Verilog HDL Casex/Casez warning at fsm_controller.sv(432): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 432 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1700789065776 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "fsm_controller.sv(437) " "Verilog HDL Casex/Casez warning at fsm_controller.sv(437): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 437 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1700789065776 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(452) " "Verilog HDL assignment warning at fsm_controller.sv(452): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(453) " "Verilog HDL assignment warning at fsm_controller.sv(453): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(454) " "Verilog HDL assignment warning at fsm_controller.sv(454): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(455) " "Verilog HDL assignment warning at fsm_controller.sv(455): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(456) " "Verilog HDL assignment warning at fsm_controller.sv(456): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(457) " "Verilog HDL assignment warning at fsm_controller.sv(457): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(458) " "Verilog HDL assignment warning at fsm_controller.sv(458): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(459) " "Verilog HDL assignment warning at fsm_controller.sv(459): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(460) " "Verilog HDL assignment warning at fsm_controller.sv(460): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(461) " "Verilog HDL assignment warning at fsm_controller.sv(461): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(462) " "Verilog HDL assignment warning at fsm_controller.sv(462): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 fsm_controller.sv(463) " "Verilog HDL assignment warning at fsm_controller.sv(463): truncated value with size 15 to match size of target (13)" {  } { { "../fsm_controller.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/fsm_controller.sv" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700789065777 "|lab6_top|cpu:U|fsm_controller:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "../cpu.sv" "DP" { Text "C:/Users/makac/cpen-211/lab6/lab6/cpu.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_load cpu:U\|datapath:DP\|regfile:REGFILE\|regfile_load:load0 " "Elaborating entity \"regfile_load\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|regfile_load:load0\"" {  } { { "../regfile.sv" "load0" { Text "C:/Users/makac/cpen-211/lab6/lab6/regfile.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_load cpu:U\|datapath:DP\|reg_load:A3 " "Elaborating entity \"reg_load\" for hierarchy \"cpu:U\|datapath:DP\|reg_load:A3\"" {  } { { "../datapath.sv" "A3" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source_mux_a cpu:U\|datapath:DP\|source_mux_a:A6 " "Elaborating entity \"source_mux_a\" for hierarchy \"cpu:U\|datapath:DP\|source_mux_a:A6\"" {  } { { "../datapath.sv" "A6" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:U1_inst " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:U1_inst\"" {  } { { "../datapath.sv" "U1_inst" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source_mux_b cpu:U\|datapath:DP\|source_mux_b:B7 " "Elaborating entity \"source_mux_b\" for hierarchy \"cpu:U\|datapath:DP\|source_mux_b:B7\"" {  } { { "../datapath.sv" "B7" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu_inst\"" {  } { { "../datapath.sv" "alu_inst" { Text "C:/Users/makac/cpen-211/lab6/lab6/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../lab6_top.sv" "H0" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789065882 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700789066709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700789067056 "|lab6_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700789067056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700789067166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/makac/cpen-211/lab6/lab6/synthesis/output_files/lab6_top.map.smsg " "Generated suppressed messages file C:/Users/makac/cpen-211/lab6/lab6/synthesis/output_files/lab6_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789067838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700789068169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700789068169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../lab6_top.sv" "" { Text "C:/Users/makac/cpen-211/lab6/lab6/lab6_top.sv" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700789068406 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700789068406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "519 " "Implemented 519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700789068408 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700789068408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700789068408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700789068408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700789068426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 17:24:28 2023 " "Processing ended: Thu Nov 23 17:24:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700789068426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700789068426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700789068426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700789068426 ""}
