$date
	Sat Jun 22 19:58:36 2024
$end
$version
	QuestaSim Version 2022.4
$end
$timescale
	1ps
$end

$scope module countercomponent $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # int_counter $end
$var wire 1 $ unsigned_counter [3] $end
$var wire 1 % unsigned_counter [2] $end
$var wire 1 & unsigned_counter [1] $end
$var wire 1 ' unsigned_counter [0] $end
$var wire 32 ( int_counter_reg $end
$var wire 1 ) unsigned_counter_reg [3] $end
$var wire 1 * unsigned_counter_reg [2] $end
$var wire 1 + unsigned_counter_reg [1] $end
$var wire 1 , unsigned_counter_reg [0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0$
0%
0&
0'
0)
0*
0+
0,
b0 #
b0 (
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
0"
1,
b1 (
1'
b1 #
#25000
0!
#30000
1!
0,
1+
b10 (
0'
1&
b10 #
#35000
0!
#40000
1!
1,
b11 (
1'
b11 #
#45000
0!
#50000
1!
0,
0+
1*
b100 (
0'
0&
1%
b100 #
#55000
0!
#60000
1!
1,
b101 (
1'
b101 #
#65000
0!
#70000
1!
0,
1+
b110 (
0'
1&
b110 #
#75000
0!
#80000
1!
1,
b111 (
1'
b111 #
#85000
0!
#90000
1!
0,
0+
0*
1)
b1000 (
0'
0&
0%
1$
b1000 #
#95000
0!
#100000
1!
1,
b1001 (
1'
b1001 #
#105000
0!
#110000
1!
0,
1+
b1010 (
0'
1&
b1010 #
#115000
0!
#120000
1!
0+
0)
b0 (
0&
0$
b0 #
#125000
0!
#130000
1!
1,
b1 (
1'
b1 #
#135000
0!
#140000
b100 #
1%
0'
1!
0,
1+
b10 (
#145000
0!
#150000
1!
1&
0%
b10 #
1,
b11 (
1'
b11 #
#155000
0!
#160000
1!
0,
0+
1*
b100 (
0'
0&
1%
b100 #
#165000
0!
#170000
1!
1,
b101 (
1'
b101 #
#175000
0!
#180000
1!
0,
1+
b110 (
0'
1&
b110 #
#185000
0!
#190000
1!
1,
b111 (
1'
b111 #
#195000
0!
#200000
1!
0,
0+
0*
1)
b1000 (
0'
0&
0%
1$
b1000 #
#205000
0!
#210000
1!
1,
b1001 (
1'
b1001 #
#215000
0!
#220000
1!
0,
1+
b1010 (
0'
1&
b1010 #
#225000
0!
#230000
1!
0+
0)
b0 (
0&
0$
b0 #
#235000
0!
#240000
1!
1,
b1 (
1'
b1 #
#245000
0!
