

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_18_x2'
================================================================
* Date:           Tue Sep  6 09:44:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7175|     7175|  23.914 us|  23.914 us|  7175|  7175|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_18_x2_loop_1_C_drain_IO_L1_out_18_x2_loop_2                                 |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_18_x2_loop_4_C_drain_IO_L1_out_18_x2_loop_5_C_drain_IO_L1_out_18_x2_loop_6  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      287|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      261|     -|
|Register             |        -|      -|      451|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      483|      645|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_split_V_U  |C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    |local_C_V_U         |C_drain_IO_L1_out_boundary_0_x1_local_C_V         |        2|   0|   0|    0|   512|   64|     1|        32768|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                  |        2|  32|  33|    0|   514|   96|     2|        32832|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17723_fu_532_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln691_475_fu_355_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_476_fu_402_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_477_fu_468_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_478_fu_543_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_300_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln890_216_fu_549_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_217_fu_390_p2            |         +|   0|  0|  20|          13|           1|
    |add_ln890_fu_288_p2                |         +|   0|  0|  18|          11|           1|
    |and_ln17715_fu_454_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state9     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i53_fu_428_p2                |      icmp|   0|  0|   9|           4|           3|
    |cmp_i_i_mid1_fu_422_p2             |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln89052_fu_306_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_348_fu_396_p2           |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln890_349_fu_408_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_350_fu_448_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_294_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp1_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_474_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln17715_1_fu_434_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln17715_2_fu_496_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln17715_fu_414_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_536_fu_320_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln890_537_fu_460_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_538_fu_480_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln890_539_fu_504_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_540_fu_520_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_541_fu_555_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_312_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln17715_fu_442_p2              |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 287|         149|         114|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  43|          8|    1|          8|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                         |   9|          2|    1|          2|
    |ap_phi_mux_c6_V_phi_fu_205_p4                   |   9|          2|    7|         14|
    |ap_phi_mux_c7_V_phi_fu_216_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_194_p4         |   9|          2|   11|         22|
    |ap_phi_reg_pp1_iter3_fifo_data_21_reg_278       |  14|          3|   64|        192|
    |buf_data_split_V_address0                       |  14|          3|    1|          3|
    |buf_data_split_V_d0                             |  14|          3|   32|         96|
    |c4_V_reg_234                                    |   9|          2|    4|          8|
    |c5_V_reg_256                                    |   9|          2|    5|         10|
    |c6_V_97_reg_267                                 |   9|          2|    6|         12|
    |c6_V_reg_201                                    |   9|          2|    7|         14|
    |c7_V_reg_212                                    |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_5_1_x2101_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten22_reg_223                        |   9|          2|   13|         26|
    |indvar_flatten8_reg_245                         |   9|          2|   11|         22|
    |indvar_flatten_reg_190                          |   9|          2|   11|         22|
    |local_C_V_address0                              |  14|          3|    9|         27|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 261|         56|  199|        510|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln691_475_reg_598                      |   5|   0|    5|          0|
    |add_ln890_reg_573                          |  11|   0|   11|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_21_reg_278  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_fifo_data_21_reg_278  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_fifo_data_21_reg_278  |  64|   0|   64|          0|
    |c4_V_reg_234                               |   4|   0|    4|          0|
    |c5_V_reg_256                               |   5|   0|    5|          0|
    |c6_V_97_reg_267                            |   6|   0|    6|          0|
    |c6_V_reg_201                               |   7|   0|    7|          0|
    |c7_V_reg_212                               |   5|   0|    5|          0|
    |icmp_ln890_348_reg_608                     |   1|   0|    1|          0|
    |icmp_ln890_reg_578                         |   1|   0|    1|          0|
    |icmp_ln890_reg_578_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten22_reg_223                   |  13|   0|   13|          0|
    |indvar_flatten8_reg_245                    |  11|   0|   11|          0|
    |indvar_flatten_reg_190                     |  11|   0|   11|          0|
    |local_C_V_addr_49_reg_626                  |   9|   0|    9|          0|
    |local_C_V_addr_reg_592                     |   9|   0|    9|          0|
    |local_C_V_addr_reg_592_pp0_iter1_reg       |   9|   0|    9|          0|
    |select_ln17715_1_reg_612                   |   1|   0|    1|          0|
    |select_ln890_536_reg_582                   |   7|   0|    7|          0|
    |trunc_ln890_reg_587                        |   1|   0|    1|          0|
    |icmp_ln890_348_reg_608                     |  64|  32|    1|          0|
    |select_ln17715_1_reg_612                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 451|  64|  325|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L1_out_18_x2|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_6_x2128|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_6_x2128|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_6_x2128|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_din      |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_5_x2127|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_5_x2127|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_5_x2127|       pointer|
|fifo_C_drain_PE_5_1_x2101_dout                    |   in|   32|     ap_fifo|                 fifo_C_drain_PE_5_1_x2101|       pointer|
|fifo_C_drain_PE_5_1_x2101_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_5_1_x2101|       pointer|
|fifo_C_drain_PE_5_1_x2101_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_5_1_x2101|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

