test_branch3
10 data structures

combo_test1:

Performance counter stats for 'build/boot tytest test/master-thesis/combo_test1.mi' (10 runs):

          9,901,97 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,54% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            14,673      page-faults:u             #    0,001 M/sec                    ( +-  0,00% )
    32,092,392,552      cycles:u                  #    3,241 GHz                      ( +-  0,38% )
    14,400,816,322      stalled-cycles-frontend:u #   44,87% frontend cycles idle     ( +-  0,88% )
    56,924,359,960      instructions:u            #    1,77  insn per cycle         
                                                  #    0,25  stalled cycles per insn  ( +-  0,01% )
    12,687,747,099      branches:u                # 1281,336 M/sec                    ( +-  0,01% )
        19,695,135      branch-misses:u           #    0,16% of all branches          ( +-  0,50% )

            9,9051 +- 0,0544 seconds time elapsed  ( +-  0,55% )
            
            
push_last_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/push_last_pop,mi' (10 runs):

         19,949,24 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,08% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            32,856      page-faults:u             #    0,002 M/sec                    ( +-  0,00% )
    64,659,752,908      cycles:u                  #    3,241 GHz                      ( +-  0,09% )
    29,650,039,211      stalled-cycles-frontend:u #   45,86% frontend cycles idle     ( +-  0,22% )
   113,555,702,138      instructions:u            #    1,76  insn per cycle         
                                                  #    0,26  stalled cycles per insn  ( +-  0,03% )
    25,396,504,171      branches:u                # 1273,056 M/sec                    ( +-  0,02% )
        27,712,950      branch-misses:u           #    0,11% of all branches          ( +-  0,90% )

           19,9573 +- 0,0165 seconds time elapsed  ( +-  0,08% )
           
           
rep_first:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_first,mi' (10 runs):

        115,587,27 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,03% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            15,178      page-faults:u             #    0,131 K/sec                    ( +-  0,00% )
   376,702,735,386      cycles:u                  #    3,259 GHz                      ( +-  0,02% )
    66,608,329,216      stalled-cycles-frontend:u #   17,68% frontend cycles idle     ( +-  0,17% )
   894,859,779,319      instructions:u            #    2,38  insn per cycle         
                                                  #    0,07  stalled cycles per insn  ( +-  0,00% )
   218,445,480,951      branches:u                # 1889,875 M/sec                    ( +-  0,00% )
        58,771,237      branch-misses:u           #    0,03% of all branches          ( +-  0,03% )

          115,6086 +- 0,0297 seconds time elapsed  ( +-  0,03% )
          
          
rep_last:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_last,mi' (10 runs):

        115,639,05 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,02% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            20,828      page-faults:u             #    0,180 K/sec                    ( +-  0,00% )
   376,915,741,152      cycles:u                  #    3,259 GHz                      ( +-  0,02% )
    66,684,051,298      stalled-cycles-frontend:u #   17,69% frontend cycles idle     ( +-  0,14% )
   895,204,989,391      instructions:u            #    2,38  insn per cycle         
                                                  #    0,07  stalled cycles per insn  ( +-  0,00% )
   218,523,974,494      branches:u                # 1889,707 M/sec                    ( +-  0,00% )
        59,226,448      branch-misses:u           #    0,03% of all branches          ( +-  0,13% )

          115,6687 +- 0,0255 seconds time elapsed  ( +-  0,02% )
          
          
rep_length:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_length,mi' (10 runs):

        115,646,36 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,02% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            20,883      page-faults:u             #    0,181 K/sec                    ( +-  0,00% )
   376,895,279,704      cycles:u                  #    3,259 GHz                      ( +-  0,02% )
    66,474,792,479      stalled-cycles-frontend:u #   17,64% frontend cycles idle     ( +-  0,13% )
   895,234,284,152      instructions:u            #    2,38  insn per cycle         
                                                  #    0,07  stalled cycles per insn  ( +-  0,00% )
   218,530,530,812      branches:u                # 1889,645 M/sec                    ( +-  0,00% )
        59,215,710      branch-misses:u           #    0,03% of all branches          ( +-  0,10% )

          115,6611 +- 0,0234 seconds time elapsed  ( +-  0,02% )
          
          
rep_nth:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_nth,mi' (10 runs):

        116,053,30 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,03% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            17,235      page-faults:u             #    0,149 K/sec                    ( +-  0,00% )
   378,250,822,652      cycles:u                  #    3,259 GHz                      ( +-  0,02% )
    68,598,412,171      stalled-cycles-frontend:u #   18,14% frontend cycles idle     ( +-  0,17% )
   897,736,871,664      instructions:u            #    2,37  insn per cycle         
                                                  #    0,08  stalled cycles per insn  ( +-  0,00% )
   219,146,074,933      branches:u                # 1888,323 M/sec                    ( +-  0,00% )
        59,073,086      branch-misses:u           #    0,03% of all branches          ( +-  0,03% )

          116,0814 +- 0,0306 seconds time elapsed  ( +-  0,03% )
          
          
rep_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_pop,mi' (10 runs):

        116,421,31 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,03% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            25,509      page-faults:u             #    0,219 K/sec                    ( +-  0,00% )
   379,412,266,959      cycles:u                  #    3,259 GHz                      ( +-  0,03% )
    67,156,972,858      stalled-cycles-frontend:u #   17,70% frontend cycles idle     ( +-  0,23% )
   900,843,979,740      instructions:u            #    2,37  insn per cycle         
                                                  #    0,07  stalled cycles per insn  ( +-  0,00% )
   219,854,970,288      branches:u                # 1888,443 M/sec                    ( +-  0,00% )
        59,455,239      branch-misses:u           #    0,03% of all branches          ( +-  0,04% )

          116,4379 +- 0,0411 seconds time elapsed  ( +-  0,04% )
          
          
rep_push_last_filter:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_push_last_filter,mi' (10 runs):

        116,937,80 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,02% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            25,702      page-faults:u             #    0,220 K/sec                    ( +-  0,00% )
   381,115,530,372      cycles:u                  #    3,259 GHz                      ( +-  0,03% )
    70,374,686,247      stalled-cycles-frontend:u #   18,47% frontend cycles idle     ( +-  0,18% )
   903,518,131,316      instructions:u            #    2,37  insn per cycle         
                                                  #    0,08  stalled cycles per insn  ( +-  0,00% )
   220,506,739,177      branches:u                # 1885,675 M/sec                    ( +-  0,00% )
        59,708,040      branch-misses:u           #    0,03% of all branches          ( +-  0,03% )

          116,9638 +- 0,0311 seconds time elapsed  ( +-  0,03% )
          
rep_push_last:

Only picture available.

117,200 +- 0,570 (+- 0,49%)
          
          
rep_push:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_push,mi' (10 runs):

        116,533,95 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,02% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            23,726      page-faults:u             #    0,204 K/sec                    ( +-  0,00% )
   379,791,901,679      cycles:u                  #    3,259 GHz                      ( +-  0,02% )
    69,745,364,211      stalled-cycles-frontend:u #   18,36% frontend cycles idle     ( +-  0,12% )
   900,823,400,172      instructions:u            #    2,37  insn per cycle         
                                                  #    0,08  stalled cycles per insn  ( +-  0,00% )
   219,848,832,965      branches:u                # 1886,565 M/sec                    ( +-  0,00% )
        59,581,844      branch-misses:u           #    0,03% of all branches          ( +-  0,08% )

          116,5511 +- 0,0231 seconds time elapsed  ( +-  0,02% )
          
          
sequence_tasks:

Performance counter stats for 'build/boot tytest test/master-thesis/sequence_tasks,mi' (10 runs):

         29,595,03 msec task-clock:u              #    1,000 CPUs utilized            ( +-  0,19% )
                 0      context-switches:u        #    0,000 K/sec                  
                 0      cpu-migrations:u          #    0,000 K/sec                  
            10,576      page-faults:u             #    0,357 K/sec                    ( +-  0,00% )
    96,122,104,258      cycles:u                  #    3,248 GHz                      ( +-  0,18% )
    51,261,852,773      stalled-cycles-frontend:u #   53,33% frontend cycles idle     ( +-  0,31% )
   152,405,185,043      instructions:u            #    1,59  insn per cycle         
                                                  #    0,34  stalled cycles per insn  ( +-  0,10% )
    32,462,169,322      branches:u                # 1096,879 M/sec                    ( +-  0,06% )
        75,016,530      branch-misses:u           #    0,23% of all branches          ( +-  2,33% )

           29,6047 +- 0,0574 seconds time elapsed  ( +-  0,19% )
