{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 20:28:55 2017 " "Info: Processing started: Fri May 12 20:28:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off autoseller -c autoseller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off autoseller -c autoseller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 224 112 280 240 "CLK" "" } { 216 280 344 232 "CLK" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register seller:inst\|cur_state.st2 seller:inst\|cur_state.st0 304.04 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 304.04 MHz between source register \"seller:inst\|cur_state.st2\" and destination register \"seller:inst\|cur_state.st0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.818 ns + Longest register register " "Info: + Longest register to register delay is 1.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seller:inst\|cur_state.st2 1 REG LC_X1_Y6_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N4; Fanout = 4; REG Node = 'seller:inst\|cur_state.st2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seller:inst|cur_state.st2 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.804 ns) 1.818 ns seller:inst\|cur_state.st0 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(1.014 ns) + CELL(0.804 ns) = 1.818 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'seller:inst\|cur_state.st0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { seller:inst|cur_state.st2 seller:inst|cur_state.st0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 44.22 % ) " "Info: Total cell delay = 0.804 ns ( 44.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 55.78 % ) " "Info: Total interconnect delay = 1.014 ns ( 55.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { seller:inst|cur_state.st2 seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.818 ns" { seller:inst|cur_state.st2 {} seller:inst|cur_state.st0 {} } { 0.000ns 1.014ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 224 112 280 240 "CLK" "" } { 216 280 344 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns seller:inst\|cur_state.st0 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'seller:inst\|cur_state.st0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 224 112 280 240 "CLK" "" } { 216 280 344 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns seller:inst\|cur_state.st2 2 REG LC_X1_Y6_N4 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y6_N4; Fanout = 4; REG Node = 'seller:inst\|cur_state.st2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { seller:inst|cur_state.st2 seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.818 ns" { seller:inst|cur_state.st2 {} seller:inst|cur_state.st0 {} } { 0.000ns 1.014ns } { 0.000ns 0.804ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { seller:inst|cur_state.st0 {} } {  } {  } "" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "seller:inst\|cur_state.st0 Y CLK 2.114 ns register " "Info: tsu for register \"seller:inst\|cur_state.st0\" (data pin = \"Y\", clock pin = \"CLK\") is 2.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.462 ns + Longest pin register " "Info: + Longest pin to register delay is 5.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Y 1 PIN PIN_4 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 5; PIN Node = 'Y'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 184 112 280 200 "Y" "" } { 176 280 344 192 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.269 ns) + CELL(1.061 ns) 5.462 ns seller:inst\|cur_state.st0 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(3.269 ns) + CELL(1.061 ns) = 5.462 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'seller:inst\|cur_state.st0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { Y seller:inst|cur_state.st0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 40.15 % ) " "Info: Total cell delay = 2.193 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 59.85 % ) " "Info: Total interconnect delay = 3.269 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { Y seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { Y {} Y~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 3.269ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 224 112 280 240 "CLK" "" } { 216 280 344 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns seller:inst\|cur_state.st0 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'seller:inst\|cur_state.st0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { Y seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { Y {} Y~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 3.269ns } { 0.000ns 1.132ns 1.061ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK S seller:inst\|cur_state.st2 11.152 ns register " "Info: tco from clock \"CLK\" to destination pin \"S\" through register \"seller:inst\|cur_state.st2\" is 11.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 224 112 280 240 "CLK" "" } { 216 280 344 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns seller:inst\|cur_state.st2 2 REG LC_X1_Y6_N4 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y6_N4; Fanout = 4; REG Node = 'seller:inst\|cur_state.st2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.095 ns + Longest register pin " "Info: + Longest register to pin delay is 7.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seller:inst\|cur_state.st2 1 REG LC_X1_Y6_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N4; Fanout = 4; REG Node = 'seller:inst\|cur_state.st2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seller:inst|cur_state.st2 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.914 ns) 1.866 ns seller:inst\|Selector0~0 2 COMB LC_X1_Y6_N6 1 " "Info: 2: + IC(0.952 ns) + CELL(0.914 ns) = 1.866 ns; Loc. = LC_X1_Y6_N6; Fanout = 1; COMB Node = 'seller:inst\|Selector0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { seller:inst|cur_state.st2 seller:inst|Selector0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(2.322 ns) 7.095 ns S 3 PIN PIN_43 0 " "Info: 3: + IC(2.907 ns) + CELL(2.322 ns) = 7.095 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'S'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { seller:inst|Selector0~0 S } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 176 504 680 192 "S" "" } { 168 464 504 184 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 45.61 % ) " "Info: Total cell delay = 3.236 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.859 ns ( 54.39 % ) " "Info: Total interconnect delay = 3.859 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.095 ns" { seller:inst|cur_state.st2 seller:inst|Selector0~0 S } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.095 ns" { seller:inst|cur_state.st2 {} seller:inst|Selector0~0 {} S {} } { 0.000ns 0.952ns 2.907ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st2 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.095 ns" { seller:inst|cur_state.st2 seller:inst|Selector0~0 S } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.095 ns" { seller:inst|cur_state.st2 {} seller:inst|Selector0~0 {} S {} } { 0.000ns 0.952ns 2.907ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "X S 9.633 ns Longest " "Info: Longest tpd from source pin \"X\" to destination pin \"S\" is 9.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 PIN PIN_95 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_95; Fanout = 5; PIN Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 144 112 280 160 "X" "" } { 136 280 344 152 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.761 ns) + CELL(0.511 ns) 4.404 ns seller:inst\|Selector0~0 2 COMB LC_X1_Y6_N6 1 " "Info: 2: + IC(2.761 ns) + CELL(0.511 ns) = 4.404 ns; Loc. = LC_X1_Y6_N6; Fanout = 1; COMB Node = 'seller:inst\|Selector0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.272 ns" { X seller:inst|Selector0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.907 ns) + CELL(2.322 ns) 9.633 ns S 3 PIN PIN_43 0 " "Info: 3: + IC(2.907 ns) + CELL(2.322 ns) = 9.633 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'S'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.229 ns" { seller:inst|Selector0~0 S } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 176 504 680 192 "S" "" } { 168 464 504 184 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 41.16 % ) " "Info: Total cell delay = 3.965 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.668 ns ( 58.84 % ) " "Info: Total interconnect delay = 5.668 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { X seller:inst|Selector0~0 S } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.633 ns" { X {} X~combout {} seller:inst|Selector0~0 {} S {} } { 0.000ns 0.000ns 2.761ns 2.907ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "seller:inst\|cur_state.st0 X CLK -1.219 ns register " "Info: th for register \"seller:inst\|cur_state.st0\" (data pin = \"X\", clock pin = \"CLK\") is -1.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 224 112 280 240 "CLK" "" } { 216 280 344 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns seller:inst\|cur_state.st0 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'seller:inst\|cur_state.st0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.121 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 PIN PIN_95 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_95; Fanout = 5; PIN Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller.bdf" "" { Schematic "F:/quartus/autoseller/autoseller.bdf" { { 144 112 280 160 "X" "" } { 136 280 344 152 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(1.183 ns) 5.121 ns seller:inst\|cur_state.st0 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(2.806 ns) + CELL(1.183 ns) = 5.121 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'seller:inst\|cur_state.st0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.989 ns" { X seller:inst|cur_state.st0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller/seller.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 45.21 % ) " "Info: Total cell delay = 2.315 ns ( 45.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.806 ns ( 54.79 % ) " "Info: Total interconnect delay = 2.806 ns ( 54.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { X seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { X {} X~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 2.806ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { X seller:inst|cur_state.st0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { X {} X~combout {} seller:inst|cur_state.st0 {} } { 0.000ns 0.000ns 2.806ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 20:28:56 2017 " "Info: Processing ended: Fri May 12 20:28:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
