Analysis & Synthesis report for P1
Sun Mar 17 23:32:42 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_level|fsm:FSM|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: datapath:DATAPATH
 12. Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:I_MUX
 13. Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:X_MUX
 14. Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:Y_MUX
 15. Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:RESULT_MUX
 16. Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:I_REG
 17. Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:X_REG
 18. Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:Y_REG
 19. Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:N_REG
 20. Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:RESULT_REG
 21. Parameter Settings for User Entity Instance: datapath:DATAPATH|add:ADD1
 22. Parameter Settings for User Entity Instance: datapath:DATAPATH|add:ADD2
 23. Parameter Settings for User Entity Instance: datapath:DATAPATH|comparator:N_COMP
 24. Parameter Settings for User Entity Instance: datapath:DATAPATH|comparator:LE_COMP
 25. Port Connectivity Checks: "datapath:DATAPATH|comparator:LE_COMP"
 26. Port Connectivity Checks: "datapath:DATAPATH|comparator:N_COMP"
 27. Port Connectivity Checks: "datapath:DATAPATH|add:ADD1"
 28. Port Connectivity Checks: "datapath:DATAPATH|mux:RESULT_MUX"
 29. Port Connectivity Checks: "datapath:DATAPATH|mux:Y_MUX"
 30. Port Connectivity Checks: "datapath:DATAPATH|mux:X_MUX"
 31. Port Connectivity Checks: "datapath:DATAPATH|mux:I_MUX"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 17 23:32:41 2024          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; P1                                             ;
; Top-level Entity Name              ; top_level                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 149                                            ;
;     Total combinational functions  ; 141                                            ;
;     Dedicated logic registers      ; 97                                             ;
; Total registers                    ; 97                                             ;
; Total pins                         ; 85                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top_level          ; P1                 ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+---------+
; top_level.vhd                    ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd  ;         ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/reg.vhd        ;         ;
; mux.vhd                          ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/mux.vhd        ;         ;
; fsm.vhd                          ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fsm.vhd        ;         ;
; decode7seg.vhd                   ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/decode7seg.vhd ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd   ;         ;
; comparator.vhd                   ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/comparator.vhd ;         ;
; add.vhd                          ; yes             ; User VHDL File  ; C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/add.vhd        ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 149       ;
;                                             ;           ;
; Total combinational functions               ; 141       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 47        ;
;     -- 3 input functions                    ; 33        ;
;     -- <=2 input functions                  ; 61        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 108       ;
;     -- arithmetic mode                      ; 33        ;
;                                             ;           ;
; Total registers                             ; 97        ;
;     -- Dedicated logic registers            ; 97        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 85        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 97        ;
; Total fan-out                               ; 996       ;
; Average fan-out                             ; 2.44      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                             ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------+-------------+--------------+
; |top_level                 ; 141 (1)             ; 97 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 85   ; 0            ; 0          ; |top_level                                      ; top_level   ; work         ;
;    |datapath:DATAPATH|     ; 85 (0)              ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH                    ; datapath    ; work         ;
;       |comparator:LE_COMP| ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|comparator:LE_COMP ; comparator  ; work         ;
;       |comparator:N_COMP|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|comparator:N_COMP  ; comparator  ; work         ;
;       |mux:RESULT_MUX|     ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|mux:RESULT_MUX     ; mux         ; work         ;
;       |mux:X_MUX|          ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|mux:X_MUX          ; mux         ; work         ;
;       |reg:I_REG|          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|reg:I_REG          ; reg         ; work         ;
;       |reg:N_REG|          ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|reg:N_REG          ; reg         ; work         ;
;       |reg:RESULT_REG|     ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|reg:RESULT_REG     ; reg         ; work         ;
;       |reg:X_REG|          ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|reg:X_REG          ; reg         ; work         ;
;       |reg:Y_REG|          ; 24 (24)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:DATAPATH|reg:Y_REG          ; reg         ; work         ;
;    |decode7seg:U_LED0|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decode7seg:U_LED0                    ; decode7seg  ; work         ;
;    |decode7seg:U_LED1|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decode7seg:U_LED1                    ; decode7seg  ; work         ;
;    |decode7seg:U_LED2|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decode7seg:U_LED2                    ; decode7seg  ; work         ;
;    |decode7seg:U_LED3|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decode7seg:U_LED3                    ; decode7seg  ; work         ;
;    |decode7seg:U_LED4|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decode7seg:U_LED4                    ; decode7seg  ; work         ;
;    |decode7seg:U_LED5|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decode7seg:U_LED5                    ; decode7seg  ; work         ;
;    |fsm:FSM|               ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|fsm:FSM                              ; fsm         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|fsm:FSM|state                                                                        ;
+------------------+---------------+------------------+----------------+---------------+------------+-------------+
; Name             ; state.RESTART ; state.DONE_STATE ; state.CHECK_LE ; state.COMPUTE ; state.INIT ; state.START ;
+------------------+---------------+------------------+----------------+---------------+------------+-------------+
; state.START      ; 0             ; 0                ; 0              ; 0             ; 0          ; 0           ;
; state.INIT       ; 0             ; 0                ; 0              ; 0             ; 1          ; 1           ;
; state.COMPUTE    ; 0             ; 0                ; 0              ; 1             ; 0          ; 1           ;
; state.CHECK_LE   ; 0             ; 0                ; 1              ; 0             ; 0          ; 1           ;
; state.DONE_STATE ; 0             ; 1                ; 0              ; 0             ; 0          ; 1           ;
; state.RESTART    ; 1             ; 0                ; 0              ; 0             ; 0          ; 1           ;
+------------------+---------------+------------------+----------------+---------------+------------+-------------+


+-------------------------------------------------------------------+
; Registers Removed During Synthesis                                ;
+---------------------------------------+---------------------------+
; Register name                         ; Reason for Removal        ;
+---------------------------------------+---------------------------+
; fsm:FSM|x_sel                         ; Merged with fsm:FSM|i_sel ;
; fsm:FSM|y_sel                         ; Merged with fsm:FSM|i_sel ;
; fsm:FSM|y_en                          ; Merged with fsm:FSM|x_en  ;
; Total Number of Removed Registers = 3 ;                           ;
+---------------------------------------+---------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 91    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; rwidth         ; 24    ; Signed Integer                        ;
; lwidth         ; 6     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:I_MUX ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:X_MUX ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 24    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:Y_MUX ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 24    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|mux:RESULT_MUX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 24    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:I_REG ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:X_REG ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 24    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:Y_REG ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 24    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:N_REG ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|reg:RESULT_REG ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 24    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|add:ADD1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 6     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|add:ADD2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 24    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|comparator:N_COMP ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DATAPATH|comparator:LE_COMP ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 6     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|comparator:LE_COMP"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|comparator:N_COMP"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; le   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|add:ADD1" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; in1[5..1] ; Input ; Info     ; Stuck at GND            ;
; in1[0]    ; Input ; Info     ; Stuck at VCC            ;
+-----------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|mux:RESULT_MUX" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; input2 ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|mux:Y_MUX" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; input2[23..1] ; Input ; Info     ; Stuck at GND         ;
; input2[0]     ; Input ; Info     ; Stuck at VCC         ;
+---------------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|mux:X_MUX" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; input2 ; Input ; Info     ; Stuck at GND                ;
+--------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DATAPATH|mux:I_MUX" ;
+--------------+-------+----------+-----------------------+
; Port         ; Type  ; Severity ; Details               ;
+--------------+-------+----------+-----------------------+
; input2[5..2] ; Input ; Info     ; Stuck at GND          ;
; input2[1]    ; Input ; Info     ; Stuck at VCC          ;
; input2[0]    ; Input ; Info     ; Stuck at GND          ;
+--------------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ff         ; 97                          ;
;     CLR               ; 7                           ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 54                          ;
;     ENA CLR SLD       ; 30                          ;
; cycloneiii_lcell_comb ; 148                         ;
;     arith             ; 33                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 28                          ;
;     normal            ; 115                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Mar 17 23:32:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top_level_tb.vhd
    Info (12022): Found design unit 1: top_level_tb-tb File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level_tb.vhd Line: 11
    Info (12023): Found entity 1: top_level_tb File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-default File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 28
    Info (12023): Found entity 1: top_level File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-rtl File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/reg.vhd Line: 18
    Info (12023): Found entity 1: reg File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/reg.vhd Line: 5
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-rtl File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/mux.vhd Line: 19
    Info (12023): Found entity 1: mux File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fsm_tb.vhd
    Info (12022): Found design unit 1: fsm_tb-tb File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fsm_tb.vhd Line: 11
    Info (12023): Found entity 1: fsm_tb File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fsm_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-behavioral File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fsm.vhd Line: 31
    Info (12023): Found entity 1: fsm File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fsm.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fib_tb.vhd
    Info (12022): Found design unit 1: fib_tb-tb File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fib_tb.vhd Line: 9
    Info (12023): Found entity 1: fib_tb File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fib_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fib.vhd
    Info (12022): Found design unit 1: fib-fib_arch File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fib.vhd Line: 19
    Info (12023): Found entity 1: fib File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/fib.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decode7seg.vhd
    Info (12022): Found design unit 1: decode7seg-rtl File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/decode7seg.vhd Line: 11
    Info (12023): Found entity 1: decode7seg File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/decode7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-rtl File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 45
    Info (12023): Found entity 1: datapath File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-behavioral File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/comparator.vhd Line: 18
    Info (12023): Found entity 1: comparator File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/comparator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file add.vhd
    Info (12022): Found design unit 1: add-arch File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/add.vhd Line: 17
    Info (12023): Found entity 1: add File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/add.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DATAPATH" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 53
Info (12128): Elaborating entity "mux" for hierarchy "datapath:DATAPATH|mux:I_MUX" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 58
Info (12128): Elaborating entity "mux" for hierarchy "datapath:DATAPATH|mux:X_MUX" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 69
Info (12128): Elaborating entity "reg" for hierarchy "datapath:DATAPATH|reg:I_REG" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 104
Info (12128): Elaborating entity "reg" for hierarchy "datapath:DATAPATH|reg:X_REG" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 116
Info (12128): Elaborating entity "add" for hierarchy "datapath:DATAPATH|add:ADD1" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 166
Info (12128): Elaborating entity "add" for hierarchy "datapath:DATAPATH|add:ADD2" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 177
Info (12128): Elaborating entity "comparator" for hierarchy "datapath:DATAPATH|comparator:N_COMP" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/datapath.vhd Line: 189
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:FSM" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 75
Info (12128): Elaborating entity "decode7seg" for hierarchy "decode7seg:U_LED5" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 94
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch[6]" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 8
    Warning (15610): No output dependent on input pin "switch[7]" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 8
    Warning (15610): No output dependent on input pin "switch[8]" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 8
    Warning (15610): No output dependent on input pin "switch[9]" File: C:/Users/cole/OneDrive/Documents/Sping24/dd/lab4/P1/top_level.vhd Line: 8
Info (21057): Implemented 238 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 153 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Sun Mar 17 23:32:42 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:13


