{
	"cells": [
		{
			"id": 15,
			"tex": "Xilinx VCU109: 4x100G line card",
			"content": [
				"Xilinx",
				"VCU109:",
				"4x100G",
				"line",
				"card"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 17,
			"tex": "1.023 $\\mu$s",
			"content": [
				"1.023",
				"\u00b5s"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 18,
			"tex": "150M packets/s",
			"content": [
				"150M",
				"packets/s"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 8,
			"tex": "60M packets/s",
			"content": [
				"60M",
				"packets/s"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 6,
			"tex": "1.280 $\\mu$s",
			"content": [
				"1.280",
				"\u00b5s"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 19,
			"tex": "300MHz",
			"content": [
				"300MHz"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 9,
			"tex": "200MHz",
			"content": [
				"200MHz"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 0,
			"tex": "Device",
			"content": [
				"Device"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 7,
			"tex": "1.515 $\\mu$s",
			"content": [
				"1.515",
				"\u00b5s"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 11,
			"tex": "1.024 $\\mu$s",
			"content": [
				"1.024",
				"\u00b5s"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 2,
			"tex": "Acceptor latency",
			"content": [
				"Acceptor",
				"latency"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 12,
			"tex": "1.212 $\\mu$s",
			"content": [
				"1.212",
				"\u00b5s"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 5,
			"tex": "Digilent NetFPGA SUME: 4x10G port switch",
			"content": [
				"Digilent",
				"NetFPGA",
				"SUME:",
				"4x10G",
				"port",
				"switch"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 14,
			"tex": "250MHz",
			"content": [
				"250MHz"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 4,
			"tex": "Clock rate",
			"content": [
				"Clock",
				"rate"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 10,
			"tex": "Alpha Data ADM-PCIE-KU3: 2x40G NIC",
			"content": [
				"Alpha",
				"Data",
				"ADM-PCIE-KU3:",
				"2x40G",
				"NIC"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 1,
			"tex": "Coordinator latency",
			"content": [
				"Coordinator",
				"latency"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 16,
			"tex": "0.867 $\\mu$s",
			"content": [
				"0.867",
				"\u00b5s"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 13,
			"tex": "60M packets/s",
			"content": [
				"60M",
				"packets/s"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 3,
			"tex": "Throughput",
			"content": [
				"Throughput"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 3,
			"end_col": 3
		}
	]
}