// Seed: 3509111936
module module_0;
  wire id_1, id_2, id_3[-1 : 1 'b0 +  -1], id_4, id_5;
  module_2 modCall_1 (id_4);
endmodule
module module_1;
  localparam id_1 = -1 & 'd0;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
endprogram
module module_3 #(
    parameter id_0 = 32'd64
) (
    output uwire _id_0[id_0  &  1 : 1]
);
  parameter id_2 = 1;
  module_2 modCall_1 (id_2);
endmodule
module module_4 (
    input wand id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    inout uwire id_4,
    output supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    output logic id_8,
    input wand id_9,
    input tri id_10,
    output supply0 id_11,
    output supply0 id_12,
    input wand id_13,
    input wire id_14,
    input tri id_15,
    input uwire id_16,
    input tri1 id_17
);
  assign id_4 = id_1;
  id_19 :
  assert property (@(1) -1) id_8 = id_17;
  always id_19 = id_17;
  wire id_20;
  module_2 modCall_1 (id_20);
endmodule
