Simulator report for hwr_cpu
Mon Jan 25 18:17:22 2016
Quartus II 64-Bit Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 200.0 ns     ;
; Simulation Netlist Size     ; 886 nodes    ;
; Simulation Coverage         ;      66.93 % ;
; Total Number of Transitions ; 5914         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; hwr_cpu.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------------------------------------------+
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.93 % ;
; Total nodes checked                                 ; 886          ;
; Total output ports checked                          ; 886          ;
; Total output ports with complete 1/0-value coverage ; 593          ;
; Total output ports with no 1/0-value coverage       ; 278          ;
; Total output ports with no 1-value coverage         ; 286          ;
; Total output ports with no 0-value coverage         ; 285          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |hwr_cpu|ARout[0]                                                                                          ; |hwr_cpu|ARout[0]                                                                                          ; pin_out          ;
; |hwr_cpu|ARout[1]                                                                                          ; |hwr_cpu|ARout[1]                                                                                          ; pin_out          ;
; |hwr_cpu|ARout[2]                                                                                          ; |hwr_cpu|ARout[2]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[0]                                                                                          ; |hwr_cpu|PCout[0]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[1]                                                                                          ; |hwr_cpu|PCout[1]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[2]                                                                                          ; |hwr_cpu|PCout[2]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[0]                                                                                          ; |hwr_cpu|DRout[0]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[1]                                                                                          ; |hwr_cpu|DRout[1]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[2]                                                                                          ; |hwr_cpu|DRout[2]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[3]                                                                                          ; |hwr_cpu|DRout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[4]                                                                                          ; |hwr_cpu|DRout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[5]                                                                                          ; |hwr_cpu|DRout[5]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[6]                                                                                          ; |hwr_cpu|DRout[6]                                                                                          ; pin_out          ;
; |hwr_cpu|DRout[7]                                                                                          ; |hwr_cpu|DRout[7]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[0]                                                                                          ; |hwr_cpu|ACout[0]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[1]                                                                                          ; |hwr_cpu|ACout[1]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[2]                                                                                          ; |hwr_cpu|ACout[2]                                                                                          ; pin_out          ;
; |hwr_cpu|IRout[0]                                                                                          ; |hwr_cpu|IRout[0]                                                                                          ; pin_out          ;
; |hwr_cpu|dataBus[0]                                                                                        ; |hwr_cpu|dataBus[0]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[1]                                                                                        ; |hwr_cpu|dataBus[1]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[2]                                                                                        ; |hwr_cpu|dataBus[2]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[3]                                                                                        ; |hwr_cpu|dataBus[3]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[4]                                                                                        ; |hwr_cpu|dataBus[4]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[5]                                                                                        ; |hwr_cpu|dataBus[5]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[6]                                                                                        ; |hwr_cpu|dataBus[6]                                                                                        ; pin_out          ;
; |hwr_cpu|dataBus[7]                                                                                        ; |hwr_cpu|dataBus[7]                                                                                        ; pin_out          ;
; |hwr_cpu|clock                                                                                             ; |hwr_cpu|clock                                                                                             ; out              ;
; |hwr_cpu|moP[0]                                                                                            ; |hwr_cpu|moP[0]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[1]                                                                                            ; |hwr_cpu|moP[1]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[2]                                                                                            ; |hwr_cpu|moP[2]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[3]                                                                                            ; |hwr_cpu|moP[3]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[4]                                                                                            ; |hwr_cpu|moP[4]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[5]                                                                                            ; |hwr_cpu|moP[5]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[6]                                                                                            ; |hwr_cpu|moP[6]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[7]                                                                                            ; |hwr_cpu|moP[7]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[8]                                                                                            ; |hwr_cpu|moP[8]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[9]                                                                                            ; |hwr_cpu|moP[9]                                                                                            ; pin_out          ;
; |hwr_cpu|moP[10]                                                                                           ; |hwr_cpu|moP[10]                                                                                           ; pin_out          ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a0   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[0]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a1   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[1]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a2   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[2]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a3   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[3]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a4   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[4]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a5   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[5]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a6   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[6]         ; portadataout0    ;
; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|ram_block1a7   ; |hwr_cpu|memory:external_mem|altsyncram:altsyncram_component|altsyncram_6j41:auto_generated|q_a[7]         ; portadataout0    ;
; |hwr_cpu|ALU:alu_cpu|S_AND[0]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[0]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[1]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[1]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[2]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[2]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[5]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[5]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[7]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[7]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[6]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[6]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[5]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[5]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[4]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[4]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[3]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[3]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[2]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[2]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[1]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[1]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[0]                                                   ; |hwr_cpu|ALU:alu_cpu|mux2to_ena:ACTION_CHOOSE|Mux_out[0]                                                   ; out              ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:0:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:0:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:0:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:0:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|sum                                                ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~0                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~0                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout                                               ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:1:FA|cout                                               ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|sum                                                ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|cout~0                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|cout~0                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|cout                                               ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:2:FA|cout                                               ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|sum                                                ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~0                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~0                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout                                               ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout                                               ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|sum                                                ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout~0                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout~0                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout                                               ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout                                               ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|sum                                                ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout                                               ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout                                               ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|sum                                                ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA|sum~0                                              ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA|sum~0                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA|sum                                                ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:7:FA|sum                                                ; out0             ;
; |hwr_cpu|paral_reg:IR|Q[0]                                                                                 ; |hwr_cpu|paral_reg:IR|Q[0]                                                                                 ; regout           ;
; |hwr_cpu|inc_reg:AC|Q~6                                                                                    ; |hwr_cpu|inc_reg:AC|Q~6                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~7                                                                                    ; |hwr_cpu|inc_reg:AC|Q~7                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~8                                                                                    ; |hwr_cpu|inc_reg:AC|Q~8                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q[0]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[0]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[2]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[2]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[1]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[1]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q~9                                                                                    ; |hwr_cpu|inc_reg:AC|Q~9                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~10                                                                                   ; |hwr_cpu|inc_reg:AC|Q~10                                                                                   ; out              ;
; |hwr_cpu|inc_reg:AC|Q~12                                                                                   ; |hwr_cpu|inc_reg:AC|Q~12                                                                                   ; out              ;
; |hwr_cpu|inc_reg:AC|Q~13                                                                                   ; |hwr_cpu|inc_reg:AC|Q~13                                                                                   ; out              ;
; |hwr_cpu|inc_reg:AC|Q~14                                                                                   ; |hwr_cpu|inc_reg:AC|Q~14                                                                                   ; out              ;
; |hwr_cpu|inc_reg:AC|Q~15                                                                                   ; |hwr_cpu|inc_reg:AC|Q~15                                                                                   ; out              ;
; |hwr_cpu|paral_reg:DR|Q[0]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[0]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[7]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[7]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[6]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[6]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[5]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[5]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[4]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[4]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[3]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[3]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[2]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[2]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:DR|Q[1]                                                                                 ; |hwr_cpu|paral_reg:DR|Q[1]                                                                                 ; regout           ;
; |hwr_cpu|inc_reg:PC|Q~4                                                                                    ; |hwr_cpu|inc_reg:PC|Q~4                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~5                                                                                    ; |hwr_cpu|inc_reg:PC|Q~5                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~6                                                                                    ; |hwr_cpu|inc_reg:PC|Q~6                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q[0]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[0]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q[2]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[2]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q[1]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[1]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q~9                                                                                    ; |hwr_cpu|inc_reg:PC|Q~9                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~10                                                                                   ; |hwr_cpu|inc_reg:PC|Q~10                                                                                   ; out              ;
; |hwr_cpu|inc_reg:PC|Q~11                                                                                   ; |hwr_cpu|inc_reg:PC|Q~11                                                                                   ; out              ;
; |hwr_cpu|paral_reg:AR|Q[0]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[0]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:AR|Q[2]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[2]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:AR|Q[1]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[1]                                                                                 ; regout           ;
; |hwr_cpu|data_bus:system_bus|databus[0]~0                                                                  ; |hwr_cpu|data_bus:system_bus|databus[0]~0                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[1]~1                                                                  ; |hwr_cpu|data_bus:system_bus|databus[1]~1                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[2]~2                                                                  ; |hwr_cpu|data_bus:system_bus|databus[2]~2                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[0]~8                                                                  ; |hwr_cpu|data_bus:system_bus|databus[0]~8                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[1]~9                                                                  ; |hwr_cpu|data_bus:system_bus|databus[1]~9                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[2]~10                                                                 ; |hwr_cpu|data_bus:system_bus|databus[2]~10                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[3]~11                                                                 ; |hwr_cpu|data_bus:system_bus|databus[3]~11                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[4]~12                                                                 ; |hwr_cpu|data_bus:system_bus|databus[4]~12                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[5]~13                                                                 ; |hwr_cpu|data_bus:system_bus|databus[5]~13                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[6]~14                                                                 ; |hwr_cpu|data_bus:system_bus|databus[6]~14                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[7]~15                                                                 ; |hwr_cpu|data_bus:system_bus|databus[7]~15                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[0]~16                                                                 ; |hwr_cpu|data_bus:system_bus|databus[0]~16                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[1]~17                                                                 ; |hwr_cpu|data_bus:system_bus|databus[1]~17                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[2]~18                                                                 ; |hwr_cpu|data_bus:system_bus|databus[2]~18                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[3]~19                                                                 ; |hwr_cpu|data_bus:system_bus|databus[3]~19                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[4]~20                                                                 ; |hwr_cpu|data_bus:system_bus|databus[4]~20                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[5]~21                                                                 ; |hwr_cpu|data_bus:system_bus|databus[5]~21                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[6]~22                                                                 ; |hwr_cpu|data_bus:system_bus|databus[6]~22                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[7]~23                                                                 ; |hwr_cpu|data_bus:system_bus|databus[7]~23                                                                 ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[7]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[7]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[6]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[6]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[5]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[5]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[4]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[4]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[3]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[3]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[2]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[2]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[1]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[1]                                                                    ; out0             ;
; |hwr_cpu|data_bus:system_bus|databus[0]                                                                    ; |hwr_cpu|data_bus:system_bus|databus[0]                                                                    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP[0]                                                               ; |hwr_cpu|hardwired_logic:control_unit|moP[0]                                                               ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP~1                                                                ; |hwr_cpu|hardwired_logic:control_unit|moP~1                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP~2                                                                ; |hwr_cpu|hardwired_logic:control_unit|moP~2                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP[1]                                                               ; |hwr_cpu|hardwired_logic:control_unit|moP[1]                                                               ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP[6]                                                               ; |hwr_cpu|hardwired_logic:control_unit|moP[6]                                                               ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP~5                                                                ; |hwr_cpu|hardwired_logic:control_unit|moP~5                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP[7]                                                               ; |hwr_cpu|hardwired_logic:control_unit|moP[7]                                                               ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|moP[10]                                                              ; |hwr_cpu|hardwired_logic:control_unit|moP[10]                                                              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|clear~0                                                              ; |hwr_cpu|hardwired_logic:control_unit|clear~0                                                              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|clear~1                                                              ; |hwr_cpu|hardwired_logic:control_unit|clear~1                                                              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|clear                                                                ; |hwr_cpu|hardwired_logic:control_unit|clear                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|inc~0                                                                ; |hwr_cpu|hardwired_logic:control_unit|inc~0                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|inc~1                                                                ; |hwr_cpu|hardwired_logic:control_unit|inc~1                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|inc                                                                  ; |hwr_cpu|hardwired_logic:control_unit|inc                                                                  ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~0                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~0                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~1                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~1                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~2                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~2                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~3                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~3                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~4                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~4                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~5                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~5                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~6                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~6                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~7                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~7                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~8                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~8                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~9                                             ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~9                                             ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~10                                            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~10                                            ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~11                                            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I~11                                            ; out              ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[0]                                            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[0]                                            ; regout           ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[1]                                            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[1]                                            ; regout           ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[2]                                            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[2]                                            ; regout           ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[3]                                            ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|I[3]                                            ; regout           ;
; |hwr_cpu|inc_reg:AC|Add0~41                                                                                ; |hwr_cpu|inc_reg:AC|Add0~41                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~42                                                                                ; |hwr_cpu|inc_reg:AC|Add0~42                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~43                                                                                ; |hwr_cpu|inc_reg:AC|Add0~43                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~44                                                                                ; |hwr_cpu|inc_reg:AC|Add0~44                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~30                                                                                ; |hwr_cpu|inc_reg:PC|Add0~30                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~31                                                                                ; |hwr_cpu|inc_reg:PC|Add0~31                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~32                                                                                ; |hwr_cpu|inc_reg:PC|Add0~32                                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~20                                         ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~20                                         ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~21                                         ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~21                                         ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~22                                         ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~22                                         ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~24                                         ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~24                                         ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~1              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~1              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~2              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~2              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~3              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~3              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~1 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~8              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~8              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~10             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~10             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~12             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~12             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~14             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~14             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~16             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~16             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~18             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~18             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~19             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~19             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~1   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w     ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w     ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~21             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~21             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~22             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~22             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~23             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~23             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~25             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~25             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~26             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~26             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~27             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~27             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~29             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~29             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~30             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~30             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~33             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~33             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~34             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~34             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~35             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~35             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~36             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~36             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~38             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~38             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~40             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~40             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~42             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~42             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~43             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~43             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w      ; out0             ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |hwr_cpu|ARout[3]                                                                                          ; |hwr_cpu|ARout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|ARout[4]                                                                                          ; |hwr_cpu|ARout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|ARout[5]                                                                                          ; |hwr_cpu|ARout[5]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[3]                                                                                          ; |hwr_cpu|PCout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[4]                                                                                          ; |hwr_cpu|PCout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[5]                                                                                          ; |hwr_cpu|PCout[5]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[3]                                                                                          ; |hwr_cpu|ACout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[4]                                                                                          ; |hwr_cpu|ACout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[6]                                                                                          ; |hwr_cpu|ACout[6]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[7]                                                                                          ; |hwr_cpu|ACout[7]                                                                                          ; pin_out          ;
; |hwr_cpu|reset                                                                                             ; |hwr_cpu|reset                                                                                             ; out              ;
; |hwr_cpu|ALU:alu_cpu|S_AND[3]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[3]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[4]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[4]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[6]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[6]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[7]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[7]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~0                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:5:FA|cout~0                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~0                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~0                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout                                               ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout                                               ; out0             ;
; |hwr_cpu|inc_reg:AC|Q~0                                                                                    ; |hwr_cpu|inc_reg:AC|Q~0                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~1                                                                                    ; |hwr_cpu|inc_reg:AC|Q~1                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~2                                                                                    ; |hwr_cpu|inc_reg:AC|Q~2                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~4                                                                                    ; |hwr_cpu|inc_reg:AC|Q~4                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~5                                                                                    ; |hwr_cpu|inc_reg:AC|Q~5                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q[7]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[7]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[6]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[6]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[4]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[4]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[3]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[3]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q~11                                                                                   ; |hwr_cpu|inc_reg:AC|Q~11                                                                                   ; out              ;
; |hwr_cpu|inc_reg:PC|Q~0                                                                                    ; |hwr_cpu|inc_reg:PC|Q~0                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~1                                                                                    ; |hwr_cpu|inc_reg:PC|Q~1                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~2                                                                                    ; |hwr_cpu|inc_reg:PC|Q~2                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~3                                                                                    ; |hwr_cpu|inc_reg:PC|Q~3                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q[5]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[5]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q[4]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[4]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q[3]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[3]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q~7                                                                                    ; |hwr_cpu|inc_reg:PC|Q~7                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~8                                                                                    ; |hwr_cpu|inc_reg:PC|Q~8                                                                                    ; out              ;
; |hwr_cpu|paral_reg:AR|Q[5]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[5]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:AR|Q[4]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[4]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:AR|Q[3]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[3]                                                                                 ; regout           ;
; |hwr_cpu|data_bus:system_bus|databus[3]~3                                                                  ; |hwr_cpu|data_bus:system_bus|databus[3]~3                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[4]~4                                                                  ; |hwr_cpu|data_bus:system_bus|databus[4]~4                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[5]~5                                                                  ; |hwr_cpu|data_bus:system_bus|databus[5]~5                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[6]~6                                                                  ; |hwr_cpu|data_bus:system_bus|databus[6]~6                                                                  ; out              ;
; |hwr_cpu|data_bus:system_bus|databus[7]~7                                                                  ; |hwr_cpu|data_bus:system_bus|databus[7]~7                                                                  ; out              ;
; |hwr_cpu|inc_reg:AC|Add0~45                                                                                ; |hwr_cpu|inc_reg:AC|Add0~45                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~46                                                                                ; |hwr_cpu|inc_reg:AC|Add0~46                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~47                                                                                ; |hwr_cpu|inc_reg:AC|Add0~47                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~49                                                                                ; |hwr_cpu|inc_reg:AC|Add0~49                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~50                                                                                ; |hwr_cpu|inc_reg:AC|Add0~50                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~51                                                                                ; |hwr_cpu|inc_reg:AC|Add0~51                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~52                                                                                ; |hwr_cpu|inc_reg:AC|Add0~52                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~33                                                                                ; |hwr_cpu|inc_reg:PC|Add0~33                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~34                                                                                ; |hwr_cpu|inc_reg:PC|Add0~34                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~35                                                                                ; |hwr_cpu|inc_reg:PC|Add0~35                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~36                                                                                ; |hwr_cpu|inc_reg:PC|Add0~36                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~37                                                                                ; |hwr_cpu|inc_reg:PC|Add0~37                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~38                                                                                ; |hwr_cpu|inc_reg:PC|Add0~38                                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~23                                         ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~23                                         ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~0    ; out0             ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |hwr_cpu|ARout[3]                                                                                          ; |hwr_cpu|ARout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|ARout[4]                                                                                          ; |hwr_cpu|ARout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|ARout[5]                                                                                          ; |hwr_cpu|ARout[5]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[3]                                                                                          ; |hwr_cpu|PCout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[4]                                                                                          ; |hwr_cpu|PCout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|PCout[5]                                                                                          ; |hwr_cpu|PCout[5]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[3]                                                                                          ; |hwr_cpu|ACout[3]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[4]                                                                                          ; |hwr_cpu|ACout[4]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[5]                                                                                          ; |hwr_cpu|ACout[5]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[6]                                                                                          ; |hwr_cpu|ACout[6]                                                                                          ; pin_out          ;
; |hwr_cpu|ACout[7]                                                                                          ; |hwr_cpu|ACout[7]                                                                                          ; pin_out          ;
; |hwr_cpu|IRout[1]                                                                                          ; |hwr_cpu|IRout[1]                                                                                          ; pin_out          ;
; |hwr_cpu|reset                                                                                             ; |hwr_cpu|reset                                                                                             ; out              ;
; |hwr_cpu|ALU:alu_cpu|S_AND[3]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[3]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[4]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[4]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[6]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[6]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|S_AND[7]                                                                              ; |hwr_cpu|ALU:alu_cpu|S_AND[7]                                                                              ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:3:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:4:FA|cout~1                                             ; out0             ;
; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~1                                             ; |hwr_cpu|ALU:alu_cpu|adder_t:ADD_ACTION|fa_1bit:\G:6:FA|cout~1                                             ; out0             ;
; |hwr_cpu|paral_reg:IR|Q[1]                                                                                 ; |hwr_cpu|paral_reg:IR|Q[1]                                                                                 ; regout           ;
; |hwr_cpu|inc_reg:AC|Q~0                                                                                    ; |hwr_cpu|inc_reg:AC|Q~0                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~1                                                                                    ; |hwr_cpu|inc_reg:AC|Q~1                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~2                                                                                    ; |hwr_cpu|inc_reg:AC|Q~2                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~3                                                                                    ; |hwr_cpu|inc_reg:AC|Q~3                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~4                                                                                    ; |hwr_cpu|inc_reg:AC|Q~4                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q~5                                                                                    ; |hwr_cpu|inc_reg:AC|Q~5                                                                                    ; out              ;
; |hwr_cpu|inc_reg:AC|Q[7]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[7]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[6]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[6]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[5]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[5]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[4]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[4]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q[3]                                                                                   ; |hwr_cpu|inc_reg:AC|Q[3]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:AC|Q~11                                                                                   ; |hwr_cpu|inc_reg:AC|Q~11                                                                                   ; out              ;
; |hwr_cpu|inc_reg:PC|Q~0                                                                                    ; |hwr_cpu|inc_reg:PC|Q~0                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~1                                                                                    ; |hwr_cpu|inc_reg:PC|Q~1                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~2                                                                                    ; |hwr_cpu|inc_reg:PC|Q~2                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~3                                                                                    ; |hwr_cpu|inc_reg:PC|Q~3                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q[5]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[5]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q[4]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[4]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q[3]                                                                                   ; |hwr_cpu|inc_reg:PC|Q[3]                                                                                   ; regout           ;
; |hwr_cpu|inc_reg:PC|Q~7                                                                                    ; |hwr_cpu|inc_reg:PC|Q~7                                                                                    ; out              ;
; |hwr_cpu|inc_reg:PC|Q~8                                                                                    ; |hwr_cpu|inc_reg:PC|Q~8                                                                                    ; out              ;
; |hwr_cpu|paral_reg:AR|Q[5]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[5]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:AR|Q[4]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[4]                                                                                 ; regout           ;
; |hwr_cpu|paral_reg:AR|Q[3]                                                                                 ; |hwr_cpu|paral_reg:AR|Q[3]                                                                                 ; regout           ;
; |hwr_cpu|inc_reg:AC|Add0~40                                                                                ; |hwr_cpu|inc_reg:AC|Add0~40                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~45                                                                                ; |hwr_cpu|inc_reg:AC|Add0~45                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~46                                                                                ; |hwr_cpu|inc_reg:AC|Add0~46                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~47                                                                                ; |hwr_cpu|inc_reg:AC|Add0~47                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~48                                                                                ; |hwr_cpu|inc_reg:AC|Add0~48                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~49                                                                                ; |hwr_cpu|inc_reg:AC|Add0~49                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~50                                                                                ; |hwr_cpu|inc_reg:AC|Add0~50                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~51                                                                                ; |hwr_cpu|inc_reg:AC|Add0~51                                                                                ; out0             ;
; |hwr_cpu|inc_reg:AC|Add0~52                                                                                ; |hwr_cpu|inc_reg:AC|Add0~52                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~33                                                                                ; |hwr_cpu|inc_reg:PC|Add0~33                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~34                                                                                ; |hwr_cpu|inc_reg:PC|Add0~34                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~35                                                                                ; |hwr_cpu|inc_reg:PC|Add0~35                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~36                                                                                ; |hwr_cpu|inc_reg:PC|Add0~36                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~37                                                                                ; |hwr_cpu|inc_reg:PC|Add0~37                                                                                ; out0             ;
; |hwr_cpu|inc_reg:PC|Add0~38                                                                                ; |hwr_cpu|inc_reg:PC|Add0~38                                                                                ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~23                                         ; |hwr_cpu|hardwired_logic:control_unit|counter_4bit:counter|Add0~23                                         ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux8|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux7|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~39             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~39             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux6|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux5|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux4|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~11             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~11             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~31             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~31             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~0   ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~1    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w      ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w      ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~37             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~37             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; out0             ;
; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~0    ; |hwr_cpu|hardwired_logic:control_unit|dec4_16:decoder|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~0    ; out0             ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon Jan 25 18:16:21 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hwr_cpu -c hwr_cpu
Info: Using vector source file "D:/Quartus_Tests/askisi_7/vs_cpu_hardwired/hwr_cpu.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.93 %
Info: Number of transitions in simulation is 5914
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 195 megabytes of memory during processing
    Info: Processing ended: Mon Jan 25 18:17:22 2016
    Info: Elapsed time: 00:01:01


