 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 17:17:17 2025
****************************************

Operating Conditions: bc_1.30V_m40C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG310_S12
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG284_S10
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clk_r_REG310_S12/CP (HS65_LS_DFPQX4)                    0.00       0.05 r
  clk_r_REG310_S12/Q (HS65_LS_DFPQX4)                     0.10       0.15 r
  U7085/Z (HS65_LSS_XOR2X3)                               0.11       0.26 r
  U7014/Z (HS65_LS_IVX2)                                  0.10       0.36 f
  U7013/Z (HS65_LSS_XOR3X2)                               0.10       0.46 f
  U7011/Z (HS65_LSS_XOR3X2)                               0.08       0.54 f
  U7010/Z (HS65_LS_OAI22X1)                               0.16       0.70 r
  U4743/Z (HS65_LS_IVX2)                                  0.12       0.81 f
  U4725/Z (HS65_LS_NOR2X2)                                0.11       0.93 r
  U9457/Z (HS65_LS_NAND3X2)                               0.22       1.15 f
  U9094/Z (HS65_LS_IVX2)                                  0.24       1.39 r
  U4660/Z (HS65_LS_OAI12X2)                               0.08       1.47 f
  U4659/Z (HS65_LS_OAI12X2)                               0.05       1.52 r
  U4658/Z (HS65_LS_AOI212X2)                              0.05       1.56 f
  U4657/Z (HS65_LS_NAND4ABX3)                             0.05       1.61 r
  U4648/Z (HS65_LS_NOR3AX2)                               0.03       1.64 f
  U4634/Z (HS65_LS_NAND4ABX3)                             0.03       1.67 r
  U4614/Z (HS65_LS_NOR3X1)                                0.03       1.71 f
  U4594/Z (HS65_LS_NAND4ABX3)                             0.05       1.76 r
  U3758/Z (HS65_LSS_XOR3X2)                               0.10       1.85 f
  clk_r_REG284_S10/D (HS65_LS_DFPQX4)                     0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.05       2.00
  clk_r_REG284_S10/CP (HS65_LS_DFPQX4)                    0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
