/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [7:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[6:4];
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 8'h00;
    else _01_ <= { in_data[183:177], celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_3z[2], celloutsig_0_3z } && celloutsig_0_0z[7:1];
  assign celloutsig_0_0z = in_data[36:28] * in_data[47:39];
  assign celloutsig_0_5z = { celloutsig_0_0z[4:0], celloutsig_0_0z } * { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:3], _00_, celloutsig_0_1z } * { celloutsig_0_3z[5:1], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[120:111], celloutsig_1_0z } * { in_data[153:149], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] * celloutsig_0_0z[2:0];
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_2z } * in_data[42:37];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } != { in_data[43:37], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[106:101] != in_data[120:115];
  assign celloutsig_1_15z = celloutsig_1_4z != celloutsig_1_5z[9:0];
  assign celloutsig_0_13z = | { celloutsig_0_4z, in_data[53:45], celloutsig_0_0z };
  assign celloutsig_0_14z = | { celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_3z = | { celloutsig_1_1z, in_data[150:123] };
  assign celloutsig_1_8z = | { celloutsig_1_2z[8:0], celloutsig_1_1z };
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[5:3];
  assign celloutsig_0_15z = ~^ { celloutsig_0_7z[6:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[110:106];
  assign celloutsig_1_18z = ~^ { celloutsig_1_5z[9], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = { _01_[7:3], celloutsig_1_15z } << celloutsig_1_6z[7:2];
  assign celloutsig_1_4z = in_data[123:114] << celloutsig_1_2z[10:1];
  assign celloutsig_1_5z = in_data[187:177] << { in_data[132:123], celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_2z[8:1] << { celloutsig_1_2z[9:3], celloutsig_1_0z };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
