[
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -o CMakeFiles/fsbl.elf.dir/fsbl_handoff.S.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/fsbl_handoff.S",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/fsbl_handoff.S"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/fsbl_hooks.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/fsbl_hooks.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/fsbl_hooks.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/image_mover.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/image_mover.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/image_mover.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/main.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/main.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/main.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/md5.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/md5.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/md5.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/nand.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/nand.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/nand.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/nor.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/nor.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/nor.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/pcap.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/pcap.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/pcap.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/qspi.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/qspi.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/qspi.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/rsa.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/rsa.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/rsa.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/sd.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/sd.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/sd.c"
},
{
  "directory": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/build/include -isystem E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=E:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/Xilinx.spec -IE:/verilog_lab/axi_7seg/platform/zynq_fsbl/zynq_fsbl_bsp/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/fsbl.elf.dir/ps7_init.c.obj -c E:/verilog_lab/axi_7seg/platform/zynq_fsbl/ps7_init.c",
  "file": "E:/verilog_lab/axi_7seg/platform/zynq_fsbl/ps7_init.c"
}
]