{"sha": "9e9e626420ee11c9c1e63a40a3e957cd145744d4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWU5ZTYyNjQyMGVlMTFjOWMxZTYzYTQwYTNlOTU3Y2QxNDU3NDRkNA==", "commit": {"author": {"name": "Matthew Fortune", "email": "matthew.fortune@mips.com", "date": "2018-06-15T15:50:25Z"}, "committer": {"name": "Robert Suchanek", "email": "rts@gcc.gnu.org", "date": "2018-06-15T15:50:25Z"}, "message": "MIPS: Add support for -mcrc and -mginv options.\n\ngcc/ChangeLog:\n\n2018-06-15  Matthew Fortune  <matthew.fortune@mips.com>\n\n\t* config/mips/mips.h (ASM_SPEC): Pass through -mcrc, -mno-crc,\n\t-mginv and -mno-ginv to the assembler.\n\t* config/mips/mips.opt (-mcrc): New option.\n\t(-mginv): Likewise.\n\t* doc/invoke.text (-mcrc): Document.\n\t(-mginv): Likewise.\n\nFrom-SVN: r261635", "tree": {"sha": "3e0dc97b76afb53bc776553e3624edde98c68a4a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3e0dc97b76afb53bc776553e3624edde98c68a4a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9e9e626420ee11c9c1e63a40a3e957cd145744d4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e9e626420ee11c9c1e63a40a3e957cd145744d4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9e9e626420ee11c9c1e63a40a3e957cd145744d4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e9e626420ee11c9c1e63a40a3e957cd145744d4/comments", "author": null, "committer": null, "parents": [{"sha": "5a95794c58161276de626abb1479f498f3ae76b9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5a95794c58161276de626abb1479f498f3ae76b9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5a95794c58161276de626abb1479f498f3ae76b9"}], "stats": {"total": 33, "additions": 33, "deletions": 0}, "files": [{"sha": "83e297e9419f2c4fff6ba54d3c703b65a4b83076", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9e9e626420ee11c9c1e63a40a3e957cd145744d4", "patch": "@@ -1,3 +1,12 @@\n+2018-06-15  Matthew Fortune  <matthew.fortune@mips.com>\n+\n+\t* config/mips/mips.h (ASM_SPEC): Pass through -mcrc, -mno-crc,\n+\t-mginv and -mno-ginv to the assembler.\n+\t* config/mips/mips.opt (-mcrc): New option.\n+\t(-mginv): Likewise.\n+\t* doc/invoke.text (-mcrc): Document.\n+\t(-mginv): Likewise.\n+\n 2018-06-15  Nick Clifton  <nickc@redhat.com>\n \n \tPR 84195"}, {"sha": "6804b792ff1041c106bfe719d34857ffb78180af", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=9e9e626420ee11c9c1e63a40a3e957cd145744d4", "patch": "@@ -1355,6 +1355,8 @@ struct mips_cpu_info {\n %{meva} %{mno-eva} \\\n %{mvirt} %{mno-virt} \\\n %{mxpa} %{mno-xpa} \\\n+%{mcrc} %{mno-crc} \\\n+%{mginv} %{mno-ginv} \\\n %{mmsa} %{mno-msa} \\\n %{msmartmips} %{mno-smartmips} \\\n %{mmt} %{mno-mt} \\"}, {"sha": "5a9f255fe20451fe26cdaed51cb666ca3c92673b", "filename": "gcc/config/mips/mips.opt", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2Fconfig%2Fmips%2Fmips.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2Fconfig%2Fmips%2Fmips.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.opt?ref=9e9e626420ee11c9c1e63a40a3e957cd145744d4", "patch": "@@ -412,6 +412,14 @@ mxpa\n Target Report Var(TARGET_XPA)\n Use eXtended Physical Address (XPA) instructions.\n \n+mcrc\n+Target Report Var(TARGET_CRC)\n+Use Cyclic Redundancy Check (CRC) instructions.\n+\n+mginv\n+Target Report Var(TARGET_GINV)\n+Use Global INValidate (GINV) instructions.\n+\n mvr4130-align\n Target Report Mask(VR4130_ALIGN)\n Perform VR4130-specific alignment optimizations."}, {"sha": "d0941e920b495d8c201b3c0c6d6410513f7ee4a9", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9e9e626420ee11c9c1e63a40a3e957cd145744d4/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=9e9e626420ee11c9c1e63a40a3e957cd145744d4", "patch": "@@ -878,6 +878,8 @@ Objective-C and Objective-C++ Dialects}.\n -meva  -mno-eva @gol\n -mvirt  -mno-virt @gol\n -mxpa  -mno-xpa @gol\n+-mcrc -mno-crc @gol\n+-mginv -mno-ginv @gol\n -mmicromips  -mno-micromips @gol\n -mmsa  -mno-msa @gol\n -mfpu=@var{fpu-type} @gol\n@@ -20590,6 +20592,18 @@ Use (do not use) the MIPS Virtualization (VZ) instructions.\n @opindex mno-xpa\n Use (do not use) the MIPS eXtended Physical Address (XPA) instructions.\n \n+@item -mcrc\n+@itemx -mno-crc\n+@opindex mcrc\n+@opindex mno-crc\n+Use (do not use) the MIPS Cyclic Redundancy Check (CRC) instructions.\n+\n+@item -mginv\n+@itemx -mno-ginv\n+@opindex mginv\n+@opindex mno-ginv\n+Use (do not use) the MIPS Global INValidate (GINV) instructions.\n+\n @item -mlong64\n @opindex mlong64\n Force @code{long} types to be 64 bits wide.  See @option{-mlong32} for"}]}