Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/DETECT_FINAL_isim_beh.exe -prj C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/DETECT_FINAL_beh.prj work.DETECT_FINAL 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/../E_REBOTES_PULSO/E_REBOTES_PULSO.vhd" into library work
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/../DETECTOR_SEQ/DETECTOR_SEQ.vhd" into library work
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/../CLK_DIV_P03/CLK_DIV_P03.vhd" into library work
Parsing VHDL file "C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/DETECT_FINAL.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CLK_DIV_P03 [clk_div_p03_default]
Compiling architecture behavioral of entity E_REBOTES_PULSO [e_rebotes_pulso_default]
Compiling architecture behavioral of entity DETECTOR_SEQ [detector_seq_default]
Compiling architecture behavioral of entity detect_final
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/Dell-E6410/Documents/ESCOM APUNTES/5o SEMESTRE/DSD/DETECT_FINAL/DETECT_FINAL_isim_beh.exe
Fuse Memory Usage: 34160 KB
Fuse CPU Usage: 687 ms
