
# (C) 2001-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and 
# other software and tools, and its AMPP partner logic functions, and 
# any output files any of the foregoing (including device programming 
# or simulation files), and any associated documentation or information 
# are expressly subject to the terms and conditions of the Altera 
# Program License Subscription Agreement, Altera MegaCore Function 
# License Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by Altera 
# or its authorized distributors. Please refer to the applicable 
# agreement for further details.

# ACDS 13.0sp1 232 win32 2015.07.01.13:36:37

# ----------------------------------------
# Auto-generated simulation script

# ----------------------------------------
# Initialize the variable
if ![info exists SYSTEM_INSTANCE_NAME] { 
  set SYSTEM_INSTANCE_NAME ""
} elseif { ![ string match "" $SYSTEM_INSTANCE_NAME ] } { 
  set SYSTEM_INSTANCE_NAME "/$SYSTEM_INSTANCE_NAME"
} 

if ![info exists TOP_LEVEL_NAME] { 
  set TOP_LEVEL_NAME "DE4_QSYS_tb"
} 

if ![info exists QSYS_SIMDIR] { 
  set QSYS_SIMDIR "./../"
} 

if ![info exists QUARTUS_INSTALL_DIR] { 
  set QUARTUS_INSTALL_DIR "C:/altera/13.0sp1/quartus/"
} 


# ----------------------------------------
# Copy ROM/RAM files to simulation directory
alias file_copy {
  echo "\[exec\] file_copy"
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.dat ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.mif ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.dat ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.mif ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.dat ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.mif ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.dat ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.mif ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.dat ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.mif ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.dat ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.hex ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.mif ./
  file copy -force D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_onchip_memory.hex ./
  file copy -force D:/Projects/fpl16/DE4_DDR2_UniPHY/software/helloworld_sim_test/mem_init/hdl_sim/DE4_QSYS_onchip_memory.dat ./
  file copy -force D:/Projects/fpl16/DE4_DDR2_UniPHY/software/helloworld_sim_test/mem_init/DE4_QSYS_onchip_memory.hex ./
}

# ----------------------------------------
# Create compilation libraries
proc ensure_lib { lib } { if ![file isdirectory $lib] { vlib $lib } }
ensure_lib          ./libraries/     
ensure_lib          ./libraries/work/
vmap       work     ./libraries/work/
vmap       work_lib ./libraries/work/
if { ![ string match "*ModelSim ALTERA*" [ vsim -version ] ] } {
  ensure_lib                        ./libraries/altera_ver/            
  vmap       altera_ver             ./libraries/altera_ver/            
  ensure_lib                        ./libraries/lpm_ver/               
  vmap       lpm_ver                ./libraries/lpm_ver/               
  ensure_lib                        ./libraries/sgate_ver/             
  vmap       sgate_ver              ./libraries/sgate_ver/             
  ensure_lib                        ./libraries/altera_mf_ver/         
  vmap       altera_mf_ver          ./libraries/altera_mf_ver/         
  ensure_lib                        ./libraries/altera_lnsim_ver/      
  vmap       altera_lnsim_ver       ./libraries/altera_lnsim_ver/      
  ensure_lib                        ./libraries/stratixiv_hssi_ver/    
  vmap       stratixiv_hssi_ver     ./libraries/stratixiv_hssi_ver/    
  ensure_lib                        ./libraries/stratixiv_pcie_hip_ver/
  vmap       stratixiv_pcie_hip_ver ./libraries/stratixiv_pcie_hip_ver/
  ensure_lib                        ./libraries/stratixiv_ver/         
  vmap       stratixiv_ver          ./libraries/stratixiv_ver/         
}
ensure_lib                                                                                 ./libraries/altera_avalon_vip_pkgs_lib/                                                     
vmap       altera_avalon_vip_pkgs_lib                                                      ./libraries/altera_avalon_vip_pkgs_lib/                                                     
ensure_lib                                                                                 ./libraries/a0/                                                                             
vmap       a0                                                                              ./libraries/a0/                                                                             
ensure_lib                                                                                 ./libraries/ng0/                                                                            
vmap       ng0                                                                             ./libraries/ng0/                                                                            
ensure_lib                                                                                 ./libraries/dll0/                                                                           
vmap       dll0                                                                            ./libraries/dll0/                                                                           
ensure_lib                                                                                 ./libraries/oct0/                                                                           
vmap       oct0                                                                            ./libraries/oct0/                                                                           
ensure_lib                                                                                 ./libraries/c0/                                                                             
vmap       c0                                                                              ./libraries/c0/                                                                             
ensure_lib                                                                                 ./libraries/s0/                                                                             
vmap       s0                                                                              ./libraries/s0/                                                                             
ensure_lib                                                                                 ./libraries/m0/                                                                             
vmap       m0                                                                              ./libraries/m0/                                                                             
ensure_lib                                                                                 ./libraries/p0/                                                                             
vmap       p0                                                                              ./libraries/p0/                                                                             
ensure_lib                                                                                 ./libraries/pll0/                                                                           
vmap       pll0                                                                            ./libraries/pll0/                                                                           
ensure_lib                                                                                 ./libraries/irq_synchronizer/                                                               
vmap       irq_synchronizer                                                                ./libraries/irq_synchronizer/                                                               
ensure_lib                                                                                 ./libraries/irq_mapper/                                                                     
vmap       irq_mapper                                                                      ./libraries/irq_mapper/                                                                     
ensure_lib                                                                                 ./libraries/crosser/                                                                        
vmap       crosser                                                                         ./libraries/crosser/                                                                        
ensure_lib                                                                                 ./libraries/width_adapter/                                                                  
vmap       width_adapter                                                                   ./libraries/width_adapter/                                                                  
ensure_lib                                                                                 ./libraries/rsp_xbar_mux_004/                                                               
vmap       rsp_xbar_mux_004                                                                ./libraries/rsp_xbar_mux_004/                                                               
ensure_lib                                                                                 ./libraries/rsp_xbar_demux_006/                                                             
vmap       rsp_xbar_demux_006                                                              ./libraries/rsp_xbar_demux_006/                                                             
ensure_lib                                                                                 ./libraries/cmd_xbar_demux_004/                                                             
vmap       cmd_xbar_demux_004                                                              ./libraries/cmd_xbar_demux_004/                                                             
ensure_lib                                                                                 ./libraries/rsp_xbar_mux_001/                                                               
vmap       rsp_xbar_mux_001                                                                ./libraries/rsp_xbar_mux_001/                                                               
ensure_lib                                                                                 ./libraries/rsp_xbar_mux/                                                                   
vmap       rsp_xbar_mux                                                                    ./libraries/rsp_xbar_mux/                                                                   
ensure_lib                                                                                 ./libraries/rsp_xbar_demux_005/                                                             
vmap       rsp_xbar_demux_005                                                              ./libraries/rsp_xbar_demux_005/                                                             
ensure_lib                                                                                 ./libraries/rsp_xbar_demux_002/                                                             
vmap       rsp_xbar_demux_002                                                              ./libraries/rsp_xbar_demux_002/                                                             
ensure_lib                                                                                 ./libraries/rsp_xbar_demux/                                                                 
vmap       rsp_xbar_demux                                                                  ./libraries/rsp_xbar_demux/                                                                 
ensure_lib                                                                                 ./libraries/cmd_xbar_mux_005/                                                               
vmap       cmd_xbar_mux_005                                                                ./libraries/cmd_xbar_mux_005/                                                               
ensure_lib                                                                                 ./libraries/cmd_xbar_mux/                                                                   
vmap       cmd_xbar_mux                                                                    ./libraries/cmd_xbar_mux/                                                                   
ensure_lib                                                                                 ./libraries/cmd_xbar_demux_002/                                                             
vmap       cmd_xbar_demux_002                                                              ./libraries/cmd_xbar_demux_002/                                                             
ensure_lib                                                                                 ./libraries/cmd_xbar_demux_001/                                                             
vmap       cmd_xbar_demux_001                                                              ./libraries/cmd_xbar_demux_001/                                                             
ensure_lib                                                                                 ./libraries/cmd_xbar_demux/                                                                 
vmap       cmd_xbar_demux                                                                  ./libraries/cmd_xbar_demux/                                                                 
ensure_lib                                                                                 ./libraries/rst_controller/                                                                 
vmap       rst_controller                                                                  ./libraries/rst_controller/                                                                 
ensure_lib                                                                                 ./libraries/burst_adapter/                                                                  
vmap       burst_adapter                                                                   ./libraries/burst_adapter/                                                                  
ensure_lib                                                                                 ./libraries/limiter/                                                                        
vmap       limiter                                                                         ./libraries/limiter/                                                                        
ensure_lib                                                                                 ./libraries/id_router_006/                                                                  
vmap       id_router_006                                                                   ./libraries/id_router_006/                                                                  
ensure_lib                                                                                 ./libraries/addr_router_004/                                                                
vmap       addr_router_004                                                                 ./libraries/addr_router_004/                                                                
ensure_lib                                                                                 ./libraries/id_router_005/                                                                  
vmap       id_router_005                                                                   ./libraries/id_router_005/                                                                  
ensure_lib                                                                                 ./libraries/id_router_002/                                                                  
vmap       id_router_002                                                                   ./libraries/id_router_002/                                                                  
ensure_lib                                                                                 ./libraries/id_router/                                                                      
vmap       id_router                                                                       ./libraries/id_router/                                                                      
ensure_lib                                                                                 ./libraries/addr_router_002/                                                                
vmap       addr_router_002                                                                 ./libraries/addr_router_002/                                                                
ensure_lib                                                                                 ./libraries/addr_router_001/                                                                
vmap       addr_router_001                                                                 ./libraries/addr_router_001/                                                                
ensure_lib                                                                                 ./libraries/addr_router/                                                                    
vmap       addr_router                                                                     ./libraries/addr_router/                                                                    
ensure_lib                                                                                 ./libraries/nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo/
vmap       nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ./libraries/nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo/
ensure_lib                                                                                 ./libraries/nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent/         
vmap       nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent          ./libraries/nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent/         
ensure_lib                                                                                 ./libraries/nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent/       
vmap       nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent        ./libraries/nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent/       
ensure_lib                                                                                 ./libraries/nios2_qsys_jtag_debug_module_translator/                                        
vmap       nios2_qsys_jtag_debug_module_translator                                         ./libraries/nios2_qsys_jtag_debug_module_translator/                                        
ensure_lib                                                                                 ./libraries/nios2_qsys_instruction_master_translator/                                       
vmap       nios2_qsys_instruction_master_translator                                        ./libraries/nios2_qsys_instruction_master_translator/                                       
ensure_lib                                                                                 ./libraries/dma/                                                                            
vmap       dma                                                                             ./libraries/dma/                                                                            
ensure_lib                                                                                 ./libraries/ddr2_i2c_sda/                                                                   
vmap       ddr2_i2c_sda                                                                    ./libraries/ddr2_i2c_sda/                                                                   
ensure_lib                                                                                 ./libraries/ddr2_i2c_scl/                                                                   
vmap       ddr2_i2c_scl                                                                    ./libraries/ddr2_i2c_scl/                                                                   
ensure_lib                                                                                 ./libraries/mm_clock_crossing_bridge_io/                                                    
vmap       mm_clock_crossing_bridge_io                                                     ./libraries/mm_clock_crossing_bridge_io/                                                    
ensure_lib                                                                                 ./libraries/button/                                                                         
vmap       button                                                                          ./libraries/button/                                                                         
ensure_lib                                                                                 ./libraries/led/                                                                            
vmap       led                                                                             ./libraries/led/                                                                            
ensure_lib                                                                                 ./libraries/timer/                                                                          
vmap       timer                                                                           ./libraries/timer/                                                                          
ensure_lib                                                                                 ./libraries/sysid/                                                                          
vmap       sysid                                                                           ./libraries/sysid/                                                                          
ensure_lib                                                                                 ./libraries/jtag_uart/                                                                      
vmap       jtag_uart                                                                       ./libraries/jtag_uart/                                                                      
ensure_lib                                                                                 ./libraries/nios2_qsys/                                                                     
vmap       nios2_qsys                                                                      ./libraries/nios2_qsys/                                                                     
ensure_lib                                                                                 ./libraries/mem_if_ddr2_emif/                                                               
vmap       mem_if_ddr2_emif                                                                ./libraries/mem_if_ddr2_emif/                                                               
ensure_lib                                                                                 ./libraries/onchip_memory/                                                                  
vmap       onchip_memory                                                                   ./libraries/onchip_memory/                                                                  
ensure_lib                                                                                 ./libraries/mem_if_ddr2_emif_mem_model/                                                     
vmap       mem_if_ddr2_emif_mem_model                                                      ./libraries/mem_if_ddr2_emif_mem_model/                                                     
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_ddr2_i2c_sda_bfm/                                                 
vmap       DE4_QSYS_inst_ddr2_i2c_sda_bfm                                                  ./libraries/DE4_QSYS_inst_ddr2_i2c_sda_bfm/                                                 
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_ddr2_i2c_scl_bfm/                                                 
vmap       DE4_QSYS_inst_ddr2_i2c_scl_bfm                                                  ./libraries/DE4_QSYS_inst_ddr2_i2c_scl_bfm/                                                 
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_button_bfm/                                                       
vmap       DE4_QSYS_inst_button_bfm                                                        ./libraries/DE4_QSYS_inst_button_bfm/                                                       
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_led_bfm/                                                          
vmap       DE4_QSYS_inst_led_bfm                                                           ./libraries/DE4_QSYS_inst_led_bfm/                                                          
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm/                                      
vmap       DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm                                       ./libraries/DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm/                                      
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_oct_bfm/                                                          
vmap       DE4_QSYS_inst_oct_bfm                                                           ./libraries/DE4_QSYS_inst_oct_bfm/                                                          
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_reset_bfm/                                                        
vmap       DE4_QSYS_inst_reset_bfm                                                         ./libraries/DE4_QSYS_inst_reset_bfm/                                                        
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst_clk_bfm/                                                          
vmap       DE4_QSYS_inst_clk_bfm                                                           ./libraries/DE4_QSYS_inst_clk_bfm/                                                          
ensure_lib                                                                                 ./libraries/DE4_QSYS_inst/                                                                  
vmap       DE4_QSYS_inst                                                                   ./libraries/DE4_QSYS_inst/                                                                  

# ----------------------------------------
# Compile device library files
alias dev_com {
  echo "\[exec\] dev_com"
  if { ![ string match "*ModelSim ALTERA*" [ vsim -version ] ] } {
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives.v"        -work altera_ver            
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/220model.v"                 -work lpm_ver               
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate.v"                    -work sgate_ver             
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf.v"                -work altera_mf_ver         
    vlog -sv "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim.sv"            -work altera_lnsim_ver      
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/stratixiv_hssi_atoms.v"     -work stratixiv_hssi_ver    
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/stratixiv_pcie_hip_atoms.v" -work stratixiv_pcie_hip_ver
    vlog     "$QUARTUS_INSTALL_DIR/eda/sim_lib/stratixiv_atoms.v"          -work stratixiv_ver         
  }
}

# ----------------------------------------
# Compile the design files in correct order
alias com {
  echo "\[exec\] com"
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv"                                                                                    -work altera_avalon_vip_pkgs_lib                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_mm_st_converter.v"                                                                      -work a0                                                                             
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_addr_cmd.v"                                                                             -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v"                                                                        -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v"                                                                         -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v"                                                                         -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"                                                                      -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_odt_gen.v"                                                                              -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v"                                                                        -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_arbiter.v"                                                                              -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_burst_gen.v"                                                                            -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_cmd_gen.v"                                                                              -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_csr.v"                                                                                  -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_buffer.v"                                                                               -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_buffer_manager.v"                                                                       -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_burst_tracking.v"                                                                       -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_dataid_manager.v"                                                                       -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_fifo.v"                                                                                 -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_list.v"                                                                                 -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_rdata_path.v"                                                                           -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_wdata_path.v"                                                                           -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_decoder.v"                                                                          -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"                                                                   -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"                                                                   -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder.v"                                                                          -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"                                                                   -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"                                                                   -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"                                                          -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_axi_st_converter.v"                                                                     -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_input_if.v"                                                                             -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_rank_timer.v"                                                                           -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_sideband.v"                                                                             -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_tbp.v"                                                                                  -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_timing_param.v"                                                                         -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_controller.v"                                                                           -work ng0                                                                            
  vlog     "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_controller_st_top.v"                                                                    -work ng0                                                                            
  vlog -sv "+incdir+D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv"                                                          -work ng0                                                                            
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_dll_stratixiv.sv"                                                                      -work dll0                                                                           
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_oct_stratixiv.sv"                                                                      -work oct0                                                                           
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v"                                                                      -work c0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v"                                                                      -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v"                                                                             -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"                                          -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"                               -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"                                                      -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_rst.sv"                                                                      -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                                                         -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                                                 -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv"                                                                       -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv"                                                                  -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv"                                                                        -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv"                                                                   -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv"                                                         -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv"                                                     -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv"                                                      -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv"                                                  -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv"                                                    -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv"                                                           -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv"                                                       -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv"                                                          -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv"                                                  -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv"                                                        -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v"                                                                 -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ac_ROM_reg.v"                                                                             -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_bitcheck.v"                                                                               -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_core.sv"                                                                                  -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_datamux.v"                                                                                -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_data_broadcast.v"                                                                         -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_data_decoder.v"                                                                           -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ddr2.v"                                                                                   -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_di_buffer.v"                                                                              -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_di_buffer_wrap.v"                                                                         -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_dm_decoder.v"                                                                             -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_generic.sv"                                                                               -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v"                                                               -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_inst_ROM_reg.v"                                                                           -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_jumplogic.v"                                                                              -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_lfsr12.v"                                                                                 -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_lfsr36.v"                                                                                 -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_lfsr72.v"                                                                                 -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_pattern_fifo.v"                                                                           -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ram.v"                                                                                    -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ram_csr.v"                                                                                -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_read_datapath.v"                                                                          -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_write_decoder.v"                                                                          -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_data_mgr.sv"                                                                               -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_phy_mgr.sv"                                                                                -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_reg_file.sv"                                                                               -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_acv_phase_decode.v"                                                                    -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_acv_wrapper.sv"                                                                        -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_mgr.sv"                                                                                -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_reg_file.v"                                                                            -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_siii_phase_decode.v"                                                                   -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_siii_wrapper.sv"                                                                       -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_sv_phase_decode.v"                                                                     -work s0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_sv_wrapper.sv"                                                                         -work s0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/afi_mux_ddrx.v"                                                                                      -work m0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v"                                                 -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v"                                                  -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v"                                                    -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v"                                                                -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v"                                                              -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv"                                                              -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v"                                                           -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v"                                                          -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v"                                                     -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v"                                                    -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv"                                                       -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v"                                                       -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv"                                                     -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv"                                                             -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v"                                                            -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v"                                                        -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v"                                                             -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv"                                                                     -work p0                                                                             
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v"                                                             -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"                                                                   -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altdq_dqs2_abstract.sv"                                                                              -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altdq_dqs2_cal_delays.sv"                                                                            -work p0                                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv"                                                                   -work pll0                                                                           
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_irq_clock_crosser.sv"                                                                         -work irq_synchronizer                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_irq_mapper.sv"                                                                              -work irq_mapper                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"                                                          -work crosser                                                                        
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"                                                                    -work crosser                                                                        
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"                                                                    -work crosser                                                                        
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_width_adapter.sv"                                                                      -work width_adapter                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv"                                                                  -work width_adapter                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                                                 -work width_adapter                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                                                         -work rsp_xbar_mux_004                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_mux_004.sv"                                                                        -work rsp_xbar_mux_004                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux_006.sv"                                                                      -work rsp_xbar_demux_006                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux_004.sv"                                                                      -work cmd_xbar_demux_004                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                                                         -work rsp_xbar_mux_001                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_mux_001.sv"                                                                        -work rsp_xbar_mux_001                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                                                         -work rsp_xbar_mux                                                                   
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_mux.sv"                                                                            -work rsp_xbar_mux                                                                   
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux_005.sv"                                                                      -work rsp_xbar_demux_005                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux_002.sv"                                                                      -work rsp_xbar_demux_002                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux.sv"                                                                          -work rsp_xbar_demux                                                                 
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                                                         -work cmd_xbar_mux_005                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_mux_005.sv"                                                                        -work cmd_xbar_mux_005                                                               
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                                                         -work cmd_xbar_mux                                                                   
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_mux.sv"                                                                            -work cmd_xbar_mux                                                                   
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux_002.sv"                                                                      -work cmd_xbar_demux_002                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux_001.sv"                                                                      -work cmd_xbar_demux_001                                                             
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux.sv"                                                                          -work cmd_xbar_demux                                                                 
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.v"                                                                           -work rst_controller                                                                 
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v"                                                                         -work rst_controller                                                                 
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter.sv"                                                                      -work burst_adapter                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv"                                                                  -work burst_adapter                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"                                                                    -work limiter                                                                        
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"                                                                    -work limiter                                                                        
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router_006.sv"                                                                           -work id_router_006                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router_004.sv"                                                                         -work addr_router_004                                                                
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router_005.sv"                                                                           -work id_router_005                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router_002.sv"                                                                           -work id_router_002                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router.sv"                                                                               -work id_router                                                                      
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router_002.sv"                                                                         -work addr_router_002                                                                
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router_001.sv"                                                                         -work addr_router_001                                                                
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router.sv"                                                                             -work addr_router                                                                    
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v"                                                                             -work nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv"                                                                        -work nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent         
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                                                 -work nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent         
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv"                                                                       -work nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent       
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv"                                                                   -work nios2_qsys_jtag_debug_module_translator                                        
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv"                                                                  -work nios2_qsys_instruction_master_translator                                       
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_dma.v"                                                                                      -work dma                                                                            
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_ddr2_i2c_sda.v"                                                                             -work ddr2_i2c_sda                                                                   
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_ddr2_i2c_scl.v"                                                                             -work ddr2_i2c_scl                                                                   
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"                                                            -work mm_clock_crossing_bridge_io                                                    
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_dc_fifo.v"                                                                             -work mm_clock_crossing_bridge_io                                                    
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"                                                                 -work mm_clock_crossing_bridge_io                                                    
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_button.v"                                                                                   -work button                                                                         
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_led.v"                                                                                      -work led                                                                            
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_timer.v"                                                                                    -work timer                                                                          
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_sysid.vo"                                                                                   -work sysid                                                                          
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_jtag_uart.v"                                                                                -work jtag_uart                                                                      
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys.vo"                                                                              -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v"                                                      -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v"                                                         -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v"                                                     -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_mult_cell.v"                                                                     -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v"                                                                -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_test_bench.v"                                                                    -work nios2_qsys                                                                     
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif.v"                                                                         -work mem_if_ddr2_emif                                                               
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_onchip_memory.v"                                                                            -work onchip_memory                                                                  
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en_mem_if_dqsn_en.sv"                                   -work mem_if_ddr2_emif_mem_model                                                     
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_if_common_ddr_mem_model_mem_if_dm_pins_en_mem_if_dqsn_en.sv"                                 -work mem_if_ddr2_emif_mem_model                                                     
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0006.sv"                                            -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_ddr2_i2c_sda_bfm                                                 
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0005.sv"                                            -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_ddr2_i2c_scl_bfm                                                 
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0004.sv"                                            -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_button_bfm                                                       
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0003.sv"                                            -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_led_bfm                                                          
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv"                                            -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm                                      
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv"                                                 -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_oct_bfm                                                          
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv"                                         -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_reset_bfm                                                        
  vlog -sv                                                                                                         "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv"                                         -L altera_avalon_vip_pkgs_lib -work DE4_QSYS_inst_clk_bfm                                                          
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS.v"                                                                                          -work DE4_QSYS_inst                                                                  
  vlog                                                                                                             "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/DE4_QSYS_tb.v"                                                                                                                                                                                       
}

# ----------------------------------------
# Elaborate top level design
alias elab {
  echo "\[exec\] elab"
  vsim -t ps \
    -G/$TOP_LEVEL_NAME$SYSTEM_INSTANCE_NAME/DE4_QSYS_inst/onchip_memory/INIT_FILE=\"DE4_QSYS_onchip_memory.hex\" \
     -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L a0 -L ng0 -L dll0 -L oct0 -L c0 -L s0 -L m0 -L p0 -L pll0 -L irq_synchronizer -L irq_mapper -L crosser -L width_adapter -L rsp_xbar_mux_004 -L rsp_xbar_demux_006 -L cmd_xbar_demux_004 -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_005 -L rsp_xbar_demux_002 -L rsp_xbar_demux -L cmd_xbar_mux_005 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L burst_adapter -L limiter -L id_router_006 -L addr_router_004 -L id_router_005 -L id_router_002 -L id_router -L addr_router_002 -L addr_router_001 -L addr_router -L nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent -L nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent -L nios2_qsys_jtag_debug_module_translator -L nios2_qsys_instruction_master_translator -L dma -L ddr2_i2c_sda -L ddr2_i2c_scl -L mm_clock_crossing_bridge_io -L button -L led -L timer -L sysid -L jtag_uart -L nios2_qsys -L mem_if_ddr2_emif -L onchip_memory -L mem_if_ddr2_emif_mem_model -L DE4_QSYS_inst_ddr2_i2c_sda_bfm -L DE4_QSYS_inst_ddr2_i2c_scl_bfm -L DE4_QSYS_inst_button_bfm -L DE4_QSYS_inst_led_bfm -L DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm -L DE4_QSYS_inst_oct_bfm -L DE4_QSYS_inst_reset_bfm -L DE4_QSYS_inst_clk_bfm -L DE4_QSYS_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiv_hssi_ver -L stratixiv_pcie_hip_ver -L stratixiv_ver $TOP_LEVEL_NAME
}

# ----------------------------------------
# Elaborate the top level design with novopt option
alias elab_debug {
  echo "\[exec\] elab_debug"
  vsim -novopt -t ps \
    -G/$TOP_LEVEL_NAME$SYSTEM_INSTANCE_NAME/DE4_QSYS_inst/onchip_memory/INIT_FILE=\"DE4_QSYS_onchip_memory.hex\" \
     -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L a0 -L ng0 -L dll0 -L oct0 -L c0 -L s0 -L m0 -L p0 -L pll0 -L irq_synchronizer -L irq_mapper -L crosser -L width_adapter -L rsp_xbar_mux_004 -L rsp_xbar_demux_006 -L cmd_xbar_demux_004 -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_005 -L rsp_xbar_demux_002 -L rsp_xbar_demux -L cmd_xbar_mux_005 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L burst_adapter -L limiter -L id_router_006 -L addr_router_004 -L id_router_005 -L id_router_002 -L id_router -L addr_router_002 -L addr_router_001 -L addr_router -L nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent -L nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent -L nios2_qsys_jtag_debug_module_translator -L nios2_qsys_instruction_master_translator -L dma -L ddr2_i2c_sda -L ddr2_i2c_scl -L mm_clock_crossing_bridge_io -L button -L led -L timer -L sysid -L jtag_uart -L nios2_qsys -L mem_if_ddr2_emif -L onchip_memory -L mem_if_ddr2_emif_mem_model -L DE4_QSYS_inst_ddr2_i2c_sda_bfm -L DE4_QSYS_inst_ddr2_i2c_scl_bfm -L DE4_QSYS_inst_button_bfm -L DE4_QSYS_inst_led_bfm -L DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm -L DE4_QSYS_inst_oct_bfm -L DE4_QSYS_inst_reset_bfm -L DE4_QSYS_inst_clk_bfm -L DE4_QSYS_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiv_hssi_ver -L stratixiv_pcie_hip_ver -L stratixiv_ver $TOP_LEVEL_NAME
}

# ----------------------------------------
# Compile all the design files and elaborate the top level design
alias ld "
  dev_com
  com
  elab
"

# ----------------------------------------
# Compile all the design files and elaborate the top level design with -novopt
alias ld_debug "
  dev_com
  com
  elab_debug
"

# ----------------------------------------
# Print out user commmand line aliases
alias h {
  echo "List Of Command Line Aliases"
  echo
  echo "file_copy                     -- Copy ROM/RAM files to simulation directory"
  echo
  echo "dev_com                       -- Compile device library files"
  echo
  echo "com                           -- Compile the design files in correct order"
  echo
  echo "elab                          -- Elaborate top level design"
  echo
  echo "elab_debug                    -- Elaborate the top level design with novopt option"
  echo
  echo "ld                            -- Compile all the design files and elaborate the top level design"
  echo
  echo "ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt"
  echo
  echo 
  echo
  echo "List Of Variables"
  echo
  echo "TOP_LEVEL_NAME                -- Top level module name."
  echo
  echo "SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module."
  echo
  echo "QSYS_SIMDIR                   -- Qsys base simulation directory."
  echo
  echo "QUARTUS_INSTALL_DIR           -- Quartus installation directory."
}
file_copy
h
