
Circuit 1 cell sky130_fd_pr__nfet_01v8 is a black box; will not flatten Circuit 2
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 is a black box; will not flatten Circuit 2
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_64Z3AY in circuit inverter (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LGS3BL in circuit inverter (0)(1 instance)

Removing zero-valued device vsrc from cell inverter (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4 **Mismatch**             |Number of nets: 3 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: inverter                        |Circuit 2: inverter                        

---------------------------------------------------------------------------------------
Net: m1_179_318#                           |Net: out                                   
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/d = 1            
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/d = 1            
                                           |                                           
Net: (no pins)                             |Net: (no pins)                             
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/s = 1            
  sky130_fd_pr__pfet_01v8/4 = 1            |  sky130_fd_pr__pfet_01v8/b = 1            
                                           |                                           
Net: m1_141_395#                           |Net: in                                    
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/g = 1            
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/s = 1            
                                           |  sky130_fd_pr__nfet_01v8/b = 1            
                                           |  sky130_fd_pr__pfet_01v8/g = 1            
                                           |                                           
Net: VSUBS                                 |(no matching net)                          
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |                                           
  sky130_fd_pr__nfet_01v8/4 = 1            |                                           
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: inverter                        |Circuit 2: inverter                        

---------------------------------------------------------------------------------------
Instance: sky130_fd_pr__pfet_01v8_LGS3BL:X |Instance: sky130_fd_pr__pfet_01v8:M2       
  (1,3) = (2,2)                            |  d = 2                                    
  2 = 2                                    |  g = 4                                    
  4 = 2                                    |  s = 2                                    
                                           |  b = 2                                    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: sky130_fd_pr__nfet_01v8_64Z3AY:X |Instance: sky130_fd_pr__nfet_01v8:M1       
  (1,3) = (2,2)                            |  d = 2                                    
  2 = 2                                    |  g = 4                                    
  4 = 2                                    |  s = 4                                    
                                           |  b = 4                                    
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
Cell pin lists are equivalent.
Device classes inverter and inverter are equivalent.

Final result: Netlists do not match.
Port matching may fail to disambiguate symmetries.
