@inproceedings{DBLP:conf/date/LezosDM15,
  author    = {Christakis Lezos and
               Grigoris Dimitroulakos and
               Konstantinos Masselos},
  title     = {Reuse distance analysis for locality optimization in loop-dominated
               applications},
  booktitle = {Proceedings of the 2015 Design, Automation {\&} Test in Europe Conference
               {\&} Exhibition, {DATE} 2015, Grenoble, France, March 9-13, 2015},
  pages     = {1237--1240},
  year      = {2015},
  crossref  = {DBLP:conf/date/2015},
  url       = {http://dl.acm.org/citation.cfm?id=2757099},
  timestamp = {Tue, 28 Apr 2015 17:32:23 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/LezosDM15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/mam/LiorisDM14,
  author    = {Theodoros Lioris and
               Grigoris Dimitroulakos and
               Konstantinos Masselos},
  title     = {An early memory hierarchy evaluation simulator for multimedia applications},
  journal   = {Microprocessors and Microsystems - Embedded Hardware Design},
  volume    = {38},
  number    = {1},
  pages     = {31--41},
  year      = {2014},
  url       = {http://dx.doi.org/10.1016/j.micpro.2013.10.006},
  doi       = {10.1016/j.micpro.2013.10.006},
  timestamp = {Thu, 09 Jan 2014 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/mam/LiorisDM14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/mam/StripfOBBRSGAVDSKDMKMP13,
  author    = {Timo Stripf and
               Oliver Oey and
               Thomas Bruckschl{\"{o}}gl and
               J{\"{u}}rgen Becker and
               Gerard K. Rauwerda and
               Kim Sunesen and
               George Goulas and
               Panayiotis Alefragis and
               Nikolaos S. Voros and
               Steven Derrien and
               Olivier Sentieys and
               Nikolaos Kavvadias and
               Grigoris Dimitroulakos and
               Kostas Masselos and
               Dimitrios Kritharidis and
               Nikolaos Mitas and
               Thomas Perschke},
  title     = {Compiling Scilab to high performance embedded multicore systems},
  journal   = {Microprocessors and Microsystems - Embedded Hardware Design},
  volume    = {37},
  number    = {8-C},
  pages     = {1033--1049},
  year      = {2013},
  url       = {http://dx.doi.org/10.1016/j.micpro.2013.07.004},
  doi       = {10.1016/j.micpro.2013.07.004},
  timestamp = {Tue, 19 Nov 2013 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/mam/StripfOBBRSGAVDSKDMKMP13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/dasip/LezosDFM13,
  author    = {Christakis Lezos and
               Grigoris Dimitroulakos and
               Angeliki Freskou and
               Konstantinos Masselos},
  title     = {Dynamic source code analysis for memory hierarchy optimization in
               multimedia applications},
  booktitle = {2013 Conference on Design and Architectures for Signal and Image Processing,
               Cagliari, Italy, October 8-10, 2013},
  pages     = {343--344},
  year      = {2013},
  crossref  = {DBLP:conf/dasip/2013},
  url       = {http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6661567},
  timestamp = {Fri, 05 Jun 2015 23:31:01 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dasip/LezosDFM13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/KavvadiasM13,
  author    = {Nikolaos Kavvadias and
               Kostas Masselos},
  title     = {The HercuLeS high-level synthesis environment},
  booktitle = {23rd International Conference on Field programmable Logic and Applications,
               {FPL} 2013, Porto, Portugal, September 2-4, 2013},
  pages     = {1},
  year      = {2013},
  crossref  = {DBLP:conf/fpl/2013},
  url       = {http://dx.doi.org/10.1109/FPL.2013.6645627},
  doi       = {10.1109/FPL.2013.6645627},
  timestamp = {Tue, 29 Oct 2013 19:55:12 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/KavvadiasM13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/pci/KavvadiasM13,
  author    = {Nikolaos Kavvadias and
               Kostas Masselos},
  title     = {Hardware design space exploration using HercuLeS {HLS}},
  booktitle = {17th Panhellenic Conference on Informatics, {PCI} 2013, Thessaloniki,
               Greece - September 19 - 21, 2013},
  pages     = {195--202},
  year      = {2013},
  crossref  = {DBLP:conf/pci/2013},
  url       = {http://doi.acm.org/10.1145/2491845.2491865},
  doi       = {10.1145/2491845.2491865},
  timestamp = {Fri, 30 Aug 2013 08:31:34 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/pci/KavvadiasM13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/asap/KavvadiasM12,
  author    = {Nikolaos Kavvadias and
               Kostas Masselos},
  title     = {Automated Synthesis of FSMD-Based Accelerators for Hardware Compilation},
  booktitle = {23rd {IEEE} International Conference on Application-Specific Systems,
               Architectures and Processors, {ASAP} 2012, Delft, The Netherlands,
               July 9-11, 2012},
  pages     = {157--160},
  year      = {2012},
  crossref  = {DBLP:conf/asap/2012},
  url       = {http://doi.ieeecomputersociety.org/10.1109/ASAP.2012.29},
  doi       = {10.1109/ASAP.2012.29},
  timestamp = {Thu, 15 Nov 2012 12:58:29 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/asap/KavvadiasM12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/dasip/DimitroulakosLLM12,
  author    = {Grigoris Dimitroulakos and
               Theodoros Lioris and
               Christakis Lezos and
               Konstantinos Masselos},
  title     = {{XMSIM:} {A} tool for early memory hierarchy evaluation},
  booktitle = {Proceedings of the 2012 Conference on Design and Architectures for
               Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October
               23-25, 2012},
  pages     = {1--2},
  year      = {2012},
  crossref  = {DBLP:conf/dasip/2012},
  url       = {http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6385428},
  timestamp = {Mon, 07 Jan 2013 12:50:13 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dasip/DimitroulakosLLM12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/dasip/DimitroulakosLM12,
  author    = {Grigoris Dimitroulakos and
               Christakis Lezos and
               Konstantinos Masselos},
  title     = {{MEMSCOPT:} {A} source-to-source compiler for dynamic code analysis
               and loop transformations},
  booktitle = {Proceedings of the 2012 Conference on Design and Architectures for
               Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October
               23-25, 2012},
  pages     = {1--2},
  year      = {2012},
  crossref  = {DBLP:conf/dasip/2012},
  url       = {http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6385418},
  timestamp = {Mon, 07 Jan 2013 12:50:13 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dasip/DimitroulakosLM12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/dasip/KavvadiasM12,
  author    = {Nikolaos Kavvadias and
               Kostas Masselos},
  title     = {Design of fixed-point rounding operators for the {VHDL-2008} standard},
  booktitle = {Proceedings of the 2012 Conference on Design and Architectures for
               Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October
               23-25, 2012},
  pages     = {1--8},
  year      = {2012},
  crossref  = {DBLP:conf/dasip/2012},
  url       = {http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6385354},
  timestamp = {Mon, 07 Jan 2013 12:50:13 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dasip/KavvadiasM12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/dsd/BeckerSOHDMSRSKMGAVKMG12,
  author    = {J{\"{u}}rgen Becker and
               Timo Stripf and
               Oliver Oey and
               Michael H{\"{u}}bner and
               Steven Derrien and
               Daniel Menard and
               Olivier Sentieys and
               Gerard K. Rauwerda and
               Kim Sunesen and
               Nikolaos Kavvadias and
               Kostas Masselos and
               George Goulas and
               Panayiotis Alefragis and
               Nikolaos S. Voros and
               Dimitrios Kritharidis and
               Nikolaos Mitas and
               Diana G{\"{o}}hringer},
  title     = {From Scilab to High Performance Embedded Multicore Systems: The {ALMA}
               Approach},
  booktitle = {15th Euromicro Conference on Digital System Design, {DSD} 2012, Cesme,
               Izmir, Turkey, September 5-8, 2012},
  pages     = {114--121},
  year      = {2012},
  crossref  = {DBLP:conf/dsd/2012},
  url       = {http://dx.doi.org/10.1109/DSD.2012.65},
  doi       = {10.1109/DSD.2012.65},
  timestamp = {Fri, 16 Jan 2015 15:08:26 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dsd/BeckerSOHDMSRSKMGAVKMG12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/recosoc/StripfOBKHBRSKDMKMGAVDMSGP12,
  author    = {Timo Stripf and
               Oliver Oey and
               Thomas Bruckschl{\"{o}}gl and
               Ralf K{\"{o}}nig and
               Michael H{\"{u}}bner and
               J{\"{u}}rgen Becker and
               Gerard K. Rauwerda and
               Kim Sunesen and
               Nikolaos Kavvadias and
               Grigoris Dimitroulakos and
               Kostas Masselos and
               Dimitrios Kritharidis and
               Nikolaos Mitas and
               George Goulas and
               Panayiotis Alefragis and
               Nikolaos S. Voros and
               Steven Derrien and
               Daniel Menard and
               Olivier Sentieys and
               Diana G{\"{o}}hringer and
               Thomas Perschke},
  title     = {A flexible approach for compiling scilab to reconfigurable multi-core
               embedded systems},
  booktitle = {7th International Workshop on Reconfigurable and Communication-Centric
               Systems-on-Chip (ReCoSoC), York, United Kingdom, July 9-11, 2012},
  pages     = {1--8},
  year      = {2012},
  crossref  = {DBLP:conf/recosoc/2012},
  url       = {http://dx.doi.org/10.1109/ReCoSoC.2012.6322879},
  doi       = {10.1109/ReCoSoC.2012.6322879},
  timestamp = {Tue, 23 Oct 2012 15:05:13 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/recosoc/StripfOBKHBRSKDMKMGAVDMSGP12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/samos/GoulasAVVGKDMGDMSHSOBRSKM12,
  author    = {George Goulas and
               Panayiotis Alefragis and
               Nikolaos S. Voros and
               Christos Valouxis and
               Christos Gogos and
               Nikolaos Kavvadias and
               Grigoris Dimitroulakos and
               Kostas Masselos and
               Diana G{\"{o}}hringer and
               Steven Derrien and
               Daniel Menard and
               Olivier Sentieys and
               Michael H{\"{u}}bner and
               Timo Stripf and
               Oliver Oey and
               J{\"{u}}rgen Becker and
               Gerard K. Rauwerda and
               Kim Sunesen and
               Dimitrios Kritharidis and
               Nikolaos Mitas},
  title     = {From Scilab to multicore embedded systems: Algorithms and methodologies},
  booktitle = {2012 International Conference on Embedded Computer Systems: Architectures,
               Modeling, and Simulation, {SAMOS} XII, Samos, Greece, July 16-19,
               2012},
  pages     = {268--275},
  year      = {2012},
  crossref  = {DBLP:conf/samos/2012ic},
  url       = {http://dx.doi.org/10.1109/SAMOS.2012.6404184},
  doi       = {10.1109/SAMOS.2012.6404184},
  timestamp = {Mon, 14 Jan 2013 20:14:45 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/samos/GoulasAVVGKDMGDMSHSOBRSKM12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/cj/LiuCMC11,
  author    = {Qiang Liu and
               George A. Constantinides and
               Konstantinos Masselos and
               Peter Y. K. Cheung},
  title     = {Compiling C-like Languages to {FPGA} Hardware: Some Novel Approaches
               Targeting Data Memory Organization},
  journal   = {Comput. J.},
  volume    = {54},
  number    = {1},
  pages     = {1--10},
  year      = {2011},
  url       = {http://dx.doi.org/10.1093/comjnl/bxp020},
  doi       = {10.1093/comjnl/bxp020},
  timestamp = {Tue, 28 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/cj/LiuCMC11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/isvlsi/KavvadiasM10,
  author    = {Nikolaos Kavvadias and
               Konstantinos Masselos},
  title     = {Efficient Hardware Looping Units for FPGAs},
  booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7
               July 2010, Lixouri Kefalonia, Greece},
  pages     = {35--40},
  year      = {2010},
  crossref  = {DBLP:conf/isvlsi/2010},
  url       = {http://dx.doi.org/10.1109/ISVLSI.2010.63},
  doi       = {10.1109/ISVLSI.2010.63},
  timestamp = {Tue, 26 May 2015 18:41:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isvlsi/KavvadiasM10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/isvlsi/LiorisDM10,
  author    = {Theodoros Lioris and
               Grigoris Dimitroulakos and
               Kostas Masselos},
  title     = {{XMSIM:} EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation},
  booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7
               July 2010, Lixouri Kefalonia, Greece},
  pages     = {375--380},
  year      = {2010},
  crossref  = {DBLP:conf/isvlsi/2010},
  url       = {http://dx.doi.org/10.1109/ISVLSI.2010.106},
  doi       = {10.1109/ISVLSI.2010.106},
  timestamp = {Tue, 26 May 2015 18:41:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isvlsi/LiorisDM10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/isvlsi/KalogeridouVM10,
  author    = {Georgia Kalogeridou and
               Nikolaos S. Voros and
               Konstantinos Masselos},
  title     = {System Level Design of Complex Hardware Applications Using ImpulseC},
  booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7
               July 2010, Lixouri Kefalonia, Greece},
  pages     = {473--474},
  year      = {2010},
  crossref  = {DBLP:conf/isvlsi/2010},
  url       = {http://dx.doi.org/10.1109/ISVLSI.2010.10},
  doi       = {10.1109/ISVLSI.2010.10},
  timestamp = {Tue, 26 May 2015 18:41:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isvlsi/KalogeridouVM10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/iet-cdt/LiuCMC09,
  author    = {Qiang Liu and
               George A. Constantinides and
               Konstantinos Masselos and
               Peter Y. K. Cheung},
  title     = {Data-reuse exploration under an on-chip memory constraint for low-power
               FPGA-based systems},
  journal   = {{IET} Computers {\&} Digital Techniques},
  volume    = {3},
  number    = {3},
  pages     = {235--246},
  year      = {2009},
  url       = {http://dx.doi.org/10.1049/iet-cdt.2008.0039},
  doi       = {10.1049/iet-cdt.2008.0039},
  timestamp = {Thu, 23 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/iet-cdt/LiuCMC09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tcad/LiuCMC09,
  author    = {Qiang Liu and
               George A. Constantinides and
               Konstantinos Masselos and
               Peter Y. K. Cheung},
  title     = {Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted
               Hardware Compilation: {A} Geometric Programming Framework},
  journal   = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},
  volume    = {28},
  number    = {3},
  pages     = {305--315},
  year      = {2009},
  url       = {http://dx.doi.org/10.1109/TCAD.2009.2013541},
  doi       = {10.1109/TCAD.2009.2013541},
  timestamp = {Mon, 23 Mar 2009 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tcad/LiuCMC09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tvlsi/TurkingtonCMC08,
  author    = {Kieron Turkington and
               Turkington A. Constantinides and
               Kostas Masselos and
               Peter Y. K. Cheung},
  title     = {Outer Loop Pipelining for Application Specific Datapaths in FPGAs},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {16},
  number    = {10},
  pages     = {1268--1280},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/TVLSI.2008.2001744},
  doi       = {10.1109/TVLSI.2008.2001744},
  timestamp = {Sat, 31 Jan 2009 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tvlsi/TurkingtonCMC08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/vlsisp/AngelopoulouMCA08,
  author    = {Maria E. Angelopoulou and
               Kostas Masselos and
               Peter Y. K. Cheung and
               Yiannis Andreopoulos},
  title     = {Implementation and Comparison of the 5/3 Lifting 2D Discrete Wavelet
               Transform Computation Schedules on FPGAs},
  journal   = {Signal Processing Systems},
  volume    = {51},
  number    = {1},
  pages     = {3--21},
  year      = {2008},
  url       = {http://dx.doi.org/10.1007/s11265-007-0139-5},
  doi       = {10.1007/s11265-007-0139-5},
  timestamp = {Tue, 15 Jul 2008 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/vlsisp/AngelopoulouMCA08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/bcs/LiuCMC08,
  author    = {Qiang Liu and
               George A. Constantinides and
               Konstantinos Masselos and
               Peter Y. K. Cheung},
  title     = {Compiling C-like Languages to {FPGA} Hardware: Some Novel Approaches
               Targeting Data Memory Organisation},
  booktitle = {Visions of Computer Science - {BCS} International Academic Conference,
               Imperial College, London, UK, 22-24 September 2008},
  pages     = {295--304},
  year      = {2008},
  crossref  = {DBLP:conf/bcs/2008},
  url       = {http://www.bcs.org/server.php?show=ConWebDoc.22920},
  timestamp = {Mon, 21 Sep 2009 12:13:42 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/bcs/LiuCMC08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/LiuCMC08,
  author    = {Qiang Liu and
               George A. Constantinides and
               Konstantinos Masselos and
               Peter Y. K. Cheung},
  title     = {Combining data reuse exploitationwith data-level parallelization for
               {FPGA} targeted hardware compilation: {A} geometric programming framework},
  booktitle = {{FPL} 2008, International Conference on Field Programmable Logic and
               Applications, Heidelberg, Germany, 8-10 September 2008},
  pages     = {179--184},
  year      = {2008},
  crossref  = {DBLP:conf/fpl/2008},
  url       = {http://dx.doi.org/10.1109/FPL.2008.4629928},
  doi       = {10.1109/FPL.2008.4629928},
  timestamp = {Wed, 25 Feb 2009 14:42:51 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/LiuCMC08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpt/TurkingtonCCM08,
  author    = {Kieron Turkington and
               George A. Constantinides and
               Peter Y. K. Cheung and
               Konstantinos Masselos},
  title     = {Co-optimisation of datapath and memory in outer loop pipelining},
  booktitle = {2008 International Conference on Field-Programmable Technology, {FPT}
               2008, Taipei, Taiwan, December 7-10, 2008},
  pages     = {1--8},
  year      = {2008},
  crossref  = {DBLP:conf/fpt/2008},
  url       = {http://dx.doi.org/10.1109/FPT.2008.4762359},
  doi       = {10.1109/FPT.2008.4762359},
  timestamp = {Thu, 22 Nov 2012 17:21:17 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpt/TurkingtonCCM08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/ejes/MasselosV07,
  author    = {Konstantinos Masselos and
               Nikolaos S. Voros},
  title     = {Implementation of Wireless Communications Systems on FPGA-Based Platforms},
  journal   = {{EURASIP} J. Emb. Sys.},
  volume    = {2007},
  year      = {2007},
  url       = {http://dx.doi.org/10.1155/2007/12192},
  doi       = {10.1155/2007/12192},
  timestamp = {Mon, 28 Feb 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ejes/MasselosV07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fccm/LiuCMC07,
  author    = {Qiang Liu and
               George A. Constantinides and
               Konstantinos Masselos and
               Peter Y. K. Cheung},
  title     = {Automatic On-chip Memory Minimization for Data Reuse},
  booktitle = {{IEEE} Symposium on Field-Programmable Custom Computing Machines,
               {FCCM} 2007, 23-25 April 2007, Napa, California, {USA}},
  pages     = {251--260},
  year      = {2007},
  crossref  = {DBLP:conf/fccm/2007},
  url       = {http://dx.doi.org/10.1109/FCCM.2007.18},
  doi       = {10.1109/FCCM.2007.18},
  timestamp = {Thu, 02 Oct 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fccm/LiuCMC07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/mobimedia/VorosM07,
  author    = {Nikos S. Voros and
               Konstantinos Masselos},
  title     = {Prototyping of a {WLAN} system using {C++} based architecture exploration},
  booktitle = {Proceedings of the 3rd International Conference on Mobile Multimedia
               Communications, MobiMedia 2007, Nafpaktos, Greece, August 27-29, 2007},
  pages     = {54},
  year      = {2007},
  crossref  = {DBLP:conf/mobimedia/2007},
  url       = {http://dx.doi.org/10.4108/ICST.MOBIMEDIA2007.1619},
  doi       = {10.4108/ICST.MOBIMEDIA2007.1619},
  timestamp = {Thu, 19 Mar 2015 16:19:55 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/mobimedia/VorosM07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/MasselosCL06,
  author    = {Konstantinos Masselos and
               George A. Constantinides and
               Qiang Liu},
  title     = {Data Reuse Exploration for {FPGA} Based Platforms Applied to the Full
               Search Motion Estimation Algorithm},
  booktitle = {Proceedings of the 2006 International Conference on Field Programmable
               Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006},
  pages     = {1--6},
  year      = {2006},
  crossref  = {DBLP:conf/fpl/2006},
  url       = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311242},
  doi       = {10.1109/FPL.2006.311242},
  timestamp = {Thu, 19 Jul 2007 12:18:52 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/MasselosCL06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/MasselosTQVCRP06,
  author    = {Konstantinos Masselos and
               Kari Tiensyrj{\"{a}} and
               Yang Qu and
               Nikos S. Voros and
               Miroslav Cup{\'{a}}k and
               Luc Rijnders and
               Marko Pettissalo},
  title     = {System Level Architecture Exploration for Reconfigurable Systems On
               Chip},
  booktitle = {Proceedings of the 2006 International Conference on Field Programmable
               Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006},
  pages     = {1--6},
  year      = {2006},
  crossref  = {DBLP:conf/fpl/2006},
  url       = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311195},
  doi       = {10.1109/FPL.2006.311195},
  timestamp = {Thu, 19 Jul 2007 12:18:52 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/MasselosTQVCRP06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/TurkingtonMCL06,
  author    = {Kieron Turkington and
               Konstantinos Masselos and
               George A. Constantinides and
               Philip Heng Wai Leong},
  title     = {{FPGA} Based Acceleration of the Linpack Benchmark: {A} High Level
               Code Transformation Approach},
  booktitle = {Proceedings of the 2006 International Conference on Field Programmable
               Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006},
  pages     = {1--6},
  year      = {2006},
  crossref  = {DBLP:conf/fpl/2006},
  url       = {http://doi.ieeecomputersociety.org/10.1109/FPL.2006.311240},
  doi       = {10.1109/FPL.2006.311240},
  timestamp = {Thu, 03 Nov 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/TurkingtonMCL06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpt/AngelopoulouMCA06,
  author    = {Maria E. Angelopoulou and
               Konstantinos Masselos and
               Peter Y. K. Cheung and
               Yiannis Andreopoulos},
  title     = {A comparison of 2-D discrete wavelet transform computation schedules
               on FPGAs},
  booktitle = {2006 {IEEE} International Conference on Field Programmable Technology,
               {FPT} 2006, Bangkok, Thailand, December 13-15, 2006},
  pages     = {181--188},
  year      = {2006},
  crossref  = {DBLP:conf/fpt/2006},
  url       = {http://dx.doi.org/10.1109/FPT.2006.270310},
  doi       = {10.1109/FPT.2006.270310},
  timestamp = {Thu, 22 Nov 2012 17:50:15 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpt/AngelopoulouMCA06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/MasselosAS06,
  author    = {Kostas Masselos and
               Yiannis Andreopoulos and
               Thanos Stouraitis},
  title     = {Execution time comparison of lifting-based 2D wavelet transforms implementations
               on a {VLIW} {DSP}},
  booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2006), 21-24
               May 2006, Island of Kos, Greece},
  year      = {2006},
  crossref  = {DBLP:conf/iscas/2006},
  url       = {http://dx.doi.org/10.1109/ISCAS.2006.1692737},
  doi       = {10.1109/ISCAS.2006.1692737},
  timestamp = {Mon, 23 Jul 2007 15:42:08 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/MasselosAS06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/dafes/VorosSHM04,
  author    = {Nikolaos S. Voros and
               Colin F. Snook and
               Stefan Hallerstede and
               Konstantinos Masselos},
  title     = {Embedded System Design Using Formal Model Refinement: An Approach
               Based on the Combined Use of {UML} and the {B} Language},
  journal   = {Design Autom. for Emb. Sys.},
  volume    = {9},
  number    = {2},
  pages     = {67--99},
  year      = {2004},
  url       = {http://dx.doi.org/10.1007/s10617-005-1184-6},
  doi       = {10.1007/s10617-005-1184-6},
  timestamp = {Tue, 29 Nov 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dafes/VorosSHM04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/vlsisp/MasselosCGM04,
  author    = {Kostas Masselos and
               Francky Catthoor and
               Constantinos E. Goutis and
               Hugo De Man},
  title     = {Combined Application of Data Transfer and Storage Optimizing Transformations
               and Subword Parallelism Exploitation for Power Consumption and Execution
               Time Reduction in {VLIW} Multimedia Processors},
  journal   = {{VLSI} Signal Processing},
  volume    = {37},
  number    = {1},
  pages     = {53--73},
  year      = {2004},
  url       = {http://dx.doi.org/10.1023/B:VLSI.0000017003.70829.34},
  doi       = {10.1023/B:VLSI.0000017003.70829.34},
  timestamp = {Thu, 17 Jul 2008 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/vlsisp/MasselosCGM04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fdl/TiensyrjaCMP04,
  author    = {Kari Tiensyrj{\"{a}} and
               Miroslav Cup{\'{a}}k and
               Kostas Masselos and
               Marko Pettissalo},
  title     = {SystemC and OCAPI-xl Based System-Level Design for Reconfigurable
               Systems-on-Chip},
  booktitle = {Forum on specification and Design Languages, {FDL} 2004, September
               14-17, 2004, Lille, France, Proceedings},
  pages     = {428--440},
  year      = {2004},
  crossref  = {DBLP:conf/fdl/2004},
  url       = {http://www.ecsi-association.org/ecsi/main.asp?l1=library&#38;fn=def&#38;id=659},
  timestamp = {Fri, 06 Mar 2009 14:50:29 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fdl/TiensyrjaCMP04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/QuTM04,
  author    = {Yang Qu and
               Kari Tiensyrj{\"{a}} and
               Kostas Masselos},
  title     = {System-Level Modeling of Dynamically Reconfigurable Co-processors},
  booktitle = {Field Programmable Logic and Application, 14th International Conference
               , {FPL} 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings},
  pages     = {881--885},
  year      = {2004},
  crossref  = {DBLP:conf/fpl/2004},
  url       = {http://dx.doi.org/10.1007/978-3-540-30117-2_93},
  doi       = {10.1007/978-3-540-30117-2_93},
  timestamp = {Thu, 04 Aug 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/QuTM04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/TheochariTSMPBT04,
  author    = {Evaggelia Theochari and
               Konstantinos Tatas and
               Dimitrios Soudris and
               Kostas Masselos and
               Konstantinos Potamianos and
               Spyros Blionas and
               Antonios Thanailakis},
  title     = {A reusable {IP} {FFT} core for {DSP} applications},
  booktitle = {{ISCAS} {(3)}},
  pages     = {621--624},
  year      = {2004},
  url       = {http://dx.doi.org/10.1109/ISCAS.2004.1328823},
  doi       = {10.1109/ISCAS.2004.1328823},
  timestamp = {Wed, 28 Feb 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/TheochariTSMPBT04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/MasselosBMFSN04,
  author    = {Kostas Masselos and
               Spyros Blionas and
               Jean{-}Yves Mignolet and
               A. Foster and
               Dimitrios Soudris and
               Spiridon Nikolaidis},
  title     = {Hardware Building Blocks of a Mixed Granularity Reconfigurable System-on-Chip
               Platform},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation; 14th International Workshop, {PATMOS} 2004, Santorini,
               Greece, September 15-17, 2004, Proceedings},
  pages     = {613--622},
  year      = {2004},
  crossref  = {DBLP:conf/patmos/2004},
  url       = {http://dx.doi.org/10.1007/978-3-540-30205-6_63},
  doi       = {10.1007/978-3-540-30205-6_63},
  timestamp = {Wed, 10 Aug 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/MasselosBMFSN04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/dafes/MasselosCGM03,
  author    = {Kostas Masselos and
               Francky Catthoor and
               Constantinos E. Goutis and
               Hugo De Man},
  title     = {Systematic Application of Data Transfer and Storage Optimizing Code
               Transformations for Power Consumption and Execution Time Reduction
               in {ACROPOLIS:} {A} Pre-Compiler for Multimedia Applications},
  journal   = {Design Autom. for Emb. Sys.},
  volume    = {8},
  number    = {1},
  pages     = {51--86},
  year      = {2003},
  url       = {http://dx.doi.org/10.1023/A:1022340119745},
  doi       = {10.1023/A:1022340119745},
  timestamp = {Tue, 29 Nov 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dafes/MasselosCGM03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jsa/MasselosPCB03,
  author    = {Kostas Masselos and
               Antti Pelkonen and
               Miroslav Cup{\'{a}}k and
               Spyros Blionas},
  title     = {Realization of wireless multimedia communication systems on reconfigurable
               platforms},
  journal   = {Journal of Systems Architecture},
  volume    = {49},
  number    = {4-6},
  pages     = {155--175},
  year      = {2003},
  url       = {http://dx.doi.org/10.1016/S1383-7621(03)00069-9},
  doi       = {10.1016/S1383-7621(03)00069-9},
  timestamp = {Wed, 28 Feb 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/MasselosPCB03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tvlsi/MasselosMTSG03,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               S. Theoharis and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {Power efficient data path synthesis of sum-of-products computations},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {11},
  number    = {3},
  pages     = {446--450},
  year      = {2003},
  url       = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812368},
  doi       = {10.1109/TVLSI.2003.812368},
  timestamp = {Tue, 13 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tvlsi/MasselosMTSG03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/vlsisp/AndreopoulosSLMC03,
  author    = {Yiannis Andreopoulos and
               Peter Schelkens and
               Gauthier Lafruit and
               Kostas Masselos and
               Jan Cornelis},
  title     = {High-Level Cache Modeling for 2-D Discrete Wavelet Transform Implementations},
  journal   = {{VLSI} Signal Processing},
  volume    = {34},
  number    = {3},
  pages     = {209--226},
  year      = {2003},
  url       = {http://dx.doi.org/10.1023/A:1023244201750},
  doi       = {10.1023/A:1023244201750},
  timestamp = {Mon, 21 Jul 2008 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/vlsisp/AndreopoulosSLMC03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/ipps/PelkonenMC03,
  author    = {Antti Pelkonen and
               Kostas Masselos and
               Miroslav Cup{\'{a}}k},
  title     = {System-Level Modeling of Dynamically Reconfigurable Hardware with
               SystemC},
  booktitle = {17th International Parallel and Distributed Processing Symposium {(IPDPS}
               2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings},
  pages     = {174},
  year      = {2003},
  crossref  = {DBLP:conf/ipps/2003},
  url       = {http://dx.doi.org/10.1109/IPDPS.2003.1213321},
  doi       = {10.1109/IPDPS.2003.1213321},
  timestamp = {Sun, 03 Aug 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ipps/PelkonenMC03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/TatasSSTMPB03,
  author    = {Konstantinos Tatas and
               Kostas Siozios and
               Dimitrios Soudris and
               Adonios Thanailakis and
               Kostas Masselos and
               Konstantinos Potamianos and
               Spyros Blionas},
  title     = {Power Optimization Methdology for Multimedia Applications Implementation
               on Reconfigurable Platforms},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation, 13th International Workshop, {PATMOS} 2003, Torino,
               Italy, September 10-12, 2003, Proceedings},
  pages     = {430--439},
  year      = {2003},
  crossref  = {DBLP:conf/patmos/2003},
  url       = {http://dx.doi.org/10.1007/978-3-540-39762-5_49},
  doi       = {10.1007/978-3-540-39762-5_49},
  timestamp = {Wed, 25 Mar 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/TatasSSTMPB03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tsp/MasselosTMSG02,
  author    = {Konstantinos Masselos and
               Spyros Theoharis and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Costas E. Goutis},
  title     = {Memory accesses reordering for interconnect power reduction in sum-of-products
               computations},
  journal   = {{IEEE} Transactions on Signal Processing},
  volume    = {50},
  number    = {11},
  pages     = {2889--2899},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/TSP.2002.804060},
  doi       = {10.1109/TSP.2002.804060},
  timestamp = {Thu, 09 Feb 2012 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tsp/MasselosTMSG02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tvlsi/MasselosCGM02,
  author    = {Kostas Masselos and
               Francky Catthoor and
               Constantinos E. Goutis and
               Hugo De Man},
  title     = {A systematic methodology for the application of data transfer and
               storage optimizing code transformations for power consumption and
               execution time reduction in realizations of multimedia algorithms
               on programmable processors},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {10},
  number    = {4},
  pages     = {515--518},
  year      = {2002},
  url       = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800530},
  doi       = {10.1109/TVLSI.2002.800530},
  timestamp = {Tue, 13 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tvlsi/MasselosCGM02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/KoutroumpezisTSBMT02,
  author    = {George Koutroumpezis and
               Konstantinos Tatas and
               Dimitrios Soudris and
               Spyros Blionas and
               Kostas Masselos and
               Adonios Thanailakis},
  title     = {Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain
               Implementations},
  booktitle = {Field-Programmable Logic and Applications, Reconfigurable Computing
               Is Going Mainstream, 12th International Conference, {FPL} 2002, Montpellier,
               France, September 2-4, 2002, Proceedings},
  pages     = {1027--1036},
  year      = {2002},
  crossref  = {DBLP:conf/fpl/2002},
  url       = {http://dx.doi.org/10.1007/3-540-46117-5_105},
  doi       = {10.1007/3-540-46117-5_105},
  timestamp = {Mon, 04 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/KoutroumpezisTSBMT02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/BlionasMDDIPPTTVM02,
  author    = {Spyros Blionas and
               Kostas Masselos and
               Chrissavgi Dre and
               Christos Drosos and
               F. Z. Ieromnimon and
               T. Pagonis and
               A. Pneymatikakis and
               Anna Tatsaki and
               T. Trimis and
               A. Vontzalidis and
               Dimitris Metafas},
  title     = {A {HIPERLAN/2} - {IEEE} 802.11a Reconfigurable System-on-Chip},
  booktitle = {Field-Programmable Logic and Applications, Reconfigurable Computing
               Is Going Mainstream, 12th International Conference, {FPL} 2002, Montpellier,
               France, September 2-4, 2002, Proceedings},
  pages     = {1080--1083},
  year      = {2002},
  crossref  = {DBLP:conf/fpl/2002},
  url       = {http://dx.doi.org/10.1007/3-540-46117-5_112},
  doi       = {10.1007/3-540-46117-5_112},
  timestamp = {Mon, 04 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/BlionasMDDIPPTTVM02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/MasselosMG02,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               Constantinos E. Goutis},
  title     = {Power Efficient Vector Quantization Design Using Pixel Truncation},
  booktitle = {Integrated Circuit Design. Power and Timing Modeling, Optimization
               and Simulation, 12th International Workshop, {PATMOS} 2002, Seville,
               Spain, September 11-13, 2002},
  pages     = {409--418},
  year      = {2002},
  crossref  = {DBLP:conf/patmos/2002},
  url       = {http://dx.doi.org/10.1007/3-540-45716-X_41},
  doi       = {10.1007/3-540-45716-X_41},
  timestamp = {Mon, 04 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/MasselosMG02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jsa/MasselosMSG00,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {Low power architectures for digital signal processing},
  journal   = {Journal of Systems Architecture},
  volume    = {46},
  number    = {7},
  pages     = {551--571},
  year      = {2000},
  url       = {http://dx.doi.org/10.1016/S1383-7621(99)00018-1},
  doi       = {10.1016/S1383-7621(99)00018-1},
  timestamp = {Wed, 16 Sep 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/MasselosMSG00},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/vlsisp/MasselosDCZGM00,
  author    = {Kostas Masselos and
               Koen Danckaert and
               Francky Catthoor and
               Nikolaos D. Zervas and
               Constantinos E. Goutis and
               Hugo De Man},
  title     = {A Specification Refinement Methodology for Power Efficient Partitioning
               of Data-Dominated Algorithms Within Performance Constraints},
  journal   = {{VLSI} Signal Processing},
  volume    = {26},
  number    = {3},
  pages     = {291--317},
  year      = {2000},
  url       = {http://dx.doi.org/10.1023/A:1026545832742},
  doi       = {10.1023/A:1026545832742},
  timestamp = {Wed, 06 Aug 2008 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/vlsisp/MasselosDCZGM00},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/islped/MasselosTMSG00,
  author    = {Kostas Masselos and
               S. Theoharis and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {Low power synthesis of sum-of-products computation (poster session)},
  booktitle = {Proceedings of the 2000 International Symposium on Low Power Electronics
               and Design, 2000, Rapallo, Italy, July 25-27, 2000},
  pages     = {234--237},
  year      = {2000},
  crossref  = {DBLP:conf/islped/2000},
  url       = {http://doi.acm.org/10.1145/344166.344606},
  doi       = {10.1145/344166.344606},
  timestamp = {Sat, 30 Dec 2006 21:13:34 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/islped/MasselosTMSG00},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jsa/DanckaertMCM99,
  author    = {Koen Danckaert and
               Kostas Masselos and
               Francky Catthoor and
               Hugo De Man},
  title     = {Strategy for power efficient combined task and data parallelism exploration
               illustrated on a {QSDPCM} video codec},
  journal   = {Journal of Systems Architecture},
  volume    = {45},
  number    = {10},
  pages     = {791--808},
  year      = {1999},
  url       = {http://dx.doi.org/10.1016/S1383-7621(98)00039-3},
  doi       = {10.1016/S1383-7621(98)00039-3},
  timestamp = {Tue, 15 Sep 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/DanckaertMCM99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tvlsi/DanckaertMCMG99,
  author    = {Koen Danckaert and
               Kostas Masselos and
               Francky Catthoor and
               Hugo De Man and
               Constantinos E. Goutis},
  title     = {Strategy for power-efficient design of parallel systems},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {7},
  number    = {2},
  pages     = {258--265},
  year      = {1999},
  url       = {http://doi.ieeecomputersociety.org/10.1109/92.766753},
  doi       = {10.1109/92.766753},
  timestamp = {Tue, 13 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tvlsi/DanckaertMCMG99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tvlsi/MasselosMSG99,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {Novel techniques for bus power consumption reduction in realizations
               of sum-of-product computation},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {7},
  number    = {4},
  pages     = {492--497},
  year      = {1999},
  url       = {http://doi.ieeecomputersociety.org/10.1109/92.805757},
  doi       = {10.1109/92.805757},
  timestamp = {Tue, 13 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tvlsi/MasselosMSG99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/ZervasMKG99,
  author    = {Nikolaos D. Zervas and
               Kostas Masselos and
               Odysseas G. Koufopavlou and
               Constantinos E. Goutis},
  title     = {Power exploration of multimedia applications realized on embedded
               cores},
  booktitle = {International Symposium on Circuits and Systems {(ISCAS} 1999), May
               30 - June 2, 1999, Orlando, Florida, {USA}},
  pages     = {378--381},
  year      = {1999},
  crossref  = {DBLP:conf/iscas/1999},
  url       = {http://doi.ieeecomputersociety.org/10.1109/ISCAS.1999.780021},
  doi       = {10.1109/ISCAS.1999.780021},
  timestamp = {Tue, 02 Jan 2007 14:41:07 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/ZervasMKG99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/MasselosMSG99,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {Low power synthesis of sum-of-product computation in {DSP} algorithms},
  booktitle = {International Symposium on Circuits and Systems {(ISCAS} 1999), May
               30 - June 2, 1999, Orlando, Florida, {USA}},
  pages     = {420--423},
  year      = {1999},
  crossref  = {DBLP:conf/iscas/1999},
  url       = {http://doi.ieeecomputersociety.org/10.1109/ISCAS.1999.780184},
  doi       = {10.1109/ISCAS.1999.780184},
  timestamp = {Tue, 02 Jan 2007 14:41:07 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/MasselosMSG99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/islped/MasselosDCGD99,
  author    = {Kostas Masselos and
               Koen Danckaert and
               Francky Catthoor and
               Constantinos E. Goutis and
               Hugo De Man},
  title     = {A methodology for power efficient partitioning of data-dominated algorithm
               specifications within performance constraints},
  booktitle = {Proceedings of the 1999 International Symposium on Low Power Electronics
               and Design, 1999, San Diego, California, USA, August 16-17, 1999},
  pages     = {270--272},
  year      = {1999},
  crossref  = {DBLP:conf/islped/1999},
  url       = {http://doi.acm.org/10.1145/313817.313946},
  doi       = {10.1145/313817.313946},
  timestamp = {Tue, 13 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/islped/MasselosDCGD99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/tcsv/MasselosMSG98,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {A novel algorithm for low-power image and video coding},
  journal   = {{IEEE} Trans. Circuits Syst. Video Techn.},
  volume    = {8},
  number    = {3},
  pages     = {258--263},
  year      = {1998},
  url       = {http://dx.doi.org/10.1109/76.678619},
  doi       = {10.1109/76.678619},
  timestamp = {Mon, 09 Jan 2012 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tcsv/MasselosMSG98},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/vlsisp/MasselosMSG98,
  author    = {Kostas Masselos and
               Panagiotis Merakos and
               Thanos Stouraitis and
               Constantinos E. Goutis},
  title     = {Trade-Off Analysis of a Low-Power Image Coding Algorithm},
  journal   = {{VLSI} Signal Processing},
  volume    = {18},
  number    = {1},
  pages     = {65--80},
  year      = {1998},
  url       = {http://dx.doi.org/10.1023/A:1007945427023},
  doi       = {10.1023/A:1007945427023},
  timestamp = {Thu, 07 Aug 2008 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/vlsisp/MasselosMSG98},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/icassp/MasselosSG98,
  author    = {Konstantinos Masselos and
               Thanos Stouraitis and
               Costas E. Goutis},
  title     = {Novel codebook generation algorithms for vector quantization image
               compression},
  booktitle = {Proceedings of the 1998 {IEEE} International Conference on Acoustics,
               Speech and Signal Processing, {ICASSP} '98, Seattle, Washington, USA,
               May 12-15, 1998},
  pages     = {2661--2664},
  year      = {1998},
  crossref  = {DBLP:conf/icassp/1998},
  url       = {http://dx.doi.org/10.1109/ICASSP.1998.678070},
  doi       = {10.1109/ICASSP.1998.678070},
  timestamp = {Thu, 26 Jun 2014 19:06:56 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icassp/MasselosSG98},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

