CompArch Lab3 Work Plan

            Work            | Estimated Time    | Actual Time   | Due Date          | Evaluation
-------------------------------------------------------------------------------------------------

test.asm
-------------------------------------------------------------------------------------------------
                            |                   |               |                   |
-------------------------------------------------------------------------------------------------
learn assembly and hint well| 2h                |               | Nov 13            |
-------------------------------------------------------------------------------------------------
design the test             | 1h                |               | Nov 14            |
-----------------------------------------------------------------                   -------------
code in assembly            | 1.5h              |               |                   |
-----------------------------------------------------------------                   -------------
write a README              | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
test.as total               | 5h                |               | Nov 14            |
-------------------------------------------------------------------------------------------------


Processor
-------------------------------------------------------------------------------------------------
fully understand            | 1.5h              |               |                   |
-------------------------------------------------------------------------------------------------
draw the design and table   | 1.5h              |               |                   |
-------------------------------------------------------------------------------------------------
PC Design                   | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
PC Test                     | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
Memory Design               | 1h                |               |                   |
-------------------------------------------------------------------------------------------------
Memory Test                 | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
Register File Design        | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
Register File Test          | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
IR                          | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
IR Test                     | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
32-bit Register             | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
32-bit Register Test        | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
Concat                      | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
Concat Test                 | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
SignExtend                  | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
SignExtend Test             | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
MUXs                        | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
MUXs Test                   | 0.25h             |               |                   |
-------------------------------------------------------------------------------------------------
Shifter Design              | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
Shifter Test                | 0.5h              |               |                   |
-------------------------------------------------------------------------------------------------
Write behavioral ALU        | 1h                |               |                   |
-------------------------------------------------------------------------------------------------
FSM (Control Signals) Design| 1.5h              |               |                   |
-------------------------------------------------------------------------------------------------
FSM Test                    | 2h                |               |                   |
-------------------------------------------------------------------------------------------------
Combine all test cases      | 1h                |               |                   |
-------------------------------------------------------------------------------------------------
Report                      | 2h                |               |                   |
-------------------------------------------------------------------------------------------------
Upload to FPGA              | 1h                |               |                   |
-------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------
TOTAL                       | 19.25h            |               | Nov 20            |
-------------------------------------------------------------------------------------------------
