// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Thu Sep  5 17:31:17 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/hheathwood/desktop/henry_microps/lab1/fpga/radiant_project/source/impl_1/lab1_7segment_decoder.sv"
// file 1 "c:/users/hheathwood/desktop/henry_microps/lab1/fpga/radiant_project/source/impl_1/lab1_xx.sv"
// file 2 "c:/users/hheathwood/desktop/henry_microps/lab1/fpga/radiant_project/source/impl_1/led_blink.sv"
// file 3 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v"
// file 4 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd"
// file 5 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 6 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 7 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 8 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 9 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 10 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 11 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 12 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 13 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 14 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 15 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 16 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 17 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 18 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 19 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 20 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 21 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 22 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 23 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 24 "c:/lscc/radiant/2024.1/ip/common/adder/rtl/lscc_adder.v"
// file 25 "c:/lscc/radiant/2024.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 26 "c:/lscc/radiant/2024.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 27 "c:/lscc/radiant/2024.1/ip/common/counter/rtl/lscc_cntr.v"
// file 28 "c:/lscc/radiant/2024.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 29 "c:/lscc/radiant/2024.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 30 "c:/lscc/radiant/2024.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 31 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 32 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 33 "c:/lscc/radiant/2024.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 34 "c:/lscc/radiant/2024.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 35 "c:/lscc/radiant/2024.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 36 "c:/lscc/radiant/2024.1/ip/common/rom/rtl/lscc_rom.v"
// file 37 "c:/lscc/radiant/2024.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 38 "c:/lscc/radiant/2024.1/ip/pmi/pmi_add.v"
// file 39 "c:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v"
// file 40 "c:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v"
// file 41 "c:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v"
// file 42 "c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v"
// file 43 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v"
// file 44 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v"
// file 45 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v"
// file 46 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v"
// file 47 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v"
// file 48 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v"
// file 49 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v"
// file 50 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v"
// file 51 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v"
// file 52 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v"
// file 53 "c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v"
// file 54 "c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input nreset, output led);
    
    (* is_clock=1, lineinfo="@2(11[9],11[16])" *) wire int_osc;
    
    wire VCC_net, nreset_c, led_c, GND_net, n9;
    
    VLO i1 (.Z(GND_net));
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@2(7[19],7[25])" *) IB nreset_pad (.I(nreset), .O(nreset_c));
    (* lut_function="(!(A))", lineinfo="@2(7[19],7[25])" *) LUT4 i11_1_lut (.A(nreset_c), 
            .Z(n9));
    defparam i11_1_lut.INIT = "0x5555";
    (* lineinfo="@2(8[19],8[22])" *) OB led_pad (.I(led_c), .O(led));
    (* lineinfo="@2(17[15],17[44])" *) clk_divider clK_div (int_osc, n9, 
            led_c);
    VHI i2 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module clk_divider
//

module clk_divider (input int_osc, input n9, output led_c);
    
    (* is_clock=1, lineinfo="@2(11[9],11[16])" *) wire int_osc;
    wire [2:0]n17;
    
    wire n3, n2, n63, GND_net, n11, n66, VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@2(32[28],32[39])" *) FD1P3XZ counter_8_9__i2 (.D(n17[1]), 
            .SP(VCC_net), .CK(int_osc), .SR(n9), .Q(n2));
    defparam counter_8_9__i2.REGSET = "RESET";
    defparam counter_8_9__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(32[28],32[39])" *) FD1P3XZ counter_8_9__i3 (.D(n17[2]), 
            .SP(VCC_net), .CK(int_osc), .SR(n9), .Q(led_c));
    defparam counter_8_9__i3.REGSET = "RESET";
    defparam counter_8_9__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(32[28],32[39])" *) FA2 counter_8_9_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n3), .D1(n63), .CI1(n63), .CO0(n63), .CO1(n11), .S1(n17[0]));
    defparam counter_8_9_add_4_1.INIT0 = "0xc33c";
    defparam counter_8_9_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@2(32[28],32[39])" *) FA2 counter_8_9_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n2), .D0(n11), .CI0(n11), .A1(GND_net), 
            .B1(GND_net), .C1(led_c), .D1(n66), .CI1(n66), .CO0(n66), 
            .S0(n17[1]), .S1(n17[2]));
    defparam counter_8_9_add_4_3.INIT0 = "0xc33c";
    defparam counter_8_9_add_4_3.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@2(32[28],32[39])" *) FD1P3XZ counter_8_9__i1 (.D(n17[0]), 
            .SP(VCC_net), .CK(int_osc), .SR(n9), .Q(n3));
    defparam counter_8_9__i1.REGSET = "RESET";
    defparam counter_8_9__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    
endmodule
