// Seed: 1369764328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  tri0  id_4,
    output wor   id_5,
    output wand  id_6,
    input  tri0  id_7,
    output tri   id_8,
    input  wor   id_9,
    input  tri1  id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_12
  );
  assign id_3 = 1;
endmodule
