Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 10 23:07:55 2025
| Host         : xie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CS_TOP_control_sets_placed.rpt
| Design       : CS_TOP
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             188 |           46 |
| No           | No                    | Yes                    |             189 |           83 |
| No           | Yes                   | No                     |              43 |           17 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |             844 |          254 |
| Yes          | Yes                   | No                     |             131 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                             Enable Signal                                            |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/ip_head_byte_num0                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              4 |         2.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/cnt0                                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                3 |              5 |         1.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/cnt0                                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |              5 |         1.00 |
|  types_write_clock0_BUFG                             |                                                                                                      | U_ETH/U_FSC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                1 |              5 |         5.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc |                                                                                                      | U_ETH/U_FRC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                2 |              5 |         2.50 |
|  clk0_BUFG                                           | U_DECODE/FSM_onehot_cnt[4]_i_1_n_1                                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                3 |              5 |         1.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_tx/data_cnt[4]_i_1_n_1                                                    | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              5 |         2.50 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc |                                                                                                      | U_ETH/U_FSC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                2 |              5 |         2.50 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/real_add_cnt0                                                          | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                1 |              5 |         5.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/cnt                                                                    | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              5 |         2.50 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_tx/cnt[5]_i_1__1_n_1                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |              6 |         1.20 |
|  n_0_1230_BUFG                                       |                                                                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              7 |         3.50 |
|  clk0_BUFG                                           | U_DECODE/decode_read_data_8[7]_i_1_n_1                                                               | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  clk0_BUFG                                           | U_DECODE/decode_read_data_r[7]_i_1_n_1                                                               | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/op_data[0]                                                             | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/op_data[15]                                                            | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                3 |              8 |         2.67 |
|  types_write_clock0_BUFG                             | U_ENCODE/encode1_read_data_8[7]_i_1_n_1                                                              | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                3 |              8 |         2.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/gmii_tx_en0                                                            | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                6 |              8 |         1.33 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/rec_data[15]_i_1_n_1                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                1 |              8 |         8.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_tx/gmii_txd[7]_i_1_n_1                                                    | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |              8 |         1.60 |
|  U_ADDA/clk                                          | U_ADDA/next_state__0[1]                                                                              | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/rec_data[7]_i_1_n_1                                                    | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/rec_data[31]_i_1_n_1                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/rec_data[23]_i_1_n_1                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/udp_byte_num[7]_i_1_n_1                                                | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/eth_type[15]_i_1__0_n_1                                                | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/udp_byte_num[15]_i_1_n_1                                               | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/eth_type[11]                                                           | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              8 |         4.00 |
|  clk0_BUFG                                           |                                                                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                3 |              8 |         2.67 |
|  n_0_1230_BUFG                                       |                                                                                                      | U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                5 |              9 |         1.80 |
|  types_write_clock0_BUFG                             | U_WC/U_SEDD/E[0]                                                                                     | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                2 |              9 |         4.50 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc |                                                                                                      | U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                4 |              9 |         2.25 |
|  clk0_BUFG                                           | U_ETH/U_FRC/U_F_R/fifo_read_valid_r_reg_0                                                            | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                4 |             10 |         2.50 |
|  U_ADDA/clk                                          | U_ADDA/next_state__0[2]                                                                              | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                3 |             10 |         3.33 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_FSC/U_F_S_R/cnt                                                                              | U_ETH/U_FSC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                3 |             11 |         3.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_FRC/U_F_W/next_state__0[1]                                                                   | U_ETH/U_FRC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                3 |             11 |         3.67 |
|  n_0_1230_BUFG                                       | U_ETH/U_FRC/U_F_R/cnt                                                                                | U_ETH/U_FRC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                3 |             11 |         3.67 |
|  types_write_clock0_BUFG                             | U_ETH/U_FSC/U_F_S_W/cnt[10]_i_1__1_n_1                                                               | U_ETH/U_FSC/U_F_C/fifo_rst_n_reg_0                                                                                                 |                4 |             11 |         2.75 |
|  U_ADDA/clk                                          |                                                                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                8 |             11 |         1.38 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc |                                                                                                      | U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                           |                4 |             11 |         2.75 |
|  types_write_clock0_BUFG                             | U_ENCODE/cnt[11]_i_1_n_1                                                                             | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |             12 |         2.40 |
|  types_write_clock0_BUFG                             |                                                                                                      | U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                4 |             14 |         3.50 |
|  n_0_1230_BUFG                                       | U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                3 |             15 |         5.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_1                                                 |                                                                                                                                    |                6 |             16 |         2.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/E[0]                                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |             16 |         3.20 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/data_cnt0                                                              | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                4 |             16 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/data_byte_num0                                                         | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |             16 |         3.20 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/rec_en_cnt[1]_i_1_n_1                                                  | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                5 |             18 |         3.60 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/check_buffer0                                                          | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                6 |             20 |         3.33 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                3 |             20 |         6.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/des_ip0                                                                | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                6 |             24 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]  | U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                           |                7 |             24 |         3.43 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/trig_tx_en_reg_0                                                       | U_ETH/U_ETHTOP/u_arp/u_arp_rx/src_ip_reg[30]_0                                                                                     |                9 |             32 |         3.56 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_tx/tx_done_reg_0[0]                                                       | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               12 |             32 |         2.67 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_tx/E[0]                                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               17 |             32 |         1.88 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/des_ip_t                                                               | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |                8 |             32 |         4.00 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/src_ip_t                                                               | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               11 |             32 |         2.91 |
|  n_0_1230_BUFG                                       |                                                                                                      | U_ETH/U_FRC/U_F_C/fifo_rst_n_reg_0                                                                                                 |               10 |             37 |         3.70 |
|  n_0_1230_BUFG                                       |                                                                                                      |                                                                                                                                    |                9 |             38 |         4.22 |
|  types_write_clock0_BUFG                             | U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  | U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                9 |             40 |         4.44 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_udp/u_udp_rx/des_mac0                                                               | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               10 |             48 |         4.80 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/src_mac_t                                                              | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               15 |             48 |         3.20 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/E[0]                                                                   | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               11 |             48 |         4.36 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/des_mac_t0                                                             | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               11 |             48 |         4.36 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc |                                                                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               28 |             48 |         1.71 |
|  types_write_clock0_BUFG                             |                                                                                                      |                                                                                                                                    |               16 |             61 |         3.81 |
|  types_write_clock0_BUFG                             |                                                                                                      | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               27 |             63 |         2.33 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/tx_en_d1_reg[0]                                                        | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               21 |             80 |         3.81 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc | U_ETH/U_ETHTOP/u_arp/u_arp_rx/arp_rx_done_i_1_n_1                                                    | U_ETH/U_ETHTOP/u_arp/u_arp_rx/rst_n                                                                                                |               17 |             81 |         4.76 |
|  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/rgmii_txc |                                                                                                      |                                                                                                                                    |               21 |             95 |         4.52 |
+------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


