Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 20:21:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_474_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No26_instance/Y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.412ns (12.657%)  route 2.843ns (87.343%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 6.286 - 4.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.783ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.712ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=39200, routed)       1.971     2.922    ModCount591_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X154Y622       FDCE                                         r  ModCount591_instance/count_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y622       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  ModCount591_instance/count_reg[3]_rep__3/Q
                         net (fo=124, routed)         0.871     3.869    ModCount591_instance/count_reg[1]_rep__24_0
    SLICE_X124Y597       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.021 r  ModCount591_instance/Y[33]_i_8__0/O
                         net (fo=102, routed)         1.381     5.402    MUX_Sum10_2_impl_0_instance/count_reg[1]_rep__27
    SLICE_X148Y548       MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     5.472 r  MUX_Sum10_2_impl_0_instance/Y_reg[7]_i_9/O
                         net (fo=1, routed)           0.554     6.026    MUX_Sum10_2_impl_0_instance/Y_reg[7]_i_9_n_0
    SLICE_X136Y556       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     6.077 r  MUX_Sum10_2_impl_0_instance/Y[7]_i_3/O
                         net (fo=1, routed)           0.007     6.084    MUX_Sum10_2_impl_0_instance/Y[7]_i_3_n_0
    SLICE_X136Y556       MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.063     6.147 r  MUX_Sum10_2_impl_0_instance/Y_reg[7]_i_1/O
                         net (fo=1, routed)           0.030     6.177    Delay1No26_instance/D[7]
    SLICE_X136Y556       FDCE                                         r  Delay1No26_instance/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=39200, routed)       1.626     6.286    Delay1No26_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X136Y556       FDCE                                         r  Delay1No26_instance/Y_reg[7]/C
                         clock pessimism              0.362     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X136Y556       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.638    Delay1No26_instance/Y_reg[7]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  0.461    




