#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  2 23:40:19 2023
# Process ID: 9840
# Current directory: C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13336 C:\Users\lenovo\Desktop\2022_hardware _synthesis\MyMipsCPU\lab_4\lab_4.xpr
# Log file: C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/vivado.log
# Journal file: C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/testbench_behav.wcfg', nor could it be found using path 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/step_into_mips/lab_4/testbench_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 883.574 ; gain = 233.715
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3bb9b409a0d644e9b607ef9d05d023cc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v:71]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v:75]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/mips.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/rtl/top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/testbench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/testbench_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation succeeded
$stop called at time : 630 ns : File "C:/Users/lenovo/Desktop/2022_hardware _synthesis/MyMipsCPU/sim/testbench.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 993.074 ; gain = 26.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  3 00:56:08 2023...
