Classic Timing Analyzer report for divider
Wed Nov 04 21:33:38 2009
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.457 ns                                       ; load              ; counter:c1|cout   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.161 ns                                      ; counter:c2|out[0] ; outd[4]           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.322 ns                                       ; count             ; counter:c2|out[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[0] ; counter:c1|cout   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[0] ; counter:c1|cout   ; clk        ; clk      ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[1] ; counter:c1|cout   ; clk        ; clk      ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[3] ; counter:c1|cout   ; clk        ; clk      ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[2] ; counter:c1|cout   ; clk        ; clk      ; None                        ; None                      ; 0.880 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[0] ; counter:c2|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[0] ; counter:c1|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[2] ; counter:c2|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[2] ; counter:c1|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[1] ; counter:c1|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.700 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[0] ; counter:c2|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.656 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[0] ; counter:c1|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.603 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[0] ; counter:c1|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.596 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[1] ; counter:c1|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[0] ; counter:c1|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[3] ; counter:c1|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|cout   ; counter:c1|cout   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[1] ; counter:c2|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[2] ; counter:c2|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[3] ; counter:c2|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[0] ; counter:c2|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.436 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[1] ; counter:c2|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[1] ; counter:c2|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[1] ; counter:c1|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c1|out[2] ; counter:c1|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:c2|out[0] ; counter:c2|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                ; To Clock ;
+-------+--------------+------------+-------+-------------------+----------+
; N/A   ; None         ; 3.457 ns   ; load  ; counter:c1|cout   ; clk      ;
; N/A   ; None         ; 3.276 ns   ; count ; counter:c1|out[0] ; clk      ;
; N/A   ; None         ; 3.276 ns   ; count ; counter:c1|out[1] ; clk      ;
; N/A   ; None         ; 3.276 ns   ; count ; counter:c1|out[2] ; clk      ;
; N/A   ; None         ; 3.276 ns   ; count ; counter:c1|out[3] ; clk      ;
; N/A   ; None         ; 3.236 ns   ; clear ; counter:c1|cout   ; clk      ;
; N/A   ; None         ; 2.912 ns   ; count ; counter:c1|cout   ; clk      ;
; N/A   ; None         ; -0.083 ns  ; count ; counter:c2|out[0] ; clk      ;
; N/A   ; None         ; -0.083 ns  ; count ; counter:c2|out[1] ; clk      ;
; N/A   ; None         ; -0.083 ns  ; count ; counter:c2|out[2] ; clk      ;
; N/A   ; None         ; -0.083 ns  ; count ; counter:c2|out[3] ; clk      ;
+-------+--------------+------------+-------+-------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+-------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To      ; From Clock ;
+-------+--------------+------------+-------------------+---------+------------+
; N/A   ; None         ; 10.161 ns  ; counter:c2|out[0] ; outd[4] ; clk        ;
; N/A   ; None         ; 9.278 ns   ; counter:c2|out[1] ; outd[5] ; clk        ;
; N/A   ; None         ; 9.240 ns   ; counter:c2|out[3] ; outd[7] ; clk        ;
; N/A   ; None         ; 9.074 ns   ; counter:c2|out[2] ; outd[6] ; clk        ;
; N/A   ; None         ; 6.365 ns   ; counter:c1|out[3] ; outd[3] ; clk        ;
; N/A   ; None         ; 6.319 ns   ; counter:c1|out[0] ; outd[0] ; clk        ;
; N/A   ; None         ; 5.921 ns   ; counter:c1|out[1] ; outd[1] ; clk        ;
; N/A   ; None         ; 5.667 ns   ; counter:c1|out[2] ; outd[2] ; clk        ;
+-------+--------------+------------+-------------------+---------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                ; To Clock ;
+---------------+-------------+-----------+-------+-------------------+----------+
; N/A           ; None        ; 0.322 ns  ; count ; counter:c2|out[0] ; clk      ;
; N/A           ; None        ; 0.322 ns  ; count ; counter:c2|out[1] ; clk      ;
; N/A           ; None        ; 0.322 ns  ; count ; counter:c2|out[2] ; clk      ;
; N/A           ; None        ; 0.322 ns  ; count ; counter:c2|out[3] ; clk      ;
; N/A           ; None        ; -2.673 ns ; count ; counter:c1|cout   ; clk      ;
; N/A           ; None        ; -2.997 ns ; clear ; counter:c1|cout   ; clk      ;
; N/A           ; None        ; -3.037 ns ; count ; counter:c1|out[0] ; clk      ;
; N/A           ; None        ; -3.037 ns ; count ; counter:c1|out[1] ; clk      ;
; N/A           ; None        ; -3.037 ns ; count ; counter:c1|out[2] ; clk      ;
; N/A           ; None        ; -3.037 ns ; count ; counter:c1|out[3] ; clk      ;
; N/A           ; None        ; -3.218 ns ; load  ; counter:c1|cout   ; clk      ;
+---------------+-------------+-----------+-------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 04 21:33:38 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter:c1|cout" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "counter:c1|out[0]" and destination register "counter:c1|cout"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.298 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y9_N3; Fanout = 6; REG Node = 'counter:c1|out[0]'
            Info: 2: + IC(0.442 ns) + CELL(0.346 ns) = 0.788 ns; Loc. = LCCOMB_X11_Y9_N8; Fanout = 1; COMB Node = 'counter:c1|cout~2'
            Info: 3: + IC(0.302 ns) + CELL(0.053 ns) = 1.143 ns; Loc. = LCCOMB_X10_Y9_N22; Fanout = 1; COMB Node = 'counter:c1|cout~3'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.298 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1|cout'
            Info: Total cell delay = 0.554 ns ( 42.68 % )
            Info: Total interconnect delay = 0.744 ns ( 57.32 % )
        Info: - Smallest clock skew is 0.041 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.054 ns) + CELL(0.618 ns) = 2.526 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1|cout'
                Info: Total cell delay = 1.472 ns ( 58.27 % )
                Info: Total interconnect delay = 1.054 ns ( 41.73 % )
            Info: - Longest clock path from clock "clk" to source register is 2.485 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X11_Y9_N3; Fanout = 6; REG Node = 'counter:c1|out[0]'
                Info: Total cell delay = 1.472 ns ( 59.24 % )
                Info: Total interconnect delay = 1.013 ns ( 40.76 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "counter:c1|cout" (data pin = "load", clock pin = "clk") is 3.457 ns
    Info: + Longest pin to register delay is 5.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_F15; Fanout = 2; PIN Node = 'load'
        Info: 2: + IC(4.555 ns) + CELL(0.366 ns) = 5.738 ns; Loc. = LCCOMB_X10_Y9_N22; Fanout = 1; COMB Node = 'counter:c1|cout~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.893 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1|cout'
        Info: Total cell delay = 1.338 ns ( 22.70 % )
        Info: Total interconnect delay = 4.555 ns ( 77.30 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.054 ns) + CELL(0.618 ns) = 2.526 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1|cout'
        Info: Total cell delay = 1.472 ns ( 58.27 % )
        Info: Total interconnect delay = 1.054 ns ( 41.73 % )
Info: tco from clock "clk" to destination pin "outd[4]" through register "counter:c2|out[0]" is 10.161 ns
    Info: + Longest clock path from clock "clk" to source register is 5.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.054 ns) + CELL(0.712 ns) = 2.620 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1|cout'
        Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 4.532 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'counter:c1|cout~clkctrl'
        Info: 4: + IC(0.694 ns) + CELL(0.618 ns) = 5.844 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2|out[0]'
        Info: Total cell delay = 2.184 ns ( 37.37 % )
        Info: Total interconnect delay = 3.660 ns ( 62.63 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2|out[0]'
        Info: 2: + IC(2.235 ns) + CELL(1.988 ns) = 4.223 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'outd[4]'
        Info: Total cell delay = 1.988 ns ( 47.08 % )
        Info: Total interconnect delay = 2.235 ns ( 52.92 % )
Info: th for register "counter:c2|out[0]" (data pin = "count", clock pin = "clk") is 0.322 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.054 ns) + CELL(0.712 ns) = 2.620 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1|cout'
        Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 4.532 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'counter:c1|cout~clkctrl'
        Info: 4: + IC(0.694 ns) + CELL(0.618 ns) = 5.844 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2|out[0]'
        Info: Total cell delay = 2.184 ns ( 37.37 % )
        Info: Total interconnect delay = 3.660 ns ( 62.63 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 9; PIN Node = 'count'
        Info: 2: + IC(4.068 ns) + CELL(0.746 ns) = 5.671 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2|out[0]'
        Info: Total cell delay = 1.603 ns ( 28.27 % )
        Info: Total interconnect delay = 4.068 ns ( 71.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Wed Nov 04 21:33:39 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


