set_max_delay 4.0 -from clk2 -rise_through adder1 -to [get_ports clk*] -rise_to * -reset_path
