// Seed: 1901119037
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
);
  assign id_1 = id_0;
  logic id_3;
endmodule
