Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Wed Dec 15 12:20:56 2021
| Host         : DESKTOP-UO8LOIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Bresenham_timing_summary_routed.rpt -pb Bresenham_timing_summary_routed.pb -rpx Bresenham_timing_summary_routed.rpx -warn_on_violation
| Design       : Bresenham
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (40)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.368        0.000                      0                  164        0.217        0.000                      0                  164        3.601        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
Clk    {0.000 4.102}        8.203           121.907         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.368        0.000                      0                  164        0.217        0.000                      0                  164        3.601        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 4.695ns (60.216%)  route 3.102ns (39.784%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.622 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.652 r  Error_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.652    Error_reg[27]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.967 r  Error_reg[31]_i_8/O[3]
                         net (fo=1, routed)           0.300    12.266    Error_reg[31]_i_8_n_4
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.307    12.573 r  Error[31]_i_3/O
                         net (fo=1, routed)           0.000    12.573    p_2_in[31]
    SLICE_X3Y96          FDRE                                         r  Error_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.602    12.622    Clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Error_reg[31]/C
                         clock pessimism              0.323    12.945    
                         clock uncertainty           -0.035    12.909    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.032    12.941    Error_reg[31]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 4.613ns (58.817%)  route 3.230ns (41.183%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.622 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.652 r  Error_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.652    Error_reg[27]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.891 r  Error_reg[31]_i_8/O[2]
                         net (fo=1, routed)           0.428    12.318    Error_reg[31]_i_8_n_5
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.301    12.619 r  Error[30]_i_1/O
                         net (fo=1, routed)           0.000    12.619    p_2_in[30]
    SLICE_X2Y96          FDRE                                         r  Error_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.602    12.622    Clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Error_reg[30]/C
                         clock pessimism              0.323    12.945    
                         clock uncertainty           -0.035    12.909    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.079    12.988    Error_reg[30]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 4.702ns (60.335%)  route 3.091ns (39.665%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.622 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.652 r  Error_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.652    Error_reg[27]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.975 r  Error_reg[31]_i_8/O[1]
                         net (fo=1, routed)           0.289    12.264    Error_reg[31]_i_8_n_6
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.306    12.570 r  Error[29]_i_1/O
                         net (fo=1, routed)           0.000    12.570    p_2_in[29]
    SLICE_X1Y95          FDRE                                         r  Error_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.602    12.622    Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  Error_reg[29]/C
                         clock pessimism              0.323    12.945    
                         clock uncertainty           -0.035    12.909    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.031    12.940    Error_reg[29]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 4.585ns (58.496%)  route 3.253ns (41.504%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.622 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.858 r  Error_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.451    12.309    Error_reg[27]_i_2_n_6
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.306    12.615 r  Error[25]_i_1/O
                         net (fo=1, routed)           0.000    12.615    p_2_in[25]
    SLICE_X2Y96          FDRE                                         r  Error_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.602    12.622    Clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Error_reg[25]/C
                         clock pessimism              0.323    12.945    
                         clock uncertainty           -0.035    12.909    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.077    12.986    Error_reg[25]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 4.496ns (57.993%)  route 3.257ns (42.007%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.620 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.774 r  Error_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.455    12.228    Error_reg[27]_i_2_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.301    12.529 r  Error[26]_i_1/O
                         net (fo=1, routed)           0.000    12.529    p_2_in[26]
    SLICE_X4Y93          FDRE                                         r  Error_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    12.620    Clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Error_reg[26]/C
                         clock pessimism              0.340    12.960    
                         clock uncertainty           -0.035    12.924    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.032    12.956    Error_reg[26]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 4.461ns (57.881%)  route 3.246ns (42.119%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.620 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.733 r  Error_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.444    12.177    Error_reg[23]_i_2_n_4
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.307    12.484 r  Error[23]_i_1/O
                         net (fo=1, routed)           0.000    12.484    p_2_in[23]
    SLICE_X4Y93          FDRE                                         r  Error_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    12.620    Clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Error_reg[23]/C
                         clock pessimism              0.340    12.960    
                         clock uncertainty           -0.035    12.924    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.031    12.955    Error_reg[23]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 4.578ns (59.704%)  route 3.090ns (40.296%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.622 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.850 r  Error_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.288    12.137    Error_reg[27]_i_2_n_4
    SLICE_X1Y94          LUT3 (Prop_lut3_I0_O)        0.307    12.444 r  Error[27]_i_1/O
                         net (fo=1, routed)           0.000    12.444    p_2_in[27]
    SLICE_X1Y94          FDRE                                         r  Error_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.602    12.622    Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  Error_reg[27]/C
                         clock pessimism              0.323    12.945    
                         clock uncertainty           -0.035    12.909    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.031    12.940    Error_reg[27]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 4.587ns (59.605%)  route 3.109ns (40.395%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.622 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.535 r  Error_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.535    Error_reg[23]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.652 r  Error_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.652    Error_reg[27]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.871 r  Error_reg[31]_i_8/O[0]
                         net (fo=1, routed)           0.307    12.177    Error_reg[31]_i_8_n_7
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.295    12.472 r  Error[28]_i_1/O
                         net (fo=1, routed)           0.000    12.472    p_2_in[28]
    SLICE_X2Y96          FDRE                                         r  Error_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.602    12.622    Clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  Error_reg[28]/C
                         clock pessimism              0.323    12.945    
                         clock uncertainty           -0.035    12.909    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.081    12.990    Error_reg[28]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.353ns (57.109%)  route 3.269ns (42.891%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.620 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.418 r  Error_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    Error_reg[19]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.637 r  Error_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.467    12.104    Error_reg[23]_i_2_n_7
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.295    12.399 r  Error[20]_i_1/O
                         net (fo=1, routed)           0.000    12.399    p_2_in[20]
    SLICE_X4Y93          FDRE                                         r  Error_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    12.620    Clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Error_reg[20]/C
                         clock pessimism              0.340    12.960    
                         clock uncertainty           -0.035    12.924    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.031    12.955    Error_reg[20]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            Error_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.203ns  (Clk rise@8.203ns - Clk rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 4.351ns (57.217%)  route 3.253ns (42.783%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.620 - 8.203 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.717     4.777    Clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.233 f  Error_reg[1]/Q
                         net (fo=3, routed)           0.652     5.884    Error_reg_n_0_[1]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  NextY[8]_i_24/O
                         net (fo=1, routed)           0.502     6.510    NextY[8]_i_24_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.090 r  NextY_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.090    NextY_reg[8]_i_19_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  NextY_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    NextY_reg[8]_i_14_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  NextY_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.318    NextY_reg[8]_i_6_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.546 f  NextY_reg[8]_i_3/CO[2]
                         net (fo=28, routed)          0.609     8.155    NextY1
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.313     8.468 r  Error[3]_i_10/O
                         net (fo=2, routed)           0.445     8.913    Error[3]_i_10_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  Error[3]_i_12/O
                         net (fo=1, routed)           0.000     9.037    Error[3]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.438 r  Error_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.438    Error_reg[3]_i_5_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.660 r  Error_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.594    10.255    PCOUT[4]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    11.067 r  Error_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.067    Error_reg[7]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  Error_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.184    Error_reg[11]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.301 r  Error_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.301    Error_reg[15]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.624 r  Error_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.451    12.075    Error_reg[19]_i_2_n_6
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.306    12.381 r  Error[17]_i_1/O
                         net (fo=1, routed)           0.000    12.381    p_2_in[17]
    SLICE_X4Y93          FDRE                                         r  Error_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        8.203     8.203 r  
    N15                                               0.000     8.203 r  Clk (IN)
                         net (fo=0)                   0.000     8.203    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     9.017 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    10.928    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.019 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    12.620    Clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Error_reg[17]/C
                         clock pessimism              0.340    12.960    
                         clock uncertainty           -0.035    12.924    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029    12.953    Error_reg[17]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 NextY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.384%)  route 0.138ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.440    Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  NextY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  NextY_reg[4]/Q
                         net (fo=5, routed)           0.138     1.742    NextY__0[4]
    SLICE_X0Y83          FDRE                                         r  PlotY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.957    Clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  PlotY_reg[4]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.072     1.525    PlotY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 NextY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.942%)  route 0.140ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.439    Clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  NextY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  NextY_reg[0]/Q
                         net (fo=4, routed)           0.140     1.743    NextY__0[0]
    SLICE_X0Y83          FDRE                                         r  PlotY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.957    Clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  PlotY_reg[0]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.070     1.523    PlotY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 NextY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.295%)  route 0.144ns (46.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.440    Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  NextY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  NextY_reg[3]/Q
                         net (fo=5, routed)           0.144     1.748    NextY__0[3]
    SLICE_X0Y83          FDRE                                         r  PlotY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.957    Clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  PlotY_reg[3]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.070     1.523    PlotY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 NextY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.595%)  route 0.168ns (54.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.440    Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  NextY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  NextY_reg[7]/Q
                         net (fo=4, routed)           0.168     1.750    NextY__0[7]
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     1.958    Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[7]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.070     1.524    PlotY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 NextY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.166%)  route 0.171ns (54.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.440    Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  NextY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  NextY_reg[8]/Q
                         net (fo=3, routed)           0.171     1.753    NextY__0[8]
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     1.958    Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[8]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.072     1.526    PlotY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 NextY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.255%)  route 0.150ns (47.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.440    Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  NextY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  NextY_reg[1]/Q
                         net (fo=6, routed)           0.150     1.754    NextY__0[1]
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     1.958    Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[1]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.070     1.524    PlotY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 NextY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.439    Clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  NextY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  NextY_reg[5]/Q
                         net (fo=5, routed)           0.206     1.787    NextY__0[5]
    SLICE_X1Y84          FDRE                                         r  PlotY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     1.958    Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  PlotY_reg[5]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.070     1.547    PlotY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 RichtingY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            RichtingY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    Clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  RichtingY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RichtingY_reg[1]/Q
                         net (fo=2, routed)           0.170     1.753    p_0_in0
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.042     1.795 r  RichtingY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    RichtingY[1]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  RichtingY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.870     1.959    Clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  RichtingY_reg[1]/C
                         clock pessimism             -0.517     1.441    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.546    RichtingY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 NextY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.825%)  route 0.188ns (57.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.598     1.440    Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  NextY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  NextY_reg[6]/Q
                         net (fo=5, routed)           0.188     1.770    NextY__0[6]
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.869     1.958    Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  PlotY_reg[6]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.066     1.520    PlotY_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 NextX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Destination:            PlotX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@4.102ns period=8.203ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.773%)  route 0.223ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.443    Clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  NextX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  NextX_reg[8]/Q
                         net (fo=4, routed)           0.223     1.807    NextX__0[8]
    SLICE_X0Y97          FDRE                                         r  PlotX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  Clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.876     1.965    Clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  PlotX_reg[8]/C
                         clock pessimism             -0.503     1.461    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.072     1.533    PlotX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 4.102 }
Period(ns):         8.203
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.203       6.048      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X5Y90    DifferenceX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y91    DifferenceX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y90    DifferenceX_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y90    DifferenceX_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y90    DifferenceX_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y91    DifferenceX_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y91    DifferenceX_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X6Y91    DifferenceX_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.203       7.203      SLICE_X7Y91    DifferenceX_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X5Y90    DifferenceX_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X5Y90    DifferenceX_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y91    DifferenceX_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y91    DifferenceX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y90    DifferenceX_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y90    DifferenceX_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y90    DifferenceX_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y90    DifferenceX_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y90    DifferenceX_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.101       3.601      SLICE_X6Y90    DifferenceX_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X5Y90    DifferenceX_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X5Y90    DifferenceX_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y91    DifferenceX_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y91    DifferenceX_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y90    DifferenceX_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y90    DifferenceX_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y90    DifferenceX_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y90    DifferenceX_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y90    DifferenceX_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.102       3.602      SLICE_X6Y90    DifferenceX_reg[4]/C



