============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  08:28:05 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[0]/CK->D
          Group: clk
     Startpoint: (R) data_serial_i[0]
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     460            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     560          100     
                                              
             Setup:-      18                  
       Uncertainty:-      50                  
     Required Time:=     492                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-      85                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             300             BubbleSort.sdc_line_30_32_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_serial_i[0]          -       -      R     (arrival)      1  9.0   264     0     400    (-,-) 
  g1633/Y                   -       A->Y   F     CLKINVX12      1  4.7    36    28     428    (-,-) 
  g1632/Y                   -       A->Y   R     CLKINVX4       1  3.4    11    10     439    (-,-) 
  g2528/Y                   -       A->Y   R     BUFX3          1  3.2     9    18     456    (-,-) 
  g2435__1881/Y             -       A1N->Y R     OAI2BB1X1      1  3.3    32    28     485    (-,-) 
  DATA_PATH_SF_0_s_reg[0]/D <<<     -      R     DFFRHQX1       1    -     -     0     485    (-,-) 
#---------------------------------------------------------------------------------------------------

