

================================================================
== Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4'
================================================================
* Date:           Wed Jan 17 08:24:20 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_354_4  |        ?|        ?|        13|         12|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 12, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 16 2 
15 --> 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%upperLimit_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %upperLimit_1"   --->   Operation 17 'read' 'upperLimit_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %DynamicPlacement_II_load_2"   --->   Operation 18 'read' 'DynamicPlacement_II_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idxprom60_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom60"   --->   Operation 19 'read' 'idxprom60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idxprom60_cast = sext i5 %idxprom60_read"   --->   Operation 20 'sext' 'idxprom60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%IDX_pd_modulo_load = load i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 22 'load' 'IDX_pd_modulo_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %IDX_pd_modulo_load, i4 0" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%add_ln356 = add i11 %tmp_s, i11 %idxprom60_cast" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 24 'add' 'add_ln356' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i11 %add_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 25 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 26 'getelementptr' 'placement_dynamic_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%placement_dynamic_occupy_load = load i11 %placement_dynamic_occupy_addr" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 27 'load' 'placement_dynamic_occupy_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 4.92>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%placement_dynamic_occupy_load = load i11 %placement_dynamic_occupy_addr" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 29 'load' 'placement_dynamic_occupy_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%IDX_pd_load = load i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 30 'load' 'IDX_pd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %placement_dynamic_occupy_load, void %.exitStub, void" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 31 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%add_ln361 = add i8 %IDX_pd_load, i8 1" [DynMap/DynMap_4HLS.cpp:361]   --->   Operation 32 'add' 'add_ln361' <Predicate = (placement_dynamic_occupy_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln361 = store i8 %add_ln361, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:361]   --->   Operation 33 'store' 'store_ln361' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_3 : Operation 34 [12/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 34 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.31ns)   --->   "%icmp_ln363 = icmp_eq  i8 %add_ln361, i8 %upperLimit_1_read" [DynMap/DynMap_4HLS.cpp:363]   --->   Operation 35 'icmp' 'icmp_ln363' <Predicate = (placement_dynamic_occupy_load)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln363 = br i1 %icmp_ln363, void, void %.exitStub1" [DynMap/DynMap_4HLS.cpp:363]   --->   Operation 36 'br' 'br_ln363' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln354 = br void" [DynMap/DynMap_4HLS.cpp:354]   --->   Operation 37 'br' 'br_ln354' <Predicate = (placement_dynamic_occupy_load & !icmp_ln363)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 38 [11/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 38 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 39 [10/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 39 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 40 [9/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 40 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 41 [8/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 41 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.61>
ST_8 : Operation 42 [7/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 42 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 43 [6/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 43 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 44 [5/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 44 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 45 [4/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 45 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.61>
ST_12 : Operation 46 [3/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 46 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 47 [2/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 47 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.61>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [DynMap/DynMap_4HLS.cpp:361]   --->   Operation 48 'specloopname' 'specloopname_ln361' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_14 : Operation 49 [1/12] (3.61ns)   --->   "%srem_ln362 = srem i8 %add_ln361, i8 %DynamicPlacement_II_load_2_read" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 49 'srem' 'srem_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln362 = trunc i7 %srem_ln362" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 50 'trunc' 'trunc_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln362 = store i7 %trunc_ln362, i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:362]   --->   Operation 51 'store' 'store_ln362' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln356 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln356_out, i11 %add_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 52 'write' 'write_ln356' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %IDX_pd_load_1_out, i8 %IDX_pd_load" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 53 'write' 'write_ln8' <Predicate = (placement_dynamic_occupy_load)> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 54 'br' 'br_ln0' <Predicate = (placement_dynamic_occupy_load)> <Delay = 1.29>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.exitStub, i1 0, void %.exitStub1"   --->   Operation 55 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 1.29>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln356 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln356_out, i11 %add_ln356" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 57 'write' 'write_ln356' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %IDX_pd_load_1_out, i8 %IDX_pd_load" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 58 'write' 'write_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idxprom60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DynamicPlacement_II_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ upperLimit_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln356_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ IDX_pd_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ IDX_pd_modulo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ IDX_pd]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
upperLimit_1_read               (read          ) [ 00111111111111100]
DynamicPlacement_II_load_2_read (read          ) [ 00111111111111100]
idxprom60_read                  (read          ) [ 00000000000000000]
idxprom60_cast                  (sext          ) [ 00111111111111100]
br_ln0                          (br            ) [ 00000000000000000]
IDX_pd_modulo_load              (load          ) [ 00000000000000000]
tmp_s                           (bitconcatenate) [ 00000000000000000]
add_ln356                       (add           ) [ 00111111111111111]
zext_ln356                      (zext          ) [ 00000000000000000]
placement_dynamic_occupy_addr   (getelementptr ) [ 00010000000000000]
specpipeline_ln0                (specpipeline  ) [ 00000000000000000]
placement_dynamic_occupy_load   (load          ) [ 00111111111111111]
IDX_pd_load                     (load          ) [ 00101111111111111]
br_ln356                        (br            ) [ 00000000000000000]
add_ln361                       (add           ) [ 00101111111111100]
store_ln361                     (store         ) [ 00000000000000000]
icmp_ln363                      (icmp          ) [ 00111111111111100]
br_ln363                        (br            ) [ 00000000000000000]
br_ln354                        (br            ) [ 00000000000000000]
specloopname_ln361              (specloopname  ) [ 00000000000000000]
srem_ln362                      (srem          ) [ 00000000000000000]
trunc_ln362                     (trunc         ) [ 00000000000000000]
store_ln362                     (store         ) [ 00000000000000000]
write_ln356                     (write         ) [ 00000000000000000]
write_ln8                       (write         ) [ 00000000000000000]
br_ln0                          (br            ) [ 00000000000000000]
UnifiedRetVal                   (phi           ) [ 00000000000000010]
ret_ln0                         (ret           ) [ 00000000000000000]
write_ln356                     (write         ) [ 00000000000000000]
write_ln8                       (write         ) [ 00000000000000000]
br_ln0                          (br            ) [ 00000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idxprom60">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom60"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DynamicPlacement_II_load_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DynamicPlacement_II_load_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="upperLimit_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upperLimit_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln356_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln356_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IDX_pd_load_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IDX_pd_modulo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_modulo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="placement_dynamic_occupy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_occupy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="IDX_pd">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="upperLimit_1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="upperLimit_1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="DynamicPlacement_II_load_2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DynamicPlacement_II_load_2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="idxprom60_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom60_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="11" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="2"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln356/15 write_ln356/16 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="1"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln8/15 write_ln8/16 "/>
</bind>
</comp>

<comp id="82" class="1004" name="placement_dynamic_occupy_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_occupy_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_dynamic_occupy_load/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="UnifiedRetVal_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="11"/>
<pin id="97" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="UnifiedRetVal_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="11"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/15 "/>
</bind>
</comp>

<comp id="107" class="1004" name="idxprom60_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="idxprom60_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="IDX_pd_modulo_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IDX_pd_modulo_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="7" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln356_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="5" slack="1"/>
<pin id="126" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln356_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="IDX_pd_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IDX_pd_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln361_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln361/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln361_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln361/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2"/>
<pin id="152" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln362/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln363_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2"/>
<pin id="157" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln362_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln362/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln362_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/14 "/>
</bind>
</comp>

<comp id="169" class="1005" name="upperLimit_1_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="2"/>
<pin id="171" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="upperLimit_1_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="DynamicPlacement_II_load_2_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2"/>
<pin id="176" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="DynamicPlacement_II_load_2_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="idxprom60_cast_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="1"/>
<pin id="181" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="idxprom60_cast "/>
</bind>
</comp>

<comp id="184" class="1005" name="add_ln356_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="2"/>
<pin id="186" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln356 "/>
</bind>
</comp>

<comp id="189" class="1005" name="placement_dynamic_occupy_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="1"/>
<pin id="191" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_occupy_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="placement_dynamic_occupy_load_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="placement_dynamic_occupy_load "/>
</bind>
</comp>

<comp id="198" class="1005" name="IDX_pd_load_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IDX_pd_load "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln361_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln361 "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln363_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="11"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln363 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="137" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="149" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="50" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="177"><net_src comp="56" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="182"><net_src comp="107" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="187"><net_src comp="123" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="192"><net_src comp="82" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="197"><net_src comp="89" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="133" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="206"><net_src comp="137" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="211"><net_src comp="154" pin="2"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_ln356_out | {15 16 }
	Port: IDX_pd_load_1_out | {15 16 }
	Port: IDX_pd_modulo | {14 }
	Port: IDX_pd | {3 }
 - Input state : 
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 : idxprom60 | {1 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 : DynamicPlacement_II_load_2 | {1 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 : upperLimit_1 | {1 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 : IDX_pd_modulo | {2 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 : placement_dynamic_occupy | {2 3 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4 : IDX_pd | {3 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		add_ln356 : 2
		zext_ln356 : 3
		placement_dynamic_occupy_addr : 4
		placement_dynamic_occupy_load : 5
	State 3
		br_ln356 : 1
		add_ln361 : 1
		store_ln361 : 2
		srem_ln362 : 2
		icmp_ln363 : 2
		br_ln363 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		trunc_ln362 : 1
		store_ln362 : 2
	State 15
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   srem   |                 grp_fu_149                 |   195   |   126   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln356_fu_123              |    0    |    11   |
|          |              add_ln361_fu_137              |    0    |    8    |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln363_fu_154             |    0    |    4    |
|----------|--------------------------------------------|---------|---------|
|          |        upperLimit_1_read_read_fu_50        |    0    |    0    |
|   read   | DynamicPlacement_II_load_2_read_read_fu_56 |    0    |    0    |
|          |          idxprom60_read_read_fu_62         |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |               grp_write_fu_68              |    0    |    0    |
|          |               grp_write_fu_75              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |            idxprom60_cast_fu_107           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|bitconcatenate|                tmp_s_fu_115                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln356_fu_128             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |             trunc_ln362_fu_159             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |   195   |   149   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|DynamicPlacement_II_load_2_read_reg_174|    8   |
|          IDX_pd_load_reg_198          |    8   |
|          UnifiedRetVal_reg_95         |    1   |
|           add_ln356_reg_184           |   11   |
|           add_ln361_reg_203           |    8   |
|           icmp_ln363_reg_208          |    1   |
|         idxprom60_cast_reg_179        |   11   |
| placement_dynamic_occupy_addr_reg_189 |   11   |
| placement_dynamic_occupy_load_reg_194 |    1   |
|       upperLimit_1_read_reg_169       |    8   |
+---------------------------------------+--------+
|                 Total                 |   68   |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_149    |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||  2.596  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   195  |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   263  |   167  |
+-----------+--------+--------+--------+
