<stg><name>attention</name>


<trans_list>

<trans id="472" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="33" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="34" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="39" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="40" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="44" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="46" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="47" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="54" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v252_V), !map !820

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader414.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v253), !map !826

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v254_V), !map !832

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader414.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v255), !map !838

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v256_V), !map !842

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader414.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v257), !map !846

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v258_V), !map !850

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader414.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i8]* %v259), !map !854

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v260_V), !map !858

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([960 x i32]* %v261_V), !map !862

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([960 x i32]* %v262_V), !map !869

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v263_V), !map !873

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v264_V), !map !878

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([7680 x i32]* %v265_V), !map !882

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap([7680 x i32]* %v266_V), !map !889

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v267), !map !893

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader414.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v268_V), !map !897

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader414.preheader:17  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader414.preheader:18  %v260_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v260_V)

]]></Node>
<StgValue><ssdm name="v260_V_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader414.preheader:19  %v258_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v258_V)

]]></Node>
<StgValue><ssdm name="v258_V_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader414.preheader:20  %v256_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v256_V)

]]></Node>
<StgValue><ssdm name="v256_V_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader414.preheader:21  %v254_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v254_V)

]]></Node>
<StgValue><ssdm name="v254_V_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:22  %rms_hidden_states_0 = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:23  %q_proj_re_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_proj_re_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:24  %k_proj_re_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_proj_re_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:25  %v_proj_re_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_proj_re_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:26  %q_embed_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_embed_0_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:27  %k_embed_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_embed_0_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:28  %updated_k_cache_V = alloca [9216 x i32], align 4

]]></Node>
<StgValue><ssdm name="updated_k_cache_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:29  %updated_v_cache_V = alloca [9216 x i32], align 4

]]></Node>
<StgValue><ssdm name="updated_v_cache_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:30  %attn_weights_0_V = alloca [96 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:31  %softmax_attn_weights = alloca [96 x i32], align 4

]]></Node>
<StgValue><ssdm name="softmax_attn_weights"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:32  %attn_output_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:33  %attn_output_2D_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_output_2D_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
.preheader414.preheader:34  %rms_attn_output_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader414.preheader:35  br label %.preheader413.0

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader413.0:0  %v272_0_0 = phi i11 [ %add_ln453, %0 ], [ 0, %.preheader414.preheader ]

]]></Node>
<StgValue><ssdm name="v272_0_0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader413.0:1  %icmp_ln453 = icmp eq i11 %v272_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln453"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader413.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader413.0:3  %add_ln453 = add i11 %v272_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln453"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader413.0:4  br i1 %icmp_ln453, label %.preheader411.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln454 = zext i11 %v272_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln454"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_hidden_states_0_1 = getelementptr [1536 x i32]* %rms_hidden_states_0, i64 0, i64 %zext_ln454

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %rms_hidden_states_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader413.0

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader411.preheader:0  call fastcc void @rms_norm([1536 x i32]* %v252_V, [1536 x i32]* %v263_V, [1536 x i32]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln458"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader411.preheader:0  call fastcc void @rms_norm([1536 x i32]* %v252_V, [1536 x i32]* %v263_V, [1536 x i32]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln458"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader411.preheader:1  %scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader411.preheader:1  %scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_hidden_states_0, [1536 x i8]* @quantized_hidden_sta)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader411.preheader:2  br label %.preheader409.0

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader409.0:0  %v281_0_0 = phi i11 [ %add_ln472, %1 ], [ 0, %.preheader411.preheader ]

]]></Node>
<StgValue><ssdm name="v281_0_0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader409.0:1  %icmp_ln472 = icmp eq i11 %v281_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader409.0:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader409.0:3  %add_ln472 = add i11 %v281_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln472"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader409.0:4  br i1 %icmp_ln472, label %.preheader407.0.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln473 = zext i11 %v281_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %q_proj_re_V_addr = getelementptr [1536 x i32]* %q_proj_re_V, i64 0, i64 %zext_ln473

]]></Node>
<StgValue><ssdm name="q_proj_re_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %q_proj_re_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader409.0

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader407.0.preheader:0  br label %.preheader407.0

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader407.0:0  %v284_0_0 = phi i11 [ %add_ln478, %2 ], [ 0, %.preheader407.0.preheader ]

]]></Node>
<StgValue><ssdm name="v284_0_0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader407.0:1  %icmp_ln478 = icmp eq i11 %v284_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln478"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader407.0:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader407.0:3  %add_ln478 = add i11 %v284_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln478"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader407.0:4  br i1 %icmp_ln478, label %.preheader405.0.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln479 = zext i11 %v284_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln479"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_proj_re_V_addr = getelementptr [1536 x i32]* %k_proj_re_V, i64 0, i64 %zext_ln479

]]></Node>
<StgValue><ssdm name="k_proj_re_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %k_proj_re_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader407.0

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader405.0.preheader:0  br label %.preheader405.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader405.0:0  %v287_0_0 = phi i11 [ %add_ln484, %3 ], [ 0, %.preheader405.0.preheader ]

]]></Node>
<StgValue><ssdm name="v287_0_0"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader405.0:1  %icmp_ln484 = icmp eq i11 %v287_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln484"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader405.0:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader405.0:3  %add_ln484 = add i11 %v287_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader405.0:4  br i1 %icmp_ln484, label %.preheader404.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln485 = zext i11 %v287_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln485"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_proj_re_V_addr = getelementptr [1536 x i32]* %v_proj_re_V, i64 0, i64 %zext_ln485

]]></Node>
<StgValue><ssdm name="v_proj_re_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %v_proj_re_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader405.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader404.preheader:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, i32 %scales_0_V, [589824 x i8]* %v253, i32 %v254_V_read, [1536 x i32]* %q_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln488"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader404.preheader:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, i32 %scales_0_V, [589824 x i8]* %v253, i32 %v254_V_read, [1536 x i32]* %q_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln488"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader404.preheader:1  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, i32 %scales_0_V, [589824 x i8]* %v255, i32 %v256_V_read, [1536 x i32]* %k_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln489"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader404.preheader:3  call fastcc void @reshape_2D_to_3D([1536 x i32]* %q_proj_re_V, [1536 x i32]* @q_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln515"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader404.preheader:1  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, i32 %scales_0_V, [589824 x i8]* %v255, i32 %v256_V_read, [1536 x i32]* %k_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln489"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader404.preheader:3  call fastcc void @reshape_2D_to_3D([1536 x i32]* %q_proj_re_V, [1536 x i32]* @q_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln515"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="141" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader404.preheader:2  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, i32 %scales_0_V, [589824 x i8]* %v257, i32 %v258_V_read, [1536 x i32]* %v_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln490"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader404.preheader:4  call fastcc void @reshape_2D_to_3D([1536 x i32]* %k_proj_re_V, [1536 x i32]* @k_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln516"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="32">
<![CDATA[
.preheader404.preheader:2  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_hidden_sta, i32 %scales_0_V, [589824 x i8]* %v257, i32 %v258_V_read, [1536 x i32]* %v_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln490"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader404.preheader:4  call fastcc void @reshape_2D_to_3D([1536 x i32]* %k_proj_re_V, [1536 x i32]* @k_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln516"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader404.preheader:5  call fastcc void @reshape_2D_to_3D([1536 x i32]* %v_proj_re_V, [1536 x i32]* @v_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln517"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader404.preheader:5  call fastcc void @reshape_2D_to_3D([1536 x i32]* %v_proj_re_V, [1536 x i32]* @v_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln517"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader404.preheader:6  br label %.preheader395

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader395:0  %v301_0 = phi i5 [ 0, %.preheader404.preheader ], [ %v301, %.preheader395.loopexit ]

]]></Node>
<StgValue><ssdm name="v301_0"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader395:1  %icmp_ln519 = icmp eq i5 %v301_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader395:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader395:3  %v301 = add i5 %v301_0, 1

]]></Node>
<StgValue><ssdm name="v301"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader395:4  br i1 %icmp_ln519, label %.preheader392.preheader, label %.preheader394.preheader

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader394.preheader:0  %tmp_26 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v301_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader394.preheader:1  %tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v301_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="10">
<![CDATA[
.preheader394.preheader:2  %zext_ln203 = zext i10 %tmp_27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader394.preheader:3  %sub_ln203 = sub i12 %tmp_26, %zext_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.preheader394.preheader:4  br label %.preheader393.0

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.preheader:0  br label %.preheader392

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader393.0:0  %v303_0_0 = phi i7 [ %add_ln521, %4 ], [ 0, %.preheader394.preheader ]

]]></Node>
<StgValue><ssdm name="v303_0_0"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader393.0:1  %icmp_ln521 = icmp eq i7 %v303_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader393.0:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader393.0:3  %add_ln521 = add i7 %v303_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln521"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader393.0:4  br i1 %icmp_ln521, label %.preheader395.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_8 = zext i7 %v303_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203 = add i12 %sub_ln203, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln203 = sext i12 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_embed_0_V_addr = getelementptr [1536 x i32]* %q_embed_0_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="q_embed_0_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %q_embed_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader393.0

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln521" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.preheader395.loopexit:0  br label %.preheader395

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader392:0  %v305_0 = phi i5 [ %v305, %.preheader392.loopexit ], [ 0, %.preheader392.preheader ]

]]></Node>
<StgValue><ssdm name="v305_0"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader392:1  %icmp_ln527 = icmp eq i5 %v305_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln527"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader392:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader392:3  %v305 = add i5 %v305_0, 1

]]></Node>
<StgValue><ssdm name="v305"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader392:4  br i1 %icmp_ln527, label %.preheader389.preheader, label %.preheader391.preheader

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader391.preheader:0  %tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v305_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader391.preheader:1  %tmp_29 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v305_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="10">
<![CDATA[
.preheader391.preheader:2  %zext_ln203_7 = zext i10 %tmp_29 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader391.preheader:3  %sub_ln203_3 = sub i12 %tmp_28, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.preheader391.preheader:4  br label %.preheader390.0

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader389.preheader:0  call fastcc void @apply_rotary_pos_emb([960 x i32]* %v261_V, [960 x i32]* %v262_V, [1536 x i32]* %q_embed_0_V, [1536 x i32]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader390.0:0  %v307_0_0 = phi i7 [ %add_ln529, %5 ], [ 0, %.preheader391.preheader ]

]]></Node>
<StgValue><ssdm name="v307_0_0"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader390.0:1  %icmp_ln529 = icmp eq i7 %v307_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln529"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader390.0:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader390.0:3  %add_ln529 = add i7 %v307_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln529"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader390.0:4  br i1 %icmp_ln529, label %.preheader392.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_11 = zext i7 %v307_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203_6 = add i12 %sub_ln203_3, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln203_3 = sext i12 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %k_embed_0_V_addr = getelementptr [1536 x i32]* %k_embed_0_V, i64 0, i64 %sext_ln203_3

]]></Node>
<StgValue><ssdm name="k_embed_0_V_addr"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %k_embed_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader390.0

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.loopexit:0  br label %.preheader392

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader389.preheader:0  call fastcc void @apply_rotary_pos_emb([960 x i32]* %v261_V, [960 x i32]* %v262_V, [1536 x i32]* %q_embed_0_V, [1536 x i32]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln534"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.preheader:1  br label %.preheader389

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader389:0  %v309_0 = phi i5 [ 0, %.preheader389.preheader ], [ %v309, %.preheader389.loopexit ]

]]></Node>
<StgValue><ssdm name="v309_0"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader389:1  %icmp_ln536 = icmp eq i5 %v309_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln536"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader389:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader389:3  %v309 = add i5 %v309_0, 1

]]></Node>
<StgValue><ssdm name="v309"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader389:4  br i1 %icmp_ln536, label %.preheader386.preheader, label %.preheader388.preheader

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader388.preheader:0  %tmp_30 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v309_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="8">
<![CDATA[
.preheader388.preheader:1  %zext_ln203_9 = zext i8 %tmp_30 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader388.preheader:2  %tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v309_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="6">
<![CDATA[
.preheader388.preheader:3  %zext_ln203_10 = zext i6 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader388.preheader:4  %sub_ln203_4 = sub i9 %zext_ln203_9, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="9">
<![CDATA[
.preheader388.preheader:5  %sext_ln203_2 = sext i9 %sub_ln203_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.preheader:6  br label %.preheader388

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln536" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.preheader:0  br label %.preheader386

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader388:0  %v310_0 = phi i3 [ 0, %.preheader388.preheader ], [ %v310, %.preheader388.loopexit ]

]]></Node>
<StgValue><ssdm name="v310_0"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader388:1  %icmp_ln537 = icmp eq i3 %v310_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader388:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader388:3  %v310 = add i3 %v310_0, 1

]]></Node>
<StgValue><ssdm name="v310"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader388:4  br i1 %icmp_ln537, label %.preheader389.loopexit, label %.preheader387.preheader

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="3">
<![CDATA[
.preheader387.preheader:0  %zext_ln203_14 = zext i3 %v310_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader387.preheader:1  %add_ln203_7 = add i10 %zext_ln203_14, %sext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="10">
<![CDATA[
.preheader387.preheader:2  %trunc_ln203 = trunc i10 %add_ln203_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader387.preheader:3  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader387.preheader:4  %p_shl7_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203_7, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader387.preheader:5  %sub_ln203_6 = sub i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.preheader:6  br label %.preheader387

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.loopexit:0  br label %.preheader389

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader387:0  %v311_0 = phi i7 [ %v311, %6 ], [ 0, %.preheader387.preheader ]

]]></Node>
<StgValue><ssdm name="v311_0"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader387:1  %icmp_ln538 = icmp eq i7 %v311_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln538"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader387:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader387:3  %v311 = add i7 %v311_0, 1

]]></Node>
<StgValue><ssdm name="v311"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader387:4  br i1 %icmp_ln538, label %.preheader388.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_17 = zext i7 %v311_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln203_9 = add i15 %sub_ln203_6, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln203_18 = zext i15 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_k_cache_V_ad = getelementptr [9216 x i32]* %updated_k_cache_V, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="updated_k_cache_V_ad"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %updated_k_cache_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader387

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.loopexit:0  br label %.preheader388

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader386:0  %v313_0 = phi i5 [ %v313, %.preheader386.loopexit ], [ 0, %.preheader386.preheader ]

]]></Node>
<StgValue><ssdm name="v313_0"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader386:1  %icmp_ln544 = icmp eq i5 %v313_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln544"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader386:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader386:3  %v313 = add i5 %v313_0, 1

]]></Node>
<StgValue><ssdm name="v313"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader386:4  br i1 %icmp_ln544, label %.preheader383.preheader, label %.preheader385.preheader

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader385.preheader:0  %tmp_32 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v313_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8">
<![CDATA[
.preheader385.preheader:1  %zext_ln203_12 = zext i8 %tmp_32 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader385.preheader:2  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v313_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="6">
<![CDATA[
.preheader385.preheader:3  %zext_ln203_13 = zext i6 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader385.preheader:4  %sub_ln203_5 = sub i9 %zext_ln203_12, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="9">
<![CDATA[
.preheader385.preheader:5  %sext_ln203_4 = sext i9 %sub_ln203_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln203_4"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.preheader385.preheader:6  br label %.preheader385

]]></Node>
<StgValue><ssdm name="br_ln545"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader383.preheader:0  call fastcc void @cache_update([7680 x i32]* %v265_V, [1536 x i32]* %k_embed_0_V, [9216 x i32]* %updated_k_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln551"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader385:0  %v314_0 = phi i3 [ 0, %.preheader385.preheader ], [ %v314, %.preheader385.loopexit ]

]]></Node>
<StgValue><ssdm name="v314_0"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader385:1  %icmp_ln545 = icmp eq i3 %v314_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln545"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader385:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader385:3  %v314 = add i3 %v314_0, 1

]]></Node>
<StgValue><ssdm name="v314"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader385:4  br i1 %icmp_ln545, label %.preheader386.loopexit, label %.preheader384.preheader

]]></Node>
<StgValue><ssdm name="br_ln545"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="3">
<![CDATA[
.preheader384.preheader:0  %zext_ln203_16 = zext i3 %v314_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader384.preheader:1  %add_ln203_8 = add i10 %zext_ln203_16, %sext_ln203_4

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="10">
<![CDATA[
.preheader384.preheader:2  %trunc_ln203_1 = trunc i10 %add_ln203_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader384.preheader:3  %p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203_1, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader384.preheader:4  %p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203_8, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader384.preheader:5  %sub_ln203_8 = sub i15 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
.preheader384.preheader:6  br label %.preheader384

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.loopexit:0  br label %.preheader386

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader384:0  %v315_0 = phi i7 [ %v315, %7 ], [ 0, %.preheader384.preheader ]

]]></Node>
<StgValue><ssdm name="v315_0"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader384:1  %icmp_ln546 = icmp eq i7 %v315_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln546"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader384:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader384:3  %v315 = add i7 %v315_0, 1

]]></Node>
<StgValue><ssdm name="v315"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader384:4  br i1 %icmp_ln546, label %.preheader385.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_20 = zext i7 %v315_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln203_11 = add i15 %sub_ln203_8, %zext_ln203_20

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln203_21 = zext i15 %add_ln203_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_v_cache_V_ad = getelementptr [9216 x i32]* %updated_v_cache_V, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="updated_v_cache_V_ad"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %updated_v_cache_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader384

]]></Node>
<StgValue><ssdm name="br_ln546"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.preheader385.loopexit:0  br label %.preheader385

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="272" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader383.preheader:0  call fastcc void @cache_update([7680 x i32]* %v265_V, [1536 x i32]* %k_embed_0_V, [9216 x i32]* %updated_k_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln551"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="273" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader383.preheader:1  call fastcc void @cache_update([7680 x i32]* %v266_V, [1536 x i32]* @v_proj_V_0, [9216 x i32]* %updated_v_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader383.preheader:2  call fastcc void @transpose_last_two_d([9216 x i32]* %updated_k_cache_V, [9216 x i32]* @k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="275" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader383.preheader:1  call fastcc void @cache_update([7680 x i32]* %v266_V, [1536 x i32]* @v_proj_V_0, [9216 x i32]* %updated_v_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader383.preheader:2  call fastcc void @transpose_last_two_d([9216 x i32]* %updated_k_cache_V, [9216 x i32]* @k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.preheader383.preheader:3  br label %.preheader380

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader380:0  %v321_0 = phi i5 [ 0, %.preheader383.preheader ], [ %v321, %.preheader380.loopexit ]

]]></Node>
<StgValue><ssdm name="v321_0"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader380:1  %icmp_ln563 = icmp eq i5 %v321_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader380:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader380:3  %v321 = add i5 %v321_0, 1

]]></Node>
<StgValue><ssdm name="v321"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader380:4  br i1 %icmp_ln563, label %ap_fixed_base.exit, label %.preheader379.preheader

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader379.preheader:0  %tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v321_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader379.preheader:1  %tmp_35 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v321_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
.preheader379.preheader:2  %zext_ln203_15 = zext i6 %tmp_35 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader379.preheader:3  %sub_ln203_7 = sub i8 %tmp_34, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.preheader379.preheader:4  br label %.preheader378.0

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit:0  call fastcc void @GEMM_3D_float([1536 x i32]* %q_embed_0_V, [96 x i32]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln570"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader378.0:0  %v323_0_0 = phi i3 [ %add_ln565, %8 ], [ 0, %.preheader379.preheader ]

]]></Node>
<StgValue><ssdm name="v323_0_0"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader378.0:1  %icmp_ln565 = icmp eq i3 %v323_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln565"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader378.0:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader378.0:3  %add_ln565 = add i3 %v323_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader378.0:4  br i1 %icmp_ln565, label %.preheader380.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_19 = zext i3 %v323_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln203_10 = add i8 %sub_ln203_7, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln203_5 = sext i8 %add_ln203_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_5"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_weights_0_V_ad = getelementptr [96 x i32]* %attn_weights_0_V, i64 0, i64 %sext_ln203_5

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_ad"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 0, i32* %attn_weights_0_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader378.0

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.preheader380.loopexit:0  br label %.preheader380

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="301" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit:0  call fastcc void @GEMM_3D_float([1536 x i32]* %q_embed_0_V, [96 x i32]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln570"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln573"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i10_0 = phi i5 [ 0, %ap_fixed_base.exit ], [ %i10, %l_S_j_0_j9_end ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln573 = icmp eq i5 %i10_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln573"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i10 = add i5 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln573, label %.preheader375.preheader, label %l_S_j_0_j9_begin

]]></Node>
<StgValue><ssdm name="br_ln573"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str45) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln573"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_0_j9_begin:1  %tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i10_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_0_j9_begin:2  %tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i10_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_0_j9_begin:3  %zext_ln576 = zext i6 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln576"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_0_j9_begin:4  %sub_ln576 = sub i8 %tmp_36, %zext_ln576

]]></Node>
<StgValue><ssdm name="sub_ln576"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j9_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j9_begin:6  br label %10

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>

<operation id="315" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.preheader375.preheader:0  br label %.preheader375

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k9_0_0 = phi i3 [ 0, %l_S_j_0_j9_begin ], [ %add_ln575, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]

]]></Node>
<StgValue><ssdm name="k9_0_0"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln575 = icmp eq i3 %k9_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln575"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln575 = add i3 %k9_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln575"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln575, label %l_S_j_0_j9_end, label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %zext_ln576_1 = zext i3 %k9_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln576_1"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %add_ln576 = add i8 %sub_ln576, %zext_ln576_1

]]></Node>
<StgValue><ssdm name="add_ln576"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %sext_ln576 = sext i8 %add_ln576 to i64

]]></Node>
<StgValue><ssdm name="sext_ln576"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %attn_weights_0_V_ad_1 = getelementptr [96 x i32]* %attn_weights_0_V, i64 0, i64 %sext_ln576

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_ad_1"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %attn_weights_0_V_lo = load i32* %attn_weights_0_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j9_end:0  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str46, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j9_end:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln573"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="328" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %attn_weights_0_V_lo = load i32* %attn_weights_0_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:10  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %attn_weights_0_V_lo, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="330" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:6  %shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %attn_weights_0_V_lo, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="331" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="89" op_0_bw="44">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:7  %sext_ln1148 = sext i44 %shl_ln to i89

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %mul_ln1148 = mul i89 28728234441515, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="333" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %mul_ln1148 = mul i89 28728234441515, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="29" op_0_bw="29" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:12  %tmp_95 = call i29 @_ssdm_op_PartSelect.i29.i89.i32.i32(i89 %mul_ln1148, i32 60, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="335" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:9  %sub_ln1148 = sub i89 0, %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="29" op_0_bw="29" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:11  %tmp_94 = call i29 @_ssdm_op_PartSelect.i29.i89.i32.i32(i89 %sub_ln1148, i32 60, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:13  %select_ln1148 = select i1 %tmp_93, i29 %tmp_94, i29 %tmp_95

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="338" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln575"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:14  %sext_ln703 = sext i29 %select_ln1148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="340" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:15  %sub_ln703 = sub i32 0, %sext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="341" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:16  %sext_ln703_3 = sext i29 %select_ln1148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="342" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:17  %select_ln1148_2 = select i1 %tmp_93, i32 %sub_ln703, i32 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:18  store i32 %select_ln1148_2, i32* %attn_weights_0_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln579"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:19  br label %10

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader375:0  %v341_0 = phi i5 [ %v341, %.preheader375.loopexit ], [ 0, %.preheader375.preheader ]

]]></Node>
<StgValue><ssdm name="v341_0"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader375:1  %icmp_ln601 = icmp eq i5 %v341_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln601"/></StgValue>
</operation>

<operation id="347" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader375:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="348" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader375:3  %v341 = add i5 %v341_0, 1

]]></Node>
<StgValue><ssdm name="v341"/></StgValue>
</operation>

<operation id="349" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader375:4  br i1 %icmp_ln601, label %.preheader372.preheader, label %.preheader374.preheader

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader374.preheader:0  %tmp_38 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v341_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="351" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader374.preheader:1  %tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v341_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="352" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="6">
<![CDATA[
.preheader374.preheader:2  %zext_ln203_22 = zext i6 %tmp_39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="353" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader374.preheader:3  %sub_ln203_9 = sub i8 %tmp_38, %zext_ln203_22

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="354" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
.preheader374.preheader:4  br label %.preheader373.0

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="355" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50" op_13_bw="0">
<![CDATA[
.preheader372.preheader:0  call fastcc void @softmax([96 x i32]* %attn_weights_0_V, [96 x i32]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln608"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="356" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader373.0:0  %v343_0_0 = phi i3 [ %add_ln603, %11 ], [ 0, %.preheader374.preheader ]

]]></Node>
<StgValue><ssdm name="v343_0_0"/></StgValue>
</operation>

<operation id="357" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader373.0:1  %icmp_ln603 = icmp eq i3 %v343_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="358" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader373.0:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="359" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader373.0:3  %add_ln603 = add i3 %v343_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln603"/></StgValue>
</operation>

<operation id="360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader373.0:4  br i1 %icmp_ln603, label %.preheader375.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="361" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_24 = zext i3 %v343_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="362" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln203_12 = add i8 %sub_ln203_9, %zext_ln203_24

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="363" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln203_6 = sext i8 %add_ln203_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_6"/></StgValue>
</operation>

<operation id="364" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %softmax_attn_weights_1 = getelementptr [96 x i32]* %softmax_attn_weights, i64 0, i64 %sext_ln203_6

]]></Node>
<StgValue><ssdm name="softmax_attn_weights_1"/></StgValue>
</operation>

<operation id="365" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 0, i32* %softmax_attn_weights_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="366" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader373.0

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.preheader375.loopexit:0  br label %.preheader375

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="368" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50" op_13_bw="0">
<![CDATA[
.preheader372.preheader:0  call fastcc void @softmax([96 x i32]* %attn_weights_0_V, [96 x i32]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln608"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
.preheader372.preheader:1  br label %.preheader372

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader372:0  %v345_0 = phi i5 [ 0, %.preheader372.preheader ], [ %v345, %.preheader372.loopexit ]

]]></Node>
<StgValue><ssdm name="v345_0"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader372:1  %icmp_ln610 = icmp eq i5 %v345_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln610"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader372:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader372:3  %v345 = add i5 %v345_0, 1

]]></Node>
<StgValue><ssdm name="v345"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader372:4  br i1 %icmp_ln610, label %.preheader369.preheader, label %.preheader371.preheader

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader371.preheader:0  %tmp_40 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v345_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader371.preheader:1  %tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v345_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="10">
<![CDATA[
.preheader371.preheader:2  %zext_ln203_23 = zext i10 %tmp_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader371.preheader:3  %sub_ln203_10 = sub i12 %tmp_40, %zext_ln203_23

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
.preheader371.preheader:4  br label %.preheader370.0

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln610" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader369.preheader:0  call fastcc void @GEMM_3D_float2([96 x i32]* %softmax_attn_weights, [9216 x i32]* %updated_v_cache_V, [1536 x i32]* %attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln617"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="381" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader370.0:0  %v347_0_0 = phi i7 [ %add_ln612, %12 ], [ 0, %.preheader371.preheader ]

]]></Node>
<StgValue><ssdm name="v347_0_0"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader370.0:1  %icmp_ln612 = icmp eq i7 %v347_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader370.0:2  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader370.0:3  %add_ln612 = add i7 %v347_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader370.0:4  br i1 %icmp_ln612, label %.preheader372.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_25 = zext i7 %v347_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203_13 = add i12 %sub_ln203_10, %zext_ln203_25

]]></Node>
<StgValue><ssdm name="add_ln203_13"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln203_7 = sext i12 %add_ln203_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_7"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_V_add = getelementptr [1536 x i32]* %attn_output_0_V, i64 0, i64 %sext_ln203_7

]]></Node>
<StgValue><ssdm name="attn_output_0_V_add"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %attn_output_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="391" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader370.0

]]></Node>
<StgValue><ssdm name="br_ln612"/></StgValue>
</operation>

<operation id="392" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
.preheader372.loopexit:0  br label %.preheader372

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="393" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader369.preheader:0  call fastcc void @GEMM_3D_float2([96 x i32]* %softmax_attn_weights, [9216 x i32]* %updated_v_cache_V, [1536 x i32]* %attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln617"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.preheader369.preheader:1  br label %.preheader368.0

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader368.0:0  %v350_0_0 = phi i11 [ %add_ln620, %13 ], [ 0, %.preheader369.preheader ]

]]></Node>
<StgValue><ssdm name="v350_0_0"/></StgValue>
</operation>

<operation id="396" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader368.0:1  %icmp_ln620 = icmp eq i11 %v350_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader368.0:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader368.0:3  %add_ln620 = add i11 %v350_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln620"/></StgValue>
</operation>

<operation id="399" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader368.0:4  br i1 %icmp_ln620, label %l_S_s_6_s4_begin, label %13

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>

<operation id="400" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln621 = zext i11 %v350_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="401" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %attn_output_2D_V_add = getelementptr [1536 x i32]* %attn_output_2D_V, i64 0, i64 %zext_ln621

]]></Node>
<StgValue><ssdm name="attn_output_2D_V_add"/></StgValue>
</operation>

<operation id="402" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %attn_output_2D_V_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln621"/></StgValue>
</operation>

<operation id="403" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader368.0

]]></Node>
<StgValue><ssdm name="br_ln620"/></StgValue>
</operation>

<operation id="404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_s_6_s4_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln620" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_6_s4_begin:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="406" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h7_0_0 = phi i5 [ 0, %l_S_s_6_s4_begin ], [ %add_ln625, %l_S_h_6_h7_end ]

]]></Node>
<StgValue><ssdm name="h7_0_0"/></StgValue>
</operation>

<operation id="407" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln625 = icmp eq i5 %h7_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln625"/></StgValue>
</operation>

<operation id="408" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="409" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln625 = add i5 %h7_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln625"/></StgValue>
</operation>

<operation id="410" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln625, label %l_S_s_6_s4_end, label %l_S_h_6_h7_begin

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>

<operation id="411" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_h_6_h7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln625"/></StgValue>
</operation>

<operation id="412" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_h_6_h7_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="413" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_h_6_h7_begin:2  %tmp_42 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="414" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_h_6_h7_begin:3  %tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="415" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="10">
<![CDATA[
l_S_h_6_h7_begin:4  %zext_ln627 = zext i10 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="zext_ln627"/></StgValue>
</operation>

<operation id="416" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_6_h7_begin:5  %sub_ln627 = sub i12 %tmp_42, %zext_ln627

]]></Node>
<StgValue><ssdm name="sub_ln627"/></StgValue>
</operation>

<operation id="417" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="5">
<![CDATA[
l_S_h_6_h7_begin:6  %trunc_ln628 = trunc i5 %h7_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="418" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
l_S_h_6_h7_begin:7  %shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln628, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="419" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="11">
<![CDATA[
l_S_h_6_h7_begin:8  %zext_ln628_1 = zext i11 %shl_ln3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="420" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
l_S_h_6_h7_begin:9  %shl_ln628_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln628, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln628_1"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="9">
<![CDATA[
l_S_h_6_h7_begin:10  %zext_ln628_2 = zext i9 %shl_ln628_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln628_2"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_6_h7_begin:11  %sub_ln628 = sub i12 %zext_ln628_1, %zext_ln628_2

]]></Node>
<StgValue><ssdm name="sub_ln628"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_6_h7_begin:12  br label %15

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_s_6_s4_end:0  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str51, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_6_s4_end:1  br label %.preheader365.0

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="426" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %d4_0_0 = phi i7 [ 0, %l_S_h_6_h7_begin ], [ %add_ln626, %16 ]

]]></Node>
<StgValue><ssdm name="d4_0_0"/></StgValue>
</operation>

<operation id="427" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln626 = zext i7 %d4_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln626"/></StgValue>
</operation>

<operation id="428" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln626 = icmp eq i7 %d4_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln626"/></StgValue>
</operation>

<operation id="429" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="430" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln626 = add i7 %d4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln626"/></StgValue>
</operation>

<operation id="431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln626, label %l_S_h_6_h7_end, label %16

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln627 = add i12 %sub_ln627, %zext_ln626

]]></Node>
<StgValue><ssdm name="add_ln627"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln627 = sext i12 %add_ln627 to i64

]]></Node>
<StgValue><ssdm name="sext_ln627"/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_V_add_1 = getelementptr [1536 x i32]* %attn_output_0_V, i64 0, i64 %sext_ln627

]]></Node>
<StgValue><ssdm name="attn_output_0_V_add_1"/></StgValue>
</operation>

<operation id="435" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_V_loa = load i32* %attn_output_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_V_loa"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln628 = add i12 %zext_ln626, %sub_ln628

]]></Node>
<StgValue><ssdm name="add_ln628"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_h_6_h7_end:0  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str52, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln626" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_6_h7_end:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="439" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln626"/></StgValue>
</operation>

<operation id="440" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_V_loa = load i32* %attn_output_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_V_loa"/></StgValue>
</operation>

<operation id="441" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
:6  %sext_ln628 = sext i12 %add_ln628 to i32

]]></Node>
<StgValue><ssdm name="sext_ln628"/></StgValue>
</operation>

<operation id="442" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln628 = zext i32 %sext_ln628 to i64

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="443" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_V_add_1 = getelementptr [1536 x i32]* %attn_output_2D_V, i64 0, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="attn_output_2D_V_add_1"/></StgValue>
</operation>

<operation id="444" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store i32 %attn_output_0_V_loa, i32* %attn_output_2D_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="445" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="446" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader365.0:0  %v357_0_0 = phi i11 [ %add_ln634, %17 ], [ 0, %l_S_s_6_s4_end ]

]]></Node>
<StgValue><ssdm name="v357_0_0"/></StgValue>
</operation>

<operation id="447" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader365.0:1  %icmp_ln634 = icmp eq i11 %v357_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln634"/></StgValue>
</operation>

<operation id="448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader365.0:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="449" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader365.0:3  %add_ln634 = add i11 %v357_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln634"/></StgValue>
</operation>

<operation id="450" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader365.0:4  br i1 %icmp_ln634, label %.preheader363.preheader, label %17

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln635 = zext i11 %v357_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_attn_output_0_V_1 = getelementptr [1536 x i32]* %rms_attn_output_0_V, i64 0, i64 %zext_ln635

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_V_1"/></StgValue>
</operation>

<operation id="453" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %rms_attn_output_0_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln635"/></StgValue>
</operation>

<operation id="454" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader365.0

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="455" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader363.preheader:0  call fastcc void @rms_norm([1536 x i32]* %attn_output_2D_V, [1536 x i32]* %v264_V, [1536 x i32]* %rms_attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln639"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="456" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader363.preheader:0  call fastcc void @rms_norm([1536 x i32]* %attn_output_2D_V, [1536 x i32]* %v264_V, [1536 x i32]* %rms_attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln639"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="457" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader363.preheader:1  %final_scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_attn_output_0_V, [1536 x i8]* @quantized_final_outp)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="458" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader363.preheader:1  %final_scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_attn_output_0_V, [1536 x i8]* @quantized_final_outp)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
.preheader363.preheader:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln652"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="460" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.0:0  %v365_0_0 = phi i11 [ %add_ln652, %18 ], [ 0, %.preheader363.preheader ]

]]></Node>
<StgValue><ssdm name="v365_0_0"/></StgValue>
</operation>

<operation id="461" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:1  %icmp_ln652 = icmp eq i11 %v365_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln652"/></StgValue>
</operation>

<operation id="462" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="463" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:3  %add_ln652 = add i11 %v365_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln652"/></StgValue>
</operation>

<operation id="464" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln652, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln652"/></StgValue>
</operation>

<operation id="465" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln653 = zext i11 %v365_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln653"/></StgValue>
</operation>

<operation id="466" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v268_V_addr = getelementptr [1536 x i32]* %v268_V, i64 0, i64 %zext_ln653

]]></Node>
<StgValue><ssdm name="v268_V_addr"/></StgValue>
</operation>

<operation id="467" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %v268_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln653"/></StgValue>
</operation>

<operation id="468" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln652"/></StgValue>
</operation>

<operation id="469" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln652" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_final_outp, i32 %final_scales_0_V, [589824 x i8]* %v259, i32 %v260_V_read, [1536 x i32]* %v268_V)

]]></Node>
<StgValue><ssdm name="call_ln656"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="470" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @linear_forward_no_mu([1536 x i8]* @quantized_final_outp, i32 %final_scales_0_V, [589824 x i8]* %v259, i32 %v260_V_read, [1536 x i32]* %v268_V)

]]></Node>
<StgValue><ssdm name="call_ln656"/></StgValue>
</operation>

<operation id="471" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln657"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
