
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore fb_less_2d_gpu ...

WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore fb_less_2d_gpu ...

WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore fb_less_2d_gpu ...

WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore fb_less_2d_gpu_periph ...

WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore fb_less_2d_gpu_periph ...

WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new
WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/djole/FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/data/../hdl/vhdl/us
er_logic.vhd" in Library fb_less_2d_gpu_periph_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/djole/FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/data/../hdl/vhdl/fb
_less_2d_gpu_periph.vhd" in Library fb_less_2d_gpu_periph_v1_00_a.
Entity <fb_less_2d_gpu_periph> compiled.
Entity <fb_less_2d_gpu_periph> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = fb_less_2d_gpu_periph
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   D:\djole\FBless_2D_GPU\pcores\fb_less_2d_gpu_periph_v1_00_a\data\_fb_less_2d_
   gpu_periph_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
No BFM simulation files will be generated at this time ...
No software driver files will be generated at this time ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
WARNING:EDK:4143 - Invalid spaceType:1 in calculateAddrOffset_new
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
D:\djole\FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a.

Peripheral Summary:

  top name       : fb_less_2d_gpu_periph
  version        : 1.00.a
  type           : AXI4LITE slave
  features       : slave attachment

Address Block Summary:

  user logic slv : C_BASEADDR
                 : C_BASEADDR

File Summary

  - HDL source -
  D:\djole\FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/hdl
  top entity     : vhdl/fb_less_2d_gpu_periph.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
  D:\djole\FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/data
  mpd            : fb_less_2d_gpu_periph_v2_1_0.mpd
  pao            : fb_less_2d_gpu_periph_v2_1_0.pao

  - ISE project -
  D:\djole\FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/devl/projnav
  ise project    : fb_less_2d_gpu_periph.xise
  tcl script     : fb_less_2d_gpu_periph.tcl


  - XST synthesis -
  D:\djole\FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/devl/synthesis
  xst script     : fb_less_2d_gpu_periph_xst.scr
  xst project    : fb_less_2d_gpu_periph_xst.prj

  - Misc file -
  D:\djole\FBless_2D_GPU/pcores/fb_less_2d_gpu_periph_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


