# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FFT_VIDEO_2048.srcs/sources_1/ip/Cordic_atanh/sim/Cordic_atanh.vhd" \

# Do not sort compile order
nosort
