Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 14:31:16 2025
| Host         : port-lpp-njan running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.969        0.000                      0                  146        0.168        0.000                      0                  146       41.160        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.969        0.000                      0                  146        0.168        0.000                      0                  146       41.160        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.686ns (41.115%)  route 2.415ns (58.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.665     9.178    adc_uart/uart_inst_n_1
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.422    88.116    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.271    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X28Y76         FDRE (Setup_fdre_C_CE)      -0.205    88.147    adc_uart/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.147    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.686ns (41.115%)  route 2.415ns (58.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.665     9.178    adc_uart/uart_inst_n_1
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.422    88.116    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.271    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X28Y76         FDRE (Setup_fdre_C_CE)      -0.205    88.147    adc_uart/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.147    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             78.969ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.686ns (41.115%)  route 2.415ns (58.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.665     9.178    adc_uart/uart_inst_n_1
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.422    88.116    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.271    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X28Y76         FDRE (Setup_fdre_C_CE)      -0.205    88.147    adc_uart/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.147    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 78.969    

Slack (MET) :             79.242ns  (required time - arrival time)
  Source:                 adc_uart/sample_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/sample_delay_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.704ns (19.549%)  route 2.897ns (80.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.541     5.085    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  adc_uart/sample_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  adc_uart/sample_delay_reg[6]/Q
                         net (fo=2, routed)           1.092     6.633    adc_uart/sample_delay_reg[6]
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.124     6.757 f  adc_uart/FSM_onehot_state[2]_i_5/O
                         net (fo=6, routed)           0.838     7.595    adc_uart/uart_inst/sample_delay_reg[13]
    SLICE_X29Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  adc_uart/uart_inst/sample_delay[0]_i_1/O
                         net (fo=14, routed)          0.967     8.686    adc_uart/uart_inst_n_0
    SLICE_X28Y81         FDRE                                         r  adc_uart/sample_delay_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.427    88.121    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  adc_uart/sample_delay_reg[12]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.429    87.928    adc_uart/sample_delay_reg[12]
  -------------------------------------------------------------------
                         required time                         87.928    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 79.242    

Slack (MET) :             79.242ns  (required time - arrival time)
  Source:                 adc_uart/sample_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/sample_delay_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.704ns (19.549%)  route 2.897ns (80.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.541     5.085    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  adc_uart/sample_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  adc_uart/sample_delay_reg[6]/Q
                         net (fo=2, routed)           1.092     6.633    adc_uart/sample_delay_reg[6]
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.124     6.757 f  adc_uart/FSM_onehot_state[2]_i_5/O
                         net (fo=6, routed)           0.838     7.595    adc_uart/uart_inst/sample_delay_reg[13]
    SLICE_X29Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  adc_uart/uart_inst/sample_delay[0]_i_1/O
                         net (fo=14, routed)          0.967     8.686    adc_uart/uart_inst_n_0
    SLICE_X28Y81         FDRE                                         r  adc_uart/sample_delay_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.427    88.121    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  adc_uart/sample_delay_reg[13]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.429    87.928    adc_uart/sample_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         87.928    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 79.242    

Slack (MET) :             79.278ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.686ns (44.490%)  route 2.104ns (55.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 88.114 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.354     8.867    adc_uart/uart_inst_n_1
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.420    88.114    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[1]/C
                         clock pessimism              0.271    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X29Y75         FDSE (Setup_fdse_C_CE)      -0.205    88.145    adc_uart/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.145    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                 79.278    

Slack (MET) :             79.278ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.686ns (44.490%)  route 2.104ns (55.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 88.114 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.354     8.867    adc_uart/uart_inst_n_1
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.420    88.114    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[3]/C
                         clock pessimism              0.271    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X29Y75         FDSE (Setup_fdse_C_CE)      -0.205    88.145    adc_uart/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.145    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                 79.278    

Slack (MET) :             79.278ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.686ns (44.490%)  route 2.104ns (55.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 88.114 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.354     8.867    adc_uart/uart_inst_n_1
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.420    88.114    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[5]/C
                         clock pessimism              0.271    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X29Y75         FDSE (Setup_fdse_C_CE)      -0.205    88.145    adc_uart/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.145    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                 79.278    

Slack (MET) :             79.278ns  (required time - arrival time)
  Source:                 xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.686ns (44.490%)  route 2.104ns (55.510%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 88.114 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.534     5.078    xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.282 r  xadc/inst/DRDY
                         net (fo=3, routed)           0.776     7.058    adc_uart/uart_inst/drdy_out
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.208 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.974     8.182    adc_uart/uart_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.332     8.514 r  adc_uart/uart_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=11, routed)          0.354     8.867    adc_uart/uart_inst_n_1
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.420    88.114    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[7]/C
                         clock pessimism              0.271    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X29Y75         FDSE (Setup_fdse_C_CE)      -0.205    88.145    adc_uart/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.145    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                 79.278    

Slack (MET) :             79.286ns  (required time - arrival time)
  Source:                 adc_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.792ns (24.292%)  route 2.468ns (75.708%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.533     5.077    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  adc_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.829     6.424    adc_uart/uart_inst/clk_count_reg[1]
    SLICE_X30Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.548 f  adc_uart/uart_inst/shift_reg[8]_i_3/O
                         net (fo=5, routed)           0.789     7.337    adc_uart/uart_inst/shift_reg[8]_i_3_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I3_O)        0.150     7.487 r  adc_uart/uart_inst/shift_reg[8]_i_1/O
                         net (fo=15, routed)          0.850     8.337    adc_uart/uart_inst/shift_reg
    SLICE_X30Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.418    88.112    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[1]/C
                         clock pessimism              0.294    88.407    
                         clock uncertainty           -0.035    88.371    
    SLICE_X30Y74         FDRE (Setup_fdre_C_R)       -0.748    87.623    adc_uart/uart_inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.623    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                 79.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 adc_uart/adc_sample_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  adc_uart/adc_sample_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  adc_uart/adc_sample_reg[11]/Q
                         net (fo=1, routed)           0.087     1.679    adc_uart/adc_sample[11]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.045     1.724 r  adc_uart/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.724    adc_uart/tx_byte[3]_i_1_n_0
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     1.964    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[3]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X29Y75         FDSE (Hold_fdse_C_D)         0.092     1.557    adc_uart/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 adc_uart/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.853%)  route 0.088ns (32.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.549     1.453    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  adc_uart/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.088     1.682    adc_uart/FSM_onehot_state_reg_n_0_[2]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  adc_uart/tx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.727    adc_uart/tx_byte[6]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  adc_uart/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.816     1.965    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  adc_uart/tx_byte_reg[6]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.092     1.558    adc_uart/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 adc_uart/tx_byte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.230%)  route 0.113ns (37.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDSE (Prop_fdse_C_Q)         0.141     1.593 r  adc_uart/tx_byte_reg[1]/Q
                         net (fo=1, routed)           0.113     1.706    adc_uart/uart_inst/tx_byte[1]
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.045     1.751 r  adc_uart/uart_inst/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    adc_uart/uart_inst/p_0_in[2]
    SLICE_X31Y75         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.813     1.963    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[2]/C
                         clock pessimism             -0.479     1.484    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.092     1.576    adc_uart/uart_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 adc_uart/uart_inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.549     1.453    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.148     1.601 r  adc_uart/uart_inst/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.057     1.658    adc_uart/uart_inst/shift_reg_reg_n_0_[8]
    SLICE_X30Y76         LUT4 (Prop_lut4_I3_O)        0.098     1.756 r  adc_uart/uart_inst/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.756    adc_uart/uart_inst/p_0_in[7]
    SLICE_X30Y76         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.814     1.964    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[7]/C
                         clock pessimism             -0.511     1.453    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121     1.574    adc_uart/uart_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 adc_uart/tx_byte_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.964%)  route 0.122ns (35.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDSE (Prop_fdse_C_Q)         0.128     1.580 r  adc_uart/tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.122     1.702    adc_uart/uart_inst/tx_byte[5]
    SLICE_X32Y75         LUT4 (Prop_lut4_I0_O)        0.099     1.801 r  adc_uart/uart_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.801    adc_uart/uart_inst/p_0_in[6]
    SLICE_X32Y75         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.813     1.963    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[6]/C
                         clock pessimism             -0.479     1.484    
    SLICE_X32Y75         FDRE (Hold_fdre_C_D)         0.091     1.575    adc_uart/uart_inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 adc_uart/uart_inst/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  adc_uart/uart_inst/clk_count_reg[5]/Q
                         net (fo=7, routed)           0.139     1.754    adc_uart/uart_inst/clk_count_reg[5]
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  adc_uart/uart_inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    adc_uart/uart_inst/p_0_in__0[5]
    SLICE_X30Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.813     1.963    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[5]/C
                         clock pessimism             -0.511     1.452    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.121     1.573    adc_uart/uart_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_uart/uart_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  adc_uart/uart_inst/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.194     1.787    adc_uart/uart_inst/shift_reg_reg_n_0_[2]
    SLICE_X30Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  adc_uart/uart_inst/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    adc_uart/uart_inst/p_0_in[1]
    SLICE_X30Y76         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.814     1.964    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  adc_uart/uart_inst/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120     1.586    adc_uart/uart_inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adc_uart/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.490%)  route 0.183ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.549     1.453    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  adc_uart/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.183     1.777    adc_uart/FSM_onehot_state_reg_n_0_[2]
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.816     1.965    adc_uart/clk_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  adc_uart/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.453    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.070     1.523    adc_uart/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adc_uart/uart_inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/uart_inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  adc_uart/uart_inst/clk_count_reg[6]/Q
                         net (fo=6, routed)           0.168     1.761    adc_uart/uart_inst/clk_count_reg[6]
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.806 r  adc_uart/uart_inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    adc_uart/uart_inst/p_0_in__0[6]
    SLICE_X29Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     1.964    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  adc_uart/uart_inst/clk_count_reg[6]/C
                         clock pessimism             -0.512     1.452    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091     1.543    adc_uart/uart_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 adc_uart/adc_sample_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_uart/tx_byte_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.210ns (51.898%)  route 0.195ns (48.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.548     1.452    adc_uart/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  adc_uart/adc_sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  adc_uart/adc_sample_reg[5]/Q
                         net (fo=1, routed)           0.195     1.810    adc_uart/adc_sample[5]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.046     1.856 r  adc_uart/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    adc_uart/tx_byte[5]_i_1_n_0
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.815     1.964    adc_uart/clk_IBUF_BUFG
    SLICE_X29Y75         FDSE                                         r  adc_uart/tx_byte_reg[5]/C
                         clock pessimism             -0.479     1.485    
    SLICE_X29Y75         FDSE (Hold_fdse_C_D)         0.107     1.592    adc_uart/tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y74   adc_uart/adc_sample_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X30Y75   adc_uart/adc_sample_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y75   adc_uart/adc_sample_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y75   adc_uart/adc_sample_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y75   adc_uart/adc_sample_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y74   adc_uart/adc_sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y74   adc_uart/adc_sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X30Y75   adc_uart/adc_sample_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X30Y75   adc_uart/adc_sample_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y76   adc_uart/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y74   adc_uart/adc_sample_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y74   adc_uart/adc_sample_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X30Y75   adc_uart/adc_sample_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X30Y75   adc_uart/adc_sample_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 5.106ns (51.241%)  route 4.859ns (48.759%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=2, routed)           3.158     4.632    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     4.756 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.701     6.457    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     9.965 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     9.965    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.967ns (53.268%)  route 4.357ns (46.732%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=2, routed)           4.357     5.831    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.324 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     9.324    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.436ns (50.430%)  route 1.411ns (49.570%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=2, routed)           1.411     1.653    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     2.847 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.847    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.223ns  (logic 1.496ns (46.422%)  route 1.727ns (53.578%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=2, routed)           1.355     1.597    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045     1.642 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.372     2.014    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.223 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.223    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.043ns (53.842%)  route 3.466ns (46.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.536     5.080    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  adc_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  adc_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           3.466     9.063    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.588 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.588    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.390ns (54.001%)  route 1.184ns (45.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.551     1.455    adc_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  adc_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  adc_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.184     2.802    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.028 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.028    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





