#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sat Jun  8 20:59:41 2024
# Process ID: 9144
# Current directory: C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1
# Command line: vivado.exe -log rgb_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb_design_wrapper.tcl
# Log file: C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/rgb_design_wrapper.vds
# Journal file: C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1\vivado.jou
# Running On: DESKTOP-TCOPK8L, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 34276 MB
#-----------------------------------------------------------
source rgb_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 397.047 ; gain = 74.074
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_to_grayscale_ip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_to_grayscale_ip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/rgb_to_grayscale_ip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/filip/Downloads/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/ip_repo/sobel_filter_ip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rgb_design_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1656
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1808.715 ; gain = 334.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb_design_wrapper' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/hdl/rgb_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'rgb_design' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:409]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_axi_dma_0_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_axi_dma_0_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'rgb_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'rgb_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'rgb_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'rgb_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'rgb_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'rgb_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'rgb_design_axi_dma_0_0' has 64 connections declared, but only 58 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:581]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_axi_interconnect_0_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:957]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_LP8BH5' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:137]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_LP8BH5' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:137]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_CBZXLK' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2592]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_auto_us_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_auto_us_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_us_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'rgb_design_auto_us_0' is unconnected for instance 'auto_us' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2719]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'rgb_design_auto_us_0' has 34 connections declared, but only 33 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2719]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_CBZXLK' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2592]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_K9YKDA' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:3165]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_auto_us_1' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_us_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_auto_us_1' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_us_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'rgb_design_auto_us_1' is unconnected for instance 'auto_us' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:3316]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'rgb_design_auto_us_1' has 40 connections declared, but only 39 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:3316]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_K9YKDA' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:3165]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_xbar_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_xbar_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'rgb_design_xbar_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1517]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (256) of module 'rgb_design_xbar_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1534]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'rgb_design_xbar_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1535]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'rgb_design_xbar_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1537]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'rgb_design_xbar_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1538]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'rgb_design_xbar_0' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1469]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'rgb_design_xbar_0' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1469]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'rgb_design_xbar_0' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1469]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'rgb_design_xbar_0' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1469]
WARNING: [Synth 8-7023] instance 'xbar' of module 'rgb_design_xbar_0' has 78 connections declared, but only 74 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1469]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_axi_interconnect_0_0' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:957]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_axi_interconnect_1_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1546]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1LGFBJY' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1LGFBJY' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1C3EYV3' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2182]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_auto_ds_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_auto_ds_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_auto_pc_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_auto_pc_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1C3EYV3' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2182]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1JJO8U1' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2755]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_auto_ds_1' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_auto_ds_1' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_auto_pc_1' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_auto_pc_1' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1JJO8U1' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2755]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_xbar_1' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_xbar_1' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'rgb_design_xbar_1' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2142]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'rgb_design_xbar_1' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2142]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'rgb_design_xbar_1' is unconnected for instance 'xbar' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2142]
WARNING: [Synth 8-7023] instance 'xbar' of module 'rgb_design_xbar_1' has 40 connections declared, but only 37 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:2142]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_axi_interconnect_1_0' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:1546]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_rgb_ip_0_1' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_rgb_ip_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_rgb_ip_0_1' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_rgb_ip_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'rgb_design_rgb_ip_0_1' is unconnected for instance 'rgb_ip_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:814]
WARNING: [Synth 8-7023] instance 'rgb_ip_0' of module 'rgb_design_rgb_ip_0_1' has 14 connections declared, but only 13 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:814]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_rst_ps8_0_99M_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_rst_ps8_0_99M_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'rgb_design_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:828]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'rgb_design_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:828]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'rgb_design_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:828]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'rgb_design_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:828]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'rgb_design_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:828]
INFO: [Synth 8-6157] synthesizing module 'rgb_design_zynq_ultra_ps_e_0_0' [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_zynq_ultra_ps_e_0_0' (0#1) [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/.Xil/Vivado-9144-DESKTOP-TCOPK8L/realtime/rgb_design_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'rgb_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:835]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'rgb_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:835]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'rgb_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:835]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'rgb_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:835]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'rgb_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:835]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'rgb_design_zynq_ultra_ps_e_0_0' has 124 connections declared, but only 119 given [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:835]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/synth/rgb_design.v:409]
INFO: [Synth 8-6155] done synthesizing module 'rgb_design_wrapper' (0#1) [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/hdl/rgb_design_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1JJO8U1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1JJO8U1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1C3EYV3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1C3EYV3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1LGFBJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1LGFBJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1LGFBJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1LGFBJY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_K9YKDA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_K9YKDA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_CBZXLK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_CBZXLK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_LP8BH5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_LP8BH5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_LP8BH5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_LP8BH5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.324 ; gain = 437.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.324 ; gain = 437.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.324 ; gain = 437.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1911.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_zynq_ultra_ps_e_0_0/rgb_design_zynq_ultra_ps_e_0_0/rgb_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'rgb_design_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1919.945 ; gain = 8.621
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_zynq_ultra_ps_e_0_0/rgb_design_zynq_ultra_ps_e_0_0/rgb_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'rgb_design_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_axi_dma_0_0/rgb_design_axi_dma_0_0/sobel_design_axi_dma_0_0_in_context.xdc] for cell 'rgb_design_i/axi_dma_0'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_axi_dma_0_0/rgb_design_axi_dma_0_0/sobel_design_axi_dma_0_0_in_context.xdc] for cell 'rgb_design_i/axi_dma_0'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_xbar_0/rgb_design_xbar_0/sobel_design_xbar_1_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_xbar_0/rgb_design_xbar_0/sobel_design_xbar_1_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_us_0/rgb_design_auto_us_0/top_design_auto_us_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_us_0/rgb_design_auto_us_0/top_design_auto_us_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_us_1/rgb_design_auto_us_1/top_design_auto_us_1_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_us_1/rgb_design_auto_us_1/top_design_auto_us_1_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_xbar_1/rgb_design_xbar_1/rgb_design_xbar_1_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_xbar_1/rgb_design_xbar_1/rgb_design_xbar_1_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/xbar'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_ds_0/rgb_design_auto_ds_0/top_design_auto_ds_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_ds_0/rgb_design_auto_ds_0/top_design_auto_ds_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s00_couplers/auto_ds'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_pc_0/rgb_design_auto_pc_0/top_design_auto_pc_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_pc_0/rgb_design_auto_pc_0/top_design_auto_pc_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_ds_1/rgb_design_auto_ds_1/top_design_auto_ds_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_ds_1/rgb_design_auto_ds_1/top_design_auto_ds_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s01_couplers/auto_ds'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_pc_1/rgb_design_auto_pc_1/top_design_auto_pc_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_auto_pc_1/rgb_design_auto_pc_1/top_design_auto_pc_0_in_context.xdc] for cell 'rgb_design_i/axi_interconnect_1/s01_couplers/auto_pc'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_rst_ps8_0_99M_0/rgb_design_rst_ps8_0_99M_0/top_design_rst_ps8_0_99M_0_in_context.xdc] for cell 'rgb_design_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_rst_ps8_0_99M_0/rgb_design_rst_ps8_0_99M_0/top_design_rst_ps8_0_99M_0_in_context.xdc] for cell 'rgb_design_i/rst_ps8_0_99M'
Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_rgb_ip_0_1/rgb_design_rgb_ip_0_1/rgb_design_rgb_ip_0_1_in_context.xdc] for cell 'rgb_design_i/rgb_ip_0'
Finished Parsing XDC File [c:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.gen/sources_1/bd/rgb_design/ip/rgb_design_rgb_ip_0_1/rgb_design_rgb_ip_0_1/rgb_design_rgb_ip_0_1_in_context.xdc] for cell 'rgb_design_i/rgb_ip_0'
Parsing XDC File [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1919.945 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1919.945 ; gain = 446.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1919.945 ; gain = 446.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_1/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_1/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_1/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb_design_i/rgb_ip_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1919.945 ; gain = 446.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1919.945 ; gain = 446.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module rgb_design_axi_interconnect_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[5] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[4] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[3] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[2] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[1] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[5] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[4] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[3] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[2] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[1] in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module rgb_design_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1919.945 ; gain = 446.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2469.191 ; gain = 995.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2469.191 ; gain = 995.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2489.359 ; gain = 1015.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |rgb_design_xbar_0              |         1|
|2     |rgb_design_auto_us_0           |         1|
|3     |rgb_design_auto_us_1           |         1|
|4     |rgb_design_xbar_1              |         1|
|5     |rgb_design_auto_ds_0           |         1|
|6     |rgb_design_auto_pc_0           |         1|
|7     |rgb_design_auto_ds_1           |         1|
|8     |rgb_design_auto_pc_1           |         1|
|9     |rgb_design_axi_dma_0_0         |         1|
|10    |rgb_design_rgb_ip_0_1          |         1|
|11    |rgb_design_rst_ps8_0_99M_0     |         1|
|12    |rgb_design_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |rgb_design_auto_ds           |     2|
|3     |rgb_design_auto_pc           |     2|
|5     |rgb_design_auto_us           |     2|
|7     |rgb_design_axi_dma_0         |     1|
|8     |rgb_design_rgb_ip_0          |     1|
|9     |rgb_design_rst_ps8_0_99M     |     1|
|10    |rgb_design_xbar              |     2|
|12    |rgb_design_zynq_ultra_ps_e_0 |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2494.176 ; gain = 1011.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2494.176 ; gain = 1020.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2494.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e278f9b7
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2548.727 ; gain = 2071.352
INFO: [Common 17-1381] The checkpoint 'C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.runs/synth_1/rgb_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb_design_wrapper_utilization_synth.rpt -pb rgb_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 21:00:55 2024...
