##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_2       | Frequency: 62.70 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 126.65 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        83333.3          67383       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          33771       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
EN_A(0)_PAD  23526         Clock_2:R         
EN_B(0)_PAD  23427         Clock_2:R         
IN_1(0)_PAD  24783         CyBUS_CLK:R       
IN_2(0)_PAD  23666         CyBUS_CLK:R       
IN_3(0)_PAD  24241         CyBUS_CLK:R       
IN_4(0)_PAD  23125         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 62.70 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11720  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11720  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 126.65 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_B:Sync:ctrl_reg\/control_0
Path End       : \EN_B_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \EN_B_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33771p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_B:Sync:ctrl_reg\/busclk                              controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_B:Sync:ctrl_reg\/control_0        controlcell2   2050   2050  33771  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/main_0  macrocell8     2336   4386  33771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_B:Sync:ctrl_reg\/control_0
Path End       : \EN_B_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \EN_B_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33771p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_B:Sync:ctrl_reg\/busclk                              controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_B:Sync:ctrl_reg\/control_0        controlcell2   2050   2050  33771  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/main_0  macrocell8     2336   4386  33771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11720  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11720  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_B:Sync:ctrl_reg\/control_0
Path End       : \EN_B_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \EN_B_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33771p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_B:Sync:ctrl_reg\/busclk                              controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_B:Sync:ctrl_reg\/control_0        controlcell2   2050   2050  33771  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/main_0  macrocell8     2336   4386  33771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_A:Sync:ctrl_reg\/control_0
Path End       : \EN_A_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \EN_A_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Motor_A:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_A:Sync:ctrl_reg\/control_0        controlcell1   2050   2050  33781  RISE       1
\EN_A_PWM:PWMUDB:runmode_enable\/main_0  macrocell4     2326   4376  33781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11720  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11720  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2902   6402  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11532  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11532  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3091   6591  70683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  70683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_A_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \EN_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70712p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67383  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67383  RISE       1
\EN_A_PWM:PWMUDB:status_2\/main_1          macrocell6      2956   6456  70712  RISE       1
\EN_A_PWM:PWMUDB:status_2\/q               macrocell6      3350   9806  70712  RISE       1
\EN_A_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  12121  70712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_B_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \EN_B_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67572  RISE       1
\EN_B_PWM:PWMUDB:status_2\/main_1          macrocell10     2921   6421  70749  RISE       1
\EN_B_PWM:PWMUDB:status_2\/q               macrocell10     3350   9771  70749  RISE       1
\EN_B_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  12084  70749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2903   6403  70871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  67572  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2902   6402  70872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:runmode_enable\/q
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  69607  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3116   4366  72907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:runmode_enable\/q
Path End       : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  69745  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3102   4352  72921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:runmode_enable\/q
Path End       : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 73045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  69745  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2979   4229  73045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:runmode_enable\/q
Path End       : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 73050p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  69607  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2974   4224  73050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_289/main_1
Capture Clock  : Net_289/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73466  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73466  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73466  RISE       1
Net_289/main_1                            macrocell1      2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_289/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \EN_A_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \EN_A_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73466  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73466  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73466  RISE       1
\EN_A_PWM:PWMUDB:prevCompare1\/main_0     macrocell3      2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell3          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3152/main_1
Capture Clock  : Net_3152/clock_0
Path slack     : 73473p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  73473  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  73473  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  73473  RISE       1
Net_3152/main_1                           macrocell2      2600   6350  73473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3152/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \EN_B_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \EN_B_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 73473p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  73473  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  73473  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  73473  RISE       1
\EN_B_PWM:PWMUDB:prevCompare1\/main_0     macrocell7      2600   6350  73473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell7          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \EN_A_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \EN_A_PWM:PWMUDB:status_0\/clock_0
Path slack     : 73480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73466  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73466  RISE       1
\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73466  RISE       1
\EN_A_PWM:PWMUDB:status_0\/main_1         macrocell5      2593   6343  73480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:status_0\/clock_0                         macrocell5          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \EN_B_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \EN_B_PWM:PWMUDB:status_0\/clock_0
Path slack     : 73482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  73473  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  73473  RISE       1
\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  73473  RISE       1
\EN_B_PWM:PWMUDB:status_0\/main_1         macrocell9      2591   6341  73482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:status_0\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_289/main_0
Capture Clock  : Net_289/clock_0
Path slack     : 75464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:runmode_enable\/q  macrocell4    1250   1250  69607  RISE       1
Net_289/main_0                      macrocell1    3109   4359  75464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_289/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3152/main_0
Capture Clock  : Net_3152/clock_0
Path slack     : 75482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:runmode_enable\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  69745  RISE       1
Net_3152/main_0                     macrocell2    3092   4342  75482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3152/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:prevCompare1\/q
Path End       : \EN_B_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \EN_B_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76261p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  76261  RISE       1
\EN_B_PWM:PWMUDB:status_0\/main_0  macrocell9    2312   3562  76261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:status_0\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:prevCompare1\/q
Path End       : \EN_A_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \EN_A_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:prevCompare1\/clock_0                     macrocell3          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:prevCompare1\/q   macrocell3    1250   1250  76288  RISE       1
\EN_A_PWM:PWMUDB:status_0\/main_0  macrocell5    2285   3535  76288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:status_0\/clock_0                         macrocell5          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_B_PWM:PWMUDB:status_0\/q
Path End       : \EN_B_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \EN_B_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:status_0\/clock_0                         macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_B_PWM:PWMUDB:status_0\/q               macrocell9     1250   1250  79260  RISE       1
\EN_B_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_B_PWM:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_A_PWM:PWMUDB:status_0\/q
Path End       : \EN_A_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \EN_A_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:status_0\/clock_0                         macrocell5          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_A_PWM:PWMUDB:status_0\/q               macrocell5     1250   1250  79288  RISE       1
\EN_A_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2296   3546  79288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EN_A_PWM:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

