# Lab 4: Cache Simulator

### 操作指令
***

iverilog -o testbench.vvp TestBench.v Simple\_Single\_CPU.v Adder.v ALU\_Ctrl.v ALU.v Decoder.v Instruction\_Memory.v MUX\_2to1.v ProgramCounter.v Reg\_File.v Shift\_Left\_Two\_32.v Sign\_Extend.v MUX\_3to1.v MUX\_4to1.v Data\_Memory.v

vvp testbench.vvp

### Reference
***

