# do /home/zweeden/Desktop/Embedded-Systems-Design-II/lab/2/lab2/sim/script/sim_2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:42 on Feb 14,2018
# vcom -reportprogress 300 -93 -work work ../../src/lab2_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab2_2
# -- Compiling architecture beh of lab2_2
# ** Error: ../../src/lab2_2.vhd(47): near "then": (vcom-1576) expecting ')'.
# ** Error: ../../src/lab2_2.vhd(60): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:38:42 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/zweeden/intelFPGA_pro/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/zweeden/Desktop/Embedded-Systems-Design-II/lab/2/lab2/sim/script/sim_2.do line 2
# /home/zweeden/intelFPGA_pro/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/lab2_2.vhd"
do /home/zweeden/Desktop/Embedded-Systems-Design-II/lab/2/lab2/sim/script/sim_2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:59 on Feb 14,2018
# vcom -reportprogress 300 -93 -work work ../../src/lab2_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab2_2
# -- Compiling architecture beh of lab2_2
# ** Warning: ../../src/lab2_2.vhd(32): (vcom-1013) Initial value of "period_ticks" depends on value of signal "period".
# End time: 16:38:59 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:59 on Feb 14,2018
# vcom -reportprogress 300 -93 -work work ../src/lab2_2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab2_2_tb
# -- Compiling architecture arch of lab2_2_tb
# ** Warning: ../src/lab2_2_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:38:59 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt lab2_2_tb 
# Start time: 16:38:59 on Feb 14,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab2_2_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.lab2_2(beh)
do /home/zweeden/Desktop/Embedded-Systems-Design-II/lab/2/lab2/sim/script/sim_2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:46:51 on Feb 14,2018
# vcom -reportprogress 300 -93 -work work ../../src/lab2_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab2_2
# -- Compiling architecture beh of lab2_2
# ** Warning: ../../src/lab2_2.vhd(32): (vcom-1013) Initial value of "period_ticks" depends on value of signal "period".
# End time: 16:46:51 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:46:51 on Feb 14,2018
# vcom -reportprogress 300 -93 -work work ../src/lab2_2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab2_2_tb
# -- Compiling architecture arch of lab2_2_tb
# ** Warning: ../src/lab2_2_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:46:51 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 16:46:51 on Feb 14,2018, Elapsed time: 0:07:52
# Errors: 0, Warnings: 2
# vsim -novopt lab2_2_tb 
# Start time: 16:46:51 on Feb 14,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab2_2_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.lab2_2(beh)
# Break key hit
# Break in Process line__30 at ../../src/lab2_2.vhd line 30
# End time: 16:47:30 on Feb 14,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
