INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:46:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 buffer23/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Destination:            fork14/control/generateBlocks[3].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.550ns period=5.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.100ns  (clk rise@5.100ns - clk rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.128ns (22.795%)  route 3.820ns (77.205%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.583 - 5.100 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2514, unset)         0.508     0.508    buffer23/control/clk
    SLICE_X13Y191        FDRE                                         r  buffer23/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y191        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer23/control/fullReg_reg/Q
                         net (fo=84, routed)          0.565     1.289    buffer23/control/fullReg_reg_0
    SLICE_X2Y192         LUT3 (Prop_lut3_I2_O)        0.043     1.332 r  buffer23/control/transmitValue_i_44/O
                         net (fo=1, routed)           0.433     1.765    cmpi4/buffer23_outs[5]
    SLICE_X2Y189         LUT6 (Prop_lut6_I2_O)        0.043     1.808 r  cmpi4/transmitValue_i_23/O
                         net (fo=1, routed)           0.000     1.808    cmpi4/transmitValue_i_23_n_0
    SLICE_X2Y189         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.054 r  cmpi4/transmitValue_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.054    cmpi4/transmitValue_reg_i_9_n_0
    SLICE_X2Y190         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.104 r  cmpi4/transmitValue_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.104    cmpi4/transmitValue_reg_i_5_n_0
    SLICE_X2Y191         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.211 r  cmpi4/transmitValue_reg_i_4/CO[2]
                         net (fo=5, routed)           0.638     2.849    fork25/control/generateBlocks[1].regblock/result[0]
    SLICE_X20Y194        LUT6 (Prop_lut6_I4_O)        0.122     2.971 r  fork25/control/generateBlocks[1].regblock/transmitValue_i_2__95/O
                         net (fo=3, routed)           0.333     3.304    fork23/control/generateBlocks[0].regblock/cmpi4_result_ready
    SLICE_X21Y194        LUT6 (Prop_lut6_I1_O)        0.043     3.347 r  fork23/control/generateBlocks[0].regblock/transmitValue_i_3__123/O
                         net (fo=3, routed)           0.257     3.603    fork19/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X23Y193        LUT5 (Prop_lut5_I4_O)        0.043     3.646 f  fork19/control/generateBlocks[1].regblock/transmitValue_i_2__94/O
                         net (fo=2, routed)           0.216     3.863    fork19/control/generateBlocks[1].regblock/transmitValue_i_2__94_n_0
    SLICE_X23Y192        LUT6 (Prop_lut6_I1_O)        0.043     3.906 r  fork19/control/generateBlocks[1].regblock/transmitValue_i_2__93/O
                         net (fo=7, routed)           0.445     4.351    fork15/control/generateBlocks[0].regblock/addi2_result_ready
    SLICE_X23Y192        LUT6 (Prop_lut6_I3_O)        0.043     4.394 r  fork15/control/generateBlocks[0].regblock/fullReg_i_10__1/O
                         net (fo=2, routed)           0.197     4.592    fork14/control/generateBlocks[4].regblock/transmitValue_reg_4
    SLICE_X22Y192        LUT2 (Prop_lut2_I1_O)        0.043     4.635 f  fork14/control/generateBlocks[4].regblock/fullReg_i_5__2/O
                         net (fo=4, routed)           0.351     4.985    fork14/control/generateBlocks[2].regblock/fullReg_reg_3
    SLICE_X21Y189        LUT6 (Prop_lut6_I5_O)        0.043     5.028 f  fork14/control/generateBlocks[2].regblock/fullReg_i_1__10/O
                         net (fo=5, routed)           0.385     5.413    fork14/control/generateBlocks[3].regblock/transmitValue_reg_3
    SLICE_X23Y182        LUT4 (Prop_lut4_I3_O)        0.043     5.456 r  fork14/control/generateBlocks[3].regblock/transmitValue_i_1__92/O
                         net (fo=1, routed)           0.000     5.456    fork14/control/generateBlocks[3].regblock/transmitValue_i_1__92_n_0
    SLICE_X23Y182        FDSE                                         r  fork14/control/generateBlocks[3].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.100     5.100 r  
                                                      0.000     5.100 r  clk (IN)
                         net (fo=2514, unset)         0.483     5.583    fork14/control/generateBlocks[3].regblock/clk
    SLICE_X23Y182        FDSE                                         r  fork14/control/generateBlocks[3].regblock/transmitValue_reg/C
                         clock pessimism              0.000     5.583    
                         clock uncertainty           -0.035     5.547    
    SLICE_X23Y182        FDSE (Setup_fdse_C_D)        0.031     5.578    fork14/control/generateBlocks[3].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                          5.578    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  0.122    




