- name: CSSELR_EL1
  long_name: "Cache Size Selection Register"
  purpose: |
       "
       Selects the current Cache Size ID Register, CCSIDR_EL1, by specifying
       the required cache level and the cache type (either instruction or data
       cache).
       "
  size: 64
  arch: armv8a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x2
        op2: 0x0
        crm: 0x0
        crn: 0x0
        operand_mnemonic: CSSELR_EL1

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x2
        op2: 0x0
        crm: 0x0
        crn: 0x0
        operand_mnemonic: CSSELR_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: InD
            lsb: 0
            msb: 0

          - name: Level
            lsb: 1
            msb: 3

          - name: 0
            lsb: 4
            msb: 4
            reserved0: True

          - name: TnD
            lsb: 4
            msb: 4

          - name: 0
            lsb: 5
            msb: 63
            reserved0: True
