m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavs_config_stimulli
Z0 w1568165555
Z1 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 F4V=2EFHISg_X=6CeShoC2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z6 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
Z7 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
l0
L7
VLXNcVz7_f3Uh52BFQJ^=N3
!s100 9YNf6D=E1?j[hKO6^[>gH1
Z8 OV;C;10.5b;63
32
Z9 !s110 1568166769
!i10b 1
Z10 !s108 1568166769.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
Z12 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 19 avs_config_stimulli 0 22 LXNcVz7_f3Uh52BFQJ^=N3
l20
L15
V8[_JbT6li01AF]TUnA4:`0
!s100 01=f=6`C]BXaSVRbVN:2G1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edata_buffer_ent
Z15 w1596560407
R2
R3
R4
Z16 dD:/rfranca/Development/GitHub/SimuCam_Development4/FPGA_Developments/FTDI_USB3/Development/Testbench
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development4/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development4/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
Vb;HKcGlf=7<8DNL4B]`E32
!s100 P;`Ig_9KzN;0e5LX>Uo<n1
R8
32
Z19 !s110 1618891389
!i10b 1
Z20 !s108 1618891389.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development4/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development4/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
R13
R14
Artl
Z23 DEx4 work 19 data_buffer_sc_fifo 0 22 BBB9DW>@jmRiB2JzRj`G50
R2
R3
R4
DEx4 work 15 data_buffer_ent 0 22 b;HKcGlf=7<8DNL4B]`E32
l67
L30
V@?`=li<l=ePTQ=3PYealn2
!s100 FQADVE_C:;336C;g]jVXU1
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Edata_buffer_sc_fifo
R15
R3
R4
Z24 dD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench
Z25 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z26 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L42
VBBB9DW>@jmRiB2JzRj`G50
!s100 [P@O]TY9N>@Ikc3b?_cU13
R8
32
Z27 !s110 1628110140
!i10b 1
Z28 !s108 1628110140.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z30 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
R23
l96
L59
V<H_TdHGzz]KOnYj354^Bc0
!s100 cf70NTC`a8P?o6AOkOG:72
R8
32
R27
!i10b 1
R28
R29
R30
!i113 1
R13
R14
Edelay_block_ent
Z31 w1595825181
R2
R3
R4
R24
Z32 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
Z33 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R8
32
R27
!i10b 1
R28
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
Z35 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z36 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R8
32
R27
!i10b 1
R28
R34
R35
!i113 1
R13
R14
Eflipflop_synchronizer_ent
R31
R2
R3
R4
R24
Z37 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
Z38 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
l0
L5
V=AbCOmb5a3CkS]^E=:c]H0
!s100 KQ4oi::L4DT5YC6S<6;IZ3
R8
32
Z39 !s110 1628110144
!i10b 1
Z40 !s108 1628110143.000000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
Z42 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z43 DEx4 work 25 flipflop_synchronizer_ent 0 22 =AbCOmb5a3CkS]^E=:c]H0
l26
L20
VQMlZnZV?QUL`5]:gZJZIV1
!s100 g3XGZDG7Xa[0D@IgRWG_E0
R8
32
R39
!i10b 1
R40
R41
R42
!i113 1
R13
R14
Eftdi_avm_reader_controller_ent
Z44 w1587521989
Z45 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 mKzgobAZHWUC9]L>M[Wha2
R2
R3
R4
Z46 dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench
Z47 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
Z48 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
l0
L7
VHin^<@XWn<Uf:Z5V:1WVM1
!s100 c2G9F<^C5dfS_k[?4QMzD1
R8
32
Z49 !s110 1587523433
!i10b 1
Z50 !s108 1587523433.000000
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
Z52 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R45
R2
R3
R4
DEx4 work 30 ftdi_avm_reader_controller_ent 0 22 Hin^<@XWn<Uf:Z5V:1WVM1
l48
L28
V@]6BL=<C@ECZYLNWcIXLO1
!s100 bG>z1D:[CMUjf>R=A^YUT1
R8
32
R49
!i10b 1
R50
R51
R52
!i113 1
R13
R14
Pftdi_avm_usb3_pkg
R2
R3
R4
R15
R24
Z53 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd
Z54 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd
l0
L5
V0=AoCb:aA2@`iGZ:S]Y9I3
!s100 BKRnXQLMH7ohO]YzKm=zh0
R8
32
Z55 !s110 1628110139
!i10b 1
Z56 !s108 1628110139.000000
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd|
Z58 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd|
!i113 1
R13
R14
Bbody
Z59 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 0=AoCb:aA2@`iGZ:S]Y9I3
R2
R3
R4
l0
L101
V65FOm5?K=zPi7NIcHKN`71
!s100 ZO1XdBY=Tk8]A1L1XlbC@1
R8
32
R55
!i10b 1
R56
R57
R58
!i113 1
R13
R14
Eftdi_avm_usb3_read_ent
Z60 w1587515464
R45
R2
R3
R4
R46
Z61 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
Z62 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
l0
L7
VPzzd0e0e2Z7@lz]S@[c`X3
!s100 F:1:9S6dVng^eh5Wo7bj^0
R8
32
R49
!i10b 1
R50
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
Z64 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
!i113 1
R13
R14
Artl
R45
R2
R3
R4
DEx4 work 22 ftdi_avm_usb3_read_ent 0 22 Pzzd0e0e2Z7@lz]S@[c`X3
l31
L18
VWboNNgkbH?b?JC2<6V85_3
!s100 UmeVg@nXbaT3<[0NTI4UQ3
R8
32
R49
!i10b 1
R50
R63
R64
!i113 1
R13
R14
Eftdi_avm_usb3_reader_ent
R15
R59
R2
R3
R4
R24
Z65 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd
Z66 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd
l0
L7
Vh:D7o@M`=no6RKI]gN60H3
!s100 KVG@[azciOQki?7kmSgHz1
R8
32
R55
!i10b 1
R56
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd|
Z68 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd|
!i113 1
R13
R14
Artl
R59
R2
R3
R4
Z69 DEx4 work 24 ftdi_avm_usb3_reader_ent 0 22 h:D7o@M`=no6RKI]gN60H3
l31
L18
V^hUF<HYl;7=<10@1;ME<?1
!s100 2aBcG39G=Ezg?>;7hFGN]3
R8
32
R55
!i10b 1
R56
R67
R68
!i113 1
R13
R14
Eftdi_avm_usb3_write_ent
Z70 w1587515461
R45
R2
R3
R4
R46
Z71 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
Z72 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
l0
L7
VXG^57@SfmHIGhVFAWoVHB1
!s100 gdil9`dn223S_e__G1e3k3
R8
32
R49
!i10b 1
R50
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
Z74 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
!i113 1
R13
R14
Artl
R45
R2
R3
R4
DEx4 work 23 ftdi_avm_usb3_write_ent 0 22 XG^57@SfmHIGhVFAWoVHB1
l31
L18
VC;QK=C9:092VNZ5_XO8Ij2
!s100 E]J=8fb@Xn7W7_Qjg3SaO1
R8
32
R49
!i10b 1
R50
R73
R74
!i113 1
R13
R14
Eftdi_avm_usb3_writer_ent
R15
R59
R2
R3
R4
R24
Z75 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd
Z76 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd
l0
L7
V@FU_k=0i3HlWGAllIXOca1
!s100 mSIaPSYDH;3>GK2@nN>lY3
R8
32
R55
!i10b 1
R56
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd|
Z78 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd|
!i113 1
R13
R14
Artl
R59
R2
R3
R4
Z79 DEx4 work 24 ftdi_avm_usb3_writer_ent 0 22 @FU_k=0i3HlWGAllIXOca1
l31
L18
V>4DbhFZ8T^dRc4Xb:ZVd61
!s100 5g7?2M610I7gg?[HfOheY1
R8
32
R55
!i10b 1
R56
R77
R78
!i113 1
R13
R14
Eftdi_avm_writer_controller_ent
Z80 w1587521973
R45
R2
R3
R4
R46
Z81 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
Z82 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
l0
L7
VB6::D@>=L?Te]Me_<XAB@2
!s100 c9UZM9MHU8j1TP?YcbNdb2
R8
32
R49
!i10b 1
R50
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
Z84 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R45
R2
R3
R4
DEx4 work 30 ftdi_avm_writer_controller_ent 0 22 B6::D@>=L?Te]Me_<XAB@2
l49
L28
VH8Dog?z]n@6d>cKJgY8D93
!s100 T;YzN=MK<<^d;lf@h]GPZ0
R8
32
R49
!i10b 1
R50
R83
R84
!i113 1
R13
R14
Eftdi_avs_config_stimulli
Z85 w1568167110
R1
R2
R3
R4
R5
R6
R7
l0
L7
VoDhVJC=c4F_M_l]fP88<[3
!s100 b`oJD@6GCTTkC`A8>T5OU1
R8
32
Z86 !s110 1568167692
!i10b 1
Z87 !s108 1568167692.000000
R11
R12
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z88 DEx4 work 24 ftdi_avs_config_stimulli 0 22 oDhVJC=c4F_M_l]fP88<[3
l21
L16
V9oMSDQG9SW2:3TP=d4kMd0
!s100 Ce;:CHTmVgdfU:`B<80Be0
R8
32
R86
!i10b 1
R87
R11
R12
!i113 1
R13
R14
Pftdi_config_avalon_mm_pkg
R2
R3
R4
R31
R24
8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R8
32
Z89 !s110 1628110138
!i10b 1
Z90 !s108 1628110138.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_config_avalon_mm_read_ent
Z91 w1621532801
Z92 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 >daET8o;>=1;CKjcFaS]e1
Z93 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R2
R3
R4
R24
Z94 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z95 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L8
VoUTA8^<J<bC7kXc3GgUWi3
!s100 m4Gz`Qm=W262A`]_=f@kW0
R8
32
R55
!i10b 1
R90
Z96 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z97 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R92
R93
R2
R3
R4
Z98 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 oUTA8^<J<bC7kXc3GgUWi3
l21
L19
VkQk>zU@Kf=3E6@_I>J`nQ1
!s100 ?f_Oj<FCWKfmKE[8dNRUS0
R8
32
R55
!i10b 1
R90
R96
R97
!i113 1
R13
R14
Pftdi_config_avalon_mm_registers_pkg
R2
R3
R4
R91
R24
Z99 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z100 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
V>daET8o;>=1;CKjcFaS]e1
!s100 M?hVfAO>mi0;AR@`]GHK51
R8
32
R89
!i10b 1
R90
Z101 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z102 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R13
R14
Bbody
R92
R2
R3
R4
l0
L270
VTTPYZe_X=Z1gfcl:1nN;?2
!s100 B2QP_8O86`[G8<B^UL8XZ0
R8
32
R89
!i10b 1
R90
R101
R102
!i113 1
R13
R14
Eftdi_config_avalon_mm_stimulli
Z103 w1622053042
R92
R2
R3
R4
R24
Z104 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
Z105 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
l0
L7
VQ1]J601g8`@P3=S]<G5?V2
!s100 7:OQWMeg9EKjW=egdZnEo2
R8
32
R39
!i10b 1
Z106 !s108 1628110144.000000
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
Z108 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
!i113 1
R13
R14
Artl
R92
R2
R3
R4
Z109 DEx4 work 30 ftdi_config_avalon_mm_stimulli 0 22 Q1]J601g8`@P3=S]<G5?V2
l24
L19
Ve2hDLD3`g7;k>Md@[Fdhg0
!s100 ?4[d8:fzF2K15PmUlzAQ01
R8
32
R39
!i10b 1
R106
R107
R108
!i113 1
R13
R14
Eftdi_config_avalon_mm_write_ent
R91
R92
R93
R2
R3
R4
R24
Z110 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z111 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
VUOU5nLiNkb2Go91S>HY>=1
!s100 ;]f]nV>1P;7bX_YJDgZkO2
R8
32
R55
!i10b 1
R56
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z113 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R92
R93
R2
R3
R4
Z114 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 UOU5nLiNkb2Go91S>HY>=1
l22
L18
VNU<MJ_n<^fog:gBk3z3We1
!s100 >CP3S542Jo]fZm?64f`HP1
R8
32
R55
!i10b 1
R56
R112
R113
!i113 1
R13
R14
Pftdi_data_avalon_mm_pkg
R2
R3
R4
Z115 w1584579182
R46
8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
Vg5RhJSLlCOL<fdXHA]5jE3
!s100 bBz7aFmRG88Zb7nGREMJF2
R8
32
Z116 !s110 1587523432
!i10b 1
Z117 !s108 1587523432.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_data_buffer_ent
Z118 w1626748719
R2
R3
R4
R24
Z119 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/ftdi_data_buffer_ent.vhd
Z120 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/ftdi_data_buffer_ent.vhd
l0
L5
Vag?m@c^P>LV`KH]oO]_:J1
!s100 XNO;Gz3bG[YQRlmAzogVN0
R8
32
R27
!i10b 1
R28
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/ftdi_data_buffer_ent.vhd|
Z122 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/ftdi_data_buffer_ent.vhd|
!i113 1
R13
R14
Artl
R23
R2
R3
R4
Z123 DEx4 work 20 ftdi_data_buffer_ent 0 22 ag?m@c^P>LV`KH]oO]_:J1
l67
L30
VINANDQYSna7JB>8=]45jA1
!s100 E:oP=e8GdD[I`49G3bR5g1
R8
32
R27
!i10b 1
R28
R121
R122
!i113 1
R13
R14
Eftdi_data_dc_fifo
R15
R3
R4
R24
Z124 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z125 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R8
32
Z126 !s110 1628110143
!i10b 1
R40
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z128 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
Z129 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l108
L62
VMgVM@I08]1FoG1hhQLiYO1
!s100 OEG9YmY_Z:0mikzdeTKLa3
R8
32
R126
!i10b 1
R40
R127
R128
!i113 1
R13
R14
Eftdi_data_loopback_ent
R115
R2
R3
R4
R46
Z130 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
Z131 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
l0
L5
V10dnZWZf>lZz[nlR_^^0a3
!s100 e?QWWMeiGoPG;0N<U`XRi0
R8
32
Z132 !s110 1587523436
!i10b 1
Z133 !s108 1587523436.000000
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
Z135 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z136 DEx4 work 22 ftdi_data_loopback_ent 0 22 10dnZWZf>lZz[nlR_^^0a3
l39
L28
VFH[fIAFhez4IjQ0b8eUc30
!s100 mX_2?n9KJ4ga1nCZjX1M30
R8
32
R132
!i10b 1
R133
R134
R135
!i113 1
R13
R14
Eftdi_data_receiver_ent
R115
R2
R3
R4
R46
Z137 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z138 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
V;:eX`F1djPlOOmo@FKG6D3
!s100 ?Djmo@92PFG^d:3F_O4cK3
R8
32
Z139 !s110 1587523434
!i10b 1
Z140 !s108 1587523434.000000
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z142 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_data_receiver_ent 0 22 ;:eX`F1djPlOOmo@FKG6D3
l56
L27
V<d:LNMN7:YoVgk_oiME6l3
!s100 =eHFD:1M[Ne2MGL50mXz[2
R8
32
R139
!i10b 1
R140
R141
R142
!i113 1
R13
R14
Eftdi_data_transmitter_ent
R115
R2
R3
R4
R46
Z143 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z144 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
Vf]QOQ8=bOJ=J9]<X77GO>2
!s100 hZ5WIio_`JAo@@dL`9@dK3
R8
32
R139
!i10b 1
R140
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z146 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 ftdi_data_transmitter_ent 0 22 f]QOQ8=bOJ=J9]<X77GO>2
l56
L27
VD>e_Z2mm5dgWci:O;9Q752
!s100 dakG0G>bd2NRoUMH9T8De0
R8
32
R139
!i10b 1
R140
R145
R146
!i113 1
R13
R14
Eftdi_in_io_buffer_3b
R31
R3
R4
R24
Z147 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z148 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R8
32
R126
!i10b 1
R40
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z150 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z151 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R8
32
R126
!i10b 1
R40
R149
R150
!i113 1
R13
R14
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R31
R3
R4
R24
R147
R148
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R8
32
R126
!i10b 1
R40
R149
R150
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R8
32
R126
!i10b 1
R40
R149
R150
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b
R31
R3
R4
R24
Z152 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z153 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R8
32
R126
!i10b 1
R40
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z155 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z156 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R8
32
R126
!i10b 1
R40
R154
R155
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R31
R3
R4
R24
R152
R153
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R8
32
R126
!i10b 1
R40
R154
R155
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R8
32
R126
!i10b 1
R40
R154
R155
!i113 1
R13
R14
Pftdi_irq_manager_pkg
R2
R3
R4
R103
R24
Z157 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd
Z158 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd
l0
L5
VjzkD6a8lhl_jj_nCj76SL2
!s100 0jK`:904<b62OQGOUKWXO2
R8
32
R39
!i10b 1
R106
Z159 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd|
Z160 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd|
!i113 1
R13
R14
Bbody
Z161 DPx4 work 20 ftdi_irq_manager_pkg 0 22 jzkD6a8lhl_jj_nCj76SL2
R2
R3
R4
l0
L55
VnXR7U<>^a=T`a]CjaP@hW1
!s100 i1T:8gLgJ=OB3D:oAFohM3
R8
32
R39
!i10b 1
R106
R159
R160
!i113 1
R13
R14
Eftdi_out_io_buffer_5b
R31
R3
R4
R24
Z162 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z163 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R8
32
R126
!i10b 1
R40
Z164 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z165 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z166 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R8
32
R126
!i10b 1
R40
R164
R165
!i113 1
R13
R14
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R31
R3
R4
R24
R162
R163
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R8
32
R126
!i10b 1
R40
R164
R165
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R8
32
R126
!i10b 1
R40
R164
R165
!i113 1
R13
R14
Eftdi_protocol_controller_ent
Z167 w1574393811
Z168 DPx4 work 17 ftdi_protocol_pkg 0 22 a:0CCV;X_k=KFC:^`ehe[3
R2
R3
R4
Z169 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench
Z170 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
Z171 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
l0
L7
V@^o^gQS>lI[o_ln5>92Eb3
!s100 UQH>XO75XZS`FjfWo@OJQ3
R8
32
Z172 !s110 1580390320
!i10b 1
Z173 !s108 1580390320.000000
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
Z175 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
!i113 1
R13
R14
Artl
R36
R168
R2
R3
R4
DEx4 work 28 ftdi_protocol_controller_ent 0 22 @^o^gQS>lI[o_ln5>92Eb3
l126
L70
V3o=A4>:4XM9[=34U]e0M`2
!s100 hG^1iGe]0mFj1_]UDI^Dn3
R8
32
R172
!i10b 1
R173
R174
R175
!i113 1
R13
R14
Pftdi_protocol_crc_pkg
R2
R3
R4
R31
R24
Z176 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
Z177 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
l0
L5
VP`aB59G9gC;9;8OjB:JT=1
!s100 ^l^eO^RHS6N`57<OQ1]nk3
R8
32
b1
Z178 !s110 1628110141
!i10b 1
Z179 !s108 1628110141.000000
Z180 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
Z181 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
!i113 1
R13
R14
Bbody
Z182 DPx4 work 21 ftdi_protocol_crc_pkg 0 22 P`aB59G9gC;9;8OjB:JT=1
R2
R3
R4
l0
L69
V?n^UoPZD`<[N1HzN?HDE01
!s100 jgelNPX:MmgIIbbGRP`Gh1
R8
32
R178
!i10b 1
R179
R180
R181
!i113 1
R13
R14
Eftdi_protocol_img_controller_ent
Z183 w1626748617
Z184 DPx4 work 17 ftdi_protocol_pkg 0 22 ><cYVE=YWgV0M=9Ai<?CA2
R2
R3
R4
R24
Z185 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
Z186 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
l0
L7
VJk`J5[Qf>Y:97nZ[k[`g21
!s100 ?CcY:1eENGW7be[RSfBK[3
R8
32
Z187 !s110 1628110142
!i10b 1
Z188 !s108 1628110142.000000
Z189 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
Z190 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
!i113 1
R13
R14
Artl
R36
R184
R2
R3
R4
Z191 DEx4 work 32 ftdi_protocol_img_controller_ent 0 22 Jk`J5[Qf>Y:97nZ[k[`g21
l131
L74
VF7XU`28abij`UnSSBR[Ha3
!s100 g7>60g8U69bi4@J1BaWh:3
R8
32
R187
!i10b 1
R188
R189
R190
!i113 1
R13
R14
Eftdi_protocol_lut_controller_ent
R15
R184
R2
R3
R4
R24
Z192 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
Z193 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
l0
L7
VBMeh@7M17d8zda]S?687[2
!s100 6m>Gzm8E<VZQHI>Ya]RT@3
R8
32
R187
!i10b 1
R188
Z194 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
Z195 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
!i113 1
R13
R14
Artl
R36
R184
R2
R3
R4
Z196 DEx4 work 32 ftdi_protocol_lut_controller_ent 0 22 BMeh@7M17d8zda]S?687[2
l109
L66
VCP11ZAh<UHRcezSjOen]k0
!s100 QDlZFddn:]Q^`kK0^I=J:0
R8
32
R187
!i10b 1
R188
R194
R195
!i113 1
R13
R14
Pftdi_protocol_pkg
R2
R3
R4
Z197 w1626748562
R24
Z198 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
Z199 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
l0
L5
V><cYVE=YWgV0M=9Ai<?CA2
!s100 Le9DE56S=HXi4@3OJ?IbH1
R8
32
R178
!i10b 1
R179
Z200 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
Z201 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
!i113 1
R13
R14
Bbody
R184
R2
R3
R4
l0
L141
V2YLIcFZoTl87W6L[mNRU=1
!s100 ;1^iIz_0VW=CBhX8G^Io=1
R8
32
R178
!i10b 1
R179
R200
R201
!i113 1
R13
R14
Eftdi_protocol_top
Z202 w1628110066
R184
R2
R3
R4
R24
Z203 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
Z204 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
l0
L7
VjAHkELEFhOM8U;FO_`3`42
!s100 Hc3lMoPcjB=Rj[;YTfLLF3
R8
32
R187
!i10b 1
R188
Z205 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
Z206 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
!i113 1
R13
R14
Artl
Z207 DEx4 work 35 ftdi_rx_protocol_payload_reader_ent 0 22 9oUfzL?=>M@ZK;?VCO1hK2
Z208 DEx4 work 35 ftdi_tx_protocol_payload_writer_ent 0 22 8XEIVI69J=[LTEFEf7?P@2
Z209 DEx4 work 34 ftdi_rx_protocol_header_parser_ent 0 22 6RQAT@7AjDNC@zX8bAMSd2
R182
Z210 DEx4 work 37 ftdi_tx_protocol_header_generator_ent 0 22 GadI9oOhQ]SibkHfdgG3e3
R196
R191
R184
R2
R3
R4
Z211 DEx4 work 17 ftdi_protocol_top 0 22 jAHkELEFhOM8U;FO_`3`42
l174
L96
VZL3KQVORlPAj3?oS5@VeZ1
!s100 VaElOBjIm4lJ[lZIF75Lm0
R8
32
R187
!i10b 1
R188
R205
R206
!i113 1
R13
R14
Eftdi_rx_avm_writer_controller_ent
R103
R59
R2
R3
R4
R24
Z212 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd
Z213 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd
l0
L7
VD2FGKjgQihOIWe=4n^2GA3
!s100 n=K0<4BQXo^E`I^k;mYDo1
R8
32
R27
!i10b 1
R28
Z214 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd|
Z215 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R59
R2
R3
R4
Z216 DEx4 work 33 ftdi_rx_avm_writer_controller_ent 0 22 D2FGKjgQihOIWe=4n^2GA3
l50
L29
V4_oH?F4dllhG]Mga;a7aE1
!s100 5UhodDdSR@FmVZ5`c]1e00
R8
32
R27
!i10b 1
R28
R214
R215
!i113 1
R13
R14
Eftdi_rx_data_avalon_mm_read_ent
R115
Z217 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 g5RhJSLlCOL<fdXHA]5jE3
R2
R3
R4
R46
Z218 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z219 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
VP<6lT@CajHoKDBSnM@L2I0
!s100 ^CAc92ChXhQ7a=DElU?_61
R8
32
R116
!i10b 1
R117
Z220 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z221 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R217
R2
R3
R4
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 P<6lT@CajHoKDBSnM@L2I0
l36
L22
VGK[bh1dMGXR9WBRdUFbPE2
!s100 T3HhO]nVK[V91AX;VT5;G0
R8
32
R116
!i10b 1
R117
R220
R221
!i113 1
R13
R14
Eftdi_rx_data_mux_ent
R115
R2
R3
R4
R46
Z222 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
Z223 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
l0
L5
V=1nl2P`5BTg0]hNf>T0^O3
!s100 CX[:Oi0O_kABiHa<hOT]32
R8
32
Z224 !s110 1587523437
!i10b 1
Z225 !s108 1587523437.000000
Z226 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
Z227 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z228 DEx4 work 20 ftdi_rx_data_mux_ent 0 22 =1nl2P`5BTg0]hNf>T0^O3
l45
L36
Vz6Yz_9W028eBAndG[RGbT0
!s100 7;99MIm_8dghQ7DWWbO:G3
R8
32
R224
!i10b 1
R225
R226
R227
!i113 1
R13
R14
Eftdi_rx_irq_manager_ent
R103
R161
R2
R3
R4
R24
Z229 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd
Z230 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd
l0
L7
V9JojCMF^4Ldkgj8Fnj_7J2
!s100 hE;ZATjc3:g<?nHXfV[2T3
R8
32
R39
!i10b 1
R106
Z231 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd|
Z232 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd|
!i113 1
R13
R14
Artl
R161
R2
R3
R4
Z233 DEx4 work 23 ftdi_rx_irq_manager_ent 0 22 9JojCMF^4Ldkgj8Fnj_7J2
l31
L22
VAfX6RmVkP6[:e`KE8<QVj1
!s100 KieME0z9K_RVImWQC>g_L3
R8
32
R39
!i10b 1
R106
R231
R232
!i113 1
R13
R14
Eftdi_rx_protocol_header_parser_ent
R31
R182
R184
R2
R3
R4
R24
Z234 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
Z235 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
l0
L8
V6RQAT@7AjDNC@zX8bAMSd2
!s100 W=HOEJKXYP[?IABehfTTJ1
R8
32
R178
!i10b 1
R179
Z236 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
Z237 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
!i113 1
R13
R14
Artl
R182
R184
R2
R3
R4
R209
l58
L32
VN:M6i[23[f`]C=mSH5ndP0
!s100 X6O[5VASkA8J4IMLWa>9N2
R8
32
R178
!i10b 1
R179
R236
R237
!i113 1
R13
R14
Eftdi_rx_protocol_payload_reader_ent
Z238 w1628110134
R182
R184
R2
R3
R4
R24
Z239 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
Z240 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
l0
L8
V9oUfzL?=>M@ZK;?VCO1hK2
!s100 AHXNWTAf9mBcDMj^kI9FQ3
R8
32
R187
!i10b 1
R188
Z241 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
Z242 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
!i113 1
R13
R14
Artl
R36
R182
R184
R2
R3
R4
R207
l115
L44
Vb=WfM51@:n[]9=He?zL[c0
!s100 :=Ybb1[93^RJ<;L;>6gXR3
R8
32
R187
!i10b 1
R188
R241
R242
!i113 1
R13
R14
Eftdi_tx_avm_reader_controller_ent
R15
R59
R2
R3
R4
R24
Z243 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd
Z244 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd
l0
L7
V_FlMo;]kIHIDaf:WE3J:Z3
!s100 Pa1Da3eln_YJHO>_6S??j0
R8
32
R27
!i10b 1
R28
Z245 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd|
Z246 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R59
R2
R3
R4
Z247 DEx4 work 33 ftdi_tx_avm_reader_controller_ent 0 22 _FlMo;]kIHIDaf:WE3J:Z3
l48
L28
V4zG3[I4iWfk9hDFMnZGnz0
!s100 oUYhP5FVPhXZU[A:ERbLF2
R8
32
R27
!i10b 1
R28
R245
R246
!i113 1
R13
R14
Eftdi_tx_data_avalon_mm_write_ent
Z248 w1587140949
R217
R2
R3
R4
R46
Z249 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z250 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VCfg;MPGPQJb`f>:aCVnC91
!s100 bBkMMc<585F6zan]]SQ=i0
R8
32
R116
!i10b 1
R117
Z251 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z252 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R217
R2
R3
R4
Z253 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 Cfg;MPGPQJb`f>:aCVnC91
l29
L21
VgK]XM7Jo>>lHRjSd>O:?i1
!s100 i=hG7Hzo6Db`ln;8PWc4I2
R8
32
R116
!i10b 1
R117
R251
R252
!i113 1
R13
R14
Eftdi_tx_data_mux_ent
R115
R2
R3
R4
R46
Z254 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
Z255 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
l0
L5
VhWKmlc8F=^mkMQ0;EZ?dF3
!s100 oRL;5aE[MInUB8G?JNLL;3
R8
32
R224
!i10b 1
R133
Z256 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
Z257 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z258 DEx4 work 20 ftdi_tx_data_mux_ent 0 22 hWKmlc8F=^mkMQ0;EZ?dF3
l45
L36
VfM`JeHaUeDW5GXea8^:m91
!s100 7QzLF3kOZniP7^U0L:7D53
R8
32
R224
!i10b 1
R133
R256
R257
!i113 1
R13
R14
Eftdi_tx_irq_manager_ent
Z259 w1602830634
R161
R2
R3
R4
R24
Z260 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd
Z261 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd
l0
L7
V8__N`Nm`G2QJ<W[aY5?aO0
!s100 dVBCfMJG>Qk8AWNRG3T^L1
R8
32
Z262 !s110 1628110145
!i10b 1
Z263 !s108 1628110145.000000
Z264 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd|
Z265 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd|
!i113 1
R13
R14
Artl
R161
R2
R3
R4
Z266 DEx4 work 23 ftdi_tx_irq_manager_ent 0 22 8__N`Nm`G2QJ<W[aY5?aO0
l28
L22
V>EiU^@4692S^_z<Zj[>bf2
!s100 QBo[T@Mg@bkfVAOOWKADa0
R8
32
R262
!i10b 1
R263
R264
R265
!i113 1
R13
R14
Eftdi_tx_protocol_header_generator_ent
R15
R182
R184
R2
R3
R4
R24
Z267 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
Z268 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
l0
L8
VGadI9oOhQ]SibkHfdgG3e3
!s100 kl9Z7g5QiZLBQOW=9[kVh1
R8
32
R178
!i10b 1
R179
Z269 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
Z270 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
!i113 1
R13
R14
Artl
R182
R184
R2
R3
R4
R210
l52
L30
VJMd]g6CU63Cd`30UFZ]VR0
!s100 UNMNIY]j1i4:YMW:P2R>g1
R8
32
R178
!i10b 1
R179
R269
R270
!i113 1
R13
R14
Eftdi_tx_protocol_payload_writer_ent
Z271 w1622053071
R182
R184
R2
R3
R4
R24
Z272 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
Z273 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
l0
L8
V8XEIVI69J=[LTEFEf7?P@2
!s100 ^AXiY@L3[2FME8f3`bHm^1
R8
32
R187
!i10b 1
R179
Z274 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
Z275 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
!i113 1
R13
R14
Artl
R36
R182
R184
R2
R3
R4
R208
l112
L43
VFW]k::JkY6D[4_:@2ajGk0
!s100 eebWjmgeUU7bnENHdMmWB2
R8
32
R187
!i10b 1
R179
R274
R275
!i113 1
R13
R14
Eftdi_umft601a_controller_ent
R15
R2
R3
R4
R24
Z276 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z277 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
VeLDdBXnP2_c5BIMKWg^@I3
!s100 7SKmfdboL<7iS]dQZ:Nm63
R8
32
R39
!i10b 1
R106
Z278 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z279 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R13
R14
Artl
R43
R166
R156
R151
R129
R2
R3
R4
Z280 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 eLDdBXnP2_c5BIMKWg^@I3
l155
L48
VibO9fAJ>QkaI`:L_@WALP1
!s100 [EI2I:YmmW1o=N38C1d3P1
R8
32
R39
!i10b 1
R106
R278
R279
!i113 1
R13
R14
Eftdi_usb3_top
Z281 w1626748727
R161
R184
R59
R92
R93
R2
R3
R4
R24
Z282 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
Z283 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
l0
L21
VeFMMHQ:nU;OUb^IGl4OKm0
!s100 iLFdzkf7P5lk]]AkBe16I0
R8
32
R262
!i10b 1
R263
Z284 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
Z285 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
!i113 1
R13
R14
Artl
R266
R233
R280
R211
R216
R79
R123
R247
R69
R114
R98
R109
R161
R184
R59
R92
R93
R2
R3
R4
Z286 DEx4 work 13 ftdi_usb3_top 0 22 eFMMHQ:nU;OUb^IGl4OKm0
l137
L59
V;aRoYTSYg2Blg2@EQl4021
!s100 Za[[Hke=KH42BzhaRi3Yg0
R8
32
R262
!i10b 1
R263
R284
R285
!i113 1
R13
R14
Erx_data_stimulli
R31
R2
R3
R4
R24
Z287 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
Z288 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
l0
L5
Vi6bK1<WHE;gWJ_c]3OYFG3
!s100 WghC[>oO5P=o]14:G=RP>3
R8
32
Z289 !s110 1628110146
!i10b 1
R263
Z290 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
Z291 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z292 DEx4 work 16 rx_data_stimulli 0 22 i6bK1<WHE;gWJ_c]3OYFG3
l28
L20
VamHBc>1ebUkQ>8D`VR=ER2
!s100 fO<:^oLEgWo`49dKznJW40
R8
32
R289
!i10b 1
R263
R290
R291
!i113 1
R13
R14
Etestbench_top
R91
R92
R2
R3
R4
R24
Z293 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
Z294 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
l0
L7
V2V;6JdbMeYAH4:QUNE_Rm1
!s100 J]bmDFhUmH=XZlnPcP49]3
R8
32
R289
!i10b 1
Z295 !s108 1628110146.000000
Z296 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
Z297 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!i113 1
R13
R14
Artl
R161
R59
R93
R286
R184
Z298 DEx4 work 24 usb3_fifo_master_stimuli 0 22 mzR3lN1YH1bKP8WVghSH^2
R292
Z299 DEx4 work 16 tx_data_stimulli 0 22 ;Mdj:0C6jdza]RAe_OW[03
R92
R2
R3
R4
Z300 DEx4 work 13 testbench_top 0 22 2V;6JdbMeYAH4:QUNE_Rm1
l50
L10
Z301 V6XXlikCCG=R0RZnj2[hM]1
Z302 !s100 8bMNKV2mfo8ZXjTL;h09J0
R8
32
R289
!i10b 1
R295
R296
R297
!i113 1
R13
R14
Etx_data_stimulli
R15
R2
R3
R4
R24
Z303 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
Z304 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
l0
L5
V;Mdj:0C6jdza]RAe_OW[03
!s100 8?keG=FY@B8]HddEO<i;^3
R8
32
R262
!i10b 1
R263
Z305 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
Z306 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R299
l48
L20
V^dn7Gb^WTRTSmGVfbF2[^2
!s100 HcVJn5?Sndj5;Ko3]?4ZY2
R8
32
R262
!i10b 1
R263
R305
R306
!i113 1
R13
R14
Eusb3_fifo_master_stimuli
R91
R184
R2
R3
R4
R24
Z307 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z308 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L7
VmzR3lN1YH1bKP8WVghSH^2
!s100 5_3D>D?Wz=3XA7Y^BSOj:0
R8
32
R262
!i10b 1
R263
Z309 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z310 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R13
R14
Artl
R156
R184
R2
R3
R4
R298
l1233
L23
VC1m2kXoIojR9e_n4?emSm1
!s100 4FgiYiiQ]47cX?57;8`hS3
R8
32
R262
!i10b 1
R263
R309
R310
!i113 1
R13
R14
Eusb_3_ftdi_top
Z311 w1568167562
Z312 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 SXL3aO54fQk?HM`og[?Ka1
R1
R93
R2
R3
R4
R5
Z313 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z314 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
VDC]WVW?jd7O:l_ame_PL42
!s100 BVMjXF@UQEo_m<RXF?WLo1
R8
32
R86
!i10b 1
R87
Z315 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z316 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R13
R14
Artl
DEx4 work 28 ftdi_umft601a_controller_ent 0 22 kmYa^65f13O;h[XeD@T_S2
R228
R258
R136
DPx4 work 17 ftdi_protocol_pkg 0 22 iQe?oAeQEF7:>?^onc6Pc1
DEx4 work 17 ftdi_protocol_top 0 22 ;`aTC`_eoe4PDV9;7XL_W1
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 7:BBQci1TdfBRe4GFNIQK2
DEx4 work 15 data_buffer_ent 0 22 leeJCVmgnRND<FcHkk>Ro1
R253
DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 <lWEadfA@fA]`d0MRe0ni0
DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 @h4^C<O`ElS2gZ`:;eQ8;3
R88
R312
R1
R93
R2
R3
R4
DEx4 work 14 usb_3_ftdi_top 0 22 DC]WVW?jd7O:l_ame_PL42
l166
L55
V;`C6_gZJfz2e1kg<JVOe_1
!s100 _LoQEUZ<AUk]3mW^[Ue6I3
R8
32
R86
!i10b 1
R87
R315
R316
!i113 1
R13
R14
