{"Source Block": ["oh/elink/hdl/ecfg_if.v@70:80@HdlIdDef", "   reg [1:0] \t datamode_reg;\n   reg [3:0] \t ctrlmode_reg;\n   reg \t\t write_reg;\n   reg \t\t readback_reg;   \n   reg [31:0] \t data_reg;\n   wire [31:0] \t data_out;\n   \n   //parameter didn't seem to work\n   //this module used in rx and tx, parameter used to make address decode work out\n   ////rxsel=1 for RX, rxsel=0 for TX   \n   assign \t rxsel = RX;   \n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@69:79", "   reg [31:0] \t srcaddr_reg;\n   reg [1:0] \t datamode_reg;\n   reg [3:0] \t ctrlmode_reg;\n   reg \t\t write_reg;\n   reg \t\t readback_reg;   \n   reg [31:0] \t data_reg;\n   wire [31:0] \t data_out;\n   \n   //parameter didn't seem to work\n   //this module used in rx and tx, parameter used to make address decode work out\n   ////rxsel=1 for RX, rxsel=0 for TX   \n"], ["oh/elink/hdl/ecfg_if.v@68:78", "   reg [31:0] \t dstaddr_reg;\n   reg [31:0] \t srcaddr_reg;\n   reg [1:0] \t datamode_reg;\n   reg [3:0] \t ctrlmode_reg;\n   reg \t\t write_reg;\n   reg \t\t readback_reg;   \n   reg [31:0] \t data_reg;\n   wire [31:0] \t data_out;\n   \n   //parameter didn't seem to work\n   //this module used in rx and tx, parameter used to make address decode work out\n"]], "Diff Content": {"Delete": [], "Add": [[75, "   wire \t write;\n"], [75, "   wire \t mi_match;\n"], [75, "   wire \t mi_rx_en;\n"]]}}