Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun Apr 22 22:15:16 2018
| Host             : PCMICVFAT3 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file mb_subsystem_wrapper_power_routed.rpt -pb mb_subsystem_wrapper_power_summary_routed.pb -rpx mb_subsystem_wrapper_power_routed.rpx
| Design           : mb_subsystem_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.704        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.515        |
| Device Static (W)        | 0.189        |
| Total Off-Chip Power (W) | 0.443        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 80.2         |
| Junction Temperature (C) | 29.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.262 |       64 |       --- |             --- |
| Slice Logic              |     0.053 |    94944 |       --- |             --- |
|   LUT as Logic           |     0.043 |    34485 |    203800 |           16.92 |
|   CARRY4                 |     0.004 |     1420 |     50950 |            2.79 |
|   LUT as Distributed RAM |     0.003 |     6712 |     64000 |           10.49 |
|   Register               |     0.003 |    39878 |    407600 |            9.78 |
|   F7/F8 Muxes            |    <0.001 |     1100 |    203800 |            0.54 |
|   LUT as Shift Register  |    <0.001 |     1313 |     64000 |            2.05 |
|   Others                 |    <0.001 |     4324 |       --- |             --- |
| Signals                  |     0.082 |    70104 |       --- |             --- |
| Block RAM                |     0.059 |      198 |       445 |           44.49 |
| MMCM                     |     0.298 |        3 |        10 |           30.00 |
| PLL                      |     0.112 |        1 |        10 |           10.00 |
| DSPs                     |     0.005 |        6 |       840 |            0.71 |
| I/O                      |     1.140 |      158 |       500 |           31.60 |
| PHASER                   |     0.500 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.189 |          |           |                 |
| Total                    |     2.704 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.720 |       0.632 |      0.088 |
| Vccaux    |       1.800 |     0.673 |       0.644 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.041 |       0.040 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.707 |       0.706 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.004 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                                       | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_mb_subsystem_clk_wiz_0_2_1                                                                                                                         | mb_subsystem_i/clk_wiz_0/inst/clk_out1_mb_subsystem_clk_wiz_0_2                                                                                                                                                                                              |             8.0 |
| clk_out1_mb_subsystem_clk_wiz_1_0_1                                                                                                                         | mb_subsystem_i/clk_wiz_1/inst/clk_out1_mb_subsystem_clk_wiz_1_0                                                                                                                                                                                              |             3.1 |
| clk_out2_mb_subsystem_clk_wiz_1_0_1                                                                                                                         | mb_subsystem_i/clk_wiz_1/inst/clk_out2_mb_subsystem_clk_wiz_1_0                                                                                                                                                                                              |             3.1 |
| clk_out3_mb_subsystem_clk_wiz_1_0_1                                                                                                                         | mb_subsystem_i/clk_wiz_1/inst/clk_out3_mb_subsystem_clk_wiz_1_0                                                                                                                                                                                              |            25.0 |
| clk_pll_i_1                                                                                                                                                 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             6.7 |
| clkfbout_mb_subsystem_clk_wiz_0_2_1                                                                                                                         | mb_subsystem_i/clk_wiz_0/inst/clkfbout_mb_subsystem_clk_wiz_0_2                                                                                                                                                                                              |            25.0 |
| clkfbout_mb_subsystem_clk_wiz_1_0_1                                                                                                                         | mb_subsystem_i/clk_wiz_1/inst/clkfbout_mb_subsystem_clk_wiz_1_0                                                                                                                                                                                              |             8.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                         |            33.0 |
| freq_refclk_1                                                                                                                                               | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.7 |
| gmii_rx_clk                                                                                                                                                 | gmii_rx_clk                                                                                                                                                                                                                                                  |             8.0 |
| gmii_tx_clk                                                                                                                                                 | gmii_tx_clk                                                                                                                                                                                                                                                  |             8.0 |
| iserdes_clkdiv_10                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_11                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_12                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_13                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_14                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_15                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_8                                                                                                                                            | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             3.3 |
| iserdes_clkdiv_9                                                                                                                                            | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             3.3 |
| mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                | mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                                |            33.3 |
| mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                              | mb_subsystem_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                       |            33.3 |
| mem_refclk_1                                                                                                                                                | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.7 |
| mmcm_clkout0_1                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                           |             5.0 |
| mmcm_clkout1_1                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout1                                                                                                                                                           |             8.3 |
| mmcm_clkout1_1                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                                                                                                                                          |             8.3 |
| mmcm_ps_clk_bufg_in_1                                                                                                                                       | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            13.3 |
| oserdes_clk_11                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.7 |
| oserdes_clk_12                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.7 |
| oserdes_clk_13                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.7 |
| oserdes_clk_14                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.7 |
| oserdes_clk_15                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.7 |
| oserdes_clk_16                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.7 |
| oserdes_clk_17                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.7 |
| oserdes_clk_18                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.7 |
| oserdes_clk_19                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.7 |
| oserdes_clk_20                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.7 |
| oserdes_clk_21                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.7 |
| oserdes_clkdiv_11                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_12                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_13                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_14                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_15                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.7 |
| oserdes_clkdiv_16                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             6.7 |
| oserdes_clkdiv_17                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.7 |
| oserdes_clkdiv_18                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_19                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_20                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             3.3 |
| oserdes_clkdiv_21                                                                                                                                           | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             3.3 |
| pll_clk3_out_1                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             6.7 |
| pll_clkfbout_1                                                                                                                                              | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse_1                                                                                                                                                | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            26.7 |
| sys_clk_pin                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                                                                    |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | mb_subsystem_i/mig_7series_0/u_mb_subsystem_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.7 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                  | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------+-----------+
| mb_subsystem_wrapper                                                                                                  |     2.515 |
|   dbg_hub                                                                                                             |     0.003 |
|     inst                                                                                                              |     0.003 |
|       BSCANID.u_xsdbm_id                                                                                              |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                                          |     0.002 |
|           U_ICON_INTERFACE                                                                                            |     0.002 |
|             U_CMD1                                                                                                    |    <0.001 |
|             U_CMD2                                                                                                    |    <0.001 |
|             U_CMD3                                                                                                    |    <0.001 |
|             U_CMD4                                                                                                    |    <0.001 |
|             U_CMD5                                                                                                    |    <0.001 |
|             U_CMD6_RD                                                                                                 |    <0.001 |
|               U_RD_FIFO                                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                 |    <0.001 |
|                   inst_fifo_gen                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                      |    <0.001 |
|                       grf.rf                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                           gras.rsts                                                                                   |    <0.001 |
|                           rpntr                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                           gwas.wsts                                                                                   |    <0.001 |
|                           wpntr                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                         |    <0.001 |
|                         rstblk                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                    |    <0.001 |
|             U_CMD6_WR                                                                                                 |    <0.001 |
|               U_WR_FIFO                                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                 |    <0.001 |
|                   inst_fifo_gen                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                      |    <0.001 |
|                       grf.rf                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                           gras.rsts                                                                                   |    <0.001 |
|                           rpntr                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                           gwas.wsts                                                                                   |    <0.001 |
|                           wpntr                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                         |    <0.001 |
|                         rstblk                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                    |    <0.001 |
|             U_CMD7_CTL                                                                                                |    <0.001 |
|             U_CMD7_STAT                                                                                               |    <0.001 |
|             U_STATIC_STATUS                                                                                           |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                   |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                              |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                       |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                           |    <0.001 |
|             U_RD_REQ_FLAG                                                                                             |    <0.001 |
|             U_TIMER                                                                                                   |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                               |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                              |    <0.001 |
|           U_CMD                                                                                                       |    <0.001 |
|           U_STAT                                                                                                      |    <0.001 |
|           U_SYNC                                                                                                      |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                 |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                               |    <0.001 |
|   iic_main_scl_iobuf                                                                                                  |     0.000 |
|   iic_main_sda_iobuf                                                                                                  |     0.000 |
|   mb_subsystem_i                                                                                                      |     2.511 |
|     AP_Generator_0                                                                                                    |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|     DIFF_To_single_0                                                                                                  |     0.007 |
|       inst                                                                                                            |     0.007 |
|     F1_F2_FILTER_0                                                                                                    |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|     FIFO                                                                                                              |     0.032 |
|       U0                                                                                                              |     0.031 |
|         COMP_IPIC2AXI_S                                                                                               |     0.031 |
|           grxd.COMP_RX_FIFO                                                                                           |     0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                                               |     0.001 |
|               COMP_FIFO                                                                                               |     0.001 |
|                 inst_fifo_gen                                                                                         |     0.001 |
|                   gaxis_fifo.gaxisf.axisf                                                                             |     0.001 |
|                     grf.rf                                                                                            |     0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                        |    <0.001 |
|                         gr1.gdcf.dc                                                                                   |    <0.001 |
|                           dc                                                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                             |    <0.001 |
|                         grss.gpe.rdpe                                                                                 |    <0.001 |
|                         grss.rsts                                                                                     |    <0.001 |
|                           c1                                                                                          |    <0.001 |
|                           c2                                                                                          |    <0.001 |
|                         rpntr                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                        |    <0.001 |
|                         gwss.gpf.wrpf                                                                                 |    <0.001 |
|                         gwss.wsts                                                                                     |    <0.001 |
|                           c0                                                                                          |    <0.001 |
|                           c1                                                                                          |    <0.001 |
|                         wpntr                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                           |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                      |    <0.001 |
|                           inst_blk_mem_gen                                                                            |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                      |    <0.001 |
|                               valid.cstr                                                                              |    <0.001 |
|                                 has_mux_b.B                                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[10].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[11].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[12].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[13].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[14].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[15].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[16].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[17].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[18].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[19].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[20].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[21].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[22].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[23].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[24].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[25].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[26].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[27].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[28].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[29].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[30].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[31].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[32].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[33].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[34].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[35].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[36].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[5].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[6].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[7].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[8].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[9].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                       rstblk                                                                                          |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                  |    <0.001 |
|           grxd.COMP_rx_len_fifo                                                                                       |     0.021 |
|             legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                    |     0.021 |
|               inst_fifo_gen                                                                                           |     0.021 |
|                 gconvfifo.rf                                                                                          |     0.021 |
|                   grf.rf                                                                                              |     0.021 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |     0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.019 |
|                       gdm.dm_gen.dm                                                                                   |     0.019 |
|                         RAM_reg_0_63_0_2                                                                              |    <0.001 |
|                         RAM_reg_0_63_12_14                                                                            |    <0.001 |
|                         RAM_reg_0_63_15_17                                                                            |    <0.001 |
|                         RAM_reg_0_63_18_20                                                                            |    <0.001 |
|                         RAM_reg_0_63_21_21                                                                            |    <0.001 |
|                         RAM_reg_0_63_3_5                                                                              |    <0.001 |
|                         RAM_reg_0_63_6_8                                                                              |    <0.001 |
|                         RAM_reg_0_63_9_11                                                                             |    <0.001 |
|                         RAM_reg_1024_1087_0_2                                                                         |    <0.001 |
|                         RAM_reg_1024_1087_12_14                                                                       |    <0.001 |
|                         RAM_reg_1024_1087_15_17                                                                       |    <0.001 |
|                         RAM_reg_1024_1087_18_20                                                                       |    <0.001 |
|                         RAM_reg_1024_1087_21_21                                                                       |    <0.001 |
|                         RAM_reg_1024_1087_3_5                                                                         |    <0.001 |
|                         RAM_reg_1024_1087_6_8                                                                         |    <0.001 |
|                         RAM_reg_1024_1087_9_11                                                                        |    <0.001 |
|                         RAM_reg_1088_1151_0_2                                                                         |    <0.001 |
|                         RAM_reg_1088_1151_12_14                                                                       |    <0.001 |
|                         RAM_reg_1088_1151_15_17                                                                       |    <0.001 |
|                         RAM_reg_1088_1151_18_20                                                                       |    <0.001 |
|                         RAM_reg_1088_1151_21_21                                                                       |    <0.001 |
|                         RAM_reg_1088_1151_3_5                                                                         |    <0.001 |
|                         RAM_reg_1088_1151_6_8                                                                         |    <0.001 |
|                         RAM_reg_1088_1151_9_11                                                                        |    <0.001 |
|                         RAM_reg_1152_1215_0_2                                                                         |    <0.001 |
|                         RAM_reg_1152_1215_12_14                                                                       |    <0.001 |
|                         RAM_reg_1152_1215_15_17                                                                       |    <0.001 |
|                         RAM_reg_1152_1215_18_20                                                                       |    <0.001 |
|                         RAM_reg_1152_1215_21_21                                                                       |    <0.001 |
|                         RAM_reg_1152_1215_3_5                                                                         |    <0.001 |
|                         RAM_reg_1152_1215_6_8                                                                         |    <0.001 |
|                         RAM_reg_1152_1215_9_11                                                                        |    <0.001 |
|                         RAM_reg_1216_1279_0_2                                                                         |    <0.001 |
|                         RAM_reg_1216_1279_12_14                                                                       |    <0.001 |
|                         RAM_reg_1216_1279_15_17                                                                       |    <0.001 |
|                         RAM_reg_1216_1279_18_20                                                                       |    <0.001 |
|                         RAM_reg_1216_1279_21_21                                                                       |    <0.001 |
|                         RAM_reg_1216_1279_3_5                                                                         |    <0.001 |
|                         RAM_reg_1216_1279_6_8                                                                         |    <0.001 |
|                         RAM_reg_1216_1279_9_11                                                                        |    <0.001 |
|                         RAM_reg_1280_1343_0_2                                                                         |    <0.001 |
|                         RAM_reg_1280_1343_12_14                                                                       |    <0.001 |
|                         RAM_reg_1280_1343_15_17                                                                       |    <0.001 |
|                         RAM_reg_1280_1343_18_20                                                                       |    <0.001 |
|                         RAM_reg_1280_1343_21_21                                                                       |    <0.001 |
|                         RAM_reg_1280_1343_3_5                                                                         |    <0.001 |
|                         RAM_reg_1280_1343_6_8                                                                         |    <0.001 |
|                         RAM_reg_1280_1343_9_11                                                                        |    <0.001 |
|                         RAM_reg_128_191_0_2                                                                           |    <0.001 |
|                         RAM_reg_128_191_12_14                                                                         |    <0.001 |
|                         RAM_reg_128_191_15_17                                                                         |    <0.001 |
|                         RAM_reg_128_191_18_20                                                                         |    <0.001 |
|                         RAM_reg_128_191_21_21                                                                         |    <0.001 |
|                         RAM_reg_128_191_3_5                                                                           |    <0.001 |
|                         RAM_reg_128_191_6_8                                                                           |    <0.001 |
|                         RAM_reg_128_191_9_11                                                                          |    <0.001 |
|                         RAM_reg_1344_1407_0_2                                                                         |    <0.001 |
|                         RAM_reg_1344_1407_12_14                                                                       |    <0.001 |
|                         RAM_reg_1344_1407_15_17                                                                       |    <0.001 |
|                         RAM_reg_1344_1407_18_20                                                                       |    <0.001 |
|                         RAM_reg_1344_1407_21_21                                                                       |    <0.001 |
|                         RAM_reg_1344_1407_3_5                                                                         |    <0.001 |
|                         RAM_reg_1344_1407_6_8                                                                         |    <0.001 |
|                         RAM_reg_1344_1407_9_11                                                                        |    <0.001 |
|                         RAM_reg_1408_1471_0_2                                                                         |    <0.001 |
|                         RAM_reg_1408_1471_12_14                                                                       |    <0.001 |
|                         RAM_reg_1408_1471_15_17                                                                       |    <0.001 |
|                         RAM_reg_1408_1471_18_20                                                                       |    <0.001 |
|                         RAM_reg_1408_1471_21_21                                                                       |    <0.001 |
|                         RAM_reg_1408_1471_3_5                                                                         |    <0.001 |
|                         RAM_reg_1408_1471_6_8                                                                         |    <0.001 |
|                         RAM_reg_1408_1471_9_11                                                                        |    <0.001 |
|                         RAM_reg_1472_1535_0_2                                                                         |    <0.001 |
|                         RAM_reg_1472_1535_12_14                                                                       |    <0.001 |
|                         RAM_reg_1472_1535_15_17                                                                       |    <0.001 |
|                         RAM_reg_1472_1535_18_20                                                                       |    <0.001 |
|                         RAM_reg_1472_1535_21_21                                                                       |    <0.001 |
|                         RAM_reg_1472_1535_3_5                                                                         |    <0.001 |
|                         RAM_reg_1472_1535_6_8                                                                         |    <0.001 |
|                         RAM_reg_1472_1535_9_11                                                                        |    <0.001 |
|                         RAM_reg_1536_1599_0_2                                                                         |    <0.001 |
|                         RAM_reg_1536_1599_12_14                                                                       |    <0.001 |
|                         RAM_reg_1536_1599_15_17                                                                       |    <0.001 |
|                         RAM_reg_1536_1599_18_20                                                                       |    <0.001 |
|                         RAM_reg_1536_1599_21_21                                                                       |    <0.001 |
|                         RAM_reg_1536_1599_3_5                                                                         |    <0.001 |
|                         RAM_reg_1536_1599_6_8                                                                         |    <0.001 |
|                         RAM_reg_1536_1599_9_11                                                                        |    <0.001 |
|                         RAM_reg_1600_1663_0_2                                                                         |    <0.001 |
|                         RAM_reg_1600_1663_12_14                                                                       |    <0.001 |
|                         RAM_reg_1600_1663_15_17                                                                       |    <0.001 |
|                         RAM_reg_1600_1663_18_20                                                                       |    <0.001 |
|                         RAM_reg_1600_1663_21_21                                                                       |    <0.001 |
|                         RAM_reg_1600_1663_3_5                                                                         |    <0.001 |
|                         RAM_reg_1600_1663_6_8                                                                         |    <0.001 |
|                         RAM_reg_1600_1663_9_11                                                                        |    <0.001 |
|                         RAM_reg_1664_1727_0_2                                                                         |    <0.001 |
|                         RAM_reg_1664_1727_12_14                                                                       |    <0.001 |
|                         RAM_reg_1664_1727_15_17                                                                       |    <0.001 |
|                         RAM_reg_1664_1727_18_20                                                                       |    <0.001 |
|                         RAM_reg_1664_1727_21_21                                                                       |    <0.001 |
|                         RAM_reg_1664_1727_3_5                                                                         |    <0.001 |
|                         RAM_reg_1664_1727_6_8                                                                         |    <0.001 |
|                         RAM_reg_1664_1727_9_11                                                                        |    <0.001 |
|                         RAM_reg_1728_1791_0_2                                                                         |    <0.001 |
|                         RAM_reg_1728_1791_12_14                                                                       |    <0.001 |
|                         RAM_reg_1728_1791_15_17                                                                       |    <0.001 |
|                         RAM_reg_1728_1791_18_20                                                                       |    <0.001 |
|                         RAM_reg_1728_1791_21_21                                                                       |    <0.001 |
|                         RAM_reg_1728_1791_3_5                                                                         |    <0.001 |
|                         RAM_reg_1728_1791_6_8                                                                         |    <0.001 |
|                         RAM_reg_1728_1791_9_11                                                                        |    <0.001 |
|                         RAM_reg_1792_1855_0_2                                                                         |    <0.001 |
|                         RAM_reg_1792_1855_12_14                                                                       |    <0.001 |
|                         RAM_reg_1792_1855_15_17                                                                       |    <0.001 |
|                         RAM_reg_1792_1855_18_20                                                                       |    <0.001 |
|                         RAM_reg_1792_1855_21_21                                                                       |    <0.001 |
|                         RAM_reg_1792_1855_3_5                                                                         |    <0.001 |
|                         RAM_reg_1792_1855_6_8                                                                         |    <0.001 |
|                         RAM_reg_1792_1855_9_11                                                                        |    <0.001 |
|                         RAM_reg_1856_1919_0_2                                                                         |    <0.001 |
|                         RAM_reg_1856_1919_12_14                                                                       |    <0.001 |
|                         RAM_reg_1856_1919_15_17                                                                       |    <0.001 |
|                         RAM_reg_1856_1919_18_20                                                                       |    <0.001 |
|                         RAM_reg_1856_1919_21_21                                                                       |    <0.001 |
|                         RAM_reg_1856_1919_3_5                                                                         |    <0.001 |
|                         RAM_reg_1856_1919_6_8                                                                         |    <0.001 |
|                         RAM_reg_1856_1919_9_11                                                                        |    <0.001 |
|                         RAM_reg_1920_1983_0_2                                                                         |    <0.001 |
|                         RAM_reg_1920_1983_12_14                                                                       |    <0.001 |
|                         RAM_reg_1920_1983_15_17                                                                       |    <0.001 |
|                         RAM_reg_1920_1983_18_20                                                                       |    <0.001 |
|                         RAM_reg_1920_1983_21_21                                                                       |    <0.001 |
|                         RAM_reg_1920_1983_3_5                                                                         |    <0.001 |
|                         RAM_reg_1920_1983_6_8                                                                         |    <0.001 |
|                         RAM_reg_1920_1983_9_11                                                                        |    <0.001 |
|                         RAM_reg_192_255_0_2                                                                           |    <0.001 |
|                         RAM_reg_192_255_12_14                                                                         |    <0.001 |
|                         RAM_reg_192_255_15_17                                                                         |    <0.001 |
|                         RAM_reg_192_255_18_20                                                                         |    <0.001 |
|                         RAM_reg_192_255_21_21                                                                         |    <0.001 |
|                         RAM_reg_192_255_3_5                                                                           |    <0.001 |
|                         RAM_reg_192_255_6_8                                                                           |    <0.001 |
|                         RAM_reg_192_255_9_11                                                                          |    <0.001 |
|                         RAM_reg_1984_2047_0_2                                                                         |    <0.001 |
|                         RAM_reg_1984_2047_12_14                                                                       |    <0.001 |
|                         RAM_reg_1984_2047_15_17                                                                       |    <0.001 |
|                         RAM_reg_1984_2047_18_20                                                                       |    <0.001 |
|                         RAM_reg_1984_2047_21_21                                                                       |    <0.001 |
|                         RAM_reg_1984_2047_3_5                                                                         |    <0.001 |
|                         RAM_reg_1984_2047_6_8                                                                         |    <0.001 |
|                         RAM_reg_1984_2047_9_11                                                                        |    <0.001 |
|                         RAM_reg_2048_2111_0_2                                                                         |    <0.001 |
|                         RAM_reg_2048_2111_12_14                                                                       |    <0.001 |
|                         RAM_reg_2048_2111_15_17                                                                       |    <0.001 |
|                         RAM_reg_2048_2111_18_20                                                                       |    <0.001 |
|                         RAM_reg_2048_2111_21_21                                                                       |    <0.001 |
|                         RAM_reg_2048_2111_3_5                                                                         |    <0.001 |
|                         RAM_reg_2048_2111_6_8                                                                         |    <0.001 |
|                         RAM_reg_2048_2111_9_11                                                                        |    <0.001 |
|                         RAM_reg_2112_2175_0_2                                                                         |    <0.001 |
|                         RAM_reg_2112_2175_12_14                                                                       |    <0.001 |
|                         RAM_reg_2112_2175_15_17                                                                       |    <0.001 |
|                         RAM_reg_2112_2175_18_20                                                                       |    <0.001 |
|                         RAM_reg_2112_2175_21_21                                                                       |    <0.001 |
|                         RAM_reg_2112_2175_3_5                                                                         |    <0.001 |
|                         RAM_reg_2112_2175_6_8                                                                         |    <0.001 |
|                         RAM_reg_2112_2175_9_11                                                                        |    <0.001 |
|                         RAM_reg_2176_2239_0_2                                                                         |    <0.001 |
|                         RAM_reg_2176_2239_12_14                                                                       |    <0.001 |
|                         RAM_reg_2176_2239_15_17                                                                       |    <0.001 |
|                         RAM_reg_2176_2239_18_20                                                                       |    <0.001 |
|                         RAM_reg_2176_2239_21_21                                                                       |    <0.001 |
|                         RAM_reg_2176_2239_3_5                                                                         |    <0.001 |
|                         RAM_reg_2176_2239_6_8                                                                         |    <0.001 |
|                         RAM_reg_2176_2239_9_11                                                                        |    <0.001 |
|                         RAM_reg_2240_2303_0_2                                                                         |    <0.001 |
|                         RAM_reg_2240_2303_12_14                                                                       |    <0.001 |
|                         RAM_reg_2240_2303_15_17                                                                       |    <0.001 |
|                         RAM_reg_2240_2303_18_20                                                                       |    <0.001 |
|                         RAM_reg_2240_2303_21_21                                                                       |    <0.001 |
|                         RAM_reg_2240_2303_3_5                                                                         |    <0.001 |
|                         RAM_reg_2240_2303_6_8                                                                         |    <0.001 |
|                         RAM_reg_2240_2303_9_11                                                                        |    <0.001 |
|                         RAM_reg_2304_2367_0_2                                                                         |    <0.001 |
|                         RAM_reg_2304_2367_12_14                                                                       |    <0.001 |
|                         RAM_reg_2304_2367_15_17                                                                       |    <0.001 |
|                         RAM_reg_2304_2367_18_20                                                                       |    <0.001 |
|                         RAM_reg_2304_2367_21_21                                                                       |    <0.001 |
|                         RAM_reg_2304_2367_3_5                                                                         |    <0.001 |
|                         RAM_reg_2304_2367_6_8                                                                         |    <0.001 |
|                         RAM_reg_2304_2367_9_11                                                                        |    <0.001 |
|                         RAM_reg_2368_2431_0_2                                                                         |    <0.001 |
|                         RAM_reg_2368_2431_12_14                                                                       |    <0.001 |
|                         RAM_reg_2368_2431_15_17                                                                       |    <0.001 |
|                         RAM_reg_2368_2431_18_20                                                                       |    <0.001 |
|                         RAM_reg_2368_2431_21_21                                                                       |    <0.001 |
|                         RAM_reg_2368_2431_3_5                                                                         |    <0.001 |
|                         RAM_reg_2368_2431_6_8                                                                         |    <0.001 |
|                         RAM_reg_2368_2431_9_11                                                                        |    <0.001 |
|                         RAM_reg_2432_2495_0_2                                                                         |    <0.001 |
|                         RAM_reg_2432_2495_12_14                                                                       |    <0.001 |
|                         RAM_reg_2432_2495_15_17                                                                       |    <0.001 |
|                         RAM_reg_2432_2495_18_20                                                                       |    <0.001 |
|                         RAM_reg_2432_2495_21_21                                                                       |    <0.001 |
|                         RAM_reg_2432_2495_3_5                                                                         |    <0.001 |
|                         RAM_reg_2432_2495_6_8                                                                         |    <0.001 |
|                         RAM_reg_2432_2495_9_11                                                                        |    <0.001 |
|                         RAM_reg_2496_2559_0_2                                                                         |    <0.001 |
|                         RAM_reg_2496_2559_12_14                                                                       |    <0.001 |
|                         RAM_reg_2496_2559_15_17                                                                       |    <0.001 |
|                         RAM_reg_2496_2559_18_20                                                                       |    <0.001 |
|                         RAM_reg_2496_2559_21_21                                                                       |    <0.001 |
|                         RAM_reg_2496_2559_3_5                                                                         |    <0.001 |
|                         RAM_reg_2496_2559_6_8                                                                         |    <0.001 |
|                         RAM_reg_2496_2559_9_11                                                                        |    <0.001 |
|                         RAM_reg_2560_2623_0_2                                                                         |    <0.001 |
|                         RAM_reg_2560_2623_12_14                                                                       |    <0.001 |
|                         RAM_reg_2560_2623_15_17                                                                       |    <0.001 |
|                         RAM_reg_2560_2623_18_20                                                                       |    <0.001 |
|                         RAM_reg_2560_2623_21_21                                                                       |    <0.001 |
|                         RAM_reg_2560_2623_3_5                                                                         |    <0.001 |
|                         RAM_reg_2560_2623_6_8                                                                         |    <0.001 |
|                         RAM_reg_2560_2623_9_11                                                                        |    <0.001 |
|                         RAM_reg_256_319_0_2                                                                           |    <0.001 |
|                         RAM_reg_256_319_12_14                                                                         |    <0.001 |
|                         RAM_reg_256_319_15_17                                                                         |    <0.001 |
|                         RAM_reg_256_319_18_20                                                                         |    <0.001 |
|                         RAM_reg_256_319_21_21                                                                         |    <0.001 |
|                         RAM_reg_256_319_3_5                                                                           |    <0.001 |
|                         RAM_reg_256_319_6_8                                                                           |    <0.001 |
|                         RAM_reg_256_319_9_11                                                                          |    <0.001 |
|                         RAM_reg_2624_2687_0_2                                                                         |    <0.001 |
|                         RAM_reg_2624_2687_12_14                                                                       |    <0.001 |
|                         RAM_reg_2624_2687_15_17                                                                       |    <0.001 |
|                         RAM_reg_2624_2687_18_20                                                                       |    <0.001 |
|                         RAM_reg_2624_2687_21_21                                                                       |    <0.001 |
|                         RAM_reg_2624_2687_3_5                                                                         |    <0.001 |
|                         RAM_reg_2624_2687_6_8                                                                         |    <0.001 |
|                         RAM_reg_2624_2687_9_11                                                                        |    <0.001 |
|                         RAM_reg_2688_2751_0_2                                                                         |    <0.001 |
|                         RAM_reg_2688_2751_12_14                                                                       |    <0.001 |
|                         RAM_reg_2688_2751_15_17                                                                       |    <0.001 |
|                         RAM_reg_2688_2751_18_20                                                                       |    <0.001 |
|                         RAM_reg_2688_2751_21_21                                                                       |    <0.001 |
|                         RAM_reg_2688_2751_3_5                                                                         |    <0.001 |
|                         RAM_reg_2688_2751_6_8                                                                         |    <0.001 |
|                         RAM_reg_2688_2751_9_11                                                                        |    <0.001 |
|                         RAM_reg_2752_2815_0_2                                                                         |    <0.001 |
|                         RAM_reg_2752_2815_12_14                                                                       |    <0.001 |
|                         RAM_reg_2752_2815_15_17                                                                       |    <0.001 |
|                         RAM_reg_2752_2815_18_20                                                                       |    <0.001 |
|                         RAM_reg_2752_2815_21_21                                                                       |    <0.001 |
|                         RAM_reg_2752_2815_3_5                                                                         |    <0.001 |
|                         RAM_reg_2752_2815_6_8                                                                         |    <0.001 |
|                         RAM_reg_2752_2815_9_11                                                                        |    <0.001 |
|                         RAM_reg_2816_2879_0_2                                                                         |    <0.001 |
|                         RAM_reg_2816_2879_12_14                                                                       |    <0.001 |
|                         RAM_reg_2816_2879_15_17                                                                       |    <0.001 |
|                         RAM_reg_2816_2879_18_20                                                                       |    <0.001 |
|                         RAM_reg_2816_2879_21_21                                                                       |    <0.001 |
|                         RAM_reg_2816_2879_3_5                                                                         |    <0.001 |
|                         RAM_reg_2816_2879_6_8                                                                         |    <0.001 |
|                         RAM_reg_2816_2879_9_11                                                                        |    <0.001 |
|                         RAM_reg_2880_2943_0_2                                                                         |    <0.001 |
|                         RAM_reg_2880_2943_12_14                                                                       |    <0.001 |
|                         RAM_reg_2880_2943_15_17                                                                       |    <0.001 |
|                         RAM_reg_2880_2943_18_20                                                                       |    <0.001 |
|                         RAM_reg_2880_2943_21_21                                                                       |    <0.001 |
|                         RAM_reg_2880_2943_3_5                                                                         |    <0.001 |
|                         RAM_reg_2880_2943_6_8                                                                         |    <0.001 |
|                         RAM_reg_2880_2943_9_11                                                                        |    <0.001 |
|                         RAM_reg_2944_3007_0_2                                                                         |    <0.001 |
|                         RAM_reg_2944_3007_12_14                                                                       |    <0.001 |
|                         RAM_reg_2944_3007_15_17                                                                       |    <0.001 |
|                         RAM_reg_2944_3007_18_20                                                                       |    <0.001 |
|                         RAM_reg_2944_3007_21_21                                                                       |    <0.001 |
|                         RAM_reg_2944_3007_3_5                                                                         |    <0.001 |
|                         RAM_reg_2944_3007_6_8                                                                         |    <0.001 |
|                         RAM_reg_2944_3007_9_11                                                                        |    <0.001 |
|                         RAM_reg_3008_3071_0_2                                                                         |    <0.001 |
|                         RAM_reg_3008_3071_12_14                                                                       |    <0.001 |
|                         RAM_reg_3008_3071_15_17                                                                       |    <0.001 |
|                         RAM_reg_3008_3071_18_20                                                                       |    <0.001 |
|                         RAM_reg_3008_3071_21_21                                                                       |    <0.001 |
|                         RAM_reg_3008_3071_3_5                                                                         |    <0.001 |
|                         RAM_reg_3008_3071_6_8                                                                         |    <0.001 |
|                         RAM_reg_3008_3071_9_11                                                                        |    <0.001 |
|                         RAM_reg_3072_3135_0_2                                                                         |    <0.001 |
|                         RAM_reg_3072_3135_12_14                                                                       |    <0.001 |
|                         RAM_reg_3072_3135_15_17                                                                       |    <0.001 |
|                         RAM_reg_3072_3135_18_20                                                                       |    <0.001 |
|                         RAM_reg_3072_3135_21_21                                                                       |    <0.001 |
|                         RAM_reg_3072_3135_3_5                                                                         |    <0.001 |
|                         RAM_reg_3072_3135_6_8                                                                         |    <0.001 |
|                         RAM_reg_3072_3135_9_11                                                                        |    <0.001 |
|                         RAM_reg_3136_3199_0_2                                                                         |    <0.001 |
|                         RAM_reg_3136_3199_12_14                                                                       |    <0.001 |
|                         RAM_reg_3136_3199_15_17                                                                       |    <0.001 |
|                         RAM_reg_3136_3199_18_20                                                                       |    <0.001 |
|                         RAM_reg_3136_3199_21_21                                                                       |    <0.001 |
|                         RAM_reg_3136_3199_3_5                                                                         |    <0.001 |
|                         RAM_reg_3136_3199_6_8                                                                         |    <0.001 |
|                         RAM_reg_3136_3199_9_11                                                                        |    <0.001 |
|                         RAM_reg_3200_3263_0_2                                                                         |    <0.001 |
|                         RAM_reg_3200_3263_12_14                                                                       |    <0.001 |
|                         RAM_reg_3200_3263_15_17                                                                       |    <0.001 |
|                         RAM_reg_3200_3263_18_20                                                                       |    <0.001 |
|                         RAM_reg_3200_3263_21_21                                                                       |    <0.001 |
|                         RAM_reg_3200_3263_3_5                                                                         |    <0.001 |
|                         RAM_reg_3200_3263_6_8                                                                         |    <0.001 |
|                         RAM_reg_3200_3263_9_11                                                                        |    <0.001 |
|                         RAM_reg_320_383_0_2                                                                           |    <0.001 |
|                         RAM_reg_320_383_12_14                                                                         |    <0.001 |
|                         RAM_reg_320_383_15_17                                                                         |    <0.001 |
|                         RAM_reg_320_383_18_20                                                                         |    <0.001 |
|                         RAM_reg_320_383_21_21                                                                         |    <0.001 |
|                         RAM_reg_320_383_3_5                                                                           |    <0.001 |
|                         RAM_reg_320_383_6_8                                                                           |    <0.001 |
|                         RAM_reg_320_383_9_11                                                                          |    <0.001 |
|                         RAM_reg_3264_3327_0_2                                                                         |    <0.001 |
|                         RAM_reg_3264_3327_12_14                                                                       |    <0.001 |
|                         RAM_reg_3264_3327_15_17                                                                       |    <0.001 |
|                         RAM_reg_3264_3327_18_20                                                                       |    <0.001 |
|                         RAM_reg_3264_3327_21_21                                                                       |    <0.001 |
|                         RAM_reg_3264_3327_3_5                                                                         |    <0.001 |
|                         RAM_reg_3264_3327_6_8                                                                         |    <0.001 |
|                         RAM_reg_3264_3327_9_11                                                                        |    <0.001 |
|                         RAM_reg_3328_3391_0_2                                                                         |    <0.001 |
|                         RAM_reg_3328_3391_12_14                                                                       |    <0.001 |
|                         RAM_reg_3328_3391_15_17                                                                       |    <0.001 |
|                         RAM_reg_3328_3391_18_20                                                                       |    <0.001 |
|                         RAM_reg_3328_3391_21_21                                                                       |    <0.001 |
|                         RAM_reg_3328_3391_3_5                                                                         |    <0.001 |
|                         RAM_reg_3328_3391_6_8                                                                         |    <0.001 |
|                         RAM_reg_3328_3391_9_11                                                                        |    <0.001 |
|                         RAM_reg_3392_3455_0_2                                                                         |    <0.001 |
|                         RAM_reg_3392_3455_12_14                                                                       |    <0.001 |
|                         RAM_reg_3392_3455_15_17                                                                       |    <0.001 |
|                         RAM_reg_3392_3455_18_20                                                                       |    <0.001 |
|                         RAM_reg_3392_3455_21_21                                                                       |    <0.001 |
|                         RAM_reg_3392_3455_3_5                                                                         |    <0.001 |
|                         RAM_reg_3392_3455_6_8                                                                         |    <0.001 |
|                         RAM_reg_3392_3455_9_11                                                                        |    <0.001 |
|                         RAM_reg_3456_3519_0_2                                                                         |    <0.001 |
|                         RAM_reg_3456_3519_12_14                                                                       |    <0.001 |
|                         RAM_reg_3456_3519_15_17                                                                       |    <0.001 |
|                         RAM_reg_3456_3519_18_20                                                                       |    <0.001 |
|                         RAM_reg_3456_3519_21_21                                                                       |    <0.001 |
|                         RAM_reg_3456_3519_3_5                                                                         |    <0.001 |
|                         RAM_reg_3456_3519_6_8                                                                         |    <0.001 |
|                         RAM_reg_3456_3519_9_11                                                                        |    <0.001 |
|                         RAM_reg_3520_3583_0_2                                                                         |    <0.001 |
|                         RAM_reg_3520_3583_12_14                                                                       |    <0.001 |
|                         RAM_reg_3520_3583_15_17                                                                       |    <0.001 |
|                         RAM_reg_3520_3583_18_20                                                                       |    <0.001 |
|                         RAM_reg_3520_3583_21_21                                                                       |    <0.001 |
|                         RAM_reg_3520_3583_3_5                                                                         |    <0.001 |
|                         RAM_reg_3520_3583_6_8                                                                         |    <0.001 |
|                         RAM_reg_3520_3583_9_11                                                                        |    <0.001 |
|                         RAM_reg_3584_3647_0_2                                                                         |    <0.001 |
|                         RAM_reg_3584_3647_12_14                                                                       |    <0.001 |
|                         RAM_reg_3584_3647_15_17                                                                       |    <0.001 |
|                         RAM_reg_3584_3647_18_20                                                                       |    <0.001 |
|                         RAM_reg_3584_3647_21_21                                                                       |    <0.001 |
|                         RAM_reg_3584_3647_3_5                                                                         |    <0.001 |
|                         RAM_reg_3584_3647_6_8                                                                         |    <0.001 |
|                         RAM_reg_3584_3647_9_11                                                                        |    <0.001 |
|                         RAM_reg_3648_3711_0_2                                                                         |    <0.001 |
|                         RAM_reg_3648_3711_12_14                                                                       |    <0.001 |
|                         RAM_reg_3648_3711_15_17                                                                       |    <0.001 |
|                         RAM_reg_3648_3711_18_20                                                                       |    <0.001 |
|                         RAM_reg_3648_3711_21_21                                                                       |    <0.001 |
|                         RAM_reg_3648_3711_3_5                                                                         |    <0.001 |
|                         RAM_reg_3648_3711_6_8                                                                         |    <0.001 |
|                         RAM_reg_3648_3711_9_11                                                                        |    <0.001 |
|                         RAM_reg_3712_3775_0_2                                                                         |    <0.001 |
|                         RAM_reg_3712_3775_12_14                                                                       |    <0.001 |
|                         RAM_reg_3712_3775_15_17                                                                       |    <0.001 |
|                         RAM_reg_3712_3775_18_20                                                                       |    <0.001 |
|                         RAM_reg_3712_3775_21_21                                                                       |    <0.001 |
|                         RAM_reg_3712_3775_3_5                                                                         |    <0.001 |
|                         RAM_reg_3712_3775_6_8                                                                         |    <0.001 |
|                         RAM_reg_3712_3775_9_11                                                                        |    <0.001 |
|                         RAM_reg_3776_3839_0_2                                                                         |    <0.001 |
|                         RAM_reg_3776_3839_12_14                                                                       |    <0.001 |
|                         RAM_reg_3776_3839_15_17                                                                       |    <0.001 |
|                         RAM_reg_3776_3839_18_20                                                                       |    <0.001 |
|                         RAM_reg_3776_3839_21_21                                                                       |    <0.001 |
|                         RAM_reg_3776_3839_3_5                                                                         |    <0.001 |
|                         RAM_reg_3776_3839_6_8                                                                         |    <0.001 |
|                         RAM_reg_3776_3839_9_11                                                                        |    <0.001 |
|                         RAM_reg_3840_3903_0_2                                                                         |    <0.001 |
|                         RAM_reg_3840_3903_12_14                                                                       |    <0.001 |
|                         RAM_reg_3840_3903_15_17                                                                       |    <0.001 |
|                         RAM_reg_3840_3903_18_20                                                                       |    <0.001 |
|                         RAM_reg_3840_3903_21_21                                                                       |    <0.001 |
|                         RAM_reg_3840_3903_3_5                                                                         |    <0.001 |
|                         RAM_reg_3840_3903_6_8                                                                         |    <0.001 |
|                         RAM_reg_3840_3903_9_11                                                                        |    <0.001 |
|                         RAM_reg_384_447_0_2                                                                           |    <0.001 |
|                         RAM_reg_384_447_12_14                                                                         |    <0.001 |
|                         RAM_reg_384_447_15_17                                                                         |    <0.001 |
|                         RAM_reg_384_447_18_20                                                                         |    <0.001 |
|                         RAM_reg_384_447_21_21                                                                         |    <0.001 |
|                         RAM_reg_384_447_3_5                                                                           |    <0.001 |
|                         RAM_reg_384_447_6_8                                                                           |    <0.001 |
|                         RAM_reg_384_447_9_11                                                                          |    <0.001 |
|                         RAM_reg_3904_3967_0_2                                                                         |    <0.001 |
|                         RAM_reg_3904_3967_12_14                                                                       |    <0.001 |
|                         RAM_reg_3904_3967_15_17                                                                       |    <0.001 |
|                         RAM_reg_3904_3967_18_20                                                                       |    <0.001 |
|                         RAM_reg_3904_3967_21_21                                                                       |    <0.001 |
|                         RAM_reg_3904_3967_3_5                                                                         |    <0.001 |
|                         RAM_reg_3904_3967_6_8                                                                         |    <0.001 |
|                         RAM_reg_3904_3967_9_11                                                                        |    <0.001 |
|                         RAM_reg_3968_4031_0_2                                                                         |    <0.001 |
|                         RAM_reg_3968_4031_12_14                                                                       |    <0.001 |
|                         RAM_reg_3968_4031_15_17                                                                       |    <0.001 |
|                         RAM_reg_3968_4031_18_20                                                                       |    <0.001 |
|                         RAM_reg_3968_4031_21_21                                                                       |    <0.001 |
|                         RAM_reg_3968_4031_3_5                                                                         |    <0.001 |
|                         RAM_reg_3968_4031_6_8                                                                         |    <0.001 |
|                         RAM_reg_3968_4031_9_11                                                                        |    <0.001 |
|                         RAM_reg_4032_4095_0_2                                                                         |    <0.001 |
|                         RAM_reg_4032_4095_12_14                                                                       |    <0.001 |
|                         RAM_reg_4032_4095_15_17                                                                       |    <0.001 |
|                         RAM_reg_4032_4095_18_20                                                                       |    <0.001 |
|                         RAM_reg_4032_4095_21_21                                                                       |    <0.001 |
|                         RAM_reg_4032_4095_3_5                                                                         |    <0.001 |
|                         RAM_reg_4032_4095_6_8                                                                         |    <0.001 |
|                         RAM_reg_4032_4095_9_11                                                                        |    <0.001 |
|                         RAM_reg_4096_4159_0_2                                                                         |    <0.001 |
|                         RAM_reg_4096_4159_12_14                                                                       |    <0.001 |
|                         RAM_reg_4096_4159_15_17                                                                       |    <0.001 |
|                         RAM_reg_4096_4159_18_20                                                                       |    <0.001 |
|                         RAM_reg_4096_4159_21_21                                                                       |    <0.001 |
|                         RAM_reg_4096_4159_3_5                                                                         |    <0.001 |
|                         RAM_reg_4096_4159_6_8                                                                         |    <0.001 |
|                         RAM_reg_4096_4159_9_11                                                                        |    <0.001 |
|                         RAM_reg_4160_4223_0_2                                                                         |    <0.001 |
|                         RAM_reg_4160_4223_12_14                                                                       |    <0.001 |
|                         RAM_reg_4160_4223_15_17                                                                       |    <0.001 |
|                         RAM_reg_4160_4223_18_20                                                                       |    <0.001 |
|                         RAM_reg_4160_4223_21_21                                                                       |    <0.001 |
|                         RAM_reg_4160_4223_3_5                                                                         |    <0.001 |
|                         RAM_reg_4160_4223_6_8                                                                         |    <0.001 |
|                         RAM_reg_4160_4223_9_11                                                                        |    <0.001 |
|                         RAM_reg_4224_4287_0_2                                                                         |    <0.001 |
|                         RAM_reg_4224_4287_12_14                                                                       |    <0.001 |
|                         RAM_reg_4224_4287_15_17                                                                       |    <0.001 |
|                         RAM_reg_4224_4287_18_20                                                                       |    <0.001 |
|                         RAM_reg_4224_4287_21_21                                                                       |    <0.001 |
|                         RAM_reg_4224_4287_3_5                                                                         |    <0.001 |
|                         RAM_reg_4224_4287_6_8                                                                         |    <0.001 |
|                         RAM_reg_4224_4287_9_11                                                                        |    <0.001 |
|                         RAM_reg_4288_4351_0_2                                                                         |    <0.001 |
|                         RAM_reg_4288_4351_12_14                                                                       |    <0.001 |
|                         RAM_reg_4288_4351_15_17                                                                       |    <0.001 |
|                         RAM_reg_4288_4351_18_20                                                                       |    <0.001 |
|                         RAM_reg_4288_4351_21_21                                                                       |    <0.001 |
|                         RAM_reg_4288_4351_3_5                                                                         |    <0.001 |
|                         RAM_reg_4288_4351_6_8                                                                         |    <0.001 |
|                         RAM_reg_4288_4351_9_11                                                                        |    <0.001 |
|                         RAM_reg_4352_4415_0_2                                                                         |    <0.001 |
|                         RAM_reg_4352_4415_12_14                                                                       |    <0.001 |
|                         RAM_reg_4352_4415_15_17                                                                       |    <0.001 |
|                         RAM_reg_4352_4415_18_20                                                                       |    <0.001 |
|                         RAM_reg_4352_4415_21_21                                                                       |    <0.001 |
|                         RAM_reg_4352_4415_3_5                                                                         |    <0.001 |
|                         RAM_reg_4352_4415_6_8                                                                         |    <0.001 |
|                         RAM_reg_4352_4415_9_11                                                                        |    <0.001 |
|                         RAM_reg_4416_4479_0_2                                                                         |    <0.001 |
|                         RAM_reg_4416_4479_12_14                                                                       |    <0.001 |
|                         RAM_reg_4416_4479_15_17                                                                       |    <0.001 |
|                         RAM_reg_4416_4479_18_20                                                                       |    <0.001 |
|                         RAM_reg_4416_4479_21_21                                                                       |    <0.001 |
|                         RAM_reg_4416_4479_3_5                                                                         |    <0.001 |
|                         RAM_reg_4416_4479_6_8                                                                         |    <0.001 |
|                         RAM_reg_4416_4479_9_11                                                                        |    <0.001 |
|                         RAM_reg_4480_4543_0_2                                                                         |    <0.001 |
|                         RAM_reg_4480_4543_12_14                                                                       |    <0.001 |
|                         RAM_reg_4480_4543_15_17                                                                       |    <0.001 |
|                         RAM_reg_4480_4543_18_20                                                                       |    <0.001 |
|                         RAM_reg_4480_4543_21_21                                                                       |    <0.001 |
|                         RAM_reg_4480_4543_3_5                                                                         |    <0.001 |
|                         RAM_reg_4480_4543_6_8                                                                         |    <0.001 |
|                         RAM_reg_4480_4543_9_11                                                                        |    <0.001 |
|                         RAM_reg_448_511_0_2                                                                           |    <0.001 |
|                         RAM_reg_448_511_12_14                                                                         |    <0.001 |
|                         RAM_reg_448_511_15_17                                                                         |    <0.001 |
|                         RAM_reg_448_511_18_20                                                                         |    <0.001 |
|                         RAM_reg_448_511_21_21                                                                         |    <0.001 |
|                         RAM_reg_448_511_3_5                                                                           |    <0.001 |
|                         RAM_reg_448_511_6_8                                                                           |    <0.001 |
|                         RAM_reg_448_511_9_11                                                                          |    <0.001 |
|                         RAM_reg_4544_4607_0_2                                                                         |    <0.001 |
|                         RAM_reg_4544_4607_12_14                                                                       |    <0.001 |
|                         RAM_reg_4544_4607_15_17                                                                       |    <0.001 |
|                         RAM_reg_4544_4607_18_20                                                                       |    <0.001 |
|                         RAM_reg_4544_4607_21_21                                                                       |    <0.001 |
|                         RAM_reg_4544_4607_3_5                                                                         |    <0.001 |
|                         RAM_reg_4544_4607_6_8                                                                         |    <0.001 |
|                         RAM_reg_4544_4607_9_11                                                                        |    <0.001 |
|                         RAM_reg_4608_4671_0_2                                                                         |    <0.001 |
|                         RAM_reg_4608_4671_12_14                                                                       |    <0.001 |
|                         RAM_reg_4608_4671_15_17                                                                       |    <0.001 |
|                         RAM_reg_4608_4671_18_20                                                                       |    <0.001 |
|                         RAM_reg_4608_4671_21_21                                                                       |    <0.001 |
|                         RAM_reg_4608_4671_3_5                                                                         |    <0.001 |
|                         RAM_reg_4608_4671_6_8                                                                         |    <0.001 |
|                         RAM_reg_4608_4671_9_11                                                                        |    <0.001 |
|                         RAM_reg_4672_4735_0_2                                                                         |    <0.001 |
|                         RAM_reg_4672_4735_12_14                                                                       |    <0.001 |
|                         RAM_reg_4672_4735_15_17                                                                       |    <0.001 |
|                         RAM_reg_4672_4735_18_20                                                                       |    <0.001 |
|                         RAM_reg_4672_4735_21_21                                                                       |    <0.001 |
|                         RAM_reg_4672_4735_3_5                                                                         |    <0.001 |
|                         RAM_reg_4672_4735_6_8                                                                         |    <0.001 |
|                         RAM_reg_4672_4735_9_11                                                                        |    <0.001 |
|                         RAM_reg_4736_4799_0_2                                                                         |    <0.001 |
|                         RAM_reg_4736_4799_12_14                                                                       |    <0.001 |
|                         RAM_reg_4736_4799_15_17                                                                       |    <0.001 |
|                         RAM_reg_4736_4799_18_20                                                                       |    <0.001 |
|                         RAM_reg_4736_4799_21_21                                                                       |    <0.001 |
|                         RAM_reg_4736_4799_3_5                                                                         |    <0.001 |
|                         RAM_reg_4736_4799_6_8                                                                         |    <0.001 |
|                         RAM_reg_4736_4799_9_11                                                                        |    <0.001 |
|                         RAM_reg_4800_4863_0_2                                                                         |    <0.001 |
|                         RAM_reg_4800_4863_12_14                                                                       |    <0.001 |
|                         RAM_reg_4800_4863_15_17                                                                       |    <0.001 |
|                         RAM_reg_4800_4863_18_20                                                                       |    <0.001 |
|                         RAM_reg_4800_4863_21_21                                                                       |    <0.001 |
|                         RAM_reg_4800_4863_3_5                                                                         |    <0.001 |
|                         RAM_reg_4800_4863_6_8                                                                         |    <0.001 |
|                         RAM_reg_4800_4863_9_11                                                                        |    <0.001 |
|                         RAM_reg_4864_4927_0_2                                                                         |    <0.001 |
|                         RAM_reg_4864_4927_12_14                                                                       |    <0.001 |
|                         RAM_reg_4864_4927_15_17                                                                       |    <0.001 |
|                         RAM_reg_4864_4927_18_20                                                                       |    <0.001 |
|                         RAM_reg_4864_4927_21_21                                                                       |    <0.001 |
|                         RAM_reg_4864_4927_3_5                                                                         |    <0.001 |
|                         RAM_reg_4864_4927_6_8                                                                         |    <0.001 |
|                         RAM_reg_4864_4927_9_11                                                                        |    <0.001 |
|                         RAM_reg_4928_4991_0_2                                                                         |    <0.001 |
|                         RAM_reg_4928_4991_12_14                                                                       |    <0.001 |
|                         RAM_reg_4928_4991_15_17                                                                       |    <0.001 |
|                         RAM_reg_4928_4991_18_20                                                                       |    <0.001 |
|                         RAM_reg_4928_4991_21_21                                                                       |    <0.001 |
|                         RAM_reg_4928_4991_3_5                                                                         |    <0.001 |
|                         RAM_reg_4928_4991_6_8                                                                         |    <0.001 |
|                         RAM_reg_4928_4991_9_11                                                                        |    <0.001 |
|                         RAM_reg_4992_5055_0_2                                                                         |    <0.001 |
|                         RAM_reg_4992_5055_12_14                                                                       |    <0.001 |
|                         RAM_reg_4992_5055_15_17                                                                       |    <0.001 |
|                         RAM_reg_4992_5055_18_20                                                                       |    <0.001 |
|                         RAM_reg_4992_5055_21_21                                                                       |    <0.001 |
|                         RAM_reg_4992_5055_3_5                                                                         |    <0.001 |
|                         RAM_reg_4992_5055_6_8                                                                         |    <0.001 |
|                         RAM_reg_4992_5055_9_11                                                                        |    <0.001 |
|                         RAM_reg_5056_5119_0_2                                                                         |    <0.001 |
|                         RAM_reg_5056_5119_12_14                                                                       |    <0.001 |
|                         RAM_reg_5056_5119_15_17                                                                       |    <0.001 |
|                         RAM_reg_5056_5119_18_20                                                                       |    <0.001 |
|                         RAM_reg_5056_5119_21_21                                                                       |    <0.001 |
|                         RAM_reg_5056_5119_3_5                                                                         |    <0.001 |
|                         RAM_reg_5056_5119_6_8                                                                         |    <0.001 |
|                         RAM_reg_5056_5119_9_11                                                                        |    <0.001 |
|                         RAM_reg_5120_5183_0_2                                                                         |    <0.001 |
|                         RAM_reg_5120_5183_12_14                                                                       |    <0.001 |
|                         RAM_reg_5120_5183_15_17                                                                       |    <0.001 |
|                         RAM_reg_5120_5183_18_20                                                                       |    <0.001 |
|                         RAM_reg_5120_5183_21_21                                                                       |    <0.001 |
|                         RAM_reg_5120_5183_3_5                                                                         |    <0.001 |
|                         RAM_reg_5120_5183_6_8                                                                         |    <0.001 |
|                         RAM_reg_5120_5183_9_11                                                                        |    <0.001 |
|                         RAM_reg_512_575_0_2                                                                           |    <0.001 |
|                         RAM_reg_512_575_12_14                                                                         |    <0.001 |
|                         RAM_reg_512_575_15_17                                                                         |    <0.001 |
|                         RAM_reg_512_575_18_20                                                                         |    <0.001 |
|                         RAM_reg_512_575_21_21                                                                         |    <0.001 |
|                         RAM_reg_512_575_3_5                                                                           |    <0.001 |
|                         RAM_reg_512_575_6_8                                                                           |    <0.001 |
|                         RAM_reg_512_575_9_11                                                                          |    <0.001 |
|                         RAM_reg_5184_5247_0_2                                                                         |    <0.001 |
|                         RAM_reg_5184_5247_12_14                                                                       |    <0.001 |
|                         RAM_reg_5184_5247_15_17                                                                       |    <0.001 |
|                         RAM_reg_5184_5247_18_20                                                                       |    <0.001 |
|                         RAM_reg_5184_5247_21_21                                                                       |    <0.001 |
|                         RAM_reg_5184_5247_3_5                                                                         |    <0.001 |
|                         RAM_reg_5184_5247_6_8                                                                         |    <0.001 |
|                         RAM_reg_5184_5247_9_11                                                                        |    <0.001 |
|                         RAM_reg_5248_5311_0_2                                                                         |    <0.001 |
|                         RAM_reg_5248_5311_12_14                                                                       |    <0.001 |
|                         RAM_reg_5248_5311_15_17                                                                       |    <0.001 |
|                         RAM_reg_5248_5311_18_20                                                                       |    <0.001 |
|                         RAM_reg_5248_5311_21_21                                                                       |    <0.001 |
|                         RAM_reg_5248_5311_3_5                                                                         |    <0.001 |
|                         RAM_reg_5248_5311_6_8                                                                         |    <0.001 |
|                         RAM_reg_5248_5311_9_11                                                                        |    <0.001 |
|                         RAM_reg_5312_5375_0_2                                                                         |    <0.001 |
|                         RAM_reg_5312_5375_12_14                                                                       |    <0.001 |
|                         RAM_reg_5312_5375_15_17                                                                       |    <0.001 |
|                         RAM_reg_5312_5375_18_20                                                                       |    <0.001 |
|                         RAM_reg_5312_5375_21_21                                                                       |    <0.001 |
|                         RAM_reg_5312_5375_3_5                                                                         |    <0.001 |
|                         RAM_reg_5312_5375_6_8                                                                         |    <0.001 |
|                         RAM_reg_5312_5375_9_11                                                                        |    <0.001 |
|                         RAM_reg_5376_5439_0_2                                                                         |    <0.001 |
|                         RAM_reg_5376_5439_12_14                                                                       |    <0.001 |
|                         RAM_reg_5376_5439_15_17                                                                       |    <0.001 |
|                         RAM_reg_5376_5439_18_20                                                                       |    <0.001 |
|                         RAM_reg_5376_5439_21_21                                                                       |    <0.001 |
|                         RAM_reg_5376_5439_3_5                                                                         |    <0.001 |
|                         RAM_reg_5376_5439_6_8                                                                         |    <0.001 |
|                         RAM_reg_5376_5439_9_11                                                                        |    <0.001 |
|                         RAM_reg_5440_5503_0_2                                                                         |    <0.001 |
|                         RAM_reg_5440_5503_12_14                                                                       |    <0.001 |
|                         RAM_reg_5440_5503_15_17                                                                       |    <0.001 |
|                         RAM_reg_5440_5503_18_20                                                                       |    <0.001 |
|                         RAM_reg_5440_5503_21_21                                                                       |    <0.001 |
|                         RAM_reg_5440_5503_3_5                                                                         |    <0.001 |
|                         RAM_reg_5440_5503_6_8                                                                         |    <0.001 |
|                         RAM_reg_5440_5503_9_11                                                                        |    <0.001 |
|                         RAM_reg_5504_5567_0_2                                                                         |    <0.001 |
|                         RAM_reg_5504_5567_12_14                                                                       |    <0.001 |
|                         RAM_reg_5504_5567_15_17                                                                       |    <0.001 |
|                         RAM_reg_5504_5567_18_20                                                                       |    <0.001 |
|                         RAM_reg_5504_5567_21_21                                                                       |    <0.001 |
|                         RAM_reg_5504_5567_3_5                                                                         |    <0.001 |
|                         RAM_reg_5504_5567_6_8                                                                         |    <0.001 |
|                         RAM_reg_5504_5567_9_11                                                                        |    <0.001 |
|                         RAM_reg_5568_5631_0_2                                                                         |    <0.001 |
|                         RAM_reg_5568_5631_12_14                                                                       |    <0.001 |
|                         RAM_reg_5568_5631_15_17                                                                       |    <0.001 |
|                         RAM_reg_5568_5631_18_20                                                                       |    <0.001 |
|                         RAM_reg_5568_5631_21_21                                                                       |    <0.001 |
|                         RAM_reg_5568_5631_3_5                                                                         |    <0.001 |
|                         RAM_reg_5568_5631_6_8                                                                         |    <0.001 |
|                         RAM_reg_5568_5631_9_11                                                                        |    <0.001 |
|                         RAM_reg_5632_5695_0_2                                                                         |    <0.001 |
|                         RAM_reg_5632_5695_12_14                                                                       |    <0.001 |
|                         RAM_reg_5632_5695_15_17                                                                       |    <0.001 |
|                         RAM_reg_5632_5695_18_20                                                                       |    <0.001 |
|                         RAM_reg_5632_5695_21_21                                                                       |    <0.001 |
|                         RAM_reg_5632_5695_3_5                                                                         |    <0.001 |
|                         RAM_reg_5632_5695_6_8                                                                         |    <0.001 |
|                         RAM_reg_5632_5695_9_11                                                                        |    <0.001 |
|                         RAM_reg_5696_5759_0_2                                                                         |    <0.001 |
|                         RAM_reg_5696_5759_12_14                                                                       |    <0.001 |
|                         RAM_reg_5696_5759_15_17                                                                       |    <0.001 |
|                         RAM_reg_5696_5759_18_20                                                                       |    <0.001 |
|                         RAM_reg_5696_5759_21_21                                                                       |    <0.001 |
|                         RAM_reg_5696_5759_3_5                                                                         |    <0.001 |
|                         RAM_reg_5696_5759_6_8                                                                         |    <0.001 |
|                         RAM_reg_5696_5759_9_11                                                                        |    <0.001 |
|                         RAM_reg_5760_5823_0_2                                                                         |    <0.001 |
|                         RAM_reg_5760_5823_12_14                                                                       |    <0.001 |
|                         RAM_reg_5760_5823_15_17                                                                       |    <0.001 |
|                         RAM_reg_5760_5823_18_20                                                                       |    <0.001 |
|                         RAM_reg_5760_5823_21_21                                                                       |    <0.001 |
|                         RAM_reg_5760_5823_3_5                                                                         |    <0.001 |
|                         RAM_reg_5760_5823_6_8                                                                         |    <0.001 |
|                         RAM_reg_5760_5823_9_11                                                                        |    <0.001 |
|                         RAM_reg_576_639_0_2                                                                           |    <0.001 |
|                         RAM_reg_576_639_12_14                                                                         |    <0.001 |
|                         RAM_reg_576_639_15_17                                                                         |    <0.001 |
|                         RAM_reg_576_639_18_20                                                                         |    <0.001 |
|                         RAM_reg_576_639_21_21                                                                         |    <0.001 |
|                         RAM_reg_576_639_3_5                                                                           |    <0.001 |
|                         RAM_reg_576_639_6_8                                                                           |    <0.001 |
|                         RAM_reg_576_639_9_11                                                                          |    <0.001 |
|                         RAM_reg_5824_5887_0_2                                                                         |    <0.001 |
|                         RAM_reg_5824_5887_12_14                                                                       |    <0.001 |
|                         RAM_reg_5824_5887_15_17                                                                       |    <0.001 |
|                         RAM_reg_5824_5887_18_20                                                                       |    <0.001 |
|                         RAM_reg_5824_5887_21_21                                                                       |    <0.001 |
|                         RAM_reg_5824_5887_3_5                                                                         |    <0.001 |
|                         RAM_reg_5824_5887_6_8                                                                         |    <0.001 |
|                         RAM_reg_5824_5887_9_11                                                                        |    <0.001 |
|                         RAM_reg_5888_5951_0_2                                                                         |    <0.001 |
|                         RAM_reg_5888_5951_12_14                                                                       |    <0.001 |
|                         RAM_reg_5888_5951_15_17                                                                       |    <0.001 |
|                         RAM_reg_5888_5951_18_20                                                                       |    <0.001 |
|                         RAM_reg_5888_5951_21_21                                                                       |    <0.001 |
|                         RAM_reg_5888_5951_3_5                                                                         |    <0.001 |
|                         RAM_reg_5888_5951_6_8                                                                         |    <0.001 |
|                         RAM_reg_5888_5951_9_11                                                                        |    <0.001 |
|                         RAM_reg_5952_6015_0_2                                                                         |    <0.001 |
|                         RAM_reg_5952_6015_12_14                                                                       |    <0.001 |
|                         RAM_reg_5952_6015_15_17                                                                       |    <0.001 |
|                         RAM_reg_5952_6015_18_20                                                                       |    <0.001 |
|                         RAM_reg_5952_6015_21_21                                                                       |    <0.001 |
|                         RAM_reg_5952_6015_3_5                                                                         |    <0.001 |
|                         RAM_reg_5952_6015_6_8                                                                         |    <0.001 |
|                         RAM_reg_5952_6015_9_11                                                                        |    <0.001 |
|                         RAM_reg_6016_6079_0_2                                                                         |    <0.001 |
|                         RAM_reg_6016_6079_12_14                                                                       |    <0.001 |
|                         RAM_reg_6016_6079_15_17                                                                       |    <0.001 |
|                         RAM_reg_6016_6079_18_20                                                                       |    <0.001 |
|                         RAM_reg_6016_6079_21_21                                                                       |    <0.001 |
|                         RAM_reg_6016_6079_3_5                                                                         |    <0.001 |
|                         RAM_reg_6016_6079_6_8                                                                         |    <0.001 |
|                         RAM_reg_6016_6079_9_11                                                                        |    <0.001 |
|                         RAM_reg_6080_6143_0_2                                                                         |    <0.001 |
|                         RAM_reg_6080_6143_12_14                                                                       |    <0.001 |
|                         RAM_reg_6080_6143_15_17                                                                       |    <0.001 |
|                         RAM_reg_6080_6143_18_20                                                                       |    <0.001 |
|                         RAM_reg_6080_6143_21_21                                                                       |    <0.001 |
|                         RAM_reg_6080_6143_3_5                                                                         |    <0.001 |
|                         RAM_reg_6080_6143_6_8                                                                         |    <0.001 |
|                         RAM_reg_6080_6143_9_11                                                                        |    <0.001 |
|                         RAM_reg_6144_6207_0_2                                                                         |    <0.001 |
|                         RAM_reg_6144_6207_12_14                                                                       |    <0.001 |
|                         RAM_reg_6144_6207_15_17                                                                       |    <0.001 |
|                         RAM_reg_6144_6207_18_20                                                                       |    <0.001 |
|                         RAM_reg_6144_6207_21_21                                                                       |    <0.001 |
|                         RAM_reg_6144_6207_3_5                                                                         |    <0.001 |
|                         RAM_reg_6144_6207_6_8                                                                         |    <0.001 |
|                         RAM_reg_6144_6207_9_11                                                                        |    <0.001 |
|                         RAM_reg_6208_6271_0_2                                                                         |    <0.001 |
|                         RAM_reg_6208_6271_12_14                                                                       |    <0.001 |
|                         RAM_reg_6208_6271_15_17                                                                       |    <0.001 |
|                         RAM_reg_6208_6271_18_20                                                                       |    <0.001 |
|                         RAM_reg_6208_6271_21_21                                                                       |    <0.001 |
|                         RAM_reg_6208_6271_3_5                                                                         |    <0.001 |
|                         RAM_reg_6208_6271_6_8                                                                         |    <0.001 |
|                         RAM_reg_6208_6271_9_11                                                                        |    <0.001 |
|                         RAM_reg_6272_6335_0_2                                                                         |    <0.001 |
|                         RAM_reg_6272_6335_12_14                                                                       |    <0.001 |
|                         RAM_reg_6272_6335_15_17                                                                       |    <0.001 |
|                         RAM_reg_6272_6335_18_20                                                                       |    <0.001 |
|                         RAM_reg_6272_6335_21_21                                                                       |    <0.001 |
|                         RAM_reg_6272_6335_3_5                                                                         |    <0.001 |
|                         RAM_reg_6272_6335_6_8                                                                         |    <0.001 |
|                         RAM_reg_6272_6335_9_11                                                                        |    <0.001 |
|                         RAM_reg_6336_6399_0_2                                                                         |    <0.001 |
|                         RAM_reg_6336_6399_12_14                                                                       |    <0.001 |
|                         RAM_reg_6336_6399_15_17                                                                       |    <0.001 |
|                         RAM_reg_6336_6399_18_20                                                                       |    <0.001 |
|                         RAM_reg_6336_6399_21_21                                                                       |    <0.001 |
|                         RAM_reg_6336_6399_3_5                                                                         |    <0.001 |
|                         RAM_reg_6336_6399_6_8                                                                         |    <0.001 |
|                         RAM_reg_6336_6399_9_11                                                                        |    <0.001 |
|                         RAM_reg_6400_6463_0_2                                                                         |    <0.001 |
|                         RAM_reg_6400_6463_12_14                                                                       |    <0.001 |
|                         RAM_reg_6400_6463_15_17                                                                       |    <0.001 |
|                         RAM_reg_6400_6463_18_20                                                                       |    <0.001 |
|                         RAM_reg_6400_6463_21_21                                                                       |    <0.001 |
|                         RAM_reg_6400_6463_3_5                                                                         |    <0.001 |
|                         RAM_reg_6400_6463_6_8                                                                         |    <0.001 |
|                         RAM_reg_6400_6463_9_11                                                                        |    <0.001 |
|                         RAM_reg_640_703_0_2                                                                           |    <0.001 |
|                         RAM_reg_640_703_12_14                                                                         |    <0.001 |
|                         RAM_reg_640_703_15_17                                                                         |    <0.001 |
|                         RAM_reg_640_703_18_20                                                                         |    <0.001 |
|                         RAM_reg_640_703_21_21                                                                         |    <0.001 |
|                         RAM_reg_640_703_3_5                                                                           |    <0.001 |
|                         RAM_reg_640_703_6_8                                                                           |    <0.001 |
|                         RAM_reg_640_703_9_11                                                                          |    <0.001 |
|                         RAM_reg_6464_6527_0_2                                                                         |    <0.001 |
|                         RAM_reg_6464_6527_12_14                                                                       |    <0.001 |
|                         RAM_reg_6464_6527_15_17                                                                       |    <0.001 |
|                         RAM_reg_6464_6527_18_20                                                                       |    <0.001 |
|                         RAM_reg_6464_6527_21_21                                                                       |    <0.001 |
|                         RAM_reg_6464_6527_3_5                                                                         |    <0.001 |
|                         RAM_reg_6464_6527_6_8                                                                         |    <0.001 |
|                         RAM_reg_6464_6527_9_11                                                                        |    <0.001 |
|                         RAM_reg_64_127_0_2                                                                            |    <0.001 |
|                         RAM_reg_64_127_12_14                                                                          |    <0.001 |
|                         RAM_reg_64_127_15_17                                                                          |    <0.001 |
|                         RAM_reg_64_127_18_20                                                                          |    <0.001 |
|                         RAM_reg_64_127_21_21                                                                          |    <0.001 |
|                         RAM_reg_64_127_3_5                                                                            |    <0.001 |
|                         RAM_reg_64_127_6_8                                                                            |    <0.001 |
|                         RAM_reg_64_127_9_11                                                                           |    <0.001 |
|                         RAM_reg_6528_6591_0_2                                                                         |    <0.001 |
|                         RAM_reg_6528_6591_12_14                                                                       |    <0.001 |
|                         RAM_reg_6528_6591_15_17                                                                       |    <0.001 |
|                         RAM_reg_6528_6591_18_20                                                                       |    <0.001 |
|                         RAM_reg_6528_6591_21_21                                                                       |    <0.001 |
|                         RAM_reg_6528_6591_3_5                                                                         |    <0.001 |
|                         RAM_reg_6528_6591_6_8                                                                         |    <0.001 |
|                         RAM_reg_6528_6591_9_11                                                                        |    <0.001 |
|                         RAM_reg_6592_6655_0_2                                                                         |    <0.001 |
|                         RAM_reg_6592_6655_12_14                                                                       |    <0.001 |
|                         RAM_reg_6592_6655_15_17                                                                       |    <0.001 |
|                         RAM_reg_6592_6655_18_20                                                                       |    <0.001 |
|                         RAM_reg_6592_6655_21_21                                                                       |    <0.001 |
|                         RAM_reg_6592_6655_3_5                                                                         |    <0.001 |
|                         RAM_reg_6592_6655_6_8                                                                         |    <0.001 |
|                         RAM_reg_6592_6655_9_11                                                                        |    <0.001 |
|                         RAM_reg_6656_6719_0_2                                                                         |    <0.001 |
|                         RAM_reg_6656_6719_12_14                                                                       |    <0.001 |
|                         RAM_reg_6656_6719_15_17                                                                       |    <0.001 |
|                         RAM_reg_6656_6719_18_20                                                                       |    <0.001 |
|                         RAM_reg_6656_6719_21_21                                                                       |    <0.001 |
|                         RAM_reg_6656_6719_3_5                                                                         |    <0.001 |
|                         RAM_reg_6656_6719_6_8                                                                         |    <0.001 |
|                         RAM_reg_6656_6719_9_11                                                                        |    <0.001 |
|                         RAM_reg_6720_6783_0_2                                                                         |    <0.001 |
|                         RAM_reg_6720_6783_12_14                                                                       |    <0.001 |
|                         RAM_reg_6720_6783_15_17                                                                       |    <0.001 |
|                         RAM_reg_6720_6783_18_20                                                                       |    <0.001 |
|                         RAM_reg_6720_6783_21_21                                                                       |    <0.001 |
|                         RAM_reg_6720_6783_3_5                                                                         |    <0.001 |
|                         RAM_reg_6720_6783_6_8                                                                         |    <0.001 |
|                         RAM_reg_6720_6783_9_11                                                                        |    <0.001 |
|                         RAM_reg_6784_6847_0_2                                                                         |    <0.001 |
|                         RAM_reg_6784_6847_12_14                                                                       |    <0.001 |
|                         RAM_reg_6784_6847_15_17                                                                       |    <0.001 |
|                         RAM_reg_6784_6847_18_20                                                                       |    <0.001 |
|                         RAM_reg_6784_6847_21_21                                                                       |    <0.001 |
|                         RAM_reg_6784_6847_3_5                                                                         |    <0.001 |
|                         RAM_reg_6784_6847_6_8                                                                         |    <0.001 |
|                         RAM_reg_6784_6847_9_11                                                                        |    <0.001 |
|                         RAM_reg_6848_6911_0_2                                                                         |    <0.001 |
|                         RAM_reg_6848_6911_12_14                                                                       |    <0.001 |
|                         RAM_reg_6848_6911_15_17                                                                       |    <0.001 |
|                         RAM_reg_6848_6911_18_20                                                                       |    <0.001 |
|                         RAM_reg_6848_6911_21_21                                                                       |    <0.001 |
|                         RAM_reg_6848_6911_3_5                                                                         |    <0.001 |
|                         RAM_reg_6848_6911_6_8                                                                         |    <0.001 |
|                         RAM_reg_6848_6911_9_11                                                                        |    <0.001 |
|                         RAM_reg_6912_6975_0_2                                                                         |    <0.001 |
|                         RAM_reg_6912_6975_12_14                                                                       |    <0.001 |
|                         RAM_reg_6912_6975_15_17                                                                       |    <0.001 |
|                         RAM_reg_6912_6975_18_20                                                                       |    <0.001 |
|                         RAM_reg_6912_6975_21_21                                                                       |    <0.001 |
|                         RAM_reg_6912_6975_3_5                                                                         |    <0.001 |
|                         RAM_reg_6912_6975_6_8                                                                         |    <0.001 |
|                         RAM_reg_6912_6975_9_11                                                                        |    <0.001 |
|                         RAM_reg_6976_7039_0_2                                                                         |    <0.001 |
|                         RAM_reg_6976_7039_12_14                                                                       |    <0.001 |
|                         RAM_reg_6976_7039_15_17                                                                       |    <0.001 |
|                         RAM_reg_6976_7039_18_20                                                                       |    <0.001 |
|                         RAM_reg_6976_7039_21_21                                                                       |    <0.001 |
|                         RAM_reg_6976_7039_3_5                                                                         |    <0.001 |
|                         RAM_reg_6976_7039_6_8                                                                         |    <0.001 |
|                         RAM_reg_6976_7039_9_11                                                                        |    <0.001 |
|                         RAM_reg_7040_7103_0_2                                                                         |    <0.001 |
|                         RAM_reg_7040_7103_12_14                                                                       |    <0.001 |
|                         RAM_reg_7040_7103_15_17                                                                       |    <0.001 |
|                         RAM_reg_7040_7103_18_20                                                                       |    <0.001 |
|                         RAM_reg_7040_7103_21_21                                                                       |    <0.001 |
|                         RAM_reg_7040_7103_3_5                                                                         |    <0.001 |
|                         RAM_reg_7040_7103_6_8                                                                         |    <0.001 |
|                         RAM_reg_7040_7103_9_11                                                                        |    <0.001 |
|                         RAM_reg_704_767_0_2                                                                           |    <0.001 |
|                         RAM_reg_704_767_12_14                                                                         |    <0.001 |
|                         RAM_reg_704_767_15_17                                                                         |    <0.001 |
|                         RAM_reg_704_767_18_20                                                                         |    <0.001 |
|                         RAM_reg_704_767_21_21                                                                         |    <0.001 |
|                         RAM_reg_704_767_3_5                                                                           |    <0.001 |
|                         RAM_reg_704_767_6_8                                                                           |    <0.001 |
|                         RAM_reg_704_767_9_11                                                                          |    <0.001 |
|                         RAM_reg_7104_7167_0_2                                                                         |    <0.001 |
|                         RAM_reg_7104_7167_12_14                                                                       |    <0.001 |
|                         RAM_reg_7104_7167_15_17                                                                       |    <0.001 |
|                         RAM_reg_7104_7167_18_20                                                                       |    <0.001 |
|                         RAM_reg_7104_7167_21_21                                                                       |    <0.001 |
|                         RAM_reg_7104_7167_3_5                                                                         |    <0.001 |
|                         RAM_reg_7104_7167_6_8                                                                         |    <0.001 |
|                         RAM_reg_7104_7167_9_11                                                                        |    <0.001 |
|                         RAM_reg_7168_7231_0_2                                                                         |    <0.001 |
|                         RAM_reg_7168_7231_12_14                                                                       |    <0.001 |
|                         RAM_reg_7168_7231_15_17                                                                       |    <0.001 |
|                         RAM_reg_7168_7231_18_20                                                                       |    <0.001 |
|                         RAM_reg_7168_7231_21_21                                                                       |    <0.001 |
|                         RAM_reg_7168_7231_3_5                                                                         |    <0.001 |
|                         RAM_reg_7168_7231_6_8                                                                         |    <0.001 |
|                         RAM_reg_7168_7231_9_11                                                                        |    <0.001 |
|                         RAM_reg_7232_7295_0_2                                                                         |    <0.001 |
|                         RAM_reg_7232_7295_12_14                                                                       |    <0.001 |
|                         RAM_reg_7232_7295_15_17                                                                       |    <0.001 |
|                         RAM_reg_7232_7295_18_20                                                                       |    <0.001 |
|                         RAM_reg_7232_7295_21_21                                                                       |    <0.001 |
|                         RAM_reg_7232_7295_3_5                                                                         |    <0.001 |
|                         RAM_reg_7232_7295_6_8                                                                         |    <0.001 |
|                         RAM_reg_7232_7295_9_11                                                                        |    <0.001 |
|                         RAM_reg_7296_7359_0_2                                                                         |    <0.001 |
|                         RAM_reg_7296_7359_12_14                                                                       |    <0.001 |
|                         RAM_reg_7296_7359_15_17                                                                       |    <0.001 |
|                         RAM_reg_7296_7359_18_20                                                                       |    <0.001 |
|                         RAM_reg_7296_7359_21_21                                                                       |    <0.001 |
|                         RAM_reg_7296_7359_3_5                                                                         |    <0.001 |
|                         RAM_reg_7296_7359_6_8                                                                         |    <0.001 |
|                         RAM_reg_7296_7359_9_11                                                                        |    <0.001 |
|                         RAM_reg_7360_7423_0_2                                                                         |    <0.001 |
|                         RAM_reg_7360_7423_12_14                                                                       |    <0.001 |
|                         RAM_reg_7360_7423_15_17                                                                       |    <0.001 |
|                         RAM_reg_7360_7423_18_20                                                                       |    <0.001 |
|                         RAM_reg_7360_7423_21_21                                                                       |    <0.001 |
|                         RAM_reg_7360_7423_3_5                                                                         |    <0.001 |
|                         RAM_reg_7360_7423_6_8                                                                         |    <0.001 |
|                         RAM_reg_7360_7423_9_11                                                                        |    <0.001 |
|                         RAM_reg_7424_7487_0_2                                                                         |    <0.001 |
|                         RAM_reg_7424_7487_12_14                                                                       |    <0.001 |
|                         RAM_reg_7424_7487_15_17                                                                       |    <0.001 |
|                         RAM_reg_7424_7487_18_20                                                                       |    <0.001 |
|                         RAM_reg_7424_7487_21_21                                                                       |    <0.001 |
|                         RAM_reg_7424_7487_3_5                                                                         |    <0.001 |
|                         RAM_reg_7424_7487_6_8                                                                         |    <0.001 |
|                         RAM_reg_7424_7487_9_11                                                                        |    <0.001 |
|                         RAM_reg_7488_7551_0_2                                                                         |    <0.001 |
|                         RAM_reg_7488_7551_12_14                                                                       |    <0.001 |
|                         RAM_reg_7488_7551_15_17                                                                       |    <0.001 |
|                         RAM_reg_7488_7551_18_20                                                                       |    <0.001 |
|                         RAM_reg_7488_7551_21_21                                                                       |    <0.001 |
|                         RAM_reg_7488_7551_3_5                                                                         |    <0.001 |
|                         RAM_reg_7488_7551_6_8                                                                         |    <0.001 |
|                         RAM_reg_7488_7551_9_11                                                                        |    <0.001 |
|                         RAM_reg_7552_7615_0_2                                                                         |    <0.001 |
|                         RAM_reg_7552_7615_12_14                                                                       |    <0.001 |
|                         RAM_reg_7552_7615_15_17                                                                       |    <0.001 |
|                         RAM_reg_7552_7615_18_20                                                                       |    <0.001 |
|                         RAM_reg_7552_7615_21_21                                                                       |    <0.001 |
|                         RAM_reg_7552_7615_3_5                                                                         |    <0.001 |
|                         RAM_reg_7552_7615_6_8                                                                         |    <0.001 |
|                         RAM_reg_7552_7615_9_11                                                                        |    <0.001 |
|                         RAM_reg_7616_7679_0_2                                                                         |    <0.001 |
|                         RAM_reg_7616_7679_12_14                                                                       |    <0.001 |
|                         RAM_reg_7616_7679_15_17                                                                       |    <0.001 |
|                         RAM_reg_7616_7679_18_20                                                                       |    <0.001 |
|                         RAM_reg_7616_7679_21_21                                                                       |    <0.001 |
|                         RAM_reg_7616_7679_3_5                                                                         |    <0.001 |
|                         RAM_reg_7616_7679_6_8                                                                         |    <0.001 |
|                         RAM_reg_7616_7679_9_11                                                                        |    <0.001 |
|                         RAM_reg_7680_7743_0_2                                                                         |    <0.001 |
|                         RAM_reg_7680_7743_12_14                                                                       |    <0.001 |
|                         RAM_reg_7680_7743_15_17                                                                       |    <0.001 |
|                         RAM_reg_7680_7743_18_20                                                                       |    <0.001 |
|                         RAM_reg_7680_7743_21_21                                                                       |    <0.001 |
|                         RAM_reg_7680_7743_3_5                                                                         |    <0.001 |
|                         RAM_reg_7680_7743_6_8                                                                         |    <0.001 |
|                         RAM_reg_7680_7743_9_11                                                                        |    <0.001 |
|                         RAM_reg_768_831_0_2                                                                           |    <0.001 |
|                         RAM_reg_768_831_12_14                                                                         |    <0.001 |
|                         RAM_reg_768_831_15_17                                                                         |    <0.001 |
|                         RAM_reg_768_831_18_20                                                                         |    <0.001 |
|                         RAM_reg_768_831_21_21                                                                         |    <0.001 |
|                         RAM_reg_768_831_3_5                                                                           |    <0.001 |
|                         RAM_reg_768_831_6_8                                                                           |    <0.001 |
|                         RAM_reg_768_831_9_11                                                                          |    <0.001 |
|                         RAM_reg_7744_7807_0_2                                                                         |    <0.001 |
|                         RAM_reg_7744_7807_12_14                                                                       |    <0.001 |
|                         RAM_reg_7744_7807_15_17                                                                       |    <0.001 |
|                         RAM_reg_7744_7807_18_20                                                                       |    <0.001 |
|                         RAM_reg_7744_7807_21_21                                                                       |    <0.001 |
|                         RAM_reg_7744_7807_3_5                                                                         |    <0.001 |
|                         RAM_reg_7744_7807_6_8                                                                         |    <0.001 |
|                         RAM_reg_7744_7807_9_11                                                                        |    <0.001 |
|                         RAM_reg_7808_7871_0_2                                                                         |    <0.001 |
|                         RAM_reg_7808_7871_12_14                                                                       |    <0.001 |
|                         RAM_reg_7808_7871_15_17                                                                       |    <0.001 |
|                         RAM_reg_7808_7871_18_20                                                                       |    <0.001 |
|                         RAM_reg_7808_7871_21_21                                                                       |    <0.001 |
|                         RAM_reg_7808_7871_3_5                                                                         |    <0.001 |
|                         RAM_reg_7808_7871_6_8                                                                         |    <0.001 |
|                         RAM_reg_7808_7871_9_11                                                                        |    <0.001 |
|                         RAM_reg_7872_7935_0_2                                                                         |    <0.001 |
|                         RAM_reg_7872_7935_12_14                                                                       |    <0.001 |
|                         RAM_reg_7872_7935_15_17                                                                       |    <0.001 |
|                         RAM_reg_7872_7935_18_20                                                                       |    <0.001 |
|                         RAM_reg_7872_7935_21_21                                                                       |    <0.001 |
|                         RAM_reg_7872_7935_3_5                                                                         |    <0.001 |
|                         RAM_reg_7872_7935_6_8                                                                         |    <0.001 |
|                         RAM_reg_7872_7935_9_11                                                                        |    <0.001 |
|                         RAM_reg_7936_7999_0_2                                                                         |    <0.001 |
|                         RAM_reg_7936_7999_12_14                                                                       |    <0.001 |
|                         RAM_reg_7936_7999_15_17                                                                       |    <0.001 |
|                         RAM_reg_7936_7999_18_20                                                                       |    <0.001 |
|                         RAM_reg_7936_7999_21_21                                                                       |    <0.001 |
|                         RAM_reg_7936_7999_3_5                                                                         |    <0.001 |
|                         RAM_reg_7936_7999_6_8                                                                         |    <0.001 |
|                         RAM_reg_7936_7999_9_11                                                                        |    <0.001 |
|                         RAM_reg_8000_8063_0_2                                                                         |    <0.001 |
|                         RAM_reg_8000_8063_12_14                                                                       |    <0.001 |
|                         RAM_reg_8000_8063_15_17                                                                       |    <0.001 |
|                         RAM_reg_8000_8063_18_20                                                                       |    <0.001 |
|                         RAM_reg_8000_8063_21_21                                                                       |    <0.001 |
|                         RAM_reg_8000_8063_3_5                                                                         |    <0.001 |
|                         RAM_reg_8000_8063_6_8                                                                         |    <0.001 |
|                         RAM_reg_8000_8063_9_11                                                                        |    <0.001 |
|                         RAM_reg_8064_8127_0_2                                                                         |    <0.001 |
|                         RAM_reg_8064_8127_12_14                                                                       |    <0.001 |
|                         RAM_reg_8064_8127_15_17                                                                       |    <0.001 |
|                         RAM_reg_8064_8127_18_20                                                                       |    <0.001 |
|                         RAM_reg_8064_8127_21_21                                                                       |    <0.001 |
|                         RAM_reg_8064_8127_3_5                                                                         |    <0.001 |
|                         RAM_reg_8064_8127_6_8                                                                         |    <0.001 |
|                         RAM_reg_8064_8127_9_11                                                                        |    <0.001 |
|                         RAM_reg_8128_8191_0_2                                                                         |    <0.001 |
|                         RAM_reg_8128_8191_12_14                                                                       |    <0.001 |
|                         RAM_reg_8128_8191_15_17                                                                       |    <0.001 |
|                         RAM_reg_8128_8191_18_20                                                                       |    <0.001 |
|                         RAM_reg_8128_8191_21_21                                                                       |    <0.001 |
|                         RAM_reg_8128_8191_3_5                                                                         |    <0.001 |
|                         RAM_reg_8128_8191_6_8                                                                         |    <0.001 |
|                         RAM_reg_8128_8191_9_11                                                                        |    <0.001 |
|                         RAM_reg_832_895_0_2                                                                           |    <0.001 |
|                         RAM_reg_832_895_12_14                                                                         |    <0.001 |
|                         RAM_reg_832_895_15_17                                                                         |    <0.001 |
|                         RAM_reg_832_895_18_20                                                                         |    <0.001 |
|                         RAM_reg_832_895_21_21                                                                         |    <0.001 |
|                         RAM_reg_832_895_3_5                                                                           |    <0.001 |
|                         RAM_reg_832_895_6_8                                                                           |    <0.001 |
|                         RAM_reg_832_895_9_11                                                                          |    <0.001 |
|                         RAM_reg_896_959_0_2                                                                           |    <0.001 |
|                         RAM_reg_896_959_12_14                                                                         |    <0.001 |
|                         RAM_reg_896_959_15_17                                                                         |    <0.001 |
|                         RAM_reg_896_959_18_20                                                                         |    <0.001 |
|                         RAM_reg_896_959_21_21                                                                         |    <0.001 |
|                         RAM_reg_896_959_3_5                                                                           |    <0.001 |
|                         RAM_reg_896_959_6_8                                                                           |    <0.001 |
|                         RAM_reg_896_959_9_11                                                                          |    <0.001 |
|                         RAM_reg_960_1023_0_2                                                                          |    <0.001 |
|                         RAM_reg_960_1023_12_14                                                                        |    <0.001 |
|                         RAM_reg_960_1023_15_17                                                                        |    <0.001 |
|                         RAM_reg_960_1023_18_20                                                                        |    <0.001 |
|                         RAM_reg_960_1023_21_21                                                                        |    <0.001 |
|                         RAM_reg_960_1023_3_5                                                                          |    <0.001 |
|                         RAM_reg_960_1023_6_8                                                                          |    <0.001 |
|                         RAM_reg_960_1023_9_11                                                                         |    <0.001 |
|           gtxd.COMP_TXD_FIFO                                                                                          |     0.008 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                                               |     0.008 |
|               COMP_FIFO                                                                                               |     0.008 |
|                 inst_fifo_gen                                                                                         |     0.008 |
|                   gaxis_fifo.gaxisf.axisf                                                                             |     0.008 |
|                     grf.rf                                                                                            |     0.008 |
|                       gntv_or_sync_fifo.gl0.rd                                                                        |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                             |    <0.001 |
|                         grss.gpe.rdpe                                                                                 |    <0.001 |
|                         grss.rsts                                                                                     |    <0.001 |
|                           c1                                                                                          |     0.000 |
|                           c2                                                                                          |    <0.001 |
|                         rpntr                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                        |    <0.001 |
|                         gwss.gpf.wrpf                                                                                 |    <0.001 |
|                         gwss.wsts                                                                                     |    <0.001 |
|                           c0                                                                                          |     0.000 |
|                           c1                                                                                          |    <0.001 |
|                           gaf.c2                                                                                      |    <0.001 |
|                         wpntr                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                           |     0.006 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                      |     0.006 |
|                           inst_blk_mem_gen                                                                            |     0.006 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.006 |
|                               valid.cstr                                                                              |     0.006 |
|                                 has_mux_b.B                                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[10].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[11].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[12].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[13].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[14].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[15].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[16].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[17].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[18].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[19].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[1].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[20].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[21].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[22].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[23].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[24].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[25].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[26].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[27].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[28].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[29].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[2].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[30].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[31].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[32].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[33].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[34].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[35].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[36].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[37].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[38].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[39].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[3].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[40].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[41].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[42].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[43].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[44].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[45].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[46].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[47].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[48].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[49].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[4].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[50].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[51].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[52].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[53].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[54].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[55].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[56].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[57].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[58].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[59].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[5].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[60].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[61].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[62].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[63].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[64].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[65].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[66].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[67].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[68].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[69].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[6].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[70].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[71].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[72].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[73].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[74].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[75].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[76].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[77].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[78].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[79].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[7].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[80].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[81].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[82].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[83].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[84].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[85].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[86].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[87].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[88].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[89].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[8].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[90].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[91].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[92].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[93].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[94].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[95].ram.r                                                                     |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                                 ramloop[9].ram.r                                                                      |    <0.001 |
|                                   prim_noinit.ram                                                                     |    <0.001 |
|                       rstblk                                                                                          |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                  |    <0.001 |
|         COMP_IPIF                                                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         gaxif.COMP_AXI4                                                                                               |    <0.001 |
|           axi_rd_sm                                                                                                   |    <0.001 |
|             axi_read_fsm                                                                                              |    <0.001 |
|           axi_wr_fsm                                                                                                  |    <0.001 |
|             axi_wr_fsm                                                                                                |    <0.001 |
|     RX_deSERIALIZER                                                                                                   |     0.001 |
|       inst                                                                                                            |     0.001 |
|     S_to_diff_0                                                                                                       |     0.039 |
|       inst                                                                                                            |     0.039 |
|     S_to_diff_1                                                                                                       |     0.047 |
|       inst                                                                                                            |     0.047 |
|     TX_SERIALIZER                                                                                                     |     0.001 |
|       inst                                                                                                            |     0.001 |
|     axi_bram_ctrl_0                                                                                                   |     0.003 |
|       U0                                                                                                              |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                                                    |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                                                         |     0.003 |
|             I_RD_CHNL                                                                                                 |     0.002 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|             I_WR_CHNL                                                                                                 |    <0.001 |
|               BID_FIFO                                                                                                |    <0.001 |
|               I_WRAP_BRST                                                                                             |    <0.001 |
|     axi_clock_converter_0                                                                                             |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.ar_handshake                                                               |    <0.001 |
|           handshake                                                                                                   |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                              |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                              |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.aw_handshake                                                               |    <0.001 |
|           handshake                                                                                                   |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                              |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                              |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.b_handshake                                                                |    <0.001 |
|           handshake                                                                                                   |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                              |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                              |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.r_handshake                                                                |    <0.001 |
|           handshake                                                                                                   |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                              |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                              |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.w_handshake                                                                |    <0.001 |
|           handshake                                                                                                   |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                                              |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                                              |    <0.001 |
|     axi_ethernet_0                                                                                                    |     0.106 |
|       inst                                                                                                            |     0.106 |
|         c_counter_binary_0                                                                                            |    <0.001 |
|           U0                                                                                                          |    <0.001 |
|             i_synth                                                                                                   |    <0.001 |
|               i_baseblox.i_baseblox_counter                                                                           |    <0.001 |
|                 the_addsub                                                                                            |    <0.001 |
|                   no_pipelining.the_addsub                                                                            |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                                              |    <0.001 |
|                       i_q.i_simple.qreg                                                                               |    <0.001 |
|         c_shift_ram_0                                                                                                 |    <0.001 |
|           U0                                                                                                          |    <0.001 |
|             i_synth                                                                                                   |    <0.001 |
|               i_bb_inst                                                                                               |    <0.001 |
|                 gen_output_regs.output_regs                                                                           |    <0.001 |
|         eth_buf                                                                                                       |     0.055 |
|           U0                                                                                                          |     0.055 |
|             AXITX_2_TXCLIENT_FSM_GO                                                                                   |    <0.001 |
|               ClkB_reset_inst                                                                                         |    <0.001 |
|             CLK2AXICLK_ISR_7                                                                                          |    <0.001 |
|             COMBINE_RESETS                                                                                            |     0.001 |
|               AXI_RESET_TO_GTX                                                                                        |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_RXCLIENT                                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_RXD_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_RXS_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_TXCLIENT                                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_TXC_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_TXD_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               RXD_AXSTREAM_TO_RXS_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXC_AXSTREAM_TO_RXD_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXC_AXSTREAM_TO_RXS_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXD_AXSTREAM_TO_RXD_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXD_AXSTREAM_TO_RXS_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXD_AXSTREAM_TO_TXC_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|             I_ADDR_SHIM                                                                                               |    <0.001 |
|             I_AXI_LITE_IPIF                                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                      |    <0.001 |
|                 I_DECODER                                                                                             |    <0.001 |
|             I_REGISTERS                                                                                               |     0.001 |
|               CR_I                                                                                                    |    <0.001 |
|               IE_I                                                                                                    |    <0.001 |
|               IFGP_I                                                                                                  |    <0.001 |
|               IP_I                                                                                                    |    <0.001 |
|               IS_I                                                                                                    |    <0.001 |
|               RTAG_I                                                                                                  |    <0.001 |
|               TPID0_I                                                                                                 |    <0.001 |
|               TPID1_I                                                                                                 |    <0.001 |
|               TP_I                                                                                                    |    <0.001 |
|               TTAG_I                                                                                                  |    <0.001 |
|               UAWL_I                                                                                                  |    <0.001 |
|               UAWU_I                                                                                                  |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[0].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[10].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[11].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[12].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[13].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[15].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[1].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[2].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[3].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[4].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[5].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[6].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[7].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[8].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[9].sync_pcspma_status                                                               |    <0.001 |
|             RAF_REG_CROSS_I                                                                                           |    <0.001 |
|             RCV_INTFCE_I                                                                                              |     0.038 |
|               NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                                                         |     0.008 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[10].SYNC_RXD_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[12].SYNC_RXD_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[10].SYNC_RXS_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[11].SYNC_RXS_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[9].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|               RX_AXISTREAM_IF_I                                                                                       |     0.003 |
|                 ELASTIC_FIFO                                                                                          |    <0.001 |
|                   I_BASIC_SFIFO                                                                                       |    <0.001 |
|                     inst_fifo_gen                                                                                     |    <0.001 |
|                       gconvfifo.rf                                                                                    |    <0.001 |
|                         grf.rf                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                    |    <0.001 |
|                             gr1.gdcf.dc                                                                               |    <0.001 |
|                               dc                                                                                      |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                         |    <0.001 |
|                             grss.rsts                                                                                 |    <0.001 |
|                             rpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                    |    <0.001 |
|                             gwss.wsts                                                                                 |    <0.001 |
|                             wpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                       |    <0.001 |
|                             gdm.dm_gen.dm                                                                             |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                        |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                      |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                      |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                      |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                      |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                       |    <0.001 |
|               RX_DP_MEM_IF_I                                                                                          |     0.026 |
|                 I_RXD_MEM                                                                                             |     0.011 |
|                   blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                           |     0.011 |
|                     inst_blk_mem_gen                                                                                  |     0.011 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |     0.011 |
|                         valid.cstr                                                                                    |     0.011 |
|                           has_mux_b.B                                                                                 |    <0.001 |
|                           ramloop[0].ram.r                                                                            |     0.003 |
|                             prim_noinit.ram                                                                           |     0.003 |
|                           ramloop[1].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[2].ram.r                                                                            |     0.003 |
|                             prim_noinit.ram                                                                           |     0.003 |
|                           ramloop[3].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[4].ram.r                                                                            |     0.003 |
|                             prim_noinit.ram                                                                           |     0.003 |
|                           ramloop[5].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[6].ram.r                                                                            |     0.003 |
|                             prim_noinit.ram                                                                           |     0.003 |
|                           ramloop[7].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                 I_RXS_MEM                                                                                             |     0.014 |
|                   blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                           |     0.014 |
|                     inst_blk_mem_gen                                                                                  |     0.014 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |     0.014 |
|                         valid.cstr                                                                                    |     0.014 |
|                           ramloop[0].ram.r                                                                            |     0.004 |
|                             prim_noinit.ram                                                                           |     0.004 |
|                           ramloop[1].ram.r                                                                            |     0.004 |
|                             prim_noinit.ram                                                                           |     0.004 |
|                           ramloop[2].ram.r                                                                            |     0.004 |
|                             prim_noinit.ram                                                                           |     0.004 |
|                           ramloop[3].ram.r                                                                            |     0.003 |
|                             prim_noinit.ram                                                                           |     0.003 |
|             RXCLCLK2AXICLK_INTRPT0                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT1                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT2                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             RXCLCLK2AXICLK_ISR_6                                                                                      |    <0.001 |
|             TXCLCLK2AXICLK_ISR_1                                                                                      |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             TXCLCLK2AXICLK_ISR_5                                                                                      |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             TXCLCLK2AXICLK_ISR_8                                                                                      |    <0.001 |
|             TX_IFGP_CROSS_I                                                                                           |    <0.001 |
|             TX_INTFCE_I                                                                                               |     0.011 |
|               TX_AXISTREAM_INTERFACE                                                                                  |     0.003 |
|                 GEN_CSUM.TX_CSUM_INTERFACE                                                                            |     0.003 |
|                   GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE                                                                |     0.003 |
|                     GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC                                                             |    <0.001 |
|                     GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC                                                              |    <0.001 |
|                     GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM                                                               |    <0.001 |
|               TX_EMAC_INTERFACE                                                                                       |     0.002 |
|               TX_MEM_INTERFACE                                                                                        |     0.006 |
|                 TXC_MEM                                                                                               |     0.005 |
|                   blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                           |     0.005 |
|                     inst_blk_mem_gen                                                                                  |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |     0.005 |
|                         valid.cstr                                                                                    |     0.005 |
|                           ramloop[0].ram.r                                                                            |     0.005 |
|                             prim_init.ram                                                                             |     0.005 |
|                 TXD_MEM                                                                                               |    <0.001 |
|                   blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                           |    <0.001 |
|                     inst_blk_mem_gen                                                                                  |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |    <0.001 |
|                         valid.cstr                                                                                    |    <0.001 |
|                           has_mux_a.A                                                                                 |    <0.001 |
|                           ramloop[0].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[1].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[2].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[3].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[4].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[5].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[6].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|                           ramloop[7].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|             TX_PAUSE_FRAME_CROSS_I                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             gen_sample_rx_mac_config                                                                                  |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             gen_sample_tx_mac_config                                                                                  |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|         mac                                                                                                           |     0.051 |
|           inst                                                                                                        |     0.051 |
|             tri_mode_ethernet_mac_i                                                                                   |     0.049 |
|               axi4_lite_ipif                                                                                          |    <0.001 |
|                 axi4_lite_ipif_top_wrapper                                                                            |    <0.001 |
|                   axi_lite_top                                                                                        |    <0.001 |
|                     I_SLAVE_ATTACHMENT                                                                                |    <0.001 |
|                       I_DECODER                                                                                       |    <0.001 |
|               bd_1ed2_mac_0_core                                                                                      |     0.023 |
|                 addr_filter_top                                                                                       |     0.003 |
|                   address_filter_inst                                                                                 |     0.002 |
|                     addr_regs.unicast_address_compare                                                                 |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                                          |    <0.001 |
|                     address_filters[0].configurable_addresses                                                         |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                                          |    <0.001 |
|                     address_filters[0].sync_enable                                                                    |    <0.001 |
|                     address_filters[1].configurable_addresses                                                         |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                                          |    <0.001 |
|                     address_filters[1].sync_enable                                                                    |    <0.001 |
|                     address_filters[2].configurable_addresses                                                         |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                                          |    <0.001 |
|                     address_filters[2].sync_enable                                                                    |    <0.001 |
|                     address_filters[3].configurable_addresses                                                         |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                                          |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                                        |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                                          |    <0.001 |
|                     address_filters[3].sync_enable                                                                    |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                                            |    <0.001 |
|                     resync_promiscuous_mode                                                                           |    <0.001 |
|                     sync_update                                                                                       |    <0.001 |
|                 flow                                                                                                  |     0.002 |
|                   pfc_tx                                                                                              |    <0.001 |
|                   rx                                                                                                  |    <0.001 |
|                   rx_pause                                                                                            |    <0.001 |
|                   sync_rx_enable                                                                                      |    <0.001 |
|                   sync_tx_enable                                                                                      |    <0.001 |
|                   tx                                                                                                  |    <0.001 |
|                   tx_pause                                                                                            |    <0.001 |
|                     sync_good_rx                                                                                      |    <0.001 |
|                 gmii_mii_rx_gen                                                                                       |    <0.001 |
|                 gmii_mii_tx_gen                                                                                       |    <0.001 |
|                 intc_control.intc                                                                                     |    <0.001 |
|                   gen_sync[0].sync_request                                                                            |    <0.001 |
|                 ipic_mux_inst                                                                                         |    <0.001 |
|                 man_block.managen                                                                                     |     0.002 |
|                   conf                                                                                                |     0.001 |
|                   mdio_enabled.phy                                                                                    |    <0.001 |
|                 man_reset.sync_bus2ip_reset_bus2ip_clk                                                                |    <0.001 |
|                 man_reset.sync_glbl_rstn_bus2ip_clk                                                                   |    <0.001 |
|                 no_avb_tx_axi_intf.tx_axi_shim                                                                        |     0.002 |
|                 rx_axi_shim                                                                                           |    <0.001 |
|                 rxgen                                                                                                 |     0.001 |
|                   FCS_CHECK                                                                                           |    <0.001 |
|                   FRAME_CHECKER                                                                                       |    <0.001 |
|                   FRAME_DECODER                                                                                       |    <0.001 |
|                   RX_SM                                                                                               |    <0.001 |
|                 stats_block.statistics_counters                                                                       |     0.009 |
|                   fast_statistic_control[0].fast_statistics                                                           |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   fast_statistic_control[1].fast_statistics                                                           |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   fast_statistic_control[2].fast_statistics                                                           |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   fast_statistic_control[3].fast_statistics                                                           |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[10].frame_size_stats1                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[4].frame_size_stats1                                                        |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[5].frame_size_stats1                                                        |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[6].frame_size_stats1                                                        |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[7].frame_size_stats1                                                        |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[8].frame_size_stats1                                                        |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control1[9].frame_size_stats1                                                        |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[11].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[12].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[13].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[14].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[15].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[16].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   frame_size_bin_control2[17].frame_size_stats2                                                       |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   gen_distributed_mem[0].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[10].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[11].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[12].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[13].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[14].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[15].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[16].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[17].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[18].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[19].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[1].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[20].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[21].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[22].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[23].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[24].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[25].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[26].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[27].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[28].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[29].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[2].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[30].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[31].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[32].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[33].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[34].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[35].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[36].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[37].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[38].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[39].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[3].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[40].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[41].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[42].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[43].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[44].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[45].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[46].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[47].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[48].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[49].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[4].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[50].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[51].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[52].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[53].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[54].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[55].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[56].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[57].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[58].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[59].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[5].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[60].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[61].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[62].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[63].RAM64X1D_inst                                                               |    <0.001 |
|                   gen_distributed_mem[6].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[7].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[8].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_mem[9].RAM64X1D_inst                                                                |    <0.001 |
|                   gen_distributed_parity[0].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[1].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[2].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[3].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[4].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[5].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[6].RAM64X1D_inst                                                             |    <0.001 |
|                   gen_distributed_parity[7].RAM64X1D_inst                                                             |    <0.001 |
|                   general_statisic_control[18].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[19].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[20].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[21].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[22].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[23].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[24].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[25].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[26].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[27].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[28].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[29].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[30].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[31].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[32].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   general_statisic_control[33].general_statisics                                                      |    <0.001 |
|                     sync_inc_vector                                                                                   |    <0.001 |
|                   rx_byte_counter                                                                                     |    <0.001 |
|                     SYNC_STATS_RESET                                                                                  |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                                            |    <0.001 |
|                   rx_fragment_counter                                                                                 |    <0.001 |
|                     SYNC_STATS_RESET                                                                                  |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                                            |    <0.001 |
|                   rx_undersized_counter                                                                               |    <0.001 |
|                     SYNC_STATS_RESET                                                                                  |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                                            |    <0.001 |
|                   sync_request                                                                                        |    <0.001 |
|                   sync_response                                                                                       |    <0.001 |
|                   tx_byte_counter                                                                                     |    <0.001 |
|                     SYNC_STATS_RESET                                                                                  |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                                            |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                                            |    <0.001 |
|                 sync_axi_rx_rstn_rx_clk                                                                               |    <0.001 |
|                 sync_glbl_rstn_rx_clk                                                                                 |    <0.001 |
|                 sync_glbl_rstn_tx_clk                                                                                 |    <0.001 |
|                 sync_int_rx_rst_mgmt_rx_clk                                                                           |    <0.001 |
|                 sync_int_tx_rst_mgmt_tx_clk                                                                           |    <0.001 |
|                 sync_stats_reset                                                                                      |    <0.001 |
|                 sync_tx_axi_rstn_tx_clk                                                                               |    <0.001 |
|                 txgen                                                                                                 |     0.003 |
|                   TX_SM1                                                                                              |     0.003 |
|                     CRCGEN                                                                                            |    <0.001 |
|               clock_inst                                                                                              |    <0.001 |
|               gmii_interface                                                                                          |     0.025 |
|               rxspeedis10100gen                                                                                       |    <0.001 |
|               txspeedis10100gen                                                                                       |    <0.001 |
|               vector_decode_inst                                                                                      |    <0.001 |
|             tri_mode_ethernet_mac_support_resets_i                                                                    |     0.002 |
|               idelayctrl_reset_gen                                                                                    |    <0.001 |
|         util_vector_logic_0                                                                                           |    <0.001 |
|         xlconstant_0                                                                                                  |     0.000 |
|     axi_ethernet_0_dma                                                                                                |     0.021 |
|       U0                                                                                                              |     0.021 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                     |     0.006 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                            |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                          |    <0.001 |
|             I_UPDT_SG                                                                                                 |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                           |     0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                               |     0.001 |
|               GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                                                 |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                   DYNSHREG_F_I                                                                                        |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                         |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                          |     0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                       |    <0.001 |
|               I_ADDR_CNTL                                                                                             |    <0.001 |
|               I_CMD_STATUS                                                                                            |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                    |    <0.001 |
|                 I_CMD_FIFO                                                                                            |    <0.001 |
|               I_MSTR_SCC                                                                                              |    <0.001 |
|               I_RD_DATA_CNTL                                                                                          |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                       |    <0.001 |
|               I_RESET                                                                                                 |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                       |    <0.001 |
|               I_ADDR_CNTL                                                                                             |    <0.001 |
|               I_CMD_STATUS                                                                                            |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                    |    <0.001 |
|                 I_CMD_FIFO                                                                                            |    <0.001 |
|               I_MSTR_SCC                                                                                              |    <0.001 |
|               I_WR_DATA_CNTL                                                                                          |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                       |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                                    |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                                    |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                             |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                          |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                          |    <0.001 |
|             I_FTCH_SG                                                                                                 |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                            |     0.002 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                    |     0.002 |
|               GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                                             |    <0.001 |
|                 GEN_SYNC_FIFO.I_CNTRL_FIFO                                                                            |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                                |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                 |    <0.001 |
|                       rdp_inst                                                                                        |    <0.001 |
|                       rdpp1_inst                                                                                      |    <0.001 |
|                       wrp_inst                                                                                        |    <0.001 |
|                       wrpp1_inst                                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                                               |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                   |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                     |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                        |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                              |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                |     0.002 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                   |    <0.001 |
|             GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                                       |    <0.001 |
|             GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                        |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                              |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                          |     0.003 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                               |     0.002 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                                       |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                                        |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                                         |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                                              |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                                               |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                                               |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                                        |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                                       |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                                               |    <0.001 |
|           GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                                     |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                      |    <0.001 |
|           GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                                     |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                      |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                             |     0.009 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                           |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                          |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                               |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|               I_DATA_FIFO                                                                                             |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                 |    <0.001 |
|                       rdp_inst                                                                                        |    <0.001 |
|                       rdpp1_inst                                                                                      |    <0.001 |
|                       wrp_inst                                                                                        |    <0.001 |
|                       wrpp1_inst                                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                                               |    <0.001 |
|             I_ADDR_CNTL                                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                                              |    <0.001 |
|             I_MSTR_PCC                                                                                                |     0.001 |
|             I_RD_DATA_CNTL                                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                         |    <0.001 |
|             I_RESET                                                                                                   |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                           |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                     |    <0.001 |
|             GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                            |    <0.001 |
|               I_DATA_FIFO                                                                                             |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                                |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                 |    <0.001 |
|                       rdp_inst                                                                                        |    <0.001 |
|                       rdpp1_inst                                                                                      |    <0.001 |
|                       wrp_inst                                                                                        |    <0.001 |
|                       wrpp1_inst                                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                                               |    <0.001 |
|               I_WR_LEN_FIFO                                                                                           |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                   DYNSHREG_F_I                                                                                        |    <0.001 |
|             GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                    |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                        |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                      |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                                    |    <0.001 |
|                 SLICE_INSERTION                                                                                       |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                                              |    <0.001 |
|             I_RESET                                                                                                   |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                         |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                  |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                                    |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                                         |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                                             |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                  |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                                    |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                                         |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                                             |    <0.001 |
|           REG_HRD_RST                                                                                                 |    <0.001 |
|           REG_HRD_RST_OUT                                                                                             |    <0.001 |
|     axi_iic_0                                                                                                         |     0.002 |
|       U0                                                                                                              |     0.002 |
|         X_IIC                                                                                                         |     0.002 |
|           DYN_MASTER_I                                                                                                |    <0.001 |
|           FILTER_I                                                                                                    |    <0.001 |
|             SCL_DEBOUNCE                                                                                              |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                                       |    <0.001 |
|             SDA_DEBOUNCE                                                                                              |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                                       |    <0.001 |
|           IIC_CONTROL_I                                                                                               |    <0.001 |
|             BITCNT                                                                                                    |    <0.001 |
|             CLKCNT                                                                                                    |    <0.001 |
|             I2CDATA_REG                                                                                               |    <0.001 |
|             I2CHEADER_REG                                                                                             |    <0.001 |
|             SETUP_CNT                                                                                                 |    <0.001 |
|           READ_FIFO_I                                                                                                 |    <0.001 |
|           REG_INTERFACE_I                                                                                             |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                                           |    <0.001 |
|           WRITE_FIFO_I                                                                                                |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                                             |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                      |    <0.001 |
|                 I_DECODER                                                                                             |    <0.001 |
|             X_INTERRUPT_CONTROL                                                                                       |    <0.001 |
|             X_SOFT_RESET                                                                                              |    <0.001 |
|     axi_mem_intercon                                                                                                  |     0.038 |
|       m00_couplers                                                                                                    |     0.002 |
|         m00_regslice                                                                                                  |     0.002 |
|           inst                                                                                                        |     0.002 |
|             ar.ar_pipe                                                                                                |    <0.001 |
|             aw.aw_pipe                                                                                                |    <0.001 |
|             b.b_pipe                                                                                                  |    <0.001 |
|             r.r_pipe                                                                                                  |    <0.001 |
|             w.w_pipe                                                                                                  |    <0.001 |
|       m01_couplers                                                                                                    |     0.002 |
|         m01_regslice                                                                                                  |     0.002 |
|           inst                                                                                                        |     0.002 |
|             ar.ar_pipe                                                                                                |    <0.001 |
|             aw.aw_pipe                                                                                                |    <0.001 |
|             b.b_pipe                                                                                                  |    <0.001 |
|             r.r_pipe                                                                                                  |    <0.001 |
|             w.w_pipe                                                                                                  |    <0.001 |
|       s00_couplers                                                                                                    |     0.008 |
|         s00_data_fifo                                                                                                 |     0.006 |
|           inst                                                                                                        |     0.006 |
|             gen_fifo.fifo_gen_inst                                                                                    |     0.006 |
|               inst_fifo_gen                                                                                           |     0.006 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gdm.dm_gen.dm                                                                                   |     0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                          |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             valid.cstr                                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                                        |    <0.001 |
|                                 prim_noinit.ram                                                                       |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                              |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                    |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                              |    <0.001 |
|                   grf.rf                                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             valid.cstr                                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                                        |    <0.001 |
|                                 prim_noinit.ram                                                                       |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                                |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|         s00_regslice                                                                                                  |     0.002 |
|           inst                                                                                                        |     0.002 |
|             ar.ar_pipe                                                                                                |    <0.001 |
|             aw.aw_pipe                                                                                                |    <0.001 |
|             b.b_pipe                                                                                                  |    <0.001 |
|             r.r_pipe                                                                                                  |    <0.001 |
|             w.w_pipe                                                                                                  |    <0.001 |
|       s01_couplers                                                                                                    |     0.005 |
|         s01_data_fifo                                                                                                 |     0.004 |
|           inst                                                                                                        |     0.004 |
|             gen_fifo.fifo_gen_inst                                                                                    |     0.004 |
|               inst_fifo_gen                                                                                           |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                          |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |     0.001 |
|                         inst_blk_mem_gen                                                                              |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |     0.001 |
|                             valid.cstr                                                                                |     0.001 |
|                               ramloop[0].ram.r                                                                        |     0.001 |
|                                 prim_noinit.ram                                                                       |     0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                                |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|         s01_regslice                                                                                                  |     0.001 |
|           inst                                                                                                        |     0.001 |
|             ar.ar_pipe                                                                                                |    <0.001 |
|             r.r_pipe                                                                                                  |    <0.001 |
|       s02_couplers                                                                                                    |     0.008 |
|         s02_data_fifo                                                                                                 |     0.006 |
|           inst                                                                                                        |     0.006 |
|             gen_fifo.fifo_gen_inst                                                                                    |     0.006 |
|               inst_fifo_gen                                                                                           |     0.006 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                          |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                               |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             valid.cstr                                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                                        |    <0.001 |
|                                 prim_noinit.ram                                                                       |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                              |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                    |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                              |    <0.001 |
|                   grf.rf                                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             valid.cstr                                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                                        |    <0.001 |
|                                 prim_noinit.ram                                                                       |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                                |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|         s02_regslice                                                                                                  |     0.001 |
|           inst                                                                                                        |     0.001 |
|             ar.ar_pipe                                                                                                |    <0.001 |
|             aw.aw_pipe                                                                                                |    <0.001 |
|             b.b_pipe                                                                                                  |    <0.001 |
|             r.r_pipe                                                                                                  |    <0.001 |
|             w.w_pipe                                                                                                  |    <0.001 |
|       s03_couplers                                                                                                    |     0.004 |
|         s03_data_fifo                                                                                                 |     0.003 |
|           inst                                                                                                        |     0.003 |
|             gen_fifo.fifo_gen_inst                                                                                    |     0.003 |
|               inst_fifo_gen                                                                                           |     0.003 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                              |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                    |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                              |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             valid.cstr                                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                                        |    <0.001 |
|                                 prim_noinit.ram                                                                       |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|         s03_regslice                                                                                                  |    <0.001 |
|           inst                                                                                                        |    <0.001 |
|             aw.aw_pipe                                                                                                |    <0.001 |
|             b.b_pipe                                                                                                  |    <0.001 |
|             w.w_pipe                                                                                                  |    <0.001 |
|       s04_couplers                                                                                                    |     0.005 |
|         s04_data_fifo                                                                                                 |     0.004 |
|           inst                                                                                                        |     0.004 |
|             gen_fifo.fifo_gen_inst                                                                                    |     0.004 |
|               inst_fifo_gen                                                                                           |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                               |     0.001 |
|                   grf.rf                                                                                              |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.001 |
|                       gdm.dm_gen.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                            |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                             |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                          |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                               |     0.002 |
|                   grf.rf                                                                                              |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                       grss.rsts                                                                                       |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                         c2                                                                                            |    <0.001 |
|                       rpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                       gwss.wsts                                                                                       |    <0.001 |
|                         c0                                                                                            |    <0.001 |
|                         c1                                                                                            |    <0.001 |
|                       wpntr                                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                             |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                        |     0.001 |
|                         inst_blk_mem_gen                                                                              |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                        |     0.001 |
|                             valid.cstr                                                                                |     0.001 |
|                               ramloop[0].ram.r                                                                        |     0.001 |
|                                 prim_noinit.ram                                                                       |     0.001 |
|                     rstblk                                                                                            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                    |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                                |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                 |    <0.001 |
|         s04_regslice                                                                                                  |    <0.001 |
|           inst                                                                                                        |    <0.001 |
|             ar.ar_pipe                                                                                                |    <0.001 |
|             r.r_pipe                                                                                                  |    <0.001 |
|       xbar                                                                                                            |     0.005 |
|         inst                                                                                                          |     0.005 |
|           gen_samd.crossbar_samd                                                                                      |     0.005 |
|             addr_arbiter_ar                                                                                           |     0.001 |
|             addr_arbiter_aw                                                                                           |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                        |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                          |    <0.001 |
|               b.b_pipe                                                                                                |    <0.001 |
|               r.r_pipe                                                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             splitter_aw_mi                                                                                            |    <0.001 |
|     axi_timer_0                                                                                                       |     0.003 |
|       U0                                                                                                              |     0.003 |
|         AXI4_LITE_I                                                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         TC_CORE_I                                                                                                     |     0.002 |
|           COUNTER_0_I                                                                                                 |     0.001 |
|             COUNTER_I                                                                                                 |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                                |    <0.001 |
|             COUNTER_I                                                                                                 |    <0.001 |
|           READ_MUX_I                                                                                                  |     0.000 |
|           TIMER_CONTROL_I                                                                                             |    <0.001 |
|             INPUT_DOUBLE_REGS                                                                                         |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                                                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                        |    <0.001 |
|     axi_uartlite_0                                                                                                    |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         UARTLITE_CORE_I                                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                                               |    <0.001 |
|             DELAY_16_I                                                                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                                               |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                                     |    <0.001 |
|             SRL_FIFO_I                                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|     axis_clock_converter_0                                                                                            |     0.001 |
|       inst                                                                                                            |     0.001 |
|         gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                         |     0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                                             |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                                                      |     0.001 |
|             inst_fifo_gen                                                                                             |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                 |     0.001 |
|                 grf.rf                                                                                                |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                          |    <0.001 |
|                     rd_pntr_cdc_inst                                                                                  |    <0.001 |
|                     wr_pntr_cdc_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                            |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                 |    <0.001 |
|                     gras.rsts                                                                                         |    <0.001 |
|                     rpntr                                                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                            |    <0.001 |
|                     gwas.wsts                                                                                         |    <0.001 |
|                     wpntr                                                                                             |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                               |    <0.001 |
|                     gdm.dm_gen.dm                                                                                     |    <0.001 |
|                       RAM_reg_0_31_0_5                                                                                |    <0.001 |
|                       RAM_reg_0_31_12_17                                                                              |    <0.001 |
|                       RAM_reg_0_31_18_23                                                                              |    <0.001 |
|                       RAM_reg_0_31_24_29                                                                              |    <0.001 |
|                       RAM_reg_0_31_30_31                                                                              |    <0.001 |
|                       RAM_reg_0_31_6_11                                                                               |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|     axis_clock_converter_1                                                                                            |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|         gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                         |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                                             |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                                                      |    <0.001 |
|             inst_fifo_gen                                                                                             |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                 |    <0.001 |
|                 grf.rf                                                                                                |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                          |    <0.001 |
|                     rd_pntr_cdc_inst                                                                                  |    <0.001 |
|                     wr_pntr_cdc_inst                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                            |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                                 |    <0.001 |
|                     gras.rsts                                                                                         |    <0.001 |
|                     rpntr                                                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                            |    <0.001 |
|                     gwas.wsts                                                                                         |    <0.001 |
|                     wpntr                                                                                             |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                               |    <0.001 |
|                     gdm.dm_gen.dm                                                                                     |    <0.001 |
|                       RAM_reg_0_31_0_5                                                                                |    <0.001 |
|                       RAM_reg_0_31_6_11                                                                               |    <0.001 |
|                   rstblk                                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                            |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                               |    <0.001 |
|     bit_slip                                                                                                          |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         gpio_core_1                                                                                                   |    <0.001 |
|     bitslip_Generator_0                                                                                               |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|     blk_mem_gen_0                                                                                                     |     0.003 |
|       U0                                                                                                              |     0.003 |
|         inst_blk_mem_gen                                                                                              |     0.003 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                       |     0.003 |
|             valid.cstr                                                                                                |     0.003 |
|               ramloop[0].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[10].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[11].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[12].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[13].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[14].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[15].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[1].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[2].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[3].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[4].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[5].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[6].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[7].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[8].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|               ramloop[9].ram.r                                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                                       |    <0.001 |
|     clk_wiz_0                                                                                                         |     0.106 |
|       inst                                                                                                            |     0.106 |
|     clk_wiz_1                                                                                                         |     0.108 |
|       inst                                                                                                            |     0.108 |
|     ila_0                                                                                                             |     0.005 |
|       inst                                                                                                            |     0.005 |
|         ila_core_inst                                                                                                 |     0.005 |
|           ila_trace_memory_inst                                                                                       |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                  |    <0.001 |
|               inst_blk_mem_gen                                                                                        |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|                   valid.cstr                                                                                          |    <0.001 |
|                     ramloop[0].ram.r                                                                                  |    <0.001 |
|                       prim_noinit.ram                                                                                 |    <0.001 |
|                     ramloop[1].ram.r                                                                                  |    <0.001 |
|                       prim_noinit.ram                                                                                 |    <0.001 |
|           u_ila_cap_ctrl                                                                                              |    <0.001 |
|             U_CDONE                                                                                                   |    <0.001 |
|             U_NS0                                                                                                     |    <0.001 |
|             U_NS1                                                                                                     |    <0.001 |
|             u_cap_addrgen                                                                                             |    <0.001 |
|               U_CMPRESET                                                                                              |    <0.001 |
|               u_cap_sample_counter                                                                                    |    <0.001 |
|                 U_SCE                                                                                                 |    <0.001 |
|                 U_SCMPCE                                                                                              |    <0.001 |
|                 U_SCRST                                                                                               |    <0.001 |
|                 u_scnt_cmp                                                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                             |    <0.001 |
|                     DUT                                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                    |    <0.001 |
|                         u_srlA                                                                                        |    <0.001 |
|                         u_srlB                                                                                        |    <0.001 |
|                         u_srlC                                                                                        |    <0.001 |
|                         u_srlD                                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                    |    <0.001 |
|                         u_srlA                                                                                        |    <0.001 |
|                         u_srlB                                                                                        |    <0.001 |
|                         u_srlC                                                                                        |    <0.001 |
|                         u_srlD                                                                                        |    <0.001 |
|               u_cap_window_counter                                                                                    |    <0.001 |
|                 U_WCE                                                                                                 |    <0.001 |
|                 U_WHCMPCE                                                                                             |    <0.001 |
|                 U_WLCMPCE                                                                                             |    <0.001 |
|                 u_wcnt_hcmp                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                             |    <0.001 |
|                     DUT                                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                    |    <0.001 |
|                         u_srlA                                                                                        |    <0.001 |
|                         u_srlB                                                                                        |    <0.001 |
|                         u_srlC                                                                                        |    <0.001 |
|                         u_srlD                                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                    |    <0.001 |
|                         u_srlA                                                                                        |    <0.001 |
|                         u_srlB                                                                                        |    <0.001 |
|                         u_srlC                                                                                        |    <0.001 |
|                         u_srlD                                                                                        |    <0.001 |
|                 u_wcnt_lcmp                                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                             |    <0.001 |
|                     DUT                                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                    |    <0.001 |
|                         u_srlA                                                                                        |    <0.001 |
|                         u_srlB                                                                                        |    <0.001 |
|                         u_srlC                                                                                        |    <0.001 |
|                         u_srlD                                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                    |    <0.001 |
|                         u_srlA                                                                                        |    <0.001 |
|                         u_srlB                                                                                        |    <0.001 |
|                         u_srlC                                                                                        |    <0.001 |
|                         u_srlD                                                                                        |    <0.001 |
|           u_ila_regs                                                                                                  |     0.002 |
|             MU_SRL[0].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                                      |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                                      |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                                      |    <0.001 |
|             U_XSDB_SLAVE                                                                                              |    <0.001 |
|             reg_15                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_16                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_17                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_18                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_19                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_1a                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_6                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_7                                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_8                                                                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                    |    <0.001 |
|             reg_80                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_81                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_82                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_83                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_84                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_85                                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_887                                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                    |    <0.001 |
|             reg_88d                                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                    |    <0.001 |
|             reg_890                                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                    |    <0.001 |
|             reg_9                                                                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                    |    <0.001 |
|             reg_srl_fff                                                                                               |    <0.001 |
|             reg_stream_ffd                                                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                      |    <0.001 |
|             reg_stream_ffe                                                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                    |    <0.001 |
|           u_ila_reset_ctrl                                                                                            |    <0.001 |
|             arm_detection_inst                                                                                        |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                                                |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                                               |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                                               |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                                              |    <0.001 |
|             halt_detection_inst                                                                                       |    <0.001 |
|           u_trig                                                                                                      |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                 DUT                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                     u_srlA                                                                                            |    <0.001 |
|                     u_srlB                                                                                            |    <0.001 |
|                     u_srlC                                                                                            |    <0.001 |
|                     u_srlD                                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |    <0.001 |
|                     u_srlA                                                                                            |    <0.001 |
|                     u_srlB                                                                                            |    <0.001 |
|                     u_srlC                                                                                            |    <0.001 |
|                     u_srlD                                                                                            |    <0.001 |
|             U_TM                                                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                               |    <0.001 |
|                   DUT                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                      |    <0.001 |
|                       u_srlA                                                                                          |    <0.001 |
|                       u_srlB                                                                                          |    <0.001 |
|                       u_srlC                                                                                          |    <0.001 |
|                       u_srlD                                                                                          |    <0.001 |
|           xsdb_memory_read_inst                                                                                       |    <0.001 |
|     inverse_reverse_RX                                                                                                |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|     inverse_reverse_TX                                                                                                |    <0.001 |
|       inst                                                                                                            |    <0.001 |
|     mdm_1                                                                                                             |     0.001 |
|       U0                                                                                                              |     0.001 |
|         MDM_Core_I1                                                                                                   |    <0.001 |
|           JTAG_CONTROL_I                                                                                              |    <0.001 |
|             Use_BSCAN.FDC_I                                                                                           |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                                       |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                                |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                                |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                                 |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                                 |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                                   |    <0.001 |
|         Use_E2.BSCAN_I                                                                                                |    <0.001 |
|     microblaze_0                                                                                                      |     0.083 |
|       U0                                                                                                              |     0.083 |
|         MicroBlaze_Core_I                                                                                             |     0.083 |
|           Frequency.Core                                                                                              |     0.082 |
|             DATA_FLOW_I1                                                                                              |     0.027 |
|               ALU_I1                                                                                                  |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                     |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                                |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                               |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                                 |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                                |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|               Barrel_Shifter_I                                                                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                     |    <0.001 |
|               Byte_Doublet_Handle_I1                                                                                  |    <0.001 |
|               Data_Flow_Logic_I1                                                                                      |     0.003 |
|                 Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                              |    <0.001 |
|                 Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                              |     0.000 |
|               FPU_I1                                                                                                  |     0.011 |
|                 Use_FPU.FPU_ADDSUB_I                                                                                  |     0.002 |
|                 Use_FPU.FPU_DIV_I                                                                                     |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                                     |     0.003 |
|                   Use_DSP48E.dsp_module_lower                                                                         |     0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |     0.001 |
|                   Use_DSP48E.dsp_module_upper                                                                         |     0.002 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |     0.002 |
|                 Use_FPU.M1_DIV_Op_3_REG                                                                               |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.M1_FLT_Op_3_REG                                                                               |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.M1_SQRT_Op_3_REG                                                                              |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                                     |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                           |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                          |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                          |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Using_FPU_Extended.fpu_conv_I1                                                                |     0.001 |
|                   Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                                                        |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                                                        |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                                            |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                                            |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                                            |     0.000 |
|                 Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                                                |     0.001 |
|                   AddSub_Gen[0].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[10].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[11].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[12].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[13].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[14].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[15].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[16].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[17].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[18].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[19].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[1].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[20].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[21].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[22].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[23].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[24].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[2].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[3].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[4].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[5].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[6].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[7].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[8].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[9].MUXCY_XOR_I                                                                           |    <0.001 |
|                   exp_add_gen[0].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[1].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[2].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[3].MUXCY_XOR_I                                                                          |    <0.001 |
|                   exp_add_gen[4].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[5].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[6].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[7].MUXCY_XOR_I                                                                          |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                                |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                                           |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                               |    <0.001 |
|                   carry_compare_const_i1                                                                              |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                               |    <0.001 |
|                   carry_compare_const_i1                                                                              |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|               MSR_I1                                                                                                  |    <0.001 |
|                 Gen_Ex_Bit_DFF[17].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[19].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[20].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[22].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[23].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[27].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[17].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[18].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[19].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[20].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[22].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[23].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[24].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[25].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[26].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[27].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[17].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[18].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[19].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[20].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[22].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[23].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[24].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[25].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[26].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[27].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[17].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[18].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[19].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[20].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[22].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[23].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[24].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[25].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[26].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[27].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[17].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[18].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[19].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[20].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[22].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[23].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[24].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[25].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[26].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[27].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[17].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[18].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[19].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[20].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[22].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[23].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[24].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[25].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[26].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[27].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                |    <0.001 |
|               MUL_Unit_I1                                                                                             |     0.004 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I2                                        |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I3                                        |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I4                                        |     0.002 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |     0.002 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                    |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|               Operand_Select_I1                                                                                       |     0.001 |
|               Register_File_I1                                                                                        |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|               Shift_Logic_Module_I1                                                                                   |     0.000 |
|               Using_Div_Unit.Div_Unit_I1                                                                              |    <0.001 |
|                 Using_FPGA.D_Handle[0].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[10].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[11].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[12].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[13].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[14].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[15].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[16].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[17].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[18].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[19].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[1].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[20].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[21].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[22].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[23].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[24].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[25].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[26].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[27].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[28].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[29].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[2].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[30].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[31].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[3].MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.D_Handle[4].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[5].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[6].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[7].MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.D_Handle[8].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[9].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.New_Q_Handle[0].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[0].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                 Using_FPGA.New_Q_Handle[10].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[10].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[11].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[11].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[12].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[12].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[13].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[13].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[14].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[14].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[15].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[15].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[16].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[16].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[17].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[17].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[18].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[18].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[19].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[19].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[1].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[1].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[20].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[20].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[21].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[21].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[22].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[22].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[23].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[23].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[24].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[24].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[25].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[25].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[26].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[26].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[27].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[27].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[28].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[28].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[29].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[29].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[2].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[2].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[30].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[30].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[31].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[31].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[3].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[3].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                 Using_FPGA.New_Q_Handle[4].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[4].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[5].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[5].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[6].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[6].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[7].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[7].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                 Using_FPGA.New_Q_Handle[8].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[8].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[9].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[9].New_Q_MUXCY_XORCY                                                          |     0.000 |
|               WB_Mux_I1                                                                                               |    <0.001 |
|               Zero_Detect_I                                                                                           |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                              |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                               |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                               |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                               |     0.000 |
|               exception_registers_I1                                                                                  |     0.002 |
|             DAXI_interface_I1                                                                                         |    <0.001 |
|             DCache_I1                                                                                                 |     0.008 |
|               Using_Cache.C0_Power_PipeRun                                                                            |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|               Using_Cache.Cache_Interface_Inst                                                                        |    <0.001 |
|               Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                               |     0.003 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                    |     0.003 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.RI_Queue                                                                                    |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7               |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                      |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                             |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                          |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                      |    <0.001 |
|               Using_Cache.TAG_RAM_Module                                                                              |    <0.001 |
|                 Not_Using_XPM.Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst                                       |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                 Not_Using_XPM.Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst                                       |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_And1                                                                      |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_And2                                                                      |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                               |    <0.001 |
|                 Use_Tag.Tag_Carry                                                                                     |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[10].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[11].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[12].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[13].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[14].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[15].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[16].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[17].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[18].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_Tag_Qual.Tag_Carry                                                                                |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                               |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                               |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                               |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.c2_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |     0.000 |
|                   carry_compare_i1                                                                                    |     0.000 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.d1_c1_Inst                                                                                  |    <0.001 |
|                 No_Carry_Start.Insert_Carry_Start.Start_Carry                                                         |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_c0_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_tag_c0_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_tag_c1_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|             DECODE_I1                                                                                                 |     0.026 |
|               EX_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_Jump_handling                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               Jump_Logic_I1                                                                                           |    <0.001 |
|                 EX_Jump_Delay_DFF                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                      |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY8                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY9                                                                                     |    <0.001 |
|                 Use_BTC.MUXCY_JUMP_CARRY6                                                                             |     0.000 |
|                 Use_BTC.MUXCY_JUMP_CARRY7                                                                             |     0.000 |
|               Kill_Fetch_Carry                                                                                        |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Kill_Fetch_MMU_Carry                                                                                    |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               M0_DIV_DFF                                                                                              |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Load_Store_Access_DFF                                                                                |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Cache_Decode_DFF                                                                                     |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_DIV_DFF                                                                                              |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Cache_Decode                                                                                         |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_DIV_DFF                                                                                              |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               OF_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               Op1_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Simple_Carry.OF_EX_Use                                                                             |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Simple_Carry.OF_M0_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Simple_Carry.OF_M1_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Simple_Carry.OF_M2_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Simple_Carry.OF_M3_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Op2_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Advanced_Carry.OF_EX_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Advanced_Carry.OF_M0_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M1_Advanced_Carry.OF_M1_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M2_Advanced_Carry.OF_M2_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M3_Advanced_Carry.OF_M3_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |    <0.001 |
|                   comparator_i1                                                                                       |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Op3_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Big_Carry.OF_EX_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 EX_Big_Carry.OF_EX_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Big_Carry.OF_EX_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Big_Carry.OF_M0_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M1_Big_Carry.OF_M1_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M2_Big_Carry.OF_M2_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use1                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M3_Big_Carry.OF_M3_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |    <0.001 |
|                   comparator_i1                                                                                       |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               PC_MODULE_I1                                                                                            |     0.020 |
|                 PC_BUFFER_I1                                                                                          |    <0.001 |
|                 Use_BTC.BTC_RAM_Module                                                                                |     0.017 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                  |     0.008 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                  |     0.008 |
|                 Use_BTC.EX_Jump_Wanted_Keep_DFF                                                                       |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_BTC.Prediction_BUFFER_I                                                                           |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_ex_pc_comparator                                                                |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                                         |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_hit_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and0                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and1                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and2                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and3                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and4                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_ex_mispredict_pc_hold_DFF                                                                  |    <0.001 |
|                 Use_BTC.bt_ex_mispredict_taken_hold_DFF                                                               |    <0.001 |
|                 Use_BTC.bt_jump_masked_carry_and0                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and1                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and2                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and3                                                                     |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               PREFETCH_BUFFER_I1                                                                                      |     0.001 |
|                 INSTR_BUFFER_I1                                                                                       |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                    |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                           |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                    |    <0.001 |
|                 PREDECODE_BUFFER_I1                                                                                   |    <0.001 |
|                 Using_MMU_Exceptions.EXCEPTION_BUFFER_I1                                                              |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_BP1_FPGA.PR_BP1_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_BP1_FPGA.PR_BP1_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And1                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And2                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And4                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And6                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And7                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_Or1                                                                                 |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF0_FPGA.PR_IF0_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF0_FPGA.PR_IF0_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_FPGA.PR_IF1_And2                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_FPGA.PR_IF1_Or1                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                   |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                    |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF2_FPGA.PR_IF2_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_And2                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And2                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And3                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF3_FPGA.PR_IF3_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_FPGA.PR_IF4_And2                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or2                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_FPGA.PR_IF4_Or3                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_Push_FPGA.Push_PipeRun                                                                        |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|               Using_M0_FPGA.PR_M0_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M0_FPGA.PR_M0_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M0_FPGA.PR_M0_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And2                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M1_FPGA.PR_M1_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M1_FPGA.PR_M1_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And5                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And6                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M2_FPGA.PR_M2_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M3_FPGA.PR_M3_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And1                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And10                                                                               |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And11                                                                               |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And6                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And7                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And8                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And9                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_Or1                                                                                 |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               WB_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               WB_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               if0_dead_fetch_Carry                                                                                    |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|             DLMB_Interface_I1                                                                                         |    <0.001 |
|             DSide_Logic_I1                                                                                            |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               read_data_mux_I1                                                                                        |    <0.001 |
|             ICache_I1                                                                                                 |     0.007 |
|               Using_Cache.C0_Power_PipeRun                                                                            |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|               Using_Cache.Cache_Interface_Inst                                                                        |    <0.001 |
|               Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                               |     0.003 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                    |     0.003 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.RI_Queue                                                                                    |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6   |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7               |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                      |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                             |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                          |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                      |    <0.001 |
|               Using_Cache.TAG_RAM_Module                                                                              |     0.002 |
|                 Not_Using_XPM.Using_DistRAM.Recursive.The_RAM_INSTs[0].RAM_Inst                                       |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                 Not_Using_XPM.Using_DistRAM.Recursive.The_RAM_INSTs[1].RAM_Inst                                       |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[0].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[1].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[2].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_0_2                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_3_5                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_0_2                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_3_5                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[3].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_63_6_6                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_0_63_7_7                   |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_64_127_6_6                 |    <0.001 |
|                   Not_Using_XPM.Using_DistRAM.Native.The_DistRAMs[4].Block_DistRAM.RAM_reg_64_127_7_7                 |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_And1                                                                      |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_And2                                                                      |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                               |    <0.001 |
|                 Use_Tag.Tag_Carry                                                                                     |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[10].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[11].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[13].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[14].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[15].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[16].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[17].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[18].carry_and_I1                                                                      |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[19].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_Tag.Use_MMU.MMU_Carry                                                                             |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Tag_Qual.Tag_Carry                                                                                |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                               |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                               |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                               |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.c2_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |     0.000 |
|                   carry_compare_i1                                                                                    |     0.000 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.d1_c1_Inst                                                                                  |    <0.001 |
|                 No_Carry_Start.Insert_Carry_Start.Start_Carry                                                         |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_c0_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_tag_c0_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_tag_c1_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|             ILMB_Interface_I1                                                                                         |    <0.001 |
|             ISide_Logic_I1                                                                                            |    <0.001 |
|               Using_Ready_FPGA.Rdy_And1                                                                               |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or3                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|             MMU_I1                                                                                                    |     0.011 |
|               Using_TLBS.DTLB_I                                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|               Using_TLBS.ITLB_I                                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|               Using_TLBS.UTLB_I                                                                                       |     0.006 |
|                 Hit_DirectA_carry                                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Hit_DirectB_carry                                                                                     |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                                        |     0.004 |
|                 eqa1_carry_compare                                                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 eqa1_carry_compare_mask                                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                                          |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqb1_carry_compare                                                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 eqb2_carry_compare                                                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqb2_carry_compare_mask                                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[9].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                                          |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                    |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                            |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                             |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[2].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[3].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[4].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[5].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[6].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[7].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[9].sync_bit                                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                           |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                  |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                      |    <0.001 |
|               sync_trig_out_0                                                                                         |     0.000 |
|           PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_0_5                                                           |    <0.001 |
|           PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_12_17                                                         |    <0.001 |
|           PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23                                                         |    <0.001 |
|           PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_24_29                                                         |    <0.001 |
|           PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_6_11                                                          |    <0.001 |
|           Reset_DFF                                                                                                   |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                             |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                             |    <0.001 |
|           Using_Streaming.Streaming_AXI_I                                                                             |    <0.001 |
|     microblaze_0_axi_intc                                                                                             |     0.002 |
|       U0                                                                                                              |     0.002 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|         INTC_CORE_I                                                                                                   |     0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                                                          |    <0.001 |
|             ram_reg_0_15_10_10                                                                                        |    <0.001 |
|             ram_reg_0_15_11_11                                                                                        |    <0.001 |
|             ram_reg_0_15_12_12                                                                                        |    <0.001 |
|             ram_reg_0_15_13_13                                                                                        |    <0.001 |
|             ram_reg_0_15_14_14                                                                                        |    <0.001 |
|             ram_reg_0_15_15_15                                                                                        |    <0.001 |
|             ram_reg_0_15_16_16                                                                                        |    <0.001 |
|             ram_reg_0_15_17_17                                                                                        |    <0.001 |
|             ram_reg_0_15_18_18                                                                                        |    <0.001 |
|             ram_reg_0_15_19_19                                                                                        |    <0.001 |
|             ram_reg_0_15_1_1                                                                                          |    <0.001 |
|             ram_reg_0_15_20_20                                                                                        |    <0.001 |
|             ram_reg_0_15_21_21                                                                                        |    <0.001 |
|             ram_reg_0_15_22_22                                                                                        |    <0.001 |
|             ram_reg_0_15_23_23                                                                                        |    <0.001 |
|             ram_reg_0_15_24_24                                                                                        |    <0.001 |
|             ram_reg_0_15_25_25                                                                                        |    <0.001 |
|             ram_reg_0_15_26_26                                                                                        |    <0.001 |
|             ram_reg_0_15_27_27                                                                                        |    <0.001 |
|             ram_reg_0_15_28_28                                                                                        |    <0.001 |
|             ram_reg_0_15_29_29                                                                                        |    <0.001 |
|             ram_reg_0_15_2_2                                                                                          |    <0.001 |
|             ram_reg_0_15_30_30                                                                                        |    <0.001 |
|             ram_reg_0_15_31_31                                                                                        |    <0.001 |
|             ram_reg_0_15_3_3                                                                                          |    <0.001 |
|             ram_reg_0_15_4_4                                                                                          |    <0.001 |
|             ram_reg_0_15_5_5                                                                                          |    <0.001 |
|             ram_reg_0_15_6_6                                                                                          |    <0.001 |
|             ram_reg_0_15_7_7                                                                                          |    <0.001 |
|             ram_reg_0_15_8_8                                                                                          |    <0.001 |
|             ram_reg_0_15_9_9                                                                                          |    <0.001 |
|     microblaze_0_axi_periph                                                                                           |     0.002 |
|       m08_couplers                                                                                                    |     0.000 |
|         auto_pc                                                                                                       |     0.000 |
|       xbar                                                                                                            |     0.002 |
|         inst                                                                                                          |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                                    |     0.002 |
|             addr_arbiter_inst                                                                                         |     0.002 |
|             gen_decerr.decerr_slave_inst                                                                              |    <0.001 |
|             reg_slice_r                                                                                               |    <0.001 |
|             splitter_ar                                                                                               |    <0.001 |
|             splitter_aw                                                                                               |    <0.001 |
|     microblaze_0_local_memory                                                                                         |    <0.001 |
|       dlmb_bram_if_cntlr                                                                                              |    <0.001 |
|         U0                                                                                                            |    <0.001 |
|       dlmb_v10                                                                                                        |     0.000 |
|         U0                                                                                                            |     0.000 |
|       ilmb_bram_if_cntlr                                                                                              |    <0.001 |
|         U0                                                                                                            |    <0.001 |
|       ilmb_v10                                                                                                        |     0.000 |
|         U0                                                                                                            |     0.000 |
|       lmb_bram                                                                                                        |    <0.001 |
|         U0                                                                                                            |    <0.001 |
|           inst_blk_mem_gen                                                                                            |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                     |    <0.001 |
|               valid.cstr                                                                                              |    <0.001 |
|                 ramloop[0].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[10].ram.r                                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[11].ram.r                                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[12].ram.r                                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[13].ram.r                                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[14].ram.r                                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[15].ram.r                                                                                     |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[2].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[3].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[4].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[5].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[6].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[7].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[8].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[9].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|     microblaze_0_xlconcat                                                                                             |     0.000 |
|     mig_7series_0                                                                                                     |     1.892 |
|       u_mb_subsystem_mig_7series_0_0_mig                                                                              |     1.892 |
|         temp_mon_enabled.u_tempmon                                                                                    |     0.009 |
|         u_ddr3_clk_ibuf                                                                                               |     0.007 |
|         u_ddr3_infrastructure                                                                                         |     0.202 |
|         u_iodelay_ctrl                                                                                                |     0.002 |
|         u_memc_ui_top_axi                                                                                             |     1.673 |
|           mem_intfc0                                                                                                  |     1.620 |
|             ddr_phy_top0                                                                                              |     1.608 |
|               u_ddr_calib_top                                                                                         |     0.056 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                           |     0.007 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                     |     0.010 |
|                 ddr_phy_tempmon_0                                                                                     |     0.002 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                           |     0.003 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                             |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                         |     0.007 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                                                    |     0.011 |
|                   u_ocd_cntlr                                                                                         |     0.001 |
|                   u_ocd_data                                                                                          |    <0.001 |
|                   u_ocd_edge                                                                                          |    <0.001 |
|                   u_ocd_lim                                                                                           |     0.002 |
|                   u_ocd_mux                                                                                           |    <0.001 |
|                   u_ocd_po_cntlr                                                                                      |     0.001 |
|                   u_ocd_samp                                                                                          |    <0.001 |
|                   u_poc                                                                                               |     0.005 |
|                     u_edge_center                                                                                     |    <0.001 |
|                     u_edge_left                                                                                       |    <0.001 |
|                     u_edge_right                                                                                      |    <0.001 |
|                     u_poc_meta                                                                                        |     0.003 |
|                     u_poc_tap_base                                                                                    |     0.002 |
|                 u_ddr_phy_init                                                                                        |     0.013 |
|                 u_ddr_phy_wrcal                                                                                       |     0.003 |
|                 u_ddr_prbs_gen                                                                                        |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                                    |     1.552 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                            |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                            |     0.017 |
|                   OBUFTDS                                                                                             |     0.004 |
|                 u_ddr_mc_phy                                                                                          |     0.792 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                   |     0.321 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_0_5                                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                   |     0.150 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                   |     0.030 |
|                       ddr_byte_group_io                                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                   |     0.042 |
|                       ddr_byte_group_io                                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                       |     0.012 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                   |     0.029 |
|                       ddr_byte_group_io                                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                   |     0.320 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_0_5                                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                   |     0.068 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|             mc0                                                                                                       |     0.012 |
|               bank_mach0                                                                                              |     0.006 |
|                 arb_mux0                                                                                              |     0.002 |
|                   arb_row_col0                                                                                        |     0.002 |
|                     col_arb0                                                                                          |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                           |    <0.001 |
|                     row_arb0                                                                                          |    <0.001 |
|                   arb_select0                                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                   |     0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_common0                                                                                          |    <0.001 |
|               col_mach0                                                                                               |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                         |    <0.001 |
|               rank_mach0                                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                             |    <0.001 |
|                 rank_common0                                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                                      |    <0.001 |
|           u_axi_mc                                                                                                    |     0.031 |
|             USE_UPSIZER.upsizer_d2                                                                                    |     0.019 |
|               USE_READ.read_addr_inst                                                                                 |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                                 |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                     |     0.000 |
|               USE_READ.read_data_inst                                                                                 |     0.003 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                                          |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                     |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                                  |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[5].compare_inst                                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                                     |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                           |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                               |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                           |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                            |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                       |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                                 |     0.000 |
|               USE_WRITE.write_addr_inst                                                                               |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                                  |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                                 |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                            |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                            |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                        |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                        |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                               |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                     |     0.000 |
|               USE_WRITE.write_data_inst                                                                               |     0.006 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[5].compare_inst                                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                                     |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                                           |     0.000 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                                     |     0.000 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                                                           |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                                     |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                                     |    <0.001 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                                  |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                           |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                           |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                           |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                           |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                             |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                             |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                            |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                   |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                                  |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                                 |     0.000 |
|               mi_register_slice_inst                                                                                  |     0.006 |
|                 r_pipe                                                                                                |     0.006 |
|               si_register_slice_inst                                                                                  |     0.002 |
|                 ar_pipe                                                                                               |     0.001 |
|                 aw_pipe                                                                                               |    <0.001 |
|             axi_mc_ar_channel_0                                                                                       |     0.001 |
|               ar_cmd_fsm_0                                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                     |    <0.001 |
|             axi_mc_aw_channel_0                                                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                     |    <0.001 |
|             axi_mc_b_channel_0                                                                                        |    <0.001 |
|               bid_fifo_0                                                                                              |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                                      |    <0.001 |
|             axi_mc_r_channel_0                                                                                        |     0.003 |
|               rd_data_fifo_0                                                                                          |     0.003 |
|               transaction_fifo_0                                                                                      |    <0.001 |
|             axi_mc_w_channel_0                                                                                        |     0.006 |
|           u_ui_top                                                                                                    |     0.022 |
|             ui_cmd0                                                                                                   |    <0.001 |
|             ui_rd_data0                                                                                               |     0.010 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                      |    <0.001 |
|             ui_wr_data0                                                                                               |     0.011 |
|               pointer_ram.rams[0].RAM32M0                                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                   |    <0.001 |
|     proc_sys_reset_1                                                                                                  |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         EXT_LPF                                                                                                       |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                   |    <0.001 |
|         SEQ                                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                                 |    <0.001 |
|     success                                                                                                           |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|         gpio_core_1                                                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                 |    <0.001 |
|     tx_controller_hier                                                                                                |     0.005 |
|       BIST_CYCLES                                                                                                     |     0.002 |
|         BIST_CYCLES_from_tx_controller                                                                                |    <0.001 |
|           U0                                                                                                          |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                      |    <0.001 |
|                 I_DECODER                                                                                             |    <0.001 |
|             gpio_core_1                                                                                               |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                                             |    <0.001 |
|         axi_clock_converter_BIST_CYC                                                                                  |    <0.001 |
|           inst                                                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|       TX_CONTROLLER_0                                                                                                 |     0.001 |
|         inst                                                                                                          |     0.001 |
|           AXI_TX_CONTROLLER_v1_0_S00_AXI_inst                                                                         |     0.001 |
|             counter_logic_inst                                                                                        |    <0.001 |
|       axi_clock_converter_1                                                                                           |     0.001 |
|         inst                                                                                                          |     0.001 |
|           gen_clock_conv.gen_async_lite_conv.ar_handshake                                                             |    <0.001 |
|             handshake                                                                                                 |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.aw_handshake                                                             |    <0.001 |
|             handshake                                                                                                 |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.b_handshake                                                              |    <0.001 |
|             handshake                                                                                                 |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.r_handshake                                                              |    <0.001 |
|             handshake                                                                                                 |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.w_handshake                                                              |    <0.001 |
|             handshake                                                                                                 |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|       done_BIST                                                                                                       |    <0.001 |
|         BIST_END_from_tx_controller                                                                                   |    <0.001 |
|           U0                                                                                                          |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                      |    <0.001 |
|                 I_DECODER                                                                                             |    <0.001 |
|             gpio_core_1                                                                                               |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                                             |    <0.001 |
|         axi_clock_converter_BIST_END                                                                                  |    <0.001 |
|           inst                                                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|       done_LV1A                                                                                                       |    <0.001 |
|         axi_clock_converter_done                                                                                      |    <0.001 |
|           inst                                                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                           |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                            |    <0.001 |
|               handshake                                                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                          |    <0.001 |
|         done_from_tx_controller                                                                                       |    <0.001 |
|           U0                                                                                                          |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                      |    <0.001 |
|                 I_DECODER                                                                                             |    <0.001 |
|             gpio_core_1                                                                                               |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                                                             |    <0.001 |
|     xlconstant_0                                                                                                      |     0.000 |
|     xlslice_0                                                                                                         |     0.000 |
|   mdio_mdc_mdio_iobuf                                                                                                 |    <0.001 |
+-----------------------------------------------------------------------------------------------------------------------+-----------+


