// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s (
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        in_elem_data_4_V_read,
        in_elem_data_5_V_read,
        in_elem_data_6_V_read,
        in_elem_data_7_V_read,
        in_elem_data_8_V_read,
        in_elem_data_9_V_read,
        in_elem_data_10_V_read,
        in_elem_data_11_V_read,
        in_elem_data_12_V_read,
        in_elem_data_13_V_read,
        in_elem_data_14_V_read,
        in_elem_data_15_V_read,
        in_elem_data_16_V_read,
        in_elem_data_17_V_read,
        in_elem_data_18_V_read,
        in_elem_data_19_V_read,
        in_elem_data_20_V_read,
        in_elem_data_21_V_read,
        in_elem_data_22_V_read,
        in_elem_data_23_V_read,
        in_elem_data_24_V_read,
        in_elem_data_25_V_read,
        in_elem_data_26_V_read,
        in_elem_data_27_V_read,
        in_elem_data_28_V_read,
        in_elem_data_29_V_read,
        in_elem_data_30_V_read,
        in_elem_data_31_V_read,
        data_window_0_V_read,
        data_window_1_V_read,
        data_window_2_V_read,
        data_window_3_V_read,
        data_window_4_V_read,
        data_window_5_V_read,
        data_window_6_V_read,
        data_window_7_V_read,
        data_window_8_V_read,
        data_window_9_V_read,
        data_window_10_V_read,
        data_window_11_V_read,
        data_window_12_V_read,
        data_window_13_V_read,
        data_window_14_V_read,
        data_window_15_V_read,
        data_window_16_V_read,
        data_window_17_V_read,
        data_window_18_V_read,
        data_window_19_V_read,
        data_window_20_V_read,
        data_window_21_V_read,
        data_window_22_V_read,
        data_window_23_V_read,
        data_window_24_V_read,
        data_window_25_V_read,
        data_window_26_V_read,
        data_window_27_V_read,
        data_window_28_V_read,
        data_window_29_V_read,
        data_window_30_V_read,
        data_window_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);


output   ap_ready;
input  [19:0] in_elem_data_0_V_read;
input  [19:0] in_elem_data_1_V_read;
input  [19:0] in_elem_data_2_V_read;
input  [19:0] in_elem_data_3_V_read;
input  [19:0] in_elem_data_4_V_read;
input  [19:0] in_elem_data_5_V_read;
input  [19:0] in_elem_data_6_V_read;
input  [19:0] in_elem_data_7_V_read;
input  [19:0] in_elem_data_8_V_read;
input  [19:0] in_elem_data_9_V_read;
input  [19:0] in_elem_data_10_V_read;
input  [19:0] in_elem_data_11_V_read;
input  [19:0] in_elem_data_12_V_read;
input  [19:0] in_elem_data_13_V_read;
input  [19:0] in_elem_data_14_V_read;
input  [19:0] in_elem_data_15_V_read;
input  [19:0] in_elem_data_16_V_read;
input  [19:0] in_elem_data_17_V_read;
input  [19:0] in_elem_data_18_V_read;
input  [19:0] in_elem_data_19_V_read;
input  [19:0] in_elem_data_20_V_read;
input  [19:0] in_elem_data_21_V_read;
input  [19:0] in_elem_data_22_V_read;
input  [19:0] in_elem_data_23_V_read;
input  [19:0] in_elem_data_24_V_read;
input  [19:0] in_elem_data_25_V_read;
input  [19:0] in_elem_data_26_V_read;
input  [19:0] in_elem_data_27_V_read;
input  [19:0] in_elem_data_28_V_read;
input  [19:0] in_elem_data_29_V_read;
input  [19:0] in_elem_data_30_V_read;
input  [19:0] in_elem_data_31_V_read;
input  [15:0] data_window_0_V_read;
input  [15:0] data_window_1_V_read;
input  [15:0] data_window_2_V_read;
input  [15:0] data_window_3_V_read;
input  [15:0] data_window_4_V_read;
input  [15:0] data_window_5_V_read;
input  [15:0] data_window_6_V_read;
input  [15:0] data_window_7_V_read;
input  [15:0] data_window_8_V_read;
input  [15:0] data_window_9_V_read;
input  [15:0] data_window_10_V_read;
input  [15:0] data_window_11_V_read;
input  [15:0] data_window_12_V_read;
input  [15:0] data_window_13_V_read;
input  [15:0] data_window_14_V_read;
input  [15:0] data_window_15_V_read;
input  [15:0] data_window_16_V_read;
input  [15:0] data_window_17_V_read;
input  [15:0] data_window_18_V_read;
input  [15:0] data_window_19_V_read;
input  [15:0] data_window_20_V_read;
input  [15:0] data_window_21_V_read;
input  [15:0] data_window_22_V_read;
input  [15:0] data_window_23_V_read;
input  [15:0] data_window_24_V_read;
input  [15:0] data_window_25_V_read;
input  [15:0] data_window_26_V_read;
input  [15:0] data_window_27_V_read;
input  [15:0] data_window_28_V_read;
input  [15:0] data_window_29_V_read;
input  [15:0] data_window_30_V_read;
input  [15:0] data_window_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;

wire   [14:0] trunc_ln731_fu_522_p1;
wire   [15:0] data_pack_0_V_fu_526_p3;
wire   [14:0] trunc_ln731_1_fu_540_p1;
wire   [15:0] data_pack_0_V_1_fu_544_p3;
wire   [14:0] trunc_ln731_2_fu_558_p1;
wire   [15:0] data_pack_0_V_2_fu_562_p3;
wire   [14:0] trunc_ln731_3_fu_576_p1;
wire   [15:0] data_pack_0_V_3_fu_580_p3;
wire   [14:0] trunc_ln731_4_fu_594_p1;
wire   [15:0] data_pack_0_V_4_fu_598_p3;
wire   [14:0] trunc_ln731_5_fu_612_p1;
wire   [15:0] data_pack_0_V_5_fu_616_p3;
wire   [14:0] trunc_ln731_6_fu_630_p1;
wire   [15:0] data_pack_0_V_6_fu_634_p3;
wire   [14:0] trunc_ln731_7_fu_648_p1;
wire   [15:0] data_pack_0_V_7_fu_652_p3;
wire   [14:0] trunc_ln731_8_fu_666_p1;
wire   [15:0] data_pack_0_V_8_fu_670_p3;
wire   [14:0] trunc_ln731_9_fu_684_p1;
wire   [15:0] data_pack_0_V_9_fu_688_p3;
wire   [14:0] trunc_ln731_10_fu_702_p1;
wire   [15:0] data_pack_0_V_10_fu_706_p3;
wire   [14:0] trunc_ln731_11_fu_720_p1;
wire   [15:0] data_pack_0_V_11_fu_724_p3;
wire   [14:0] trunc_ln731_12_fu_738_p1;
wire   [15:0] data_pack_0_V_12_fu_742_p3;
wire   [14:0] trunc_ln731_13_fu_756_p1;
wire   [15:0] data_pack_0_V_13_fu_760_p3;
wire   [14:0] trunc_ln731_14_fu_774_p1;
wire   [15:0] data_pack_0_V_14_fu_778_p3;
wire   [14:0] trunc_ln731_15_fu_792_p1;
wire   [15:0] data_pack_0_V_15_fu_796_p3;
wire   [14:0] trunc_ln731_16_fu_810_p1;
wire   [15:0] data_pack_0_V_16_fu_814_p3;
wire   [14:0] trunc_ln731_17_fu_828_p1;
wire   [15:0] data_pack_0_V_17_fu_832_p3;
wire   [14:0] trunc_ln731_18_fu_846_p1;
wire   [15:0] data_pack_0_V_18_fu_850_p3;
wire   [14:0] trunc_ln731_19_fu_864_p1;
wire   [15:0] data_pack_0_V_19_fu_868_p3;
wire   [14:0] trunc_ln731_20_fu_882_p1;
wire   [15:0] data_pack_0_V_20_fu_886_p3;
wire   [14:0] trunc_ln731_21_fu_900_p1;
wire   [15:0] data_pack_0_V_21_fu_904_p3;
wire   [14:0] trunc_ln731_22_fu_918_p1;
wire   [15:0] data_pack_0_V_22_fu_922_p3;
wire   [14:0] trunc_ln731_23_fu_936_p1;
wire   [15:0] data_pack_0_V_23_fu_940_p3;
wire   [14:0] trunc_ln731_24_fu_954_p1;
wire   [15:0] data_pack_0_V_24_fu_958_p3;
wire   [14:0] trunc_ln731_25_fu_972_p1;
wire   [15:0] data_pack_0_V_25_fu_976_p3;
wire   [14:0] trunc_ln731_26_fu_990_p1;
wire   [15:0] data_pack_0_V_26_fu_994_p3;
wire   [14:0] trunc_ln731_27_fu_1008_p1;
wire   [15:0] data_pack_0_V_27_fu_1012_p3;
wire   [14:0] trunc_ln731_28_fu_1026_p1;
wire   [15:0] data_pack_0_V_28_fu_1030_p3;
wire   [14:0] trunc_ln731_29_fu_1044_p1;
wire   [15:0] data_pack_0_V_29_fu_1048_p3;
wire   [14:0] trunc_ln731_30_fu_1062_p1;
wire   [15:0] data_pack_0_V_30_fu_1066_p3;
wire   [14:0] trunc_ln731_31_fu_1080_p1;
wire   [15:0] data_pack_0_V_31_fu_1084_p3;
wire   [15:0] add_ln703_fu_534_p2;
wire   [15:0] add_ln703_3186_fu_552_p2;
wire   [15:0] add_ln703_3187_fu_570_p2;
wire   [15:0] add_ln703_3188_fu_588_p2;
wire   [15:0] add_ln703_3189_fu_606_p2;
wire   [15:0] add_ln703_3190_fu_624_p2;
wire   [15:0] add_ln703_3191_fu_642_p2;
wire   [15:0] add_ln703_3192_fu_660_p2;
wire   [15:0] add_ln703_3193_fu_678_p2;
wire   [15:0] add_ln703_3194_fu_696_p2;
wire   [15:0] add_ln703_3195_fu_714_p2;
wire   [15:0] add_ln703_3196_fu_732_p2;
wire   [15:0] add_ln703_3197_fu_750_p2;
wire   [15:0] add_ln703_3198_fu_768_p2;
wire   [15:0] add_ln703_3199_fu_786_p2;
wire   [15:0] add_ln703_3200_fu_804_p2;
wire   [15:0] add_ln703_3201_fu_822_p2;
wire   [15:0] add_ln703_3202_fu_840_p2;
wire   [15:0] add_ln703_3203_fu_858_p2;
wire   [15:0] add_ln703_3204_fu_876_p2;
wire   [15:0] add_ln703_3205_fu_894_p2;
wire   [15:0] add_ln703_3206_fu_912_p2;
wire   [15:0] add_ln703_3207_fu_930_p2;
wire   [15:0] add_ln703_3208_fu_948_p2;
wire   [15:0] add_ln703_3209_fu_966_p2;
wire   [15:0] add_ln703_3210_fu_984_p2;
wire   [15:0] add_ln703_3211_fu_1002_p2;
wire   [15:0] add_ln703_3212_fu_1020_p2;
wire   [15:0] add_ln703_3213_fu_1038_p2;
wire   [15:0] add_ln703_3214_fu_1056_p2;
wire   [15:0] add_ln703_3215_fu_1074_p2;
wire   [15:0] add_ln703_3216_fu_1092_p2;

assign add_ln703_3186_fu_552_p2 = (data_window_1_V_read + data_pack_0_V_1_fu_544_p3);

assign add_ln703_3187_fu_570_p2 = (data_window_2_V_read + data_pack_0_V_2_fu_562_p3);

assign add_ln703_3188_fu_588_p2 = (data_window_3_V_read + data_pack_0_V_3_fu_580_p3);

assign add_ln703_3189_fu_606_p2 = (data_window_4_V_read + data_pack_0_V_4_fu_598_p3);

assign add_ln703_3190_fu_624_p2 = (data_window_5_V_read + data_pack_0_V_5_fu_616_p3);

assign add_ln703_3191_fu_642_p2 = (data_window_6_V_read + data_pack_0_V_6_fu_634_p3);

assign add_ln703_3192_fu_660_p2 = (data_window_7_V_read + data_pack_0_V_7_fu_652_p3);

assign add_ln703_3193_fu_678_p2 = (data_window_8_V_read + data_pack_0_V_8_fu_670_p3);

assign add_ln703_3194_fu_696_p2 = (data_window_9_V_read + data_pack_0_V_9_fu_688_p3);

assign add_ln703_3195_fu_714_p2 = (data_window_10_V_read + data_pack_0_V_10_fu_706_p3);

assign add_ln703_3196_fu_732_p2 = (data_window_11_V_read + data_pack_0_V_11_fu_724_p3);

assign add_ln703_3197_fu_750_p2 = (data_window_12_V_read + data_pack_0_V_12_fu_742_p3);

assign add_ln703_3198_fu_768_p2 = (data_window_13_V_read + data_pack_0_V_13_fu_760_p3);

assign add_ln703_3199_fu_786_p2 = (data_window_14_V_read + data_pack_0_V_14_fu_778_p3);

assign add_ln703_3200_fu_804_p2 = (data_window_15_V_read + data_pack_0_V_15_fu_796_p3);

assign add_ln703_3201_fu_822_p2 = (data_window_16_V_read + data_pack_0_V_16_fu_814_p3);

assign add_ln703_3202_fu_840_p2 = (data_window_17_V_read + data_pack_0_V_17_fu_832_p3);

assign add_ln703_3203_fu_858_p2 = (data_window_18_V_read + data_pack_0_V_18_fu_850_p3);

assign add_ln703_3204_fu_876_p2 = (data_window_19_V_read + data_pack_0_V_19_fu_868_p3);

assign add_ln703_3205_fu_894_p2 = (data_window_20_V_read + data_pack_0_V_20_fu_886_p3);

assign add_ln703_3206_fu_912_p2 = (data_window_21_V_read + data_pack_0_V_21_fu_904_p3);

assign add_ln703_3207_fu_930_p2 = (data_window_22_V_read + data_pack_0_V_22_fu_922_p3);

assign add_ln703_3208_fu_948_p2 = (data_window_23_V_read + data_pack_0_V_23_fu_940_p3);

assign add_ln703_3209_fu_966_p2 = (data_window_24_V_read + data_pack_0_V_24_fu_958_p3);

assign add_ln703_3210_fu_984_p2 = (data_window_25_V_read + data_pack_0_V_25_fu_976_p3);

assign add_ln703_3211_fu_1002_p2 = (data_window_26_V_read + data_pack_0_V_26_fu_994_p3);

assign add_ln703_3212_fu_1020_p2 = (data_window_27_V_read + data_pack_0_V_27_fu_1012_p3);

assign add_ln703_3213_fu_1038_p2 = (data_window_28_V_read + data_pack_0_V_28_fu_1030_p3);

assign add_ln703_3214_fu_1056_p2 = (data_window_29_V_read + data_pack_0_V_29_fu_1048_p3);

assign add_ln703_3215_fu_1074_p2 = (data_window_30_V_read + data_pack_0_V_30_fu_1066_p3);

assign add_ln703_3216_fu_1092_p2 = (data_window_31_V_read + data_pack_0_V_31_fu_1084_p3);

assign add_ln703_fu_534_p2 = (data_window_0_V_read + data_pack_0_V_fu_526_p3);

assign ap_ready = 1'b1;

assign ap_return_0 = add_ln703_fu_534_p2;

assign ap_return_1 = add_ln703_3186_fu_552_p2;

assign ap_return_10 = add_ln703_3195_fu_714_p2;

assign ap_return_11 = add_ln703_3196_fu_732_p2;

assign ap_return_12 = add_ln703_3197_fu_750_p2;

assign ap_return_13 = add_ln703_3198_fu_768_p2;

assign ap_return_14 = add_ln703_3199_fu_786_p2;

assign ap_return_15 = add_ln703_3200_fu_804_p2;

assign ap_return_16 = add_ln703_3201_fu_822_p2;

assign ap_return_17 = add_ln703_3202_fu_840_p2;

assign ap_return_18 = add_ln703_3203_fu_858_p2;

assign ap_return_19 = add_ln703_3204_fu_876_p2;

assign ap_return_2 = add_ln703_3187_fu_570_p2;

assign ap_return_20 = add_ln703_3205_fu_894_p2;

assign ap_return_21 = add_ln703_3206_fu_912_p2;

assign ap_return_22 = add_ln703_3207_fu_930_p2;

assign ap_return_23 = add_ln703_3208_fu_948_p2;

assign ap_return_24 = add_ln703_3209_fu_966_p2;

assign ap_return_25 = add_ln703_3210_fu_984_p2;

assign ap_return_26 = add_ln703_3211_fu_1002_p2;

assign ap_return_27 = add_ln703_3212_fu_1020_p2;

assign ap_return_28 = add_ln703_3213_fu_1038_p2;

assign ap_return_29 = add_ln703_3214_fu_1056_p2;

assign ap_return_3 = add_ln703_3188_fu_588_p2;

assign ap_return_30 = add_ln703_3215_fu_1074_p2;

assign ap_return_31 = add_ln703_3216_fu_1092_p2;

assign ap_return_4 = add_ln703_3189_fu_606_p2;

assign ap_return_5 = add_ln703_3190_fu_624_p2;

assign ap_return_6 = add_ln703_3191_fu_642_p2;

assign ap_return_7 = add_ln703_3192_fu_660_p2;

assign ap_return_8 = add_ln703_3193_fu_678_p2;

assign ap_return_9 = add_ln703_3194_fu_696_p2;

assign data_pack_0_V_10_fu_706_p3 = {{trunc_ln731_10_fu_702_p1}, {1'd0}};

assign data_pack_0_V_11_fu_724_p3 = {{trunc_ln731_11_fu_720_p1}, {1'd0}};

assign data_pack_0_V_12_fu_742_p3 = {{trunc_ln731_12_fu_738_p1}, {1'd0}};

assign data_pack_0_V_13_fu_760_p3 = {{trunc_ln731_13_fu_756_p1}, {1'd0}};

assign data_pack_0_V_14_fu_778_p3 = {{trunc_ln731_14_fu_774_p1}, {1'd0}};

assign data_pack_0_V_15_fu_796_p3 = {{trunc_ln731_15_fu_792_p1}, {1'd0}};

assign data_pack_0_V_16_fu_814_p3 = {{trunc_ln731_16_fu_810_p1}, {1'd0}};

assign data_pack_0_V_17_fu_832_p3 = {{trunc_ln731_17_fu_828_p1}, {1'd0}};

assign data_pack_0_V_18_fu_850_p3 = {{trunc_ln731_18_fu_846_p1}, {1'd0}};

assign data_pack_0_V_19_fu_868_p3 = {{trunc_ln731_19_fu_864_p1}, {1'd0}};

assign data_pack_0_V_1_fu_544_p3 = {{trunc_ln731_1_fu_540_p1}, {1'd0}};

assign data_pack_0_V_20_fu_886_p3 = {{trunc_ln731_20_fu_882_p1}, {1'd0}};

assign data_pack_0_V_21_fu_904_p3 = {{trunc_ln731_21_fu_900_p1}, {1'd0}};

assign data_pack_0_V_22_fu_922_p3 = {{trunc_ln731_22_fu_918_p1}, {1'd0}};

assign data_pack_0_V_23_fu_940_p3 = {{trunc_ln731_23_fu_936_p1}, {1'd0}};

assign data_pack_0_V_24_fu_958_p3 = {{trunc_ln731_24_fu_954_p1}, {1'd0}};

assign data_pack_0_V_25_fu_976_p3 = {{trunc_ln731_25_fu_972_p1}, {1'd0}};

assign data_pack_0_V_26_fu_994_p3 = {{trunc_ln731_26_fu_990_p1}, {1'd0}};

assign data_pack_0_V_27_fu_1012_p3 = {{trunc_ln731_27_fu_1008_p1}, {1'd0}};

assign data_pack_0_V_28_fu_1030_p3 = {{trunc_ln731_28_fu_1026_p1}, {1'd0}};

assign data_pack_0_V_29_fu_1048_p3 = {{trunc_ln731_29_fu_1044_p1}, {1'd0}};

assign data_pack_0_V_2_fu_562_p3 = {{trunc_ln731_2_fu_558_p1}, {1'd0}};

assign data_pack_0_V_30_fu_1066_p3 = {{trunc_ln731_30_fu_1062_p1}, {1'd0}};

assign data_pack_0_V_31_fu_1084_p3 = {{trunc_ln731_31_fu_1080_p1}, {1'd0}};

assign data_pack_0_V_3_fu_580_p3 = {{trunc_ln731_3_fu_576_p1}, {1'd0}};

assign data_pack_0_V_4_fu_598_p3 = {{trunc_ln731_4_fu_594_p1}, {1'd0}};

assign data_pack_0_V_5_fu_616_p3 = {{trunc_ln731_5_fu_612_p1}, {1'd0}};

assign data_pack_0_V_6_fu_634_p3 = {{trunc_ln731_6_fu_630_p1}, {1'd0}};

assign data_pack_0_V_7_fu_652_p3 = {{trunc_ln731_7_fu_648_p1}, {1'd0}};

assign data_pack_0_V_8_fu_670_p3 = {{trunc_ln731_8_fu_666_p1}, {1'd0}};

assign data_pack_0_V_9_fu_688_p3 = {{trunc_ln731_9_fu_684_p1}, {1'd0}};

assign data_pack_0_V_fu_526_p3 = {{trunc_ln731_fu_522_p1}, {1'd0}};

assign trunc_ln731_10_fu_702_p1 = in_elem_data_10_V_read[14:0];

assign trunc_ln731_11_fu_720_p1 = in_elem_data_11_V_read[14:0];

assign trunc_ln731_12_fu_738_p1 = in_elem_data_12_V_read[14:0];

assign trunc_ln731_13_fu_756_p1 = in_elem_data_13_V_read[14:0];

assign trunc_ln731_14_fu_774_p1 = in_elem_data_14_V_read[14:0];

assign trunc_ln731_15_fu_792_p1 = in_elem_data_15_V_read[14:0];

assign trunc_ln731_16_fu_810_p1 = in_elem_data_16_V_read[14:0];

assign trunc_ln731_17_fu_828_p1 = in_elem_data_17_V_read[14:0];

assign trunc_ln731_18_fu_846_p1 = in_elem_data_18_V_read[14:0];

assign trunc_ln731_19_fu_864_p1 = in_elem_data_19_V_read[14:0];

assign trunc_ln731_1_fu_540_p1 = in_elem_data_1_V_read[14:0];

assign trunc_ln731_20_fu_882_p1 = in_elem_data_20_V_read[14:0];

assign trunc_ln731_21_fu_900_p1 = in_elem_data_21_V_read[14:0];

assign trunc_ln731_22_fu_918_p1 = in_elem_data_22_V_read[14:0];

assign trunc_ln731_23_fu_936_p1 = in_elem_data_23_V_read[14:0];

assign trunc_ln731_24_fu_954_p1 = in_elem_data_24_V_read[14:0];

assign trunc_ln731_25_fu_972_p1 = in_elem_data_25_V_read[14:0];

assign trunc_ln731_26_fu_990_p1 = in_elem_data_26_V_read[14:0];

assign trunc_ln731_27_fu_1008_p1 = in_elem_data_27_V_read[14:0];

assign trunc_ln731_28_fu_1026_p1 = in_elem_data_28_V_read[14:0];

assign trunc_ln731_29_fu_1044_p1 = in_elem_data_29_V_read[14:0];

assign trunc_ln731_2_fu_558_p1 = in_elem_data_2_V_read[14:0];

assign trunc_ln731_30_fu_1062_p1 = in_elem_data_30_V_read[14:0];

assign trunc_ln731_31_fu_1080_p1 = in_elem_data_31_V_read[14:0];

assign trunc_ln731_3_fu_576_p1 = in_elem_data_3_V_read[14:0];

assign trunc_ln731_4_fu_594_p1 = in_elem_data_4_V_read[14:0];

assign trunc_ln731_5_fu_612_p1 = in_elem_data_5_V_read[14:0];

assign trunc_ln731_6_fu_630_p1 = in_elem_data_6_V_read[14:0];

assign trunc_ln731_7_fu_648_p1 = in_elem_data_7_V_read[14:0];

assign trunc_ln731_8_fu_666_p1 = in_elem_data_8_V_read[14:0];

assign trunc_ln731_9_fu_684_p1 = in_elem_data_9_V_read[14:0];

assign trunc_ln731_fu_522_p1 = in_elem_data_0_V_read[14:0];

endmodule //compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
