<!DOCTYPE html>
<html class="fa-events-icons-ready gr__amahzoon_github_io">

<head>
	<meta http-equiv="content-type" content="text/html; charset=UTF-8">
	<meta charset="utf-8">
	<meta content="IE=edge" http-equiv="X-UA-Compatible">
	<meta content="width=device-width, initial-scale=1" name="viewport">
	<title>Alireza Mahzoon</title>
	<link href="Alireza%20Mahzoon_files/bootstrap.css" rel="stylesheet">
	<link href="Alireza%20Mahzoon_files/custom.css" rel="stylesheet">
	<script type="text/javascript" async="" src="Alireza%20Mahzoon_files/analytics.js"></script>
	<script src="Alireza%20Mahzoon_files/02858a71b6.js"></script>
	<link href="Alireza%20Mahzoon_files/02858a71b6.css" media="all" rel="stylesheet">
	<link href="Alireza%20Mahzoon_files/lstools.css" rel="stylesheet">
	<!-- Global site tag (gtag.js) - Google Analytics -->
	<script async src="https://www.googletagmanager.com/gtag/js?id=UA-144206473-1"></script>
	<script>
		window.dataLayer = window.dataLayer || [];
		function gtag() { dataLayer.push(arguments); }
		gtag('js', new Date());

		gtag('config', 'UA-144206473-1');
	</script>
</head>



<body data-gr-c-s-loaded="true">
	<br>
	<div class="container" id="main-container">
		<div class="row" id="main-row">
			<div class="col-md" style="float:none;margin:auto;">
				<img id="nav-picture" src="Alireza%20Mahzoon_files/photo.png" align="middle">
			</div>

			<div class="col-md-2.5" style="float:none;margin:auto;">
				<br>
				<h1 style="margin-top: 0px;font-size:300%;">Alireza Mahzoon</h1>
				<font size="4">Group of Computer Architecture (AGRA), University of Bremen</font>
				<br><br>
				<b>Address:</b>
				<br>
				<font size="3">Bibliothekstraße 5 (MZH)</font>
				<br>
				<font size="3">28359 Bremen, Germany</font>
				<br><br>
				<b>Contact:</b>
				<br>
				<i aria-hidden="true" class="fa fa-phone"></i>
				+49 421 218 63959
				<br>
				<i aria-hidden="true" class="fa fa-envelope"></i>
				<a href="mailto:mahzoon@informatik.uni-bremen.de">mahzoon@informatik.uni-bremen.de</a>
				<br>
				<i aria-hidden="true" class="fa fa-linkedin"></i>
				<a href="https://www.linkedin.com/in/alireza-mahzoon-5b429a180/" target="_blank">LinkedIn</a>
				<br>
				<br>
			</div>

		</div>
	</div>


	<br>
	<br>
	<br>
	<div class="row" id="main-row">
		<div class="col-md-8" style="float:none;margin:auto;">
			<p style="text-align: justify">
				<font size="4">
					Alireza Mahzoon is a Ph.D. candidate in the institute of Computer Science at the
					<a href="https://www.uni-bremen.de/en/" target="_blank">University of Bremen</a>.
					He received the B.Sc. degree in
					Electrical engineering from the <b>K. N. Toosi University of Technology</b>, Tehran, Iran, in 2013,
					and M.Sc. degree in
					Digital Systems from the School of Electrical and Computer Engineering (<a
						href="https://ece.ut.ac.ir/en/ece" target="_blank">ECE</a>) at the <b>University of Tehran</b>
					(<a href="https://www.ut.ac.ir/en" target="_blank">UT</a>),
					Tehran, Iran, in 2016. He is currently a member of the Group of Computer Architecture (<a
						href="http://www.informatik.uni-bremen.de/agra/eng/" target="_blank">AGRA</a>)
					working with Professor
					<a href="http://www.rolfdrechsler.de/" target="_blank">Rolf Drechsler</a>.

					His research interests are formal verification, debugging, arithmetic circuits, and high level
					synthsis.
				</font>
			</p>
			<br>
			<br>

			<h1>Research Interests</h1>
			<br>
			<div class="text">
				<font size="4">Formal verification, Arithmetic Circuits, Electronic Design Automation (EDA), High Level
					Synthsis</font>
			</div>
			<br>

			<h1>Awards</h1>
			<br>
			<ul style="list-style-type:square;">
				<li>
					<div class="text">
						<font size="4">IEEE/ACM William J. McCalla ICCAD 2018 <b>Best Paper Award</b></font>
					</div>
				</li>
				<br>
				<li>
					<div class="text">
						<font size="4">2018 IEEE ISVLSI Travel Grant</font>
					</div>
				</li>
				<br>
				<li>
					<div class="text">
						<font size="4">Ph.D. scholarship award from the German Academic Exchange Service (DAAD)</font>
					</div>
				</li>
			</ul>
			<br>
			<h1>Tools</h1>
			<br>
			<ul style="list-style-type:square;">
				<li>
					<div class="text">
						<font size="4">GenMul: A Multiplier Generator Tool [IWLS'19]
							<a href="http://www.informatik.uni-bremen.de/agra/sca-verification/genmul.html"
								target="_blank">[Website]</a>
							<a href="https://github.com/amahzoon/genmul" target="_blank">[Github]</a></font>
					</div>
				</li>
				<br>
				<li>
					<div class="text">
						<font size="4">RevSCA: Combining Reverse Engineering and Computer Algebra to Verify Dirty
							Multipliers [DAC'19]
							<a href="http://www.informatik.uni-bremen.de/agra/sca-verification/revsca.html"
								target="_blank">[Website]</a>
							<a href="https://github.com/amahzoon/revsca" target="_blank">[Github]</a>
						</font>
					</div>
				</li>
				<br>
				<li>
					<div class="text">
						<font size="4">PolyCleaner: An SCA-based Formal Method to Verify Non-trivial Million-gate
							Multipliers [ICCAD'18]
							<a href="http://www.informatik.uni-bremen.de/agra/sca-verification/polycleaner.html"
								target="_blank">[Website]</a>
							<a href="https://github.com/amahzoon/PolyCleaner" target="_blank">[Github]</a>
						</font>
					</div>
				</li>
			</ul>
			<br>

			<h1> Publications</h1>
			<br>
			<ul style="list-style-type:square;">
				<li>
					<div class="text">
						<font size="3">
							Towards Formal Verification of Optimized and Industrial Multipliers
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Daniel Große,  Christoph Scholl, Rolf Drechsler
					<br>
					Design, Automation and Test in Europe (DATE), 2020 (to appear).
				</font>
				<br>
				<br>
				
				<li>
					<div class="text">
						<font size="3">
							GenMul: Generating Architecturally Complex Multipliers to Challenge Formal Verification
							Tools
							<a href="https://github.com/amahzoon/genmul" target="_blank">[Github]</a>
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Daniel Große, Rolf Drechsler
					<br>
					International Workshop on Logic & Synthesis (IWLS), 2019.
				</font>
				<br>
				<br>


				<li>
					<div class="text">
						<font size="3">
							<a href="http://www.informatik.uni-bremen.de/agra/doc/konf/2019DAC_RevSCA.pdf"
								target="_blank"><u>RevSCA: Using Reverse Engineering to Bring Light into Backward
									Rewriting for Big and Dirty Multipliers</u></a>
							<a href="https://github.com/amahzoon/revsca" target="_blank">[Github]</a>
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Daniel Große, Rolf Drechsler
					<br>
					Design Automation Conference (DAC), 2019.
				</font>
				<br>
				<br>

				<li>
					<div class="text">
						<font size="3">
							<a href="http://www.informatik.uni-bremen.de/agra/doc/konf/2018ICCAD_PolyCleaner.pdf"
								target="_blank"><u>PolyCleaner: Clean your Polynomials before Backward Rewriting to
									Verify Million-gate Multipliers</u></a>
							<font color="red"><b>(Best Paper Award)</b></font>
							<a href="https://github.com/amahzoon/polyCleaner" target="_blank">[Github]</a>
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Daniel Große, Rolf Drechsler
					<br>
					International Conference on Computer Aided Design (ICCAD), 2018.
				</font>
				<br>
				<br>

				<li>
					<div class="text">
						<font size="3">
							<a href="http://www.informatik.uni-bremen.de/agra/doc/konf/2018ISVLSI_SCASAT_DebuggingAndFixing.pdf"
								target="_blank"><u>Combining Symbolic Computer Algebra and Boolean Satisfiability for
									Automatic Debugging and Fixing of Complex Multipliers</u></a>
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Daniel Große, Rolf Drechsler
					<br>
					IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2018.
				</font>
				<br>
				<br>


				<li>
					<div class="text">
						<font size="3">
							Systematic Design Space Exploration of Floating-Point Expressions on FPGA
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Bijan Alizadeh
					<br>
					IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS II), 2016.
				</font>
				<br>
				<br>

				<li>
					<div class="text">
						<font size="3">
							OptiFEX: A Framework for Exploring Area-efficient Floating Point Expressions on FPGAs with
							Optimized Exponent/Mantissa Widths
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Bijan Alizadeh
					<br>
					IEEE Transactions on Very Large Scale Integration VLSI Systems (TVLSI), 2016.
				</font>
				<br>
				<br>

				<li>
					<div class="text">
						<font size="3">
							Multi-objective Optimization of Floating Point Arithmetic Expressions Using Iterative
							Factorization
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Bijan Alizadeh
					<br>
					IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2015.
				</font>
				<br>
				<br>

				<li>
					<div class="text">
						<font size="3">
							HOFEX: High Level Optimization of Floating Point Expressions for Implementation on FPGAs
						</font>
					</div>
				</li>
				<font size="3">
					<b>Alireza Mahzoon</b>, Bijan Alizadeh, Masahiro Fujita
					<br>
					International Workshop on Logic & Synthesis (IWLS), 2015.
				</font>
				<br>
				<br>

			</ul>
			<font size="4">

				<br>
			</font>
		</div>
		<font size="4">
		</font>
	</div>
	<font size="4">



	</font>
</body>

</html>