{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444935893038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 64-Bit " "Running Quartus II 64-Bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444935893039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 15:04:52 2015 " "Processing started: Thu Oct 15 15:04:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444935893039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444935893039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g24_lab1 -c g24_lab1 --convert_bdf_to_vhdl=C:/altera/13.0sp1/color.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off g24_lab1 -c g24_lab1 --convert_bdf_to_vhdl=C:/altera/13.0sp1/color.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444935893039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.bdf 1 1 " "Found 1 design units, including 1 entities, in source file color.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.bdf" "" { Schematic "C:/altera/13.0sp1/color.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444935893879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444935893879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444935893955 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "lpm_decode0 VHDL " "Component \"lpm_decode0\" is not instantiated in the \"VHDL\" design because none of its input ports or output ports are connected." {  } { { "color.bdf" "" { Schematic "C:/altera/13.0sp1/color.bdf" { { 72 160 288 248 "inst" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Quartus II" 0 -1 1444935894000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create VHDL File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444935894123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 15:04:54 2015 " "Processing ended: Thu Oct 15 15:04:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444935894123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444935894123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444935894123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444935894123 ""}
