setenv(DESIGN_LATENCY = @{latency})
setenv(CST_ALLOCATION = @{alloc_filepath})
setenv(CST_DATE = @{timings_filepath})
setenv(CST_PORTS = @{ports_filepath})
setenv(HARDWARE_LIB = $LIBRARY/SIGNED_CYCLONE3.xml2)

MatlabAnalyser(@{model_filepath})

hls_LoadIOPorts($CST_PORTS)
hls_LoadInputDate($CST_DATE)
hls_OptimizeGraph($RESSOURCES/arithmetic/reduce_computation.xml)
dyn_SetConstantBitwise(16,1)

contracts-init
contracts-tag

hls_LoadLibrary($HARDWARE_LIB)
hls_FactorizeIdenticalComputations($HARDWARE_LIB)
hls_ComputeASAP()
hls_ComputeALAP($DESIGN_LATENCY)
hls_AllocationForceDirected($CST_ALLOCATION)

hls_ComplexSchedule($CST_ALLOCATION, $HARDWARE_LIB, REGISTER, NORMAL_EFFORT)
hls_ComputeDataLifeTime()
hls_AnalyzeScheduling()

hls_GenDynamicMooreArchitecture2(@{model_vhdl_filepath}, $HARDWARE_LIB)