# Reading pref.tcl
# do PWMgeneration_top_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {PWMgeneration_top.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:58 on May 16,2022
# vcom -reportprogress 300 -93 -work work PWMgeneration_top.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity PWMgeneration_top
# -- Compiling architecture structure of PWMgeneration_top
# End time: 17:19:59 on May 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:25 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watchdog
# -- Compiling architecture behavior of watchdog
# End time: 17:24:25 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:26 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity incdec_duty
# -- Compiling architecture behavior of incdec_duty
# End time: 17:24:26 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:26 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PWM
# -- Compiling architecture behavior of PWM
# End time: 17:24:26 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:26 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWMgeneration_tb
# -- Compiling architecture TestBench of PWMgeneration_tb
# ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:24:26 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:26 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PWMgeneration_top
# -- Compiling architecture RTL of PWMgeneration_top
# End time: 17:24:26 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:24:26 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity set_reset
# -- Compiling architecture behavior of set_reset
# End time: 17:24:26 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.pwmgeneration_tb
# vsim -gui -l msim_transcript work.pwmgeneration_tb 
# Start time: 17:25:01 on May 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pwmgeneration_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pwmgeneration_top(rtl)
# Loading work.pwm(behavior)
# Loading work.set_reset(behavior)
# Loading work.watchdog(behavior)
# Loading work.incdec_duty(behavior)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
run
run
run
run
add wave  \
sim:/pwmgeneration_tb/UUT/incdecdutytest/inc \
sim:/pwmgeneration_tb/UUT/incdecdutytest/dec \
sim:/pwmgeneration_tb/UUT/incdecdutytest/clk \
sim:/pwmgeneration_tb/UUT/incdecdutytest/sel \
sim:/pwmgeneration_tb/UUT/incdecdutytest/duty \
sim:/pwmgeneration_tb/UUT/incdecdutytest/duty_act \
sim:/pwmgeneration_tb/UUT/incdecdutytest/duty_sig \
sim:/pwmgeneration_tb/UUT/incdecdutytest/inc_prev \
sim:/pwmgeneration_tb/UUT/incdecdutytest/dec_prev \
sim:/pwmgeneration_tb/UUT/incdecdutytest/flag_inc \
sim:/pwmgeneration_tb/UUT/incdecdutytest/dutybuck \
sim:/pwmgeneration_tb/UUT/incdecdutytest/dutyboost \
sim:/pwmgeneration_tb/UUT/incdecdutytest/period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
#           Attempting to use alternate WLF file "./wlftc71n6n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc71n6n
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
add wave  \
sim:/pwmgeneration_tb/UUT/PWMtest/PWM_H1 \
sim:/pwmgeneration_tb/UUT/PWMtest/PWM_L1 \
sim:/pwmgeneration_tb/UUT/PWMtest/PWM_H2 \
sim:/pwmgeneration_tb/UUT/PWMtest/PWM_L2
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pwmgeneration_tb/UUT/incdecdutytest
# End time: 17:36:04 on May 16,2022, Elapsed time: 0:11:03
# Errors: 0, Warnings: 2
