// Seed: 832358035
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  always @(posedge id_3 >= -1) begin : LABEL_0
    id_2[-1] <= id_2 == id_2;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd50,
    parameter id_2  = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  output wire _id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [7:0] id_14;
  wire id_15;
  logic [id_13 : -1] id_16 = 1'b0;
  wor id_17;
  wire id_18;
  module_0 modCall_1 (
      id_6,
      id_14,
      id_16
  );
  assign id_14[-1'd0==id_2] = -1 > 1'b0;
  logic id_19;
  assign id_17 = (1);
  timeprecision 1ps;
endmodule
