// Seed: 4004104832
module module_0 (
    output tri0  id_0,
    input  wor   id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_0 = 1;
endmodule
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input wor id_5,
    input wand id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    output tri1 id_16,
    input supply0 id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input tri id_21,
    input wire id_22,
    output wire id_23,
    input tri1 id_24,
    input supply1 id_25,
    output logic id_26,
    input tri1 id_27,
    input supply1 id_28,
    input uwire id_29,
    input wire id_30,
    output uwire id_31,
    output uwire id_32,
    input wor id_33,
    output wand id_34,
    output supply0 id_35,
    input tri1 id_36,
    input tri0 id_37,
    input tri1 id_38,
    input wor id_39,
    input tri1 id_40,
    output supply0 id_41
);
  assign id_12 = module_1 == 1;
  assign id_7  = id_20 ? 1 : 1;
  module_0 modCall_1 (
      id_4,
      id_30,
      id_2,
      id_22,
      id_10
  );
  assign modCall_1.type_2 = 0;
  always @(posedge 1 & 1 !== "" == 1)
    if (id_37) begin : LABEL_0
      id_31 = 1;
      id_26 <= 1;
      id_23 = {id_37, 1};
      fork
        #1 $display;
        id_43;
      join
    end
  wire id_44;
endmodule
