NIOS II is a $32$-bit embedded processor architecture designed specifically for the Altera family of FPGAâ€™s. This is used for [[Computer Architecture]]. Note that [[Register Transfer Notation]] is used to specify what the operation does.

https://cpulator.01xz.net/ - Simulator Link
Choose DE0 for input output support

[[NIOS II Conventions]]
[[NIOS II Sample Instructions]] 
[[NIOS II Example Code]]
