--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y9.G4       net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X57Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y9.BX       net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X57Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y9.BX       net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X57Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y9.G4       net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X57Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.846ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.685 - 0.762)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_4 to ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y153.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_4
    J21.O2               net (fanout=2)        2.643   ftop/gbe0/gmac/gmac/txRS_txData<4>
    J21.OTCLK2           Tioock                0.708   gmii_txd<4>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.203ns logic, 2.643ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.787ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.642 - 0.686)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y133.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X107Y136.G1    net (fanout=5)        0.912   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y137.F1    net (fanout=8)        0.462   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y139.G4    net (fanout=11)       0.442   ftop/gbe0/gmac/gmac/N2
    SLICE_X103Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X105Y141.G3    net (fanout=7)        0.383   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X105Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X107Y145.G2    net (fanout=5)        1.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X107Y145.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (3.928ns logic, 3.859ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.695 - 0.728)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_5 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y164.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_5
    C25.O2               net (fanout=2)        2.481   ftop/gbe0/gmac/gmac/txRS_txData<5>
    C25.OTCLK2           Tioock                0.708   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.304ns logic, 2.481ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.681ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.573 - 0.686)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y133.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X107Y136.G1    net (fanout=5)        0.912   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y137.F1    net (fanout=8)        0.462   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y137.G4    net (fanout=11)       0.418   ftop/gbe0/gmac/gmac/N2
    SLICE_X105Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X102Y139.G4    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X102Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X102Y139.F3    net (fanout=2)        0.041   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X102Y139.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y141.F4    net (fanout=1)        0.250   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y141.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (4.639ns logic, 3.042ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.531 - 0.589)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y48.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X87Y47.G2      net (fanout=5)        0.710   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X87Y47.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y32.F3      net (fanout=40)       1.190   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y32.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X83Y33.SR      net (fanout=1)        0.983   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X83Y33.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (3.569ns logic, 4.159ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.089ns (0.531 - 0.620)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y43.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X87Y46.G3      net (fanout=5)        0.584   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X87Y46.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y32.F3      net (fanout=40)       1.190   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y32.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X83Y33.SR      net (fanout=1)        0.983   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X83Y33.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.641ns logic, 4.033ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.392 - 0.478)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X110Y142.G2    net (fanout=5)        0.436   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X110Y142.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X109Y137.F3    net (fanout=6)        0.773   ftop/gbe0/gmac/gmac/N17
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y139.G4    net (fanout=11)       0.442   ftop/gbe0/gmac/gmac/N2
    SLICE_X103Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X105Y141.G3    net (fanout=7)        0.383   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X105Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X107Y145.G2    net (fanout=5)        1.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X107Y145.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (3.983ns logic, 3.694ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.508 - 0.589)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y48.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X87Y47.G2      net (fanout=5)        0.710   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X87Y47.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y44.G3      net (fanout=40)       1.180   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y44.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X82Y45.SR      net (fanout=1)        0.946   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X82Y45.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.568ns logic, 4.112ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.628 - 0.686)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y133.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X107Y136.G1    net (fanout=5)        0.912   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y137.F1    net (fanout=8)        0.462   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y137.G4    net (fanout=11)       0.418   ftop/gbe0/gmac/gmac/N2
    SLICE_X105Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y139.G1    net (fanout=7)        0.454   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X104Y139.F3    net (fanout=3)        0.041   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X104Y139.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X104Y142.F4    net (fanout=1)        0.250   ftop/gbe0/gmac/gmac/txRS_crc/N34
    SLICE_X104Y142.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (4.639ns logic, 3.063ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.626 - 0.686)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y133.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X107Y136.G1    net (fanout=5)        0.912   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y137.F1    net (fanout=8)        0.462   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y137.G4    net (fanout=11)       0.418   ftop/gbe0/gmac/gmac/N2
    SLICE_X105Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X104Y139.G1    net (fanout=7)        0.454   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X104Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X107Y146.G2    net (fanout=3)        0.943   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X107Y146.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (3.983ns logic, 3.715ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.517 - 0.589)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y48.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X87Y47.G2      net (fanout=5)        0.710   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X87Y47.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X82Y32.F3      net (fanout=40)       1.355   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X82Y32.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N46
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<24>_SW0
    SLICE_X82Y30.SR      net (fanout=1)        0.731   ftop/gbe0/gmac/txfun_inF/N46
    SLICE_X82Y30.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<24>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.608ns logic, 4.072ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.642 - 0.705)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y135.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X107Y136.G3    net (fanout=27)       0.726   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y137.F1    net (fanout=8)        0.462   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y139.G4    net (fanout=11)       0.442   ftop/gbe0/gmac/gmac/N2
    SLICE_X103Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X105Y141.G3    net (fanout=7)        0.383   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X105Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X107Y145.G2    net (fanout=5)        1.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X107Y145.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (4.003ns logic, 3.673ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.508 - 0.620)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y43.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X87Y46.G3      net (fanout=5)        0.584   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X87Y46.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y44.G3      net (fanout=40)       1.180   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y44.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X82Y45.SR      net (fanout=1)        0.946   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X82Y45.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (3.640ns logic, 3.986ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.392 - 0.442)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y137.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X108Y136.G3    net (fanout=5)        0.396   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X108Y136.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X108Y136.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X108Y136.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X109Y137.F4    net (fanout=10)       0.091   ftop/gbe0/gmac/gmac/N34
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y139.G4    net (fanout=11)       0.442   ftop/gbe0/gmac/gmac/N2
    SLICE_X103Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X105Y141.G3    net (fanout=7)        0.383   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X105Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X107Y145.G2    net (fanout=5)        1.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X107Y145.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (4.659ns logic, 3.028ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.531 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y50.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X87Y46.BX      net (fanout=27)       0.771   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X87Y46.F5      Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y32.F3      net (fanout=40)       1.190   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y32.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X83Y33.SR      net (fanout=1)        0.983   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X83Y33.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (3.477ns logic, 4.220ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.531 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y50.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X87Y47.BX      net (fanout=27)       0.771   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X87Y47.F5      Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y32.F3      net (fanout=40)       1.190   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y32.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X83Y33.SR      net (fanout=1)        0.983   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X83Y33.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (3.477ns logic, 4.220ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 5)
  Clock Path Skew:      -0.094ns (0.495 - 0.589)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y48.YQ      Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X87Y47.G2      net (fanout=5)        0.710   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X87Y47.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y40.G2      net (fanout=7)        0.609   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y40.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X84Y31.G2      net (fanout=40)       1.336   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X84Y31.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<22>_SW0
    SLICE_X85Y30.SR      net (fanout=1)        0.992   ftop/gbe0/gmac/txfun_inF/N50
    SLICE_X85Y30.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<22>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (3.623ns logic, 4.017ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.628 - 0.686)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y133.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X107Y136.G1    net (fanout=5)        0.912   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X109Y137.F1    net (fanout=8)        0.462   ftop/gbe0/gmac/gmac/N29
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y137.G3    net (fanout=11)       0.388   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X103Y139.F1    net (fanout=6)        0.864   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X103Y139.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<4>21_SW0
    SLICE_X105Y143.F2    net (fanout=1)        0.535   ftop/gbe0/gmac/gmac/txRS_crc/N30
    SLICE_X105Y143.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (3.985ns logic, 3.687ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.517 - 0.620)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y43.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X87Y46.G3      net (fanout=5)        0.584   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X87Y46.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_3
    SLICE_X87Y46.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X85Y46.F2      net (fanout=3)        0.370   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X85Y46.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.G1      net (fanout=7)        0.906   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X82Y32.F3      net (fanout=40)       1.355   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X82Y32.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N46
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<24>_SW0
    SLICE_X82Y30.SR      net (fanout=1)        0.731   ftop/gbe0/gmac/txfun_inF/N46
    SLICE_X82Y30.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<24>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (3.680ns logic, 3.946ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 7)
  Clock Path Skew:      -0.155ns (0.323 - 0.478)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y143.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X110Y142.G2    net (fanout=5)        0.436   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X110Y142.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X109Y137.F3    net (fanout=6)        0.773   ftop/gbe0/gmac/gmac/N17
    SLICE_X109Y137.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y138.G3    net (fanout=4)        0.526   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y138.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y137.G4    net (fanout=11)       0.418   ftop/gbe0/gmac/gmac/N2
    SLICE_X105Y137.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X102Y139.G4    net (fanout=7)        0.433   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X102Y139.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X102Y139.F3    net (fanout=2)        0.041   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X102Y139.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y141.F4    net (fanout=1)        0.250   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y141.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (4.694ns logic, 2.877ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (0.731 - 0.558)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_28 to ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y72.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_28
    SLICE_X104Y66.BY     net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
    SLICE_X104Y66.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<28>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.289ns logic, 0.478ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (0.731 - 0.558)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_28 to ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y72.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_28
    SLICE_X104Y66.BY     net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
    SLICE_X104Y66.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<28>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.290ns logic, 0.478ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.417 - 0.341)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y86.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X108Y86.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X108Y86.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y87.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X109Y86.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X109Y86.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.067 - 0.058)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y36.XQ      Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X87Y36.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X87Y36.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.032 - 0.041)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y127.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X109Y124.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X109Y124.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.458ns logic, 0.310ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.417 - 0.341)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2
    SLICE_X108Y86.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<2>
    SLICE_X108Y86.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_1 to ftop/gbe0/gmac/rxfun_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y72.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<1>
                                                       ftop/gbe0/gmac/rxfun_sr_1
    SLICE_X99Y72.BX      net (fanout=3)        0.314   ftop/gbe0/gmac/rxfun_sr<1>
    SLICE_X99Y72.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X104Y112.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X104Y112.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_21 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.304 - 0.249)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_21 to ftop/gbe0/gmac/txfun_inF/data1_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y42.XQ      Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<21>
                                                       ftop/gbe0/gmac/txF/dDoutReg_21
    SLICE_X82Y44.BX      net (fanout=2)        0.320   ftop/gbe0/gmac/txF_dD_OUT<21>
    SLICE_X82Y44.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<21>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.519ns logic, 0.320ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y19.XQ      Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X78Y18.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X78Y18.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y68.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X100Y67.BY     net (fanout=2)        0.500   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X100Y67.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.289ns logic, 0.500ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y68.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X100Y67.BY     net (fanout=2)        0.500   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X100Y67.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.290ns logic, 0.500ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.432 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y81.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5
    SLICE_X108Y80.BX     net (fanout=3)        0.355   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>
    SLICE_X108Y80.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.498ns logic, 0.355ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.684 - 0.558)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y73.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X98Y66.BY      net (fanout=2)        0.635   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X98Y66.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.289ns logic, 0.635ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.684 - 0.558)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y73.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X98Y66.BY      net (fanout=2)        0.635   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X98Y66.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.290ns logic, 0.635ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X92Y61.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X92Y61.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.052 - 0.053)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y64.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X92Y63.G2      net (fanout=43)       0.393   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X92Y63.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.416ns logic, 0.393ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.052 - 0.053)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y64.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X92Y63.G2      net (fanout=43)       0.393   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X92Y63.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.416ns logic, 0.393ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y65.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X106Y65.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X106Y65.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X100Y114.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X100Y114.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X100Y114.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X100Y114.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X104Y113.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X104Y113.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X78Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X78Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X92Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X92Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X92Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X92Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X92Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X92Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X92Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X92Y62.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.481ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (0.510 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y58.CE      net (fanout=17)       1.834   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (2.529ns logic, 4.808ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (0.510 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y58.CE      net (fanout=17)       1.834   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (2.529ns logic, 4.808ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.308 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y68.F2      net (fanout=20)       2.976   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y68.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ_SW0
    SLICE_X102Y77.F4     net (fanout=1)        0.781   ftop/gbe0/gmac/gmac/N25
    SLICE_X102Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X100Y90.BX     net (fanout=17)       0.887   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X100Y90.CLK    Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (2.558ns logic, 4.644ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.499 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y58.CE      net (fanout=17)       1.600   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (2.529ns logic, 4.574ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.499 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y58.CE      net (fanout=17)       1.600   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (2.529ns logic, 4.574ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.451 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X82Y58.F3      net (fanout=34)       1.952   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X82Y58.CLK     Tfck                  0.656   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<31>1
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (2.414ns logic, 4.540ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.462 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y59.CE      net (fanout=17)       1.455   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y59.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (2.529ns logic, 4.429ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.462 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y58.CE      net (fanout=17)       1.455   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (2.529ns logic, 4.429ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.462 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y59.CE      net (fanout=17)       1.455   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y59.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (2.529ns logic, 4.429ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.462 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y58.CE      net (fanout=17)       1.455   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (2.529ns logic, 4.429ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.451 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y58.CE      net (fanout=17)       1.436   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (2.529ns logic, 4.410ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.451 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y58.CE      net (fanout=17)       1.436   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (2.529ns logic, 4.410ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.345 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X91Y64.F2      net (fanout=34)       0.431   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X91Y64.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN1
    SLICE_X104Y72.CE     net (fanout=1)        1.580   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
    SLICE_X104Y72.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (2.475ns logic, 4.599ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (0.465 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X80Y58.CE      net (fanout=17)       1.432   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X80Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (2.529ns logic, 4.406ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (0.465 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X80Y59.CE      net (fanout=17)       1.432   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X80Y59.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (2.529ns logic, 4.406ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (0.465 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X80Y59.CE      net (fanout=17)       1.432   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X80Y59.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (2.529ns logic, 4.406ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.289 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y68.F2      net (fanout=20)       2.976   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y68.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ_SW0
    SLICE_X102Y77.F4     net (fanout=1)        0.781   ftop/gbe0/gmac/gmac/N25
    SLICE_X102Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X98Y91.CE      net (fanout=17)       1.298   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X98Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (1.953ns logic, 5.055ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (0.465 - 0.654)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y77.F1     net (fanout=20)       1.639   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.G1      net (fanout=2)        0.949   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X93Y66.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y68.G4      net (fanout=34)       0.386   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y68.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X80Y58.CE      net (fanout=17)       1.432   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X80Y58.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (2.529ns logic, 4.406ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.345 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y90.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X106Y76.F1     net (fanout=4)        1.392   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X106Y76.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y79.G3     net (fanout=1)        0.317   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y79.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X91Y64.F1      net (fanout=15)       1.400   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X91Y64.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN1
    SLICE_X104Y72.CE     net (fanout=1)        1.580   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
    SLICE_X104Y72.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      7.089ns (2.400ns logic, 4.689ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.265 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y94.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X90Y68.F2      net (fanout=20)       2.976   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X90Y68.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ_SW0
    SLICE_X102Y77.F4     net (fanout=1)        0.781   ftop/gbe0/gmac/gmac/N25
    SLICE_X102Y77.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X94Y84.SR      net (fanout=17)       1.078   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X94Y84.CLK     Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.925ns (2.090ns logic, 4.835ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.318 - 0.258)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y91.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X97Y90.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X97Y90.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.374 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y86.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y86.G2     net (fanout=13)       0.378   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.395ns logic, 0.378ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.374 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y86.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y86.G2     net (fanout=13)       0.378   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.395ns logic, 0.378ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.379 - 0.321)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y82.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X102Y82.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X102Y82.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.498ns logic, 0.301ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y85.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X101Y84.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X101Y84.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X101Y78.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X101Y78.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.374 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y86.G1     net (fanout=10)       0.427   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.418ns logic, 0.427ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.362 - 0.306)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y89.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X101Y86.BX     net (fanout=7)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X101Y86.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.479ns logic, 0.356ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.374 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y86.G1     net (fanout=10)       0.427   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.418ns logic, 0.427ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.318 - 0.258)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y91.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X97Y90.BY      net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X97Y90.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y65.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X87Y65.BX      net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X87Y65.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.255 - 0.244)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y62.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X85Y61.BX      net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X85Y61.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.362 - 0.288)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y88.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y86.G3     net (fanout=13)       0.391   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.476ns logic, 0.391ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.362 - 0.288)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y88.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y86.G3     net (fanout=13)       0.391   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.476ns logic, 0.391ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y60.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X88Y58.BX      net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X88Y58.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.338 - 0.288)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y88.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y86.G3      net (fanout=13)       0.391   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y86.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.476ns logic, 0.391ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.338 - 0.288)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y88.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y86.G3      net (fanout=13)       0.391   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y86.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.476ns logic, 0.391ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y66.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X86Y65.BX      net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X86Y65.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y94.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X106Y94.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X106Y94.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.614ns logic, 0.298ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y86.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y86.G1     net (fanout=10)       0.427   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.418ns logic, 0.427ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X100Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X100Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y85.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y85.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y85.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y85.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X94Y87.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X94Y87.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X98Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X98Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X98Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X98Y88.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.194ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 0)
  Clock Path Skew:      -5.225ns (-1.399 - 3.826)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y48.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y49.SR      net (fanout=3)        1.012   ftop/clkN210/rstInD
    SLICE_X74Y49.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.957ns logic, 1.012ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 0)
  Clock Path Skew:      -3.697ns (-0.636 - 3.061)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y48.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y49.SR      net (fanout=3)        0.810   ftop/clkN210/rstInD
    SLICE_X74Y49.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (0.709ns logic, 0.810ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106049651 paths analyzed, 51691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.837ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_734 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.754ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_734
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X18Y34.G4      net (fanout=3)        0.344   ftop/edp0/Sh6622
    SLICE_X18Y34.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_734_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_734
    -------------------------------------------------  ---------------------------
    Total                                     19.754ns (11.322ns logic, 8.432ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_772 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.773ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.595 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_772
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X32Y78.BX      net (fanout=215)      1.034   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X32Y78.X       Tbxx                  0.705   ftop/edp0/N725
                                                       ftop/edp0/Sh4028_SW0
    SLICE_X32Y65.F3      net (fanout=1)        1.741   ftop/edp0/N725
    SLICE_X32Y65.X       Tilo                  0.601   ftop/edp0/Sh4028
                                                       ftop/edp0/Sh4028
    SLICE_X16Y70.F3      net (fanout=4)        1.307   ftop/edp0/Sh4028
    SLICE_X16Y70.X       Tif5x                 0.853   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483628_G
                                                       ftop/edp0/Sh483628
    SLICE_X17Y70.F4      net (fanout=4)        0.071   ftop/edp0/Sh4836
    SLICE_X17Y70.X       Tif5x                 0.791   ftop/edp0/Sh5668
                                                       ftop/edp0/Sh566828_G
                                                       ftop/edp0/Sh566828
    SLICE_X2Y75.G3       net (fanout=6)        1.138   ftop/edp0/Sh5668
    SLICE_X2Y75.Y        Tilo                  0.616   ftop/edp0/Sh6660
                                                       ftop/edp0/Sh6660_SW2_SW0
    SLICE_X6Y74.G3       net (fanout=2)        0.686   ftop/edp0/N3450
    SLICE_X6Y74.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0
    SLICE_X6Y74.F4       net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0/O
    SLICE_X6Y74.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>
                                                       ftop/edp0/edp_dgdpTx_vec_772
    -------------------------------------------------  ---------------------------
    Total                                     19.773ns (11.861ns logic, 7.912ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_478 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.739ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_478
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X19Y35.G1      net (fanout=3)        0.399   ftop/edp0/Sh6622
    SLICE_X19Y35.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_478_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_478
    -------------------------------------------------  ---------------------------
    Total                                     19.739ns (11.252ns logic, 8.487ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_670 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.699ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.568 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X25Y35.F1      net (fanout=7)        0.583   ftop/edp0/Sh5758
    SLICE_X25Y35.X       Tilo                  0.562   ftop/edp0/N678
                                                       ftop/edp0/Sh6558_SW0
    SLICE_X20Y36.G3      net (fanout=1)        0.478   ftop/edp0/N678
    SLICE_X20Y36.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<158>
                                                       ftop/edp0/Sh6558
    SLICE_X19Y38.G1      net (fanout=3)        0.459   ftop/edp0/Sh6558
    SLICE_X19Y38.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<671>
                                                       ftop/edp0/edp_dgdpTx_vec_670_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_670
    -------------------------------------------------  ---------------------------
    Total                                     19.699ns (11.213ns logic, 8.486ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_734 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.666ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_1 to ftop/edp0/edp_dgdpTx_vec_734
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_1
    SLICE_X32Y94.G2      net (fanout=4)        0.486   ftop/edp0/edp_dgdpTx_num_full<1>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X18Y34.G4      net (fanout=3)        0.344   ftop/edp0/Sh6622
    SLICE_X18Y34.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_734_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_734
    -------------------------------------------------  ---------------------------
    Total                                     19.666ns (11.221ns logic, 8.445ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_148 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.720ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.620 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_148
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X32Y78.BX      net (fanout=215)      1.034   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X32Y78.X       Tbxx                  0.705   ftop/edp0/N725
                                                       ftop/edp0/Sh4028_SW0
    SLICE_X32Y65.F3      net (fanout=1)        1.741   ftop/edp0/N725
    SLICE_X32Y65.X       Tilo                  0.601   ftop/edp0/Sh4028
                                                       ftop/edp0/Sh4028
    SLICE_X16Y70.F3      net (fanout=4)        1.307   ftop/edp0/Sh4028
    SLICE_X16Y70.X       Tif5x                 0.853   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483628_G
                                                       ftop/edp0/Sh483628
    SLICE_X15Y74.F4      net (fanout=4)        0.525   ftop/edp0/Sh4836
    SLICE_X15Y74.X       Tif5x                 0.791   ftop/edp0/Sh5684
                                                       ftop/edp0/Sh568428_G
                                                       ftop/edp0/Sh568428
    SLICE_X8Y75.BX       net (fanout=5)        0.640   ftop/edp0/Sh5684
    SLICE_X8Y75.X        Tbxx                  0.705   ftop/edp0/Sh6548
                                                       ftop/edp0/Sh6548
    SLICE_X4Y63.G4       net (fanout=2)        1.224   ftop/edp0/Sh6548
    SLICE_X4Y63.CLK      Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<148>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7909<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_148
    -------------------------------------------------  ---------------------------
    Total                                     19.720ns (11.349ns logic, 8.371ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_675 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.600ns (Levels of Logic = 10)
  Clock Path Skew:      -0.139ns (0.505 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_675
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X20Y70.BX      net (fanout=215)      2.225   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X20Y70.X       Tbxx                  0.705   ftop/edp0/Sh4143
                                                       ftop/edp0/Sh4143
    SLICE_X22Y58.G1      net (fanout=4)        0.893   ftop/edp0/Sh4143
    SLICE_X22Y58.X       Tif5x                 0.853   ftop/edp0/Sh4947
                                                       ftop/edp0/Sh494728_F
                                                       ftop/edp0/Sh494728
    SLICE_X19Y46.G2      net (fanout=4)        1.376   ftop/edp0/Sh4947
    SLICE_X19Y46.X       Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576329_F
                                                       ftop/edp0/Sh576329
    SLICE_X19Y39.G2      net (fanout=7)        0.580   ftop/edp0/Sh5763
    SLICE_X19Y39.Y       Tilo                  0.561   ftop/edp0/Sh6563
                                                       ftop/edp0/Sh6563_SW0_SW0
    SLICE_X19Y39.F3      net (fanout=1)        0.285   ftop/edp0/Sh6563_SW0_SW0/O
    SLICE_X19Y39.X       Tilo                  0.562   ftop/edp0/Sh6563
                                                       ftop/edp0/Sh6563
    SLICE_X25Y27.F2      net (fanout=3)        1.244   ftop/edp0/Sh6563
    SLICE_X25Y27.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<675>
                                                       ftop/edp0/edp_dgdpTx_vec_675_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_675
    -------------------------------------------------  ---------------------------
    Total                                     19.600ns (11.097ns logic, 8.503ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_772 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.685ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.595 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_1 to ftop/edp0/edp_dgdpTx_vec_772
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_1
    SLICE_X32Y94.G2      net (fanout=4)        0.486   ftop/edp0/edp_dgdpTx_num_full<1>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X32Y78.BX      net (fanout=215)      1.034   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X32Y78.X       Tbxx                  0.705   ftop/edp0/N725
                                                       ftop/edp0/Sh4028_SW0
    SLICE_X32Y65.F3      net (fanout=1)        1.741   ftop/edp0/N725
    SLICE_X32Y65.X       Tilo                  0.601   ftop/edp0/Sh4028
                                                       ftop/edp0/Sh4028
    SLICE_X16Y70.F3      net (fanout=4)        1.307   ftop/edp0/Sh4028
    SLICE_X16Y70.X       Tif5x                 0.853   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483628_G
                                                       ftop/edp0/Sh483628
    SLICE_X17Y70.F4      net (fanout=4)        0.071   ftop/edp0/Sh4836
    SLICE_X17Y70.X       Tif5x                 0.791   ftop/edp0/Sh5668
                                                       ftop/edp0/Sh566828_G
                                                       ftop/edp0/Sh566828
    SLICE_X2Y75.G3       net (fanout=6)        1.138   ftop/edp0/Sh5668
    SLICE_X2Y75.Y        Tilo                  0.616   ftop/edp0/Sh6660
                                                       ftop/edp0/Sh6660_SW2_SW0
    SLICE_X6Y74.G3       net (fanout=2)        0.686   ftop/edp0/N3450
    SLICE_X6Y74.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0
    SLICE_X6Y74.F4       net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0/O
    SLICE_X6Y74.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>
                                                       ftop/edp0/edp_dgdpTx_vec_772
    -------------------------------------------------  ---------------------------
    Total                                     19.685ns (11.760ns logic, 7.925ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_478 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.651ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_1 to ftop/edp0/edp_dgdpTx_vec_478
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_1
    SLICE_X32Y94.G2      net (fanout=4)        0.486   ftop/edp0/edp_dgdpTx_num_full<1>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X19Y35.G1      net (fanout=3)        0.399   ftop/edp0/Sh6622
    SLICE_X19Y35.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_478_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_478
    -------------------------------------------------  ---------------------------
    Total                                     19.651ns (11.151ns logic, 8.500ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_734 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.637ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_734
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X32Y94.G1      net (fanout=5)        0.457   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X18Y34.G4      net (fanout=3)        0.344   ftop/edp0/Sh6622
    SLICE_X18Y34.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_734_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_734
    -------------------------------------------------  ---------------------------
    Total                                     19.637ns (11.221ns logic, 8.416ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_414 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.638ns (Levels of Logic = 10)
  Clock Path Skew:      -0.078ns (0.566 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_414
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X25Y35.F1      net (fanout=7)        0.583   ftop/edp0/Sh5758
    SLICE_X25Y35.X       Tilo                  0.562   ftop/edp0/N678
                                                       ftop/edp0/Sh6558_SW0
    SLICE_X20Y36.G3      net (fanout=1)        0.478   ftop/edp0/N678
    SLICE_X20Y36.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<158>
                                                       ftop/edp0/Sh6558
    SLICE_X18Y37.G3      net (fanout=3)        0.328   ftop/edp0/Sh6558
    SLICE_X18Y37.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<415>
                                                       ftop/edp0/edp_dgdpTx_vec_414_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_414
    -------------------------------------------------  ---------------------------
    Total                                     19.638ns (11.283ns logic, 8.355ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_419 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.584ns (Levels of Logic = 10)
  Clock Path Skew:      -0.131ns (0.513 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_419
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X20Y70.BX      net (fanout=215)      2.225   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X20Y70.X       Tbxx                  0.705   ftop/edp0/Sh4143
                                                       ftop/edp0/Sh4143
    SLICE_X22Y58.G1      net (fanout=4)        0.893   ftop/edp0/Sh4143
    SLICE_X22Y58.X       Tif5x                 0.853   ftop/edp0/Sh4947
                                                       ftop/edp0/Sh494728_F
                                                       ftop/edp0/Sh494728
    SLICE_X19Y46.G2      net (fanout=4)        1.376   ftop/edp0/Sh4947
    SLICE_X19Y46.X       Tif5x                 0.791   ftop/edp0/Sh5763
                                                       ftop/edp0/Sh576329_F
                                                       ftop/edp0/Sh576329
    SLICE_X19Y39.G2      net (fanout=7)        0.580   ftop/edp0/Sh5763
    SLICE_X19Y39.Y       Tilo                  0.561   ftop/edp0/Sh6563
                                                       ftop/edp0/Sh6563_SW0_SW0
    SLICE_X19Y39.F3      net (fanout=1)        0.285   ftop/edp0/Sh6563_SW0_SW0/O
    SLICE_X19Y39.X       Tilo                  0.562   ftop/edp0/Sh6563
                                                       ftop/edp0/Sh6563
    SLICE_X22Y26.F3      net (fanout=3)        1.174   ftop/edp0/Sh6563
    SLICE_X22Y26.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<419>
                                                       ftop/edp0/edp_dgdpTx_vec_419_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_419
    -------------------------------------------------  ---------------------------
    Total                                     19.584ns (11.151ns logic, 8.433ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_772 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.656ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.595 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_772
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X32Y94.G1      net (fanout=5)        0.457   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X32Y78.BX      net (fanout=215)      1.034   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X32Y78.X       Tbxx                  0.705   ftop/edp0/N725
                                                       ftop/edp0/Sh4028_SW0
    SLICE_X32Y65.F3      net (fanout=1)        1.741   ftop/edp0/N725
    SLICE_X32Y65.X       Tilo                  0.601   ftop/edp0/Sh4028
                                                       ftop/edp0/Sh4028
    SLICE_X16Y70.F3      net (fanout=4)        1.307   ftop/edp0/Sh4028
    SLICE_X16Y70.X       Tif5x                 0.853   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483628_G
                                                       ftop/edp0/Sh483628
    SLICE_X17Y70.F4      net (fanout=4)        0.071   ftop/edp0/Sh4836
    SLICE_X17Y70.X       Tif5x                 0.791   ftop/edp0/Sh5668
                                                       ftop/edp0/Sh566828_G
                                                       ftop/edp0/Sh566828
    SLICE_X2Y75.G3       net (fanout=6)        1.138   ftop/edp0/Sh5668
    SLICE_X2Y75.Y        Tilo                  0.616   ftop/edp0/Sh6660
                                                       ftop/edp0/Sh6660_SW2_SW0
    SLICE_X6Y74.G3       net (fanout=2)        0.686   ftop/edp0/N3450
    SLICE_X6Y74.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0
    SLICE_X6Y74.F4       net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0/O
    SLICE_X6Y74.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>
                                                       ftop/edp0/edp_dgdpTx_vec_772
    -------------------------------------------------  ---------------------------
    Total                                     19.656ns (11.760ns logic, 7.896ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_478 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.622ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_478
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X32Y94.G1      net (fanout=5)        0.457   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X19Y35.G1      net (fanout=3)        0.399   ftop/edp0/Sh6622
    SLICE_X19Y35.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_478_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_478
    -------------------------------------------------  ---------------------------
    Total                                     19.622ns (11.151ns logic, 8.471ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_734 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.622ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_734
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y94.G4      net (fanout=7)        0.413   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X18Y34.G4      net (fanout=3)        0.344   ftop/edp0/Sh6622
    SLICE_X18Y34.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_734_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_734
    -------------------------------------------------  ---------------------------
    Total                                     19.622ns (11.250ns logic, 8.372ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_772 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.641ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.595 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_772
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y94.G4      net (fanout=7)        0.413   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X32Y78.BX      net (fanout=215)      1.034   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X32Y78.X       Tbxx                  0.705   ftop/edp0/N725
                                                       ftop/edp0/Sh4028_SW0
    SLICE_X32Y65.F3      net (fanout=1)        1.741   ftop/edp0/N725
    SLICE_X32Y65.X       Tilo                  0.601   ftop/edp0/Sh4028
                                                       ftop/edp0/Sh4028
    SLICE_X16Y70.F3      net (fanout=4)        1.307   ftop/edp0/Sh4028
    SLICE_X16Y70.X       Tif5x                 0.853   ftop/edp0/Sh4836
                                                       ftop/edp0/Sh483628_G
                                                       ftop/edp0/Sh483628
    SLICE_X17Y70.F4      net (fanout=4)        0.071   ftop/edp0/Sh4836
    SLICE_X17Y70.X       Tif5x                 0.791   ftop/edp0/Sh5668
                                                       ftop/edp0/Sh566828_G
                                                       ftop/edp0/Sh566828
    SLICE_X2Y75.G3       net (fanout=6)        1.138   ftop/edp0/Sh5668
    SLICE_X2Y75.Y        Tilo                  0.616   ftop/edp0/Sh6660
                                                       ftop/edp0/Sh6660_SW2_SW0
    SLICE_X6Y74.G3       net (fanout=2)        0.686   ftop/edp0/N3450
    SLICE_X6Y74.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0
    SLICE_X6Y74.F4       net (fanout=1)        0.035   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>_SW0/O
    SLICE_X6Y74.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<772>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7846<2>
                                                       ftop/edp0/edp_dgdpTx_vec_772
    -------------------------------------------------  ---------------------------
    Total                                     19.641ns (11.789ns logic, 7.852ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_478 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.607ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.561 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_478
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y94.G4      net (fanout=7)        0.413   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X22Y35.G1      net (fanout=7)        0.582   ftop/edp0/Sh5758
    SLICE_X22Y35.Y       Tilo                  0.616   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622_SW0_SW0
    SLICE_X22Y35.F2      net (fanout=1)        0.540   ftop/edp0/Sh6622_SW0_SW0/O
    SLICE_X22Y35.X       Tilo                  0.601   ftop/edp0/Sh6622
                                                       ftop/edp0/Sh6622
    SLICE_X19Y35.G1      net (fanout=3)        0.399   ftop/edp0/Sh6622
    SLICE_X19Y35.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<479>
                                                       ftop/edp0/edp_dgdpTx_vec_478_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_478
    -------------------------------------------------  ---------------------------
    Total                                     19.607ns (11.180ns logic, 8.427ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_670 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.611ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.568 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_1 to ftop/edp0/edp_dgdpTx_vec_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.XQ      Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_1
    SLICE_X32Y94.G2      net (fanout=4)        0.486   ftop/edp0/edp_dgdpTx_num_full<1>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X30Y60.BX      net (fanout=215)      2.349   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X30Y60.X       Tbxx                  0.705   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134
    SLICE_X26Y50.G1      net (fanout=4)        1.662   ftop/edp0/Sh4134
    SLICE_X26Y50.X       Tif5x                 0.853   ftop/edp0/Sh4942
                                                       ftop/edp0/Sh494232_F
                                                       ftop/edp0/Sh494232
    SLICE_X24Y41.G4      net (fanout=6)        1.055   ftop/edp0/Sh4942
    SLICE_X24Y41.X       Tif5x                 0.853   ftop/edp0/Sh5758
                                                       ftop/edp0/Sh575828_F
                                                       ftop/edp0/Sh575828
    SLICE_X25Y35.F1      net (fanout=7)        0.583   ftop/edp0/Sh5758
    SLICE_X25Y35.X       Tilo                  0.562   ftop/edp0/N678
                                                       ftop/edp0/Sh6558_SW0
    SLICE_X20Y36.G3      net (fanout=1)        0.478   ftop/edp0/N678
    SLICE_X20Y36.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<158>
                                                       ftop/edp0/Sh6558
    SLICE_X19Y38.G1      net (fanout=3)        0.459   ftop/edp0/Sh6558
    SLICE_X19Y38.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<671>
                                                       ftop/edp0/edp_dgdpTx_vec_670_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_670
    -------------------------------------------------  ---------------------------
    Total                                     19.611ns (11.112ns logic, 8.499ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_395 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.623ns (Levels of Logic = 10)
  Clock Path Skew:      -0.054ns (0.590 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_395
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X22Y81.F1      net (fanout=215)      1.472   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X22Y81.X       Tilo                  0.601   ftop/edp0/Sh4139
                                                       ftop/edp0/Sh41391
    SLICE_X21Y58.G2      net (fanout=4)        1.503   ftop/edp0/Sh4139
    SLICE_X21Y58.X       Tif5x                 0.791   ftop/edp0/Sh4939
                                                       ftop/edp0/Sh493929_F
                                                       ftop/edp0/Sh493929
    SLICE_X14Y44.G1      net (fanout=4)        1.112   ftop/edp0/Sh4939
    SLICE_X14Y44.X       Tif5x                 0.853   ftop/edp0/Sh5739
                                                       ftop/edp0/Sh573929_F
                                                       ftop/edp0/Sh573929
    SLICE_X12Y33.G3      net (fanout=4)        1.282   ftop/edp0/Sh5739
    SLICE_X12Y33.Y       Tilo                  0.616   ftop/edp0/Sh6539
                                                       ftop/edp0/Sh6539_SW0
    SLICE_X12Y33.F1      net (fanout=1)        0.373   ftop/edp0/Sh6539_SW0/O
    SLICE_X12Y33.X       Tilo                  0.601   ftop/edp0/Sh6539
                                                       ftop/edp0/Sh6539
    SLICE_X8Y25.F1       net (fanout=3)        0.840   ftop/edp0/Sh6539
    SLICE_X8Y25.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<395>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7884<5>25
                                                       ftop/edp0/edp_dgdpTx_vec_395
    -------------------------------------------------  ---------------------------
    Total                                     19.623ns (11.141ns logic, 8.482ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_659 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.650ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.618 - 0.644)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_659
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y94.G3      net (fanout=5)        0.473   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y88.G3      net (fanout=3)        0.519   ftop/edp0/N1799
    SLICE_X30Y88.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y88.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y88.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y10.A3      net (fanout=1)        0.873   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y10.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X20Y70.BX      net (fanout=215)      2.225   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X20Y70.X       Tbxx                  0.705   ftop/edp0/Sh4143
                                                       ftop/edp0/Sh4143
    SLICE_X22Y58.G1      net (fanout=4)        0.893   ftop/edp0/Sh4143
    SLICE_X22Y58.X       Tif5x                 0.853   ftop/edp0/Sh4947
                                                       ftop/edp0/Sh494728_F
                                                       ftop/edp0/Sh494728
    SLICE_X18Y47.G1      net (fanout=4)        1.112   ftop/edp0/Sh4947
    SLICE_X18Y47.X       Tif5x                 0.853   ftop/edp0/Sh5747
                                                       ftop/edp0/Sh574728_F
                                                       ftop/edp0/Sh574728
    SLICE_X12Y39.F4      net (fanout=4)        0.812   ftop/edp0/Sh5747
    SLICE_X12Y39.X       Tilo                  0.601   ftop/edp0/N1870
                                                       ftop/edp0/Sh6547_SW0
    SLICE_X9Y30.G1       net (fanout=1)        0.806   ftop/edp0/N1870
    SLICE_X9Y30.Y        Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<403>
                                                       ftop/edp0/Sh6547
    SLICE_X8Y29.F1       net (fanout=3)        0.650   ftop/edp0/Sh6547
    SLICE_X8Y29.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<659>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7858<9>471
                                                       ftop/edp0/edp_dgdpTx_vec_659
    -------------------------------------------------  ---------------------------
    Total                                     19.650ns (11.252ns logic, 8.398ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.565 - 0.445)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X48Y175.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X48Y175.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.565 - 0.445)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X48Y175.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X48Y175.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.461 - 0.371)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y194.XQ    Tcko                  0.396   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X110Y194.BY    net (fanout=2)        0.325   ftop/cp/td<31>
    SLICE_X110Y194.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.266ns logic, 0.325ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.552 - 0.443)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y177.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X52Y176.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X52Y176.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.461 - 0.371)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y194.XQ    Tcko                  0.396   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X110Y194.BY    net (fanout=2)        0.325   ftop/cp/td<31>
    SLICE_X110Y194.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.267ns logic, 0.325ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.552 - 0.443)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y177.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X52Y176.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X52Y176.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.410 - 0.325)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y184.YQ    Tcko                  0.419   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_2_q_0_16
    SLICE_X104Y187.BY    net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X104Y187.CLK   Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.410 - 0.325)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y184.YQ    Tcko                  0.419   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_2_q_0_16
    SLICE_X104Y187.BY    net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X104Y187.CLK   Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.042 - 0.029)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y195.XQ    Tcko                  0.396   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X110Y192.BY    net (fanout=2)        0.286   ftop/cp/td<25>
    SLICE_X110Y192.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.266ns logic, 0.286ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.042 - 0.029)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y195.XQ    Tcko                  0.396   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X110Y192.BY    net (fanout=2)        0.286   ftop/cp/td<25>
    SLICE_X110Y192.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.267ns logic, 0.286ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_24 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.282 - 0.212)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_24 to ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y91.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_24
    SLICE_X86Y90.BY      net (fanout=2)        0.328   ftop/cp_wci_Vm_9_MData<24>
    SLICE_X86Y90.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.289ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_30 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.446 - 0.371)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_30 to ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y194.YQ    Tcko                  0.419   ftop/cp/td<31>
                                                       ftop/cp/td_30
    SLICE_X110Y197.BY    net (fanout=2)        0.333   ftop/cp/td<30>
    SLICE_X110Y197.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<62>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.289ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_24 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.282 - 0.212)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_24 to ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y91.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_24
    SLICE_X86Y90.BY      net (fanout=2)        0.328   ftop/cp_wci_Vm_9_MData<24>
    SLICE_X86Y90.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.290ns logic, 0.328ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.289 - 0.235)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y90.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_11
    SLICE_X80Y92.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X80Y92.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_30 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.446 - 0.371)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_30 to ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y194.YQ    Tcko                  0.419   ftop/cp/td<31>
                                                       ftop/cp/td_30
    SLICE_X110Y197.BY    net (fanout=2)        0.333   ftop/cp/td<30>
    SLICE_X110Y197.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<62>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.290ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.289 - 0.235)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y90.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_11
    SLICE_X80Y92.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X80Y92.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.133 - 0.100)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y174.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X52Y173.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X52Y173.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.133 - 0.100)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y174.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X52Y173.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X52Y173.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_1 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.445 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_1 to ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y55.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_1
    SLICE_X60Y54.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<1>
    SLICE_X60Y54.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<1>
                                                       ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_1 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.445 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_1 to ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y55.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_1
    SLICE_X60Y54.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<1>
    SLICE_X60Y54.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<1>
                                                       ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_1/SR
  Location pin: SLICE_X84Y13.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_1/SR
  Location pin: SLICE_X84Y13.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_0/SR
  Location pin: SLICE_X84Y13.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_0/SR
  Location pin: SLICE_X84Y13.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X88Y4.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_3/SR
  Location pin: SLICE_X88Y4.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X88Y4.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_2/SR
  Location pin: SLICE_X88Y4.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X74Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X74Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X74Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_0/SR
  Location pin: SLICE_X74Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X76Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X76Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X76Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X76Y206.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_21/SR
  Location pin: SLICE_X0Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_21/SR
  Location pin: SLICE_X0Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_20/SR
  Location pin: SLICE_X0Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<21>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_20/SR
  Location pin: SLICE_X0Y119.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.918ns|            0|            0|            2|    106049652|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.194ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.837ns|          N/A|            0|            0|    106049651|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.481|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.831|         |    3.923|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.837|         |         |         |
sys0_clkp      |   19.837|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.837|         |         |         |
sys0_clkp      |   19.837|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106065875 paths, 0 nets, and 107257 connections

Design statistics:
   Minimum period:  19.837ns{1}   (Maximum frequency:  50.411MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 09:11:52 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 845 MB



