Analysis & Synthesis report for test_1
Tue Nov 21 10:33:30 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: alu:alu|lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: alu:alu|lpm_mult:Mult0
 13. lpm_mult Parameter Settings by Entity Instance
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 21 10:33:30 2017   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; test_1                                  ;
; Top-level Entity Name              ; test_1                                  ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 306                                     ;
;     Total combinational functions  ; 306                                     ;
;     Dedicated logic registers      ; 43                                      ;
; Total registers                    ; 43                                      ;
; Total pins                         ; 81                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 1                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C8Q208C7        ;                    ;
; Top-level entity name                                          ; test_1             ; test_1             ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; test_1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/dell/Desktop/zjtao/podo_hard/test_1.v                   ;
; register.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/dell/Desktop/zjtao/podo_hard/register.v                 ;
; registerforalu.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/dell/Desktop/zjtao/podo_hard/registerforalu.v           ;
; composer.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/dell/Desktop/zjtao/podo_hard/composer.v                 ;
; alu.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/dell/Desktop/zjtao/podo_hard/alu.v                      ;
; cu.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/dell/Desktop/zjtao/podo_hard/cu.v                       ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc       ;
; db/lpm_divide_5dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/dell/Desktop/zjtao/podo_hard/db/lpm_divide_5dm.tdf      ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/dell/Desktop/zjtao/podo_hard/db/sign_div_unsign_fkh.tdf ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/dell/Desktop/zjtao/podo_hard/db/alt_u_div_00f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dell/Desktop/zjtao/podo_hard/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/dell/Desktop/zjtao/podo_hard/db/add_sub_mkc.tdf         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_cs01.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/dell/Desktop/zjtao/podo_hard/db/mult_cs01.tdf           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 306   ;
;                                             ;       ;
; Total combinational functions               ; 306   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 162   ;
;     -- 3 input functions                    ; 115   ;
;     -- <=2 input functions                  ; 29    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 265   ;
;     -- arithmetic mode                      ; 41    ;
;                                             ;       ;
; Total registers                             ; 43    ;
;     -- Dedicated logic registers            ; 43    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 81    ;
; Embedded Multiplier 9-bit elements          ; 1     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 43    ;
; Total fan-out                               ; 1246  ;
; Average fan-out                             ; 2.88  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test_1                                   ; 306 (2)           ; 43 (0)       ; 0           ; 1            ; 1       ; 0         ; 81   ; 0            ; |test_1                                                                                                                               ; work         ;
;    |alu:alu|                              ; 173 (92)          ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |test_1|alu:alu                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_5dm:auto_generated|  ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_fkh:divider| ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider                                             ; work         ;
;                |alt_u_div_00f:divider|    ; 81 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider                       ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1 ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_cs01:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |test_1|alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated                                                                               ; work         ;
;    |composer:composer|                    ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|composer:composer                                                                                                             ; work         ;
;    |cu:cu|                                ; 95 (95)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|cu:cu                                                                                                                         ; work         ;
;    |register:ir|                          ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|register:ir                                                                                                                   ; work         ;
;    |register:mar|                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|register:mar                                                                                                                  ; work         ;
;    |register:pc|                          ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|register:pc                                                                                                                   ; work         ;
;    |register:r0|                          ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|register:r0                                                                                                                   ; work         ;
;    |register:r1|                          ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|register:r1                                                                                                                   ; work         ;
;    |registerforalu:a|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|registerforalu:a                                                                                                              ; work         ;
;    |registerforalu:b|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_1|registerforalu:b                                                                                                              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; cu:cu|op[8]                                         ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[10]                                        ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[1]                                         ; cu:cu|op[1]~10      ; yes                    ;
; cu:cu|op[0]                                         ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[2]                                         ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[4]                                         ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[5]                                         ; cu:cu|op[5]~4       ; yes                    ;
; cu:cu|op[6]                                         ; cu:cu|op[6]~2       ; yes                    ;
; alu:alu|out[0]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[1]_145                                  ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[1]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[2]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[2]_160                                  ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[3]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[4]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[5]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[6]$latch                                ; alu:alu|Mux5        ; yes                    ;
; alu:alu|out[7]$latch                                ; alu:alu|Mux5        ; yes                    ;
; cu:cu|op[3]                                         ; cu:cu|op[3]~7       ; yes                    ;
; cu:cu|op[12]                                        ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[13]                                        ; cu:cu|op[13]~23     ; yes                    ;
; cu:cu|op[11]                                        ; cu:cu|op[8]~13      ; yes                    ;
; cu:cu|op[14]                                        ; cu:cu|op[13]~23     ; yes                    ;
; Number of user-specified and inferred latches = 23  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test_1|register:mar|out[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test_1|register:pc|out[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test_1|register:r1|out[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test_1|register:r0|out[6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test_1|register:ir|out[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_1|cu:cu|op[8]~13      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |test_1|cu:cu|op[6]~2       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_1|cu:cu|Selector0     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |test_1|alu:alu|Mux8        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |test_1|alu:alu|Add0        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test_1|alu:alu|Add0        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 8              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu|lpm_mult:Mult0           ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 16         ; Untyped             ;
; LPM_WIDTHR                                     ; 16         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_cs01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; alu:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                      ;
;     -- LPM_WIDTHB                     ; 8                      ;
;     -- LPM_WIDTHP                     ; 16                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Nov 21 10:33:27 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1
Info: Found 6 design units, including 6 entities, in source file test_1.v
    Info: Found entity 1: register
    Info: Found entity 2: registerforalu
    Info: Found entity 3: composer
    Info: Found entity 4: alu
    Info: Found entity 5: cu
    Info: Found entity 6: test_1
Info: Elaborating entity "test_1" for the top level hierarchy
Warning (10034): Output port "led[23]" at test_1.v(13) has no driver
Warning (10034): Output port "led[22]" at test_1.v(13) has no driver
Warning (10034): Output port "led[21]" at test_1.v(13) has no driver
Warning (10034): Output port "led[20]" at test_1.v(13) has no driver
Warning (10034): Output port "led[19]" at test_1.v(13) has no driver
Warning (10034): Output port "led[18]" at test_1.v(13) has no driver
Warning (10034): Output port "led[17]" at test_1.v(13) has no driver
Warning (10034): Output port "led[16]" at test_1.v(13) has no driver
Info: Elaborating entity "composer" for hierarchy "composer:composer"
Warning (10230): Verilog HDL assignment warning at composer.v(15): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "cu" for hierarchy "cu:cu"
Warning (10270): Verilog HDL Case Statement warning at cu.v(13): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(13): all case item expressions in this case statement are onehot
Warning (10235): Verilog HDL Always Construct warning at cu.v(20): variable "ir" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at cu.v(22): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(22): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(30): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(30): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(38): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(38): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(46): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(46): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(54): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(54): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(62): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(62): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(70): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(70): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(78): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(78): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(86): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(86): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(94): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(94): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(102): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(102): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(110): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(110): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(118): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(118): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(126): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at cu.v(126): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at cu.v(20): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at cu.v(11): inferring latch(es) for variable "op", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "op[0]" at cu.v(11)
Info (10041): Inferred latch for "op[1]" at cu.v(11)
Info (10041): Inferred latch for "op[2]" at cu.v(11)
Info (10041): Inferred latch for "op[3]" at cu.v(11)
Info (10041): Inferred latch for "op[4]" at cu.v(11)
Info (10041): Inferred latch for "op[5]" at cu.v(11)
Info (10041): Inferred latch for "op[6]" at cu.v(11)
Info (10041): Inferred latch for "op[7]" at cu.v(11)
Info (10041): Inferred latch for "op[8]" at cu.v(11)
Info (10041): Inferred latch for "op[9]" at cu.v(11)
Info (10041): Inferred latch for "op[10]" at cu.v(11)
Info (10041): Inferred latch for "op[11]" at cu.v(11)
Info (10041): Inferred latch for "op[12]" at cu.v(11)
Info (10041): Inferred latch for "op[13]" at cu.v(11)
Info (10041): Inferred latch for "op[14]" at cu.v(11)
Info: Elaborating entity "register" for hierarchy "register:r0"
Info: Elaborating entity "registerforalu" for hierarchy "registerforalu:a"
Info: Elaborating entity "alu" for hierarchy "alu:alu"
Warning (10230): Verilog HDL assignment warning at alu.v(13): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at alu.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at alu.v(24): truncated value with size 32 to match size of target (8)
Warning (10270): Verilog HDL Case Statement warning at alu.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(27): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at alu.v(27)
Info (10041): Inferred latch for "out[1]" at alu.v(27)
Info (10041): Inferred latch for "out[2]" at alu.v(27)
Info (10041): Inferred latch for "out[3]" at alu.v(27)
Info (10041): Inferred latch for "out[4]" at alu.v(27)
Info (10041): Inferred latch for "out[5]" at alu.v(27)
Info (10041): Inferred latch for "out[6]" at alu.v(27)
Info (10041): Inferred latch for "out[7]" at alu.v(27)
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer clk
Info: Inferred 2 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:alu|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:alu|Mult0"
Info: Elaborated megafunction instantiation "alu:alu|lpm_divide:Div0"
Info: Instantiated megafunction "alu:alu|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info: Found entity 1: lpm_divide_5dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info: Found entity 1: sign_div_unsign_fkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info: Found entity 1: alt_u_div_00f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "alu:alu|lpm_mult:Mult0"
Info: Instantiated megafunction "alu:alu|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "16"
    Info: Parameter "LPM_WIDTHR" = "16"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_cs01.tdf
    Info: Found entity 1: mult_cs01
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "data_a[0]" to the node "registerforalu:a|out[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[1]" to the node "registerforalu:a|out[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[2]" to the node "registerforalu:a|out[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[3]" to the node "registerforalu:a|out[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[4]" to the node "registerforalu:a|out[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[5]" to the node "registerforalu:a|out[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[6]" to the node "registerforalu:a|out[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "data_a[7]" to the node "registerforalu:a|out[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[0]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[1]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[2]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[3]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[4]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[5]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[6]" to the node "register:mar|out" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "alu:alu|out[7]" to the node "register:mar|out" into an OR gate
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "cu:cu|op[0]" merged with LATCH primitive "cu:cu|op[10]"
    Info: Duplicate LATCH primitive "alu:alu|out[2]_160" merged with LATCH primitive "alu:alu|out[1]_145"
Warning: Latch cu:cu|op[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch alu:alu|out[0]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[1]_145 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[12]
Warning: Latch alu:alu|out[1]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[2]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[3]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[4]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[5]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[6]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch alu:alu|out[7]$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cu:cu|op[14]
Warning: Latch cu:cu|op[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Latch cu:cu|op[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal composer:composer|count_t[2]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[16]" is stuck at GND
    Warning (13410): Pin "led[17]" is stuck at GND
    Warning (13410): Pin "led[18]" is stuck at GND
    Warning (13410): Pin "led[19]" is stuck at GND
    Warning (13410): Pin "led[20]" is stuck at GND
    Warning (13410): Pin "led[21]" is stuck at GND
    Warning (13410): Pin "led[22]" is stuck at GND
    Warning (13410): Pin "led[23]" is stuck at GND
Info: Generated suppressed messages file C:/Users/dell/Desktop/zjtao/podo_hard/test_1.map.smsg
Warning: Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]"
    Warning (15610): No output dependent on input pin "key[1]"
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
    Warning (15610): No output dependent on input pin "key[4]"
    Warning (15610): No output dependent on input pin "key[5]"
    Warning (15610): No output dependent on input pin "key[6]"
    Warning (15610): No output dependent on input pin "key[7]"
    Warning (15610): No output dependent on input pin "key[8]"
    Warning (15610): No output dependent on input pin "key[9]"
    Warning (15610): No output dependent on input pin "key[10]"
    Warning (15610): No output dependent on input pin "key[11]"
    Warning (15610): No output dependent on input pin "key[12]"
    Warning (15610): No output dependent on input pin "key[13]"
Info: Implemented 429 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 55 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 347 logic cells
    Info: Implemented 1 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Tue Nov 21 10:33:30 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dell/Desktop/zjtao/podo_hard/test_1.map.smsg.


