<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="utils.cpp:42:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="if.else.i.load.1" BundleName="fm" VarName="input_feature_map" LoopLoc="utils.cpp:42:13" LoopName="INPUT_BUFFER_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [736][1280], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [368][640])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="utils.cpp:125:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.else.i96.store.1" BundleName="fm" VarName="output_feature_map" LoopLoc="utils.cpp:125:13" LoopName="OUTPUT_BUFFER_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [736][1280], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [368][640])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="utils.cpp:125:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24.i.store.1" BundleName="fm" VarName="output_feature_map" LoopLoc="utils.cpp:125:13" LoopName="OUTPUT_BUFFER_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [736][1280], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [368][640])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="utils.cpp:125:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.else.i128.store.1" BundleName="fm" VarName="output_feature_map" LoopLoc="utils.cpp:125:13" LoopName="OUTPUT_BUFFER_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [736][1280], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [368][640])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="utils.cpp:125:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24.i124.store.1" BundleName="fm" VarName="output_feature_map" LoopLoc="utils.cpp:125:13" LoopName="OUTPUT_BUFFER_WIDTH" ParentFunc="tiled_conv(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [736][1280], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [368][640])"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="utils.cpp:73:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 588 has been inferred" OldID="for.inc.load.5," ID="scevgepseq" BundleName="wt,wt,wt" VarName="weights" LoopLoc="utils.cpp:73:5" LoopName="WEIGHT_KERNEL_NUM" ParentFunc="load_layer_params_from_DRAM(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int) (.64.65)" Length="588" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="utils.cpp:91:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4 has been inferred" OldID="for.inc46.load.5," ID="scevgep1seq" BundleName="wt,wt,wt" VarName="bias" LoopLoc="utils.cpp:91:5" LoopName="BIAS" ParentFunc="load_layer_params_from_DRAM(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int) (.64.65)" Length="4" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="utils.cpp:91:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep1seq" BundleName="wt,wt,wt" VarName="bias" LoopLoc="utils.cpp:91:5" LoopName="BIAS" ParentFunc="load_layer_params_from_DRAM(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int) (.64.65)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="utils.cpp:82:14" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="wt,wt,wt" VarName="weights" LoopLoc="utils.cpp:82:14" LoopName="WEIGHT_KERNEL_WIDTH" ParentFunc="load_layer_params_from_DRAM(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][7][7], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int) (.64.65)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="utils.cpp:73:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="utils.cpp:73:5" LoopName="WEIGHT_KERNEL_NUM" Length="588" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="utils.cpp:91:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4 and bit width 16 in loop 'BIAS' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="utils.cpp:91:5" LoopName="BIAS" Length="4" Width="16" Direction="read"/>
</VitisHLS:BurstInfo>

