

================================================================
== Vitis HLS Report for 'rdc_mont_139_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:37:04 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_384_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_34_fu_432_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_420_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln185_6_fu_230_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_482_p2      |         +|   0|  0|  71|          64|          64|
    |t_28_fu_668_p2           |         +|   0|  0|  71|          64|          64|
    |tempReg_20_fu_552_p2     |         +|   0|  0|  71|          64|          64|
    |temp_20_fu_441_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_394_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_572_p2              |         +|   0|  0|  71|          64|          64|
    |v_76_fu_510_p2           |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_255_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_646_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_224_p2     |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_236_p2     |      icmp|   0|  0|  13|           4|           4|
    |carry_41_fu_659_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_25_fu_587_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_528_p2       |        or|   0|  0|  64|          64|          64|
    |t_2_fu_674_p3            |    select|   0|  0|  64|           1|          64|
    |u_2_fu_607_p3            |    select|   0|  0|  64|           1|          64|
    |v_2_fu_557_p3            |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_140_fu_522_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_141_fu_534_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_142_fu_629_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_143_fu_577_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_144_fu_582_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_145_fu_593_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_516_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_488_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1440|        1145|        1334|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_11    |   9|          2|    3|          6|
    |j_fu_94                  |   9|          2|    3|          6|
    |t_fu_82                  |   9|          2|   64|        128|
    |u_54_fu_86               |   9|          2|   64|        128|
    |v_fu_90                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_845                    |  33|   0|   33|          0|
    |ah_reg_760                           |  32|   0|   32|          0|
    |al_reg_750                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_765                           |  32|   0|   32|          0|
    |bl_reg_755                           |  32|   0|   32|          0|
    |icmp_ln185_reg_729                   |   1|   0|    1|          0|
    |icmp_ln186_reg_733                   |   1|   0|    1|          0|
    |j_fu_94                              |   3|   0|    3|          0|
    |t_fu_82                              |  64|   0|   64|          0|
    |tempReg_20_reg_866                   |  64|   0|   64|          0|
    |tempReg_20_reg_866_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_84_reg_814                       |  32|   0|   32|          0|
    |tmp_85_reg_834                       |   2|   0|    2|          0|
    |tmp_86_reg_819                       |  32|   0|   32|          0|
    |tmp_87_reg_829                       |  32|   0|   32|          0|
    |tmp_88_reg_855                       |   2|   0|    2|          0|
    |tmp_90_reg_875                       |   1|   0|    1|          0|
    |trunc_ln105_reg_850                  |  32|   0|   32|          0|
    |trunc_ln106_63_reg_799               |  32|   0|   32|          0|
    |trunc_ln106_64_reg_804               |  32|   0|   32|          0|
    |trunc_ln106_65_reg_809               |  32|   0|   32|          0|
    |trunc_ln106_reg_794                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_824                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_824_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_839                  |  32|   0|   32|          0|
    |u_54_fu_86                           |  64|   0|   64|          0|
    |v_fu_90                              |  64|   0|   64|          0|
    |xor_ln189_reg_860                    |  64|   0|   64|          0|
    |icmp_ln185_reg_729                   |  64|  32|    1|          0|
    |icmp_ln186_reg_733                   |  64|  32|    1|          0|
    |tmp_87_reg_829                       |  64|  32|   32|          0|
    |trunc_ln106_reg_794                  |  64|  32|   32|          0|
    |trunc_ln125_reg_839                  |  64|  32|   32|          0|
    |xor_ln189_reg_860                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|v_025               |   in|   64|     ap_none|                                   v_025|        scalar|
|u_024               |   in|   64|     ap_none|                                   u_024|        scalar|
|i_11                |   in|    3|     ap_none|                                    i_11|        scalar|
|add_ln185           |   in|    4|     ap_none|                               add_ln185|        scalar|
|mc_offset           |   in|    4|     ap_none|                               mc_offset|        scalar|
|mc_address0         |  out|    7|   ap_memory|                                      mc|         array|
|mc_ce0              |  out|    1|   ap_memory|                                      mc|         array|
|mc_q0               |   in|   64|   ap_memory|                                      mc|         array|
|empty               |   in|    3|     ap_none|                                   empty|        scalar|
|v_77_out            |  out|   64|      ap_vld|                                v_77_out|       pointer|
|v_77_out_ap_vld     |  out|    1|      ap_vld|                                v_77_out|       pointer|
|u_54_out            |  out|   64|      ap_vld|                                u_54_out|       pointer|
|u_54_out_ap_vld     |  out|    1|      ap_vld|                                u_54_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                   t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

