
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011892                       # Number of seconds simulated (Second)
simTicks                                  11892429333                       # Number of ticks simulated (Tick)
finalTick                                 11892429333                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    566.15                       # Real time elapsed on the host (Second)
hostTickRate                                 21005739                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4402928                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       80745395                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    88316                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     142621                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.cpu.numCycles                         35713002                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.714260                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.400050                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        87326637                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       49                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       85041386                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 173311                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              6581242                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14556691                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  37                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            35512827                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.394667                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.160442                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7952398     22.39%     22.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7014938     19.75%     42.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6444563     18.15%     60.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4381391     12.34%     72.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3622970     10.20%     82.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2582561      7.27%     90.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1301195      3.66%     93.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    921194      2.59%     96.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1291617      3.64%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              35512827                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  218976     35.54%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     35.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    119      0.02%     35.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     20      0.00%     35.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  17296      2.81%     38.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    95      0.02%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   13      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 3      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     38.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt               791      0.13%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                2      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     38.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 332775     54.02%     92.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 31559      5.12%     97.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              8841      1.44%     99.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             5588      0.91%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       516484      0.61%      0.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      53611558     63.04%     63.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       423273      0.50%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          3517      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       132473      0.16%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         1451      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       606195      0.71%     65.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          254      0.00%     65.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       319268      0.38%     65.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       642013      0.75%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2290      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       677451      0.80%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp          200      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       860664      1.01%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       107121      0.13%     68.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        72566      0.09%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18823358     22.13%     90.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6960667      8.19%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1172926      1.38%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       107657      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       85041386                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.381244                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              616078                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.007244                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                196524933                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                87694483                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        79530831                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   9860053                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  6214418                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          4811065                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    80194609                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      4946371                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    324844                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1601                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          200175                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       20139033                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7122346                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1993455                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       718355                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         3916      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        318346      5.70%      5.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       303798      5.44%     11.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          351      0.01%     11.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      4730058     84.63%     95.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       116458      2.08%     97.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       116350      2.08%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5589277                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         3707      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        46303      3.91%      4.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        31982      2.70%      6.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          120      0.01%      6.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1094473     92.31%     99.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         4036      0.34%     99.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4986      0.42%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1185607                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          429      0.30%      0.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.00%      0.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          733      0.51%      0.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          173      0.12%      0.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       139894     98.11%     99.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          591      0.41%     99.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          767      0.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       142590                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          209      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       272043      6.18%      6.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       271816      6.17%     12.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          231      0.01%     12.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      3635582     82.56%     94.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       112422      2.55%     97.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       111364      2.53%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      4403667                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          209      0.15%      0.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          493      0.35%      0.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          159      0.11%      0.61% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       138988     98.63%     99.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          349      0.25%     99.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          718      0.51%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       140916                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      2090458     37.40%     37.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3068706     54.90%     92.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       318346      5.70%     98.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       111767      2.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5589277                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        22501     15.91%     15.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       118850     84.01%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.00%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          110      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       141464                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           4733974                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      2651604                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            142590                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1417                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        23629                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        118961                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              5589277                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                22257                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 4700611                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.841005                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2591                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          116701                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             111767                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4934                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         3916      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       318346      5.70%      5.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       303798      5.44%     11.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          351      0.01%     11.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      4730058     84.63%     95.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       116458      2.08%     97.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       116350      2.08%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5589277                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          206      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       318246     35.81%     35.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          981      0.11%     35.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          351      0.04%     35.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       451240     50.78%     86.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1292      0.15%     86.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     86.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       116350     13.09%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        888666                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          733      3.29%      3.29% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.29% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        20933     94.05%     97.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          591      2.66%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        22257                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          733      3.29%      3.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        20933     94.05%     97.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          591      2.66%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        22257                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       116701                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       111767                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4934                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          940                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       117641                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            6                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.loop_predictor.used        22612                       # Number of times the loop predictor is the provider. (Count)
system.cpu.branchPred.loop_predictor.correct        20712                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong         1900                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.ras.pushes               350452                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 350448                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              78405                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 272043                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              272043                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.statistical_corrector.correct      1742745                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.statistical_corrector.wrong      1893046                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2035057                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        70499                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1309                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      1347843                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       104751                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        12114                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          172                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         2659                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         3097                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         8019                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        74682                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       329966                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9       123227                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        70531                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        30850                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12        14648                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::13        91562                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::14        53070                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::15        44924                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::16        50565                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::17        72442                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::18       151796                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::19        61601                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::20       213567                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::21        24668                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::22        73336                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::24        60717                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::26        47304                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::28        47418                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::32        87590                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::36       497957                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       247826                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       169300                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       198579                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9        97944                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        77317                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        37529                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12        14660                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::13        80917                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::14        28121                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::15        69461                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::16       117729                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::17        89185                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::18       188635                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::19        38133                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::20        69475                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::21        15038                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::22        26907                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::24        45838                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::26        69256                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::28        56269                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::32       484302                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         6577532                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            141605                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     34644942                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.330655                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.772601                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10138685     29.26%     29.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10317234     29.78%     59.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4256403     12.29%     71.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1624530      4.69%     76.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1187846      3.43%     79.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1232711      3.56%     83.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          264398      0.76%     83.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          444642      1.28%     85.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5178493     14.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     34644942                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           8                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                272047                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       491888      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     50389805     62.41%     63.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       422960      0.52%     63.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2929      0.00%     63.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       129380      0.16%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1108      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       603638      0.75%     64.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          200      0.00%     64.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       317654      0.39%     64.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       641266      0.79%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          899      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       553339      0.69%     66.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp          150      0.00%     66.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       755937      0.94%     67.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       107069      0.13%     67.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        72434      0.09%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     67.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     18294474     22.66%     90.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6912592      8.56%     98.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       942325      1.17%     99.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       105348      0.13%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     80745395                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5178493                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             50000001                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               80745395                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       50000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         80745395                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.714260                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.400050                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           26254739                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            4440870                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          77131472                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         19236799                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7017940                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       491888      0.61%      0.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     50389805     62.41%     63.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       422960      0.52%     63.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         2929      0.00%     63.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       129380      0.16%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1108      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       603638      0.75%     64.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          200      0.00%     64.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       317654      0.39%     64.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       641266      0.79%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          899      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       553339      0.69%     66.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp          150      0.00%     66.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       755937      0.94%     67.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       107069      0.13%     67.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        72434      0.09%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     67.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     18294474     22.66%     90.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6912592      8.56%     98.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       942325      1.17%     99.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       105348      0.13%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     80745395                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      4403667                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      4019820                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       383638                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      3635582                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       767876                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       272047                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       272043                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       24412943                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          24412943                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      24412943                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         24412943                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       240841                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          240841                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       240841                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         240841                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4867628499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4867628499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4867628499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4867628499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     24653784                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24653784                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     24653784                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24653784                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009769                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009769                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009769                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009769                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 20210.962830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 20210.962830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 20210.962830                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 20210.962830                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          144                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           72                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       171918                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            171918                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        55261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         55261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        55261                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        55261                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       185580                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       185580                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       185580                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       185580                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2941227828                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2941227828                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2941227828                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2941227828                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007527                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007527                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007527                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007527                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 15848.840543                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15848.840543                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 15848.840543                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15848.840543                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 185068                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data         5661                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total         5661                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data         5661                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total         5661                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        20646                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        20646                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        20646                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        20646                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data            4                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     17524744                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        17524744                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       111089                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        111089                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2651538474                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2651538474                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     17635833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     17635833                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006299                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006299                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 23868.596117                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 23868.596117                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        54287                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        54287                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        56802                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        56802                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    868737060                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    868737060                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003221                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003221                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 15294.128024                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 15294.128024                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6888199                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6888199                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       129752                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       129752                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2216090025                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2216090025                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7017951                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7017951                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.018489                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.018489                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 17079.428641                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 17079.428641                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          974                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          974                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       128778                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       128778                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2072490768                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2072490768                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.018350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.018350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 16093.515725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 16093.515725                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.843525                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             24598531                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             185580                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             132.549472                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              141192                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.843525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          414                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           98800748                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          98800748                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5025634                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              18050112                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7942127                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4352100                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 142854                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2935272                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1589                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               89527081                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7466                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts            84716540                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          4789173                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        19904564                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        7050008                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.372148                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       72330850                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      37200520                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        8064091                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       3883225                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     131597509                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     59708820                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          26954572                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     37068988                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            3498819                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      27162186                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  288834                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  631                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4483                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4058788                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 25303                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           35512827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.568002                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.383579                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20689798     58.26%     58.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   748588      2.11%     60.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   729617      2.05%     62.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   821349      2.31%     64.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2211550      6.23%     70.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   835470      2.35%     73.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   796626      2.24%     75.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   716793      2.02%     77.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7963036     22.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             35512827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              55599848                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.556852                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            5589277                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.156505                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      8201110                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4055437                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4055437                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4055437                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4055437                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3351                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3351                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3351                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3351                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    169619877                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    169619877                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    169619877                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    169619877                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4058788                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4058788                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4058788                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4058788                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000826                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000826                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000826                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000826                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50617.689346                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 50617.689346                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50617.689346                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 50617.689346                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2085                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2085                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          753                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           753                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          753                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          753                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2598                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2598                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2598                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2598                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    133769097                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    133769097                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    133769097                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    133769097                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000640                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000640                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000640                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000640                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 51489.259815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 51489.259815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 51489.259815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 51489.259815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2085                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4055437                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4055437                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3351                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3351                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    169619877                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    169619877                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4058788                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4058788                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000826                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000826                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50617.689346                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50617.689346                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          753                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          753                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2598                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2598                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    133769097                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    133769097                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 51489.259815                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 51489.259815                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.224975                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4058035                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2598                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1561.984219                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               72927                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.224975                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          477                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16237750                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16237750                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    142854                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     836151                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1173434                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               87326686                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2830                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 20139033                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7122346                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    17                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1338                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1165110                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            983                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         176117                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        32146                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               208263                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 84448510                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                84341896                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  67151920                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 130833973                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.361658                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.513261                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2292073                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  902218                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   93                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 983                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 104400                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   24                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19236798                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.401160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.164413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19148252     99.54%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                42196      0.22%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                16007      0.08%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  131      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   59      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   90      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  103      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  127      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   64      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   90      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 70      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 97      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2103      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2963      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1394      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              12867      0.07%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1539      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1286      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                804      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2448      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                283      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                298      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                258      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1049      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                142      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                115      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 72      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1796      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19236798                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                19928312                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 7050057                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       653                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1418                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4059431                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       886                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 142854                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6997889                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2141651                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2255                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10226717                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              16001461                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               88709745                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8433                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 110446                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1429076                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               12907040                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              57                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           172261727                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   374412824                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                137589936                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9122826                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             156840972                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 15420623                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      72                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  27142409                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        116785112                       # The number of ROB reads (Count)
system.cpu.rob.writes                       175514229                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   80745395                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    261                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 147054                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    147315                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   261                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                147054                       # number of overall hits (Count)
system.l2.overallHits::total                   147315                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2335                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                38526                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   40861                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2335                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               38526                       # number of overall misses (Count)
system.l2.overallMisses::total                  40861                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       129418785                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2199785679                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2329204464                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      129418785                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2199785679                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2329204464                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2596                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             185580                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                188176                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2596                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            185580                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               188176                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.899461                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.207598                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.217142                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.899461                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.207598                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.217142                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 55425.603854                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 57098.730182                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    57003.119454                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 55425.603854                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 57098.730182                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   57003.119454                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                27052                       # number of writebacks (Count)
system.l2.writebacks::total                     27052                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.data                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2335                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            38523                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               40858                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2335                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           38523                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::l2.prefetcher          192                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              41050                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    122420790                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2084116797                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2206537587                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    122420790                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2084116797                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::l2.prefetcher     11922393                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2218459980                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.899461                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.207582                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.217127                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.899461                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.207582                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.218147                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 52428.603854                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 54100.583989                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 54005.031744                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 52428.603854                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 54100.583989                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::l2.prefetcher 62095.796875                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 54042.874056                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          64033                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         6170                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           6170                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.HardPFReq.mshrMisses::l2.prefetcher          192                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMisses::total             192                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMissLatency::l2.prefetcher     11922393                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissLatency::total     11922393                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissRate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.avgMshrMissLatency::l2.prefetcher 62095.796875                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.HardPFReq.avgMshrMissLatency::total 62095.796875                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             261                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                261                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2335                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2335                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    129418785                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    129418785                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2596                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2596                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.899461                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.899461                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 55425.603854                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 55425.603854                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2335                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2335                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    122420790                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    122420790                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.899461                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.899461                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 52428.603854                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 52428.603854                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             100785                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                100785                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            27993                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               27993                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1564574526                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1564574526                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         128778                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            128778                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.217374                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.217374                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 55891.634551                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 55891.634551                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data        27992                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           27992                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1480585266                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1480585266                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.217366                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.217366                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 52893.157545                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 52893.157545                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          46269                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             46269                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10533                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10533                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    635211153                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    635211153                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        56802                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         56802                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.185434                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.185434                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 60306.764739                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 60306.764739                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        10531                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10531                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    603531531                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    603531531                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.185398                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.185398                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 57309.992498                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 57309.992498                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2082                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2082                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2082                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2082                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       171918                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           171918                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       171918                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       171918                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.demandMshrMisses           40858                       # demands not covered by prefetchs (Count)
system.l2.prefetcher.pfIssued                     283                       # number of hwpf issued (Count)
system.l2.prefetcher.pfUnused                      43                       # number of HardPF blocks evicted w/o reference (Count)
system.l2.prefetcher.pfUseful                     130                       # number of useful prefetch (Count)
system.l2.prefetcher.pfUsefulButMiss                0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2.prefetcher.accuracy                0.459364                       # accuracy of the prefetcher (Count)
system.l2.prefetcher.coverage                0.003172                       # coverage brought by this prefetcher (Count)
system.l2.prefetcher.pfHitInCache                  91                       # number of prefetches hitting in cache (Count)
system.l2.prefetcher.pfHitInMSHR                    0                       # number of prefetches hitting in a MSHR (Count)
system.l2.prefetcher.pfHitInWB                      0                       # number of prefetches hit in the Write Buffer (Count)
system.l2.prefetcher.pfLate                        91                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2.prefetcher.pfIdentified                 283                       # number of prefetch candidates identified (Count)
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2.prefetcher.pfRemovedDemand                0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2.prefetcher.pfSpanPage                    85                       # number of prefetches that crossed the page (Count)
system.l2.prefetcher.pfUsefulSpanPage               2                       # number of prefetches that is useful and crossed the page (Count)
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4058.312978                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       369218                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      68129                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.419396                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       69597                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     682.956315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       540.429925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2728.982024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::l2.prefetcher   105.944715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.166737                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.131941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.666255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::l2.prefetcher        0.025865                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.990799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            113                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3983                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::3                   40                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::4                   73                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   11                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  131                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3008                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  833                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.027588                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.972412                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6071569                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6071569                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     26968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2335.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     37648.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l2.prefetcher::samples       175.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002276869384                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1566                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1566                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              108321                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              25402                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       41034                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      27052                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     41034                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    27052                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    876                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    84                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 41034                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                27052                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   33087                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5660                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   1585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.638570                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    123.323993                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255          1565     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1566                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.205619                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.156806                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.345633                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              722     46.10%     46.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               66      4.21%     50.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              612     39.08%     89.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              124      7.92%     97.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               27      1.72%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                5      0.32%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.06%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                3      0.19%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.13%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                2      0.13%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1566                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   56064                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2626176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1731328                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              220827547.21213192                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              145582366.01799953                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   11832373116                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     173785.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       149440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2409472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l2.prefetcher        11200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1724416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 12565977.548869913444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 202605534.372528702021                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l2.prefetcher 941775.619294318953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 145001155.921520739794                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2335                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        38523                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l2.prefetcher          176                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        27052                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     59750838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1058445785                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l2.prefetcher      7789185                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 279001801689                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25589.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27475.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l2.prefetcher     44256.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10313536.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       149440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2465472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l2.prefetcher        11264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2626176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       149440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       149440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1731328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1731328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2335                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        38523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l2.prefetcher          176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           41034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        27052                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          27052                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       12565978                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      207314412                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l2.prefetcher       947157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         220827547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     12565978                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      12565978                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    145582366                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        145582366                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    145582366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      12565978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     207314412                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l2.prefetcher       947157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        366409913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                40158                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               26944                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               373023308                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             200790000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1125985808                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9288.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28038.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               33323                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              23099                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        10680                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   402.109363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   254.245863                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   349.447037                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2607     24.41%     24.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2257     21.13%     45.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1355     12.69%     58.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          867      8.12%     66.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          724      6.78%     73.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          488      4.57%     77.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          397      3.72%     81.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          316      2.96%     84.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1669     15.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        10680                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           2570112                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        1724416                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              216.113288                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              145.001156                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        42004620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        22325985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      154309680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      77302980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 938555280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2540967660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2426930880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6202397085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.541639                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6286695047                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    397020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5208714286                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        34250580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        18204615                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      132418440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      63344700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 938555280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2610225510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2368608480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6165607605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   518.448118                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6134537403                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    397020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5360871930                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13042                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         27052                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9355                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              27992                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             27992                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13042                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       118475                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       118475                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  118475                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      4357504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      4357504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4357504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              41034                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    41034    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                41034                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            61821117                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           75974751                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          77441                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        36426                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              59400                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       198970                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2085                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            50131                       # Transaction distribution (Count)
system.tol2bus.transDist::HardPFReq               206                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            128778                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           128778                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2598                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         56802                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7279                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       556230                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 563509                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22879872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                23179456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           64241                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1731456                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            252418                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.134463                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.341255                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  218486     86.56%     86.56% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   33923     13.44%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       9      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              252418                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11892429333                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          240871554                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2595734                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         185394753                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        375332                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       187155                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           33813                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        33804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
