============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 15:59:37 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.410422s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (41.0%)

RUN-1004 : used memory is 282 MB, reserved memory is 259 MB, peak memory is 287 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 85 trigger nets, 85 data nets.
KIT-1004 : Chipwatcher code = 1110100000110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14321/37 useful/useless nets, 11724/23 useful/useless insts
SYN-1016 : Merged 46 instances.
SYN-1032 : 13784/10 useful/useless nets, 12392/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13768/16 useful/useless nets, 12380/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 679 better
SYN-1014 : Optimize round 2
SYN-1032 : 13230/60 useful/useless nets, 11842/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.236709s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (34.1%)

RUN-1004 : used memory is 295 MB, reserved memory is 270 MB, peak memory is 297 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13953/2 useful/useless nets, 12574/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56974, tnet num: 13953, tinst num: 12573, tnode num: 70007, tedge num: 91734.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13953 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 375 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.164009s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (42.6%)

RUN-1004 : used memory is 313 MB, reserved memory is 295 MB, peak memory is 445 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.532435s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (39.8%)

RUN-1004 : used memory is 314 MB, reserved memory is 295 MB, peak memory is 445 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 12886/1 useful/useless nets, 11506/0 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (472 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11506 instances
RUN-0007 : 6729 luts, 3738 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12886 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7554 nets have 2 pins
RUN-1001 : 3987 nets have [3 - 5] pins
RUN-1001 : 786 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1519     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1185     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  69   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 92
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11504 instances, 6729 luts, 3738 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54552, tnet num: 12884, tinst num: 11504, tnode num: 67375, tedge num: 89122.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.101252s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (46.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.97867e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11504.
PHY-3001 : Level 1 #clusters 1764.
PHY-3001 : End clustering;  0.090837s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (51.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 903193, overlap = 345.844
PHY-3002 : Step(2): len = 786771, overlap = 367.781
PHY-3002 : Step(3): len = 568998, overlap = 499.812
PHY-3002 : Step(4): len = 508571, overlap = 539.875
PHY-3002 : Step(5): len = 400502, overlap = 632.906
PHY-3002 : Step(6): len = 342755, overlap = 679.406
PHY-3002 : Step(7): len = 278168, overlap = 751.625
PHY-3002 : Step(8): len = 245478, overlap = 804.094
PHY-3002 : Step(9): len = 217114, overlap = 816.875
PHY-3002 : Step(10): len = 199589, overlap = 837.844
PHY-3002 : Step(11): len = 176384, overlap = 899.062
PHY-3002 : Step(12): len = 165387, overlap = 925.125
PHY-3002 : Step(13): len = 150666, overlap = 966.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97477e-06
PHY-3002 : Step(14): len = 163291, overlap = 905.344
PHY-3002 : Step(15): len = 202078, overlap = 779.719
PHY-3002 : Step(16): len = 212935, overlap = 744.875
PHY-3002 : Step(17): len = 220068, overlap = 740.438
PHY-3002 : Step(18): len = 215948, overlap = 708.5
PHY-3002 : Step(19): len = 212963, overlap = 680.062
PHY-3002 : Step(20): len = 207054, overlap = 669.906
PHY-3002 : Step(21): len = 203419, overlap = 637.812
PHY-3002 : Step(22): len = 198989, overlap = 625.281
PHY-3002 : Step(23): len = 196988, overlap = 604.656
PHY-3002 : Step(24): len = 193681, overlap = 602.625
PHY-3002 : Step(25): len = 191555, overlap = 635.938
PHY-3002 : Step(26): len = 189986, overlap = 641.875
PHY-3002 : Step(27): len = 188918, overlap = 647.594
PHY-3002 : Step(28): len = 187425, overlap = 655.719
PHY-3002 : Step(29): len = 186517, overlap = 678.219
PHY-3002 : Step(30): len = 185326, overlap = 679.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.94954e-06
PHY-3002 : Step(31): len = 192465, overlap = 665.156
PHY-3002 : Step(32): len = 204533, overlap = 619.469
PHY-3002 : Step(33): len = 210246, overlap = 596.594
PHY-3002 : Step(34): len = 212906, overlap = 569.938
PHY-3002 : Step(35): len = 213578, overlap = 563.094
PHY-3002 : Step(36): len = 213523, overlap = 560.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.89909e-06
PHY-3002 : Step(37): len = 225580, overlap = 557.812
PHY-3002 : Step(38): len = 243377, overlap = 540.156
PHY-3002 : Step(39): len = 249563, overlap = 540
PHY-3002 : Step(40): len = 251867, overlap = 518.281
PHY-3002 : Step(41): len = 250081, overlap = 524.031
PHY-3002 : Step(42): len = 248790, overlap = 526.281
PHY-3002 : Step(43): len = 247222, overlap = 515.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.57982e-05
PHY-3002 : Step(44): len = 263421, overlap = 472.625
PHY-3002 : Step(45): len = 283593, overlap = 416.562
PHY-3002 : Step(46): len = 294150, overlap = 341.125
PHY-3002 : Step(47): len = 299075, overlap = 333.875
PHY-3002 : Step(48): len = 299187, overlap = 328.312
PHY-3002 : Step(49): len = 299363, overlap = 323.969
PHY-3002 : Step(50): len = 297693, overlap = 344.125
PHY-3002 : Step(51): len = 297500, overlap = 341.562
PHY-3002 : Step(52): len = 295671, overlap = 357.562
PHY-3002 : Step(53): len = 295704, overlap = 368.719
PHY-3002 : Step(54): len = 294940, overlap = 367.594
PHY-3002 : Step(55): len = 295043, overlap = 391.25
PHY-3002 : Step(56): len = 293146, overlap = 390.781
PHY-3002 : Step(57): len = 293336, overlap = 401.969
PHY-3002 : Step(58): len = 292614, overlap = 404.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.15964e-05
PHY-3002 : Step(59): len = 308553, overlap = 369.656
PHY-3002 : Step(60): len = 322558, overlap = 329.5
PHY-3002 : Step(61): len = 327088, overlap = 303.469
PHY-3002 : Step(62): len = 329370, overlap = 306.969
PHY-3002 : Step(63): len = 331117, overlap = 296.25
PHY-3002 : Step(64): len = 333434, overlap = 278.75
PHY-3002 : Step(65): len = 334247, overlap = 268.188
PHY-3002 : Step(66): len = 334725, overlap = 262
PHY-3002 : Step(67): len = 334488, overlap = 271.406
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.31927e-05
PHY-3002 : Step(68): len = 349220, overlap = 250.469
PHY-3002 : Step(69): len = 365512, overlap = 238.062
PHY-3002 : Step(70): len = 370035, overlap = 213.594
PHY-3002 : Step(71): len = 373820, overlap = 189.625
PHY-3002 : Step(72): len = 377219, overlap = 212.438
PHY-3002 : Step(73): len = 379238, overlap = 206.188
PHY-3002 : Step(74): len = 376721, overlap = 197.844
PHY-3002 : Step(75): len = 376376, overlap = 194.531
PHY-3002 : Step(76): len = 376627, overlap = 198.406
PHY-3002 : Step(77): len = 376776, overlap = 200.406
PHY-3002 : Step(78): len = 375177, overlap = 201.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000126385
PHY-3002 : Step(79): len = 387293, overlap = 175.562
PHY-3002 : Step(80): len = 398068, overlap = 158
PHY-3002 : Step(81): len = 401551, overlap = 146.75
PHY-3002 : Step(82): len = 404391, overlap = 137.938
PHY-3002 : Step(83): len = 407760, overlap = 140.844
PHY-3002 : Step(84): len = 409629, overlap = 138.375
PHY-3002 : Step(85): len = 408195, overlap = 139.938
PHY-3002 : Step(86): len = 408419, overlap = 135.938
PHY-3002 : Step(87): len = 409869, overlap = 131.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000252771
PHY-3002 : Step(88): len = 420378, overlap = 127.594
PHY-3002 : Step(89): len = 425098, overlap = 126.625
PHY-3002 : Step(90): len = 424903, overlap = 118.906
PHY-3002 : Step(91): len = 425729, overlap = 118.344
PHY-3002 : Step(92): len = 429114, overlap = 113.031
PHY-3002 : Step(93): len = 430838, overlap = 114
PHY-3002 : Step(94): len = 429208, overlap = 109.375
PHY-3002 : Step(95): len = 429443, overlap = 109.875
PHY-3002 : Step(96): len = 431422, overlap = 101.938
PHY-3002 : Step(97): len = 432386, overlap = 97.6875
PHY-3002 : Step(98): len = 431501, overlap = 96.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000475428
PHY-3002 : Step(99): len = 437061, overlap = 94.0625
PHY-3002 : Step(100): len = 442376, overlap = 97.25
PHY-3002 : Step(101): len = 444188, overlap = 100.812
PHY-3002 : Step(102): len = 446317, overlap = 102.25
PHY-3002 : Step(103): len = 448967, overlap = 104.875
PHY-3002 : Step(104): len = 451164, overlap = 99.5938
PHY-3002 : Step(105): len = 450788, overlap = 94.7812
PHY-3002 : Step(106): len = 450856, overlap = 88.3125
PHY-3002 : Step(107): len = 451715, overlap = 87.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000930084
PHY-3002 : Step(108): len = 455504, overlap = 80.625
PHY-3002 : Step(109): len = 458562, overlap = 80.375
PHY-3002 : Step(110): len = 458805, overlap = 80.9688
PHY-3002 : Step(111): len = 459374, overlap = 81.0625
PHY-3002 : Step(112): len = 461547, overlap = 72.25
PHY-3002 : Step(113): len = 464031, overlap = 75.5
PHY-3002 : Step(114): len = 463568, overlap = 75.5312
PHY-3002 : Step(115): len = 463897, overlap = 79.5938
PHY-3002 : Step(116): len = 465212, overlap = 73.2812
PHY-3002 : Step(117): len = 465892, overlap = 73.7188
PHY-3002 : Step(118): len = 465288, overlap = 76.1562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024599s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12886.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618296, over cnt = 1460(4%), over = 7486, worst = 32
PHY-1001 : End global iterations;  0.353431s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.7%)

PHY-1001 : Congestion index: top1 = 83.97, top5 = 62.70, top10 = 53.31, top15 = 47.21.
PHY-3001 : End congestion estimation;  0.491694s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440785s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163401
PHY-3002 : Step(119): len = 514506, overlap = 28.5312
PHY-3002 : Step(120): len = 517365, overlap = 28.8125
PHY-3002 : Step(121): len = 516084, overlap = 25.8125
PHY-3002 : Step(122): len = 515791, overlap = 23.5625
PHY-3002 : Step(123): len = 517329, overlap = 21.3125
PHY-3002 : Step(124): len = 516784, overlap = 18.0625
PHY-3002 : Step(125): len = 516534, overlap = 16.0312
PHY-3002 : Step(126): len = 517245, overlap = 15.5625
PHY-3002 : Step(127): len = 516847, overlap = 14.9375
PHY-3002 : Step(128): len = 515075, overlap = 13.6562
PHY-3002 : Step(129): len = 512790, overlap = 13.9688
PHY-3002 : Step(130): len = 511816, overlap = 15.25
PHY-3002 : Step(131): len = 509519, overlap = 14.8438
PHY-3002 : Step(132): len = 507744, overlap = 15.75
PHY-3002 : Step(133): len = 505343, overlap = 16.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000326801
PHY-3002 : Step(134): len = 505756, overlap = 16.9375
PHY-3002 : Step(135): len = 508999, overlap = 16.4688
PHY-3002 : Step(136): len = 511256, overlap = 16.1562
PHY-3002 : Step(137): len = 514480, overlap = 15.6562
PHY-3002 : Step(138): len = 516984, overlap = 14.25
PHY-3002 : Step(139): len = 518802, overlap = 13.2188
PHY-3002 : Step(140): len = 518131, overlap = 12.6875
PHY-3002 : Step(141): len = 517011, overlap = 11.2188
PHY-3002 : Step(142): len = 516300, overlap = 9.46875
PHY-3002 : Step(143): len = 514626, overlap = 9.84375
PHY-3002 : Step(144): len = 513967, overlap = 9.46875
PHY-3002 : Step(145): len = 513802, overlap = 9.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000653603
PHY-3002 : Step(146): len = 514855, overlap = 9.65625
PHY-3002 : Step(147): len = 517375, overlap = 8.34375
PHY-3002 : Step(148): len = 520684, overlap = 7.90625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 171/12886.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635488, over cnt = 2009(5%), over = 8848, worst = 52
PHY-1001 : End global iterations;  0.447352s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.0%)

PHY-1001 : Congestion index: top1 = 81.08, top5 = 60.59, top10 = 52.31, top15 = 47.30.
PHY-3001 : End congestion estimation;  0.588212s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (29.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460176s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000147498
PHY-3002 : Step(149): len = 519340, overlap = 148.344
PHY-3002 : Step(150): len = 518981, overlap = 118.469
PHY-3002 : Step(151): len = 513659, overlap = 110.812
PHY-3002 : Step(152): len = 509268, overlap = 104.406
PHY-3002 : Step(153): len = 504574, overlap = 97.0625
PHY-3002 : Step(154): len = 502488, overlap = 90.5
PHY-3002 : Step(155): len = 498881, overlap = 81.0312
PHY-3002 : Step(156): len = 496442, overlap = 78.2812
PHY-3002 : Step(157): len = 494410, overlap = 76.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000294995
PHY-3002 : Step(158): len = 494821, overlap = 72.5625
PHY-3002 : Step(159): len = 497111, overlap = 72.0938
PHY-3002 : Step(160): len = 498321, overlap = 69.6875
PHY-3002 : Step(161): len = 500683, overlap = 64.9062
PHY-3002 : Step(162): len = 502527, overlap = 61.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00058999
PHY-3002 : Step(163): len = 504508, overlap = 58.0625
PHY-3002 : Step(164): len = 510771, overlap = 54.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54552, tnet num: 12884, tinst num: 11504, tnode num: 67375, tedge num: 89122.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 322.00 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 854/12886.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634896, over cnt = 2229(6%), over = 7710, worst = 28
PHY-1001 : End global iterations;  0.454637s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.2%)

PHY-1001 : Congestion index: top1 = 67.61, top5 = 53.20, top10 = 47.22, top15 = 43.47.
PHY-1001 : End incremental global routing;  0.604741s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (31.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.451170s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.2%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11391 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 11573 instances, 6762 luts, 3774 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 515991
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10807/12955.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639888, over cnt = 2219(6%), over = 7713, worst = 28
PHY-1001 : End global iterations;  0.093565s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (66.8%)

PHY-1001 : Congestion index: top1 = 67.35, top5 = 53.26, top10 = 47.32, top15 = 43.56.
PHY-3001 : End congestion estimation;  0.255416s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54795, tnet num: 12953, tinst num: 11573, tnode num: 67726, tedge num: 89470.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12953 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.333233s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (28.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(165): len = 515672, overlap = 0
PHY-3002 : Step(166): len = 515730, overlap = 0
PHY-3002 : Step(167): len = 515954, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10820/12955.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 638872, over cnt = 2227(6%), over = 7729, worst = 28
PHY-1001 : End global iterations;  0.083820s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 53.36, top10 = 47.39, top15 = 43.66.
PHY-3001 : End congestion estimation;  0.253035s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12953 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.504839s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000696173
PHY-3002 : Step(168): len = 515975, overlap = 54.8125
PHY-3002 : Step(169): len = 516265, overlap = 54.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00139235
PHY-3002 : Step(170): len = 516260, overlap = 53.9062
PHY-3002 : Step(171): len = 516404, overlap = 53.9688
PHY-3001 : Final: Len = 516404, Over = 53.9688
PHY-3001 : End incremental placement;  2.715487s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (38.0%)

OPT-1001 : Total overflow 323.97 peak overflow 2.69
OPT-1001 : End high-fanout net optimization;  4.037018s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (35.6%)

OPT-1001 : Current memory(MB): used = 553, reserve = 536, peak = 565.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10817/12955.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639816, over cnt = 2212(6%), over = 7598, worst = 28
PHY-1002 : len = 678424, over cnt = 1365(3%), over = 3264, worst = 20
PHY-1002 : len = 699112, over cnt = 557(1%), over = 1219, worst = 14
PHY-1002 : len = 707912, over cnt = 222(0%), over = 550, worst = 12
PHY-1002 : len = 713696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.815278s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (32.6%)

PHY-1001 : Congestion index: top1 = 56.66, top5 = 48.05, top10 = 43.89, top15 = 41.19.
OPT-1001 : End congestion update;  0.989351s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (39.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12953 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.456921s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.4%)

OPT-0007 : Start: WNS -3111 TNS -439377 NUM_FEPS 412
OPT-0007 : Iter 1: improved WNS -3111 TNS -309727 NUM_FEPS 412 with 54 cells processed and 3300 slack improved
OPT-0007 : Iter 2: improved WNS -3111 TNS -309727 NUM_FEPS 412 with 8 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.466250s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (36.2%)

OPT-1001 : Current memory(MB): used = 554, reserve = 536, peak = 565.
OPT-1001 : End physical optimization;  6.627580s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (37.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6762 LUT to BLE ...
SYN-4008 : Packed 6762 LUT and 1372 SEQ to BLE.
SYN-4003 : Packing 2402 remaining SEQ's ...
SYN-4005 : Packed 1765 SEQ with LUT/SLICE
SYN-4006 : 3771 single LUT's are left
SYN-4006 : 637 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7399/8804 primitive instances ...
PHY-3001 : End packing;  0.525512s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (32.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5067 instances
RUN-1001 : 2461 mslices, 2461 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11816 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6250 nets have 2 pins
RUN-1001 : 4052 nets have [3 - 5] pins
RUN-1001 : 895 nets have [6 - 10] pins
RUN-1001 : 354 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5065 instances, 4922 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 531469, Over = 124.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6054/11816.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697344, over cnt = 1397(3%), over = 2189, worst = 8
PHY-1002 : len = 704192, over cnt = 820(2%), over = 1065, worst = 7
PHY-1002 : len = 710920, over cnt = 402(1%), over = 496, worst = 6
PHY-1002 : len = 715864, over cnt = 168(0%), over = 199, worst = 4
PHY-1002 : len = 718560, over cnt = 9(0%), over = 12, worst = 3
PHY-1001 : End global iterations;  0.855378s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (34.7%)

PHY-1001 : Congestion index: top1 = 58.49, top5 = 48.64, top10 = 44.18, top15 = 41.43.
PHY-3001 : End congestion estimation;  1.073255s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (40.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50708, tnet num: 11814, tinst num: 5065, tnode num: 60663, tedge num: 85526.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.176139s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (29.2%)

RUN-1004 : used memory is 508 MB, reserved memory is 496 MB, peak memory is 565 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11814 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.675167s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (28.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.63468e-05
PHY-3002 : Step(172): len = 522840, overlap = 130.25
PHY-3002 : Step(173): len = 516567, overlap = 131.75
PHY-3002 : Step(174): len = 512812, overlap = 144.25
PHY-3002 : Step(175): len = 510345, overlap = 148.25
PHY-3002 : Step(176): len = 508556, overlap = 150.5
PHY-3002 : Step(177): len = 507047, overlap = 149.75
PHY-3002 : Step(178): len = 506076, overlap = 146
PHY-3002 : Step(179): len = 505167, overlap = 145.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132694
PHY-3002 : Step(180): len = 510746, overlap = 137.75
PHY-3002 : Step(181): len = 516293, overlap = 126.5
PHY-3002 : Step(182): len = 516047, overlap = 126
PHY-3002 : Step(183): len = 516754, overlap = 125.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251179
PHY-3002 : Step(184): len = 525923, overlap = 116.25
PHY-3002 : Step(185): len = 534714, overlap = 99.25
PHY-3002 : Step(186): len = 539275, overlap = 96.25
PHY-3002 : Step(187): len = 538292, overlap = 90
PHY-3002 : Step(188): len = 536899, overlap = 86.25
PHY-3002 : Step(189): len = 537081, overlap = 88.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.910142s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 583484
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 655/11816.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713096, over cnt = 1876(5%), over = 3155, worst = 8
PHY-1002 : len = 727400, over cnt = 944(2%), over = 1345, worst = 7
PHY-1002 : len = 739840, over cnt = 296(0%), over = 420, worst = 7
PHY-1002 : len = 745016, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 745544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.162618s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (30.9%)

PHY-1001 : Congestion index: top1 = 54.22, top5 = 47.52, top10 = 44.19, top15 = 41.94.
PHY-3001 : End congestion estimation;  1.404073s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (30.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11814 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.505223s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (24.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158533
PHY-3002 : Step(190): len = 566930, overlap = 15
PHY-3002 : Step(191): len = 558099, overlap = 27.5
PHY-3002 : Step(192): len = 550543, overlap = 36.25
PHY-3002 : Step(193): len = 544616, overlap = 50.75
PHY-3002 : Step(194): len = 541370, overlap = 58.5
PHY-3002 : Step(195): len = 539107, overlap = 64.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000317067
PHY-3002 : Step(196): len = 544823, overlap = 61.75
PHY-3002 : Step(197): len = 548629, overlap = 59
PHY-3002 : Step(198): len = 552235, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000634133
PHY-3002 : Step(199): len = 558134, overlap = 53.5
PHY-3002 : Step(200): len = 567277, overlap = 44.75
PHY-3002 : Step(201): len = 570136, overlap = 47.75
PHY-3002 : Step(202): len = 571783, overlap = 46.5
PHY-3002 : Step(203): len = 574668, overlap = 49.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010953s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 589474, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036834s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.4%)

PHY-3001 : 67 instances has been re-located, deltaX = 7, deltaY = 51, maxDist = 2.
PHY-3001 : Final: Len = 590476, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50708, tnet num: 11814, tinst num: 5065, tnode num: 60663, tedge num: 85526.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.112286s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (36.5%)

RUN-1004 : used memory is 505 MB, reserved memory is 488 MB, peak memory is 578 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2840/11816.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 734768, over cnt = 1757(4%), over = 2773, worst = 8
PHY-1002 : len = 744168, over cnt = 1052(2%), over = 1443, worst = 8
PHY-1002 : len = 755296, over cnt = 344(0%), over = 452, worst = 5
PHY-1002 : len = 758680, over cnt = 139(0%), over = 172, worst = 3
PHY-1002 : len = 761800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.117855s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (23.8%)

PHY-1001 : Congestion index: top1 = 52.76, top5 = 46.52, top10 = 43.22, top15 = 41.07.
PHY-1001 : End incremental global routing;  1.340054s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (26.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11814 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.501440s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4959 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 5069 instances, 4926 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591171
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10846/11820.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 762624, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 762648, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 762696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.324034s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.5%)

PHY-1001 : Congestion index: top1 = 52.74, top5 = 46.53, top10 = 43.25, top15 = 41.12.
PHY-3001 : End congestion estimation;  0.551342s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (31.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50752, tnet num: 11818, tinst num: 5069, tnode num: 60719, tedge num: 85586.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.136265s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (42.6%)

RUN-1004 : used memory is 550 MB, reserved memory is 539 MB, peak memory is 580 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.656943s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (39.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(204): len = 590954, overlap = 0
PHY-3002 : Step(205): len = 590888, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10843/11820.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 762176, over cnt = 15(0%), over = 22, worst = 3
PHY-1002 : len = 762240, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 762256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.330101s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (52.1%)

PHY-1001 : Congestion index: top1 = 52.80, top5 = 46.56, top10 = 43.26, top15 = 41.12.
PHY-3001 : End congestion estimation;  0.556816s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (47.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.521366s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000200577
PHY-3002 : Step(206): len = 591036, overlap = 0.25
PHY-3002 : Step(207): len = 591036, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 591008, Over = 0
PHY-3001 : End spreading;  0.029764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.5%)

PHY-3001 : Final: Len = 591008, Over = 0
PHY-3001 : End incremental placement;  3.579496s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (41.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.728580s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (37.1%)

OPT-1001 : Current memory(MB): used = 589, reserve = 576, peak = 591.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10843/11820.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 762456, over cnt = 19(0%), over = 22, worst = 2
PHY-1002 : len = 762464, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 762536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.310983s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.2%)

PHY-1001 : Congestion index: top1 = 52.78, top5 = 46.50, top10 = 43.26, top15 = 41.12.
OPT-1001 : End congestion update;  0.539250s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (43.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405289s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.7%)

OPT-0007 : Start: WNS -2927 TNS -200328 NUM_FEPS 288
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4964 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5069 instances, 4926 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 604856, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034572s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.2%)

PHY-3001 : 25 instances has been re-located, deltaX = 8, deltaY = 16, maxDist = 2.
PHY-3001 : Final: Len = 605260, Over = 0
PHY-3001 : End incremental legalization;  0.231403s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (20.3%)

OPT-0007 : Iter 1: improved WNS -2727 TNS -135498 NUM_FEPS 283 with 157 cells processed and 29978 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4964 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5069 instances, 4926 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 606276, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031490s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.6%)

PHY-3001 : 12 instances has been re-located, deltaX = 5, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 606284, Over = 0
PHY-3001 : End incremental legalization;  0.228960s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.8%)

OPT-0007 : Iter 2: improved WNS -2727 TNS -137300 NUM_FEPS 275 with 71 cells processed and 6559 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4964 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5069 instances, 4926 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 608626, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029391s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.2%)

PHY-3001 : 9 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 608568, Over = 0
PHY-3001 : End incremental legalization;  0.238333s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.7%)

OPT-0007 : Iter 3: improved WNS -2727 TNS -152633 NUM_FEPS 288 with 50 cells processed and 3270 slack improved
OPT-1001 : End path based optimization;  2.081520s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (39.0%)

OPT-1001 : Current memory(MB): used = 589, reserve = 576, peak = 591.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401678s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10200/11820.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 779488, over cnt = 172(0%), over = 279, worst = 5
PHY-1002 : len = 780224, over cnt = 95(0%), over = 134, worst = 5
PHY-1002 : len = 781192, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 781400, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 781480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.657662s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (42.8%)

PHY-1001 : Congestion index: top1 = 52.97, top5 = 47.10, top10 = 43.86, top15 = 41.72.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398599s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (51.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2727 TNS -141124 NUM_FEPS 288
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2727ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11820 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11820 nets
OPT-1001 : End physical optimization;  10.837986s wall, 4.296875s user + 0.046875s system = 4.343750s CPU (40.1%)

RUN-1003 : finish command "place" in  32.601838s wall, 11.187500s user + 0.390625s system = 11.578125s CPU (35.5%)

RUN-1004 : used memory is 516 MB, reserved memory is 502 MB, peak memory is 591 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.225025s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (44.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 504 MB, peak memory is 591 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5071 instances
RUN-1001 : 2461 mslices, 2465 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11820 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6249 nets have 2 pins
RUN-1001 : 4052 nets have [3 - 5] pins
RUN-1001 : 898 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50752, tnet num: 11818, tinst num: 5069, tnode num: 60719, tedge num: 85586.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2461 mslices, 2465 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 737232, over cnt = 1819(5%), over = 3070, worst = 9
PHY-1002 : len = 751784, over cnt = 898(2%), over = 1279, worst = 9
PHY-1002 : len = 758544, over cnt = 523(1%), over = 723, worst = 9
PHY-1002 : len = 768200, over cnt = 13(0%), over = 23, worst = 6
PHY-1002 : len = 768464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.974906s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (38.5%)

PHY-1001 : Congestion index: top1 = 53.00, top5 = 46.71, top10 = 43.39, top15 = 41.18.
PHY-1001 : End global routing;  1.188748s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (38.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 588, reserve = 575, peak = 591.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 846, reserve = 834, peak = 846.
PHY-1001 : End build detailed router design. 3.153046s wall, 1.171875s user + 0.140625s system = 1.312500s CPU (41.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 144160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.655093s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (38.7%)

PHY-1001 : Current memory(MB): used = 881, reserve = 871, peak = 881.
PHY-1001 : End phase 1; 1.660689s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (38.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.93863e+06, over cnt = 1137(0%), over = 1147, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 886, reserve = 875, peak = 886.
PHY-1001 : End initial routed; 29.548906s wall, 18.500000s user + 0.187500s system = 18.687500s CPU (63.2%)

PHY-1001 : Update timing.....
PHY-1001 : 264/11039(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.518   |  -979.069  |  376  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.798568s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (73.0%)

PHY-1001 : Current memory(MB): used = 891, reserve = 880, peak = 891.
PHY-1001 : End phase 2; 31.347537s wall, 19.796875s user + 0.203125s system = 20.000000s CPU (63.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -4.232ns STNS -973.355ns FEP 376.
PHY-1001 : End OPT Iter 1; 0.266511s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (46.9%)

PHY-1022 : len = 1.9389e+06, over cnt = 1166(0%), over = 1176, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.415174s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9089e+06, over cnt = 390(0%), over = 390, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.405179s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (71.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90399e+06, over cnt = 54(0%), over = 54, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.583765s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (58.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90389e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.224801s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90403e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.168902s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (64.8%)

PHY-1001 : Update timing.....
PHY-1001 : 277/11039(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.232   |  -976.383  |  377  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.857516s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (62.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 339 feed throughs used by 201 nets
PHY-1001 : End commit to database; 1.445267s wall, 0.859375s user + 0.156250s system = 1.015625s CPU (70.3%)

PHY-1001 : Current memory(MB): used = 970, reserve = 961, peak = 970.
PHY-1001 : End phase 3; 6.314860s wall, 3.875000s user + 0.187500s system = 4.062500s CPU (64.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.232ns STNS -975.251ns FEP 377.
PHY-1001 : End OPT Iter 1; 0.274100s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (74.1%)

PHY-1022 : len = 1.90408e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.412284s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (75.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.232ns, -975.251ns, 377}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90406e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.112343s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90405e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.119045s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (65.6%)

PHY-1001 : Update timing.....
PHY-1001 : 285/11039(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.232   |  -976.450  |  377  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.858505s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (44.6%)

PHY-1001 : Current memory(MB): used = 975, reserve = 967, peak = 975.
PHY-1001 : End phase 4; 2.538869s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (54.2%)

PHY-1003 : Routed, final wirelength = 1.90405e+06
PHY-1001 : Current memory(MB): used = 975, reserve = 967, peak = 975.
PHY-1001 : End export database. 0.036341s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  45.314628s wall, 27.031250s user + 0.546875s system = 27.578125s CPU (60.9%)

RUN-1003 : finish command "route" in  48.039125s wall, 28.109375s user + 0.578125s system = 28.687500s CPU (59.7%)

RUN-1004 : used memory is 972 MB, reserved memory is 964 MB, peak memory is 975 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8907   out of  19600   45.44%
#reg                     3941   out of  19600   20.11%
#le                      9535
  #lut only              5594   out of   9535   58.67%
  #reg only               628   out of   9535    6.59%
  #lut&reg               3313   out of   9535   34.75%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1830
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               277
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    252
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9535   |8013    |894     |3955    |35      |3       |
|  ISP                               |AHBISP                                          |1491   |830     |356     |848     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |592    |269     |142     |338     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |79     |36      |18      |54      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |6      |2       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |67     |34      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |63     |22      |18      |36      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |4      |0       |0       |4       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |67     |38      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |4      |3       |0       |4       |2       |0       |
|    u_CC                            |CC                                              |119    |99      |20      |73      |0       |0       |
|    u_bypass                        |bypass                                          |133    |93      |40      |38      |0       |0       |
|    u_demosaic                      |demosaic                                        |436    |202     |142     |276     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |110    |37      |31      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |75     |34      |27      |47      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |78     |35      |27      |49      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |87     |45      |33      |67      |0       |0       |
|    u_gamma                         |gamma                                           |22     |22      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |8      |8       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |8      |8       |0       |8       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |25     |24      |0       |13      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |6      |6       |0       |5       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |30     |12      |0       |29      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |10     |10      |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |1      |1       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |9      |9       |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |12     |12      |0       |3       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |135    |74      |21      |98      |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |2      |2       |0       |2       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |23      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |34     |24      |0       |34      |0       |0       |
|  kb                                |Keyboard                                        |88     |72      |16      |47      |0       |0       |
|  sd_reader                         |sd_reader                                       |711    |602     |100     |328     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |314    |271     |34      |150     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |748    |572     |119     |415     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |404    |276     |73      |279     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |145    |99      |21      |119     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |17     |13      |0       |17      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |37     |29      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |38     |28      |0       |38      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |169    |109     |30      |126     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |31     |14      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |33     |24      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |34     |31      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |344    |296     |46      |136     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |59     |47      |12      |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |64     |64      |0       |24      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |46     |40      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |105    |87      |18      |34      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |70     |58      |12      |27      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5058   |4997    |51      |1410    |0       |3       |
|  u_rs232                           |rs232                                           |88     |78      |8       |54      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |47     |41      |4       |34      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |41     |37      |4       |20      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |150    |84      |65      |37      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |884    |571     |145     |593     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |884    |571     |145     |593     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |437    |275     |0       |420     |0       |0       |
|        reg_inst                    |register                                        |435    |273     |0       |418     |0       |0       |
|        tap_inst                    |tap                                             |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                         |447    |296     |145     |173     |0       |0       |
|        bus_inst                    |bus_top                                         |248    |160     |88      |79      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |30     |20      |10      |12      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |25     |15      |10      |7       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |97     |63      |34      |29      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |94     |60      |34      |29      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |112    |83      |29      |58      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6202  
    #2          2       2412  
    #3          3       1003  
    #4          4       636   
    #5        5-10      956   
    #6        11-50     530   
    #7       51-100      19   
    #8       101-500     5    
  Average     3.07            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.580668s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (58.3%)

RUN-1004 : used memory is 967 MB, reserved memory is 959 MB, peak memory is 1028 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50752, tnet num: 11818, tinst num: 5069, tnode num: 60719, tedge num: 85586.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11818 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 55ee338dd32f048d17c5b07802c02f05a4520843737890057e9b6f7149a197c5 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5069
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11820, pip num: 131398
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 339
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3141 valid insts, and 355696 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000111110100000110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.243511s wall, 106.562500s user + 1.296875s system = 107.859375s CPU (560.5%)

RUN-1004 : used memory is 984 MB, reserved memory is 984 MB, peak memory is 1158 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_155937.log"
