<root><simulation><result_generated_time />2023-05-13 00:16:19<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 29, 'IX': 29, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 192}<im2col_enable />False<total_MAC_operation />338688<total_data_size_element />{'W': 1728, 'I': 161472, 'O': 37632}<total_data_reuse />{'W': 196, 'I': 2.097502972651605, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[], [('C', 1)]], [], []]<O />[[[], [('C', 1)]], [[('K', 1)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 7), ('FX', 3), ('OX', 2), ('FY', 3), ('OY', 7)], [], []]<I />[[('OY', 2), ('OX', 7), ('FX', 3), ('OX', 2)], [('FY', 3), ('OY', 7)], []]<O />[[('OY', 2), ('OX', 7), ('FX', 3), ('OX', 2), ('FY', 3)], [('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [1.0, 2.1, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [464, 6728, 6728], 'O': [224, 1568, 1568], 'O_partial': [224, 0, 0], 'O_final': [0, 1568, 1568]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.91, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.91, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [464, 6728, 6728], 'O': [224, 224, 1568], 'O_partial': [224, 0, 0], 'O_final': [0, 224, 1568]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[24192, 1728], [1728, 1728], [1728, 0]]<I />[[338496, 161472], [161472, 161472], [161472, 0]]<O />[[(301056, 338688), (37632, 0)], [(0, 37632), (37632, 0)], [(0, 37632), (0, 0)]]<O_partial />[[(301056, 338688), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (37632, 0)], [(0, 37632), (37632, 0)], [(0, 37632), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3024, 216], [27, 27], [7, 0]]<I />[[42312, 20184], [2523, 2523], [631, 0]]<O />[[(37632, 42336), (4704, 0)], [(0, 588), (588, 0)], [(0, 147), (0, 0)]]<O_partial />[([37632, 42336], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [4704, 0]), ([0, 588], [588, 0]), ([0, 147], [0, 0])]</mem_access_count_word><mac_count><active />338688<idle />346477824</mac_count></basic_info><energy><total_energy />18065982.2<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[19.200000000000003, 499.20000000000005, 844.8000000000001]<O />[38.400000000000006, 115.19999999999999, 192.0]</mem_energy_breakdown><MAC_energy><active_MAC />740372.0<idle_MAC />17323891.2<total />18064263.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9905<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />341952<latency_cycle_without_data_loading />338688<ideal_computing_cycle />338688<data_loading><load_cycle_total />3264<load_cycle_individual />{'W': [384, 192, 0], 'I': [1536, 2688, 0]}<load_cycle_combined />{'W': 576, 'I': 2688}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-338496], [-338688, -338688], [-338688, -338688]], 'I': [[-338496], [-295680, -318720], [-338688, -338688]], 'O': [[-338688], [-333312, -338688], [-338112, -338496]]}<mem_stall_cycle_shared />{'W': [[-338496], [-338688, 0], [0, 0]], 'I': [[-338496], [-295680, 0], [0, 0]], 'O': [[-338688], [-333312, -338688], [-338112, -338496]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [464, 6728, 6728], 'O': [224, 1568, 1568], 'O_partial': [224, 0, 0], 'O_final': [0, 1568, 1568]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [464, 6728, 6728], 'O': [224, 1568, 1568]}<loop_cycles_each_level />{'W': [1764, 1764, 1764], 'I': [84, 1764, 1764], 'O': [252, 1764, 1764]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 5.5], [5.5, 3.8], [3.8, 3.8]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.0], [0.0, 0.0]], 'I': [[8.0, 5.5], [5.5, 3.8], [3.8, 3.8]], 'O': [[8.0, 2.7], [2.7, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 5.5], [5.5, 3.8], [3.8, 0]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [6.5, 4.7], [3.9, 0.9]], 'I': [[8.0, 5.5], [6.5, 4.7], [3.9, 0.9]], 'O': [[8.0, 0.9], [6.5, 4.7], [3.9, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1764], [1764, 1764, 1], [1764, 1764, 1]], 'I': [[1, 1, 1764], [84, 84, 21], [1764, 1764, 1]], 'O': [[1, 1, 1764], [252, 252, 7], [1764, 1764, 1]]}<trans_time_real />{'W': [[0, 1, 1764], [[1, 1764, 1], [0, 1764, 1]], [[0, 1764, 1], [0, 1764, 1]]], 'I': [[0, 1, 1764], [[7, 84, 21], [1, 84, 21]], [[13, 1764, 1], [3, 1764, 1]]], 'O': [[0, 1, 1764], [[4, 252, 7], [0, 252, 7]], [[3, 1764, 1], [1, 1764, 1]]]}<single_stall_cycle />{'W': [[-1], [-1763, -1764], [-1764, -1764]], 'I': [[-1], [-77, -83], [-1751, -1761]], 'O': [[-1], [-248, -252], [-1761, -1763]]}<single_stall_count />{'W': [1763, 0, 0], 'I': [1763, 20, 0], 'O': [1764, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [140, 0], 'O': [28, 3]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1624, -1764], [-1736, -1761]], 1: [[-1764, -1764], [-1761, -1764]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>