#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb 12 15:22:24 2018
# Process ID: 19795
# Log file: /media/subhamkr/R_SAXENA/4.2/seven_bit/planAhead_run_2/planAhead.log
# Journal file: /media/subhamkr/R_SAXENA/4.2/seven_bit/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/subhamkr/R_SAXENA/4.2/seven_bit/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {X[3]} {X[2]} {X[1]} {X[0]}]]
set_property pulltype PULLUP [get_ports [list {X[3]} {X[2]} {X[1]} {X[0]}]]
startgroup
set_property package_pin N17 [get_ports {X[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {X[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {X[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {X[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {Z[6]} {Z[5]} {Z[4]} {Z[3]} {Z[2]} {Z[1]} {Z[0]}]]
set_property drive 8 [get_ports [list {Z[6]} {Z[5]} {Z[4]} {Z[3]} {Z[2]} {Z[1]} {Z[0]}]]
set_property package_pin "" [get_ports [list  {Z[6]}]]
startgroup
set_property package_pin F12 [get_ports {Z[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {Z[1]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {Z[2]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {Z[3]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {Z[4]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {Z[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {Z[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {Z[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {Z[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {Z[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {Z[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {Z[6]}]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin F9 [get_ports overflow]
endgroup
set_property iostandard LVTTL [get_ports [list overflow]]
set_property drive 8 [get_ports [list overflow]]
set_property package_pin "" [get_ports [list  rot_a]]
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
set_property iostandard LVTTL [get_ports [list rot_a]]
set_property iostandard LVTTL [get_ports [list rot_b]]
set_property pulltype PULLUP [get_ports [list rot_a]]
set_property pulltype PULLUP [get_ports [list rot_b]]
save_constraints
