#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^done_mat_mul_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^done_mat_mul.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^done_mat_mul_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^done_mat_mul_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n237369.in[1] (.names)                                                                                                                                                       0.492     0.659
n237369.out[0] (.names)                                                                                                                                                      0.261     0.920
n237368.in[0] (.names)                                                                                                                                                       2.375     3.295
n237368.out[0] (.names)                                                                                                                                                      0.235     3.530
matrix_multiplication^done_mat_mul.in[3] (.names)                                                                                                                            0.909     4.438
matrix_multiplication^done_mat_mul.out[0] (.names)                                                                                                                           0.235     4.673
out:matrix_multiplication^done_mat_mul.outpad[0] (.output)                                                                                                                   3.814     8.487
data arrival time                                                                                                                                                                      8.487

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                            0.000     0.000
output external delay                                                                                                                                                        0.000     0.000
data required time                                                                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     0.000
data arrival time                                                                                                                                                                     -8.487
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -8.487


#Path 2
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo23025.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n266577.in[2] (.names)                                                        0.910     6.184
n266577.out[0] (.names)                                                       0.235     6.419
n266569.in[5] (.names)                                                        0.100     6.519
n266569.out[0] (.names)                                                       0.261     6.780
li23025.in[5] (.names)                                                        1.183     7.963
li23025.out[0] (.names)                                                       0.261     8.224
lo23025.D[0] (.latch)                                                         0.000     8.224
data arrival time                                                                       8.224

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo23025.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -8.224
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.248


#Path 3
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202571.in[0] (.names)                                                                                                                                                               1.629     7.908
n202571.out[0] (.names)                                                                                                                                                              0.235     8.143
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~14_FF_NODE.D[0] (.latch)                         0.000     8.143
data arrival time                                                                                                                                                                              8.143

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.143
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.166


#Path 4
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202561.in[0] (.names)                                                                                                                                                               1.629     7.908
n202561.out[0] (.names)                                                                                                                                                              0.235     8.143
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     8.143
data arrival time                                                                                                                                                                              8.143

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.143
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.166


#Path 5
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202566.in[0] (.names)                                                                                                                                                               1.629     7.908
n202566.out[0] (.names)                                                                                                                                                              0.235     8.143
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~14_FF_NODE.D[0] (.latch)                         0.000     8.143
data arrival time                                                                                                                                                                              8.143

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.143
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.166


#Path 6
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138026.in[0] (.names)                                                                                                                                                              1.317     7.781
n138026.out[0] (.names)                                                                                                                                                             0.235     8.016
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~9_FF_NODE.D[0] (.latch)                         0.000     8.016
data arrival time                                                                                                                                                                             8.016

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.016
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.040


#Path 7
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202361.in[0] (.names)                                                                                                                                                               1.497     7.776
n202361.out[0] (.names)                                                                                                                                                              0.235     8.011
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     8.011
data arrival time                                                                                                                                                                              8.011

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.011
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.035


#Path 8
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202366.in[0] (.names)                                                                                                                                                               1.497     7.776
n202366.out[0] (.names)                                                                                                                                                              0.235     8.011
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     8.011
data arrival time                                                                                                                                                                              8.011

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -8.011
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -8.035


#Path 9
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n274869.in[3] (.names)                                                                                                                                                              0.770     6.044
n274869.out[0] (.names)                                                                                                                                                             0.235     6.279
n202396.in[0] (.names)                                                                                                                                                              1.497     7.776
n202396.out[0] (.names)                                                                                                                                                             0.235     8.011
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     8.011
data arrival time                                                                                                                                                                             8.011

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b2_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -8.011
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -8.035


#Path 10
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo18833.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n262306_1.in[0] (.names)                                                      1.050     6.324
n262306_1.out[0] (.names)                                                     0.235     6.559
n262305.in[0] (.names)                                                        0.468     7.027
n262305.out[0] (.names)                                                       0.261     7.288
li18833.in[3] (.names)                                                        0.468     7.756
li18833.out[0] (.names)                                                       0.235     7.991
lo18833.D[0] (.latch)                                                         0.000     7.991
data arrival time                                                                       7.991

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo18833.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.991
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.014


#Path 11
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo18836.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n262306_1.in[0] (.names)                                                      1.050     6.324
n262306_1.out[0] (.names)                                                     0.235     6.559
n262305.in[0] (.names)                                                        0.468     7.027
n262305.out[0] (.names)                                                       0.261     7.288
li18836.in[3] (.names)                                                        0.468     7.756
li18836.out[0] (.names)                                                       0.235     7.991
lo18836.D[0] (.latch)                                                         0.000     7.991
data arrival time                                                                       7.991

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo18836.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.991
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.014


#Path 12
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo18830.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n262306_1.in[0] (.names)                                                      1.050     6.324
n262306_1.out[0] (.names)                                                     0.235     6.559
n262305.in[0] (.names)                                                        0.468     7.027
n262305.out[0] (.names)                                                       0.261     7.288
li18830.in[3] (.names)                                                        0.468     7.756
li18830.out[0] (.names)                                                       0.235     7.991
lo18830.D[0] (.latch)                                                         0.000     7.991
data arrival time                                                                       7.991

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo18830.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.991
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.014


#Path 13
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo18827.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n262306_1.in[0] (.names)                                                      1.050     6.324
n262306_1.out[0] (.names)                                                     0.235     6.559
n262305.in[0] (.names)                                                        0.468     7.027
n262305.out[0] (.names)                                                       0.261     7.288
li18827.in[3] (.names)                                                        0.468     7.756
li18827.out[0] (.names)                                                       0.235     7.991
lo18827.D[0] (.latch)                                                         0.000     7.991
data arrival time                                                                       7.991

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo18827.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.991
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.014


#Path 14
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo18824.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n262306_1.in[0] (.names)                                                      1.050     6.324
n262306_1.out[0] (.names)                                                     0.235     6.559
n262305.in[0] (.names)                                                        0.468     7.027
n262305.out[0] (.names)                                                       0.261     7.288
li18824.in[3] (.names)                                                        0.468     7.756
li18824.out[0] (.names)                                                       0.235     7.991
lo18824.D[0] (.latch)                                                         0.000     7.991
data arrival time                                                                       7.991

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo18824.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.991
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.014


#Path 15
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137496.in[0] (.names)                                                                                                                                                               1.209     7.673
n137496.out[0] (.names)                                                                                                                                                              0.235     7.908
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     7.908
data arrival time                                                                                                                                                                              7.908

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.908
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.932


#Path 16
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137546.in[0] (.names)                                                                                                                                                              1.209     7.673
n137546.out[0] (.names)                                                                                                                                                             0.235     7.908
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~9_FF_NODE.D[0] (.latch)                         0.000     7.908
data arrival time                                                                                                                                                                             7.908

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.908
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.932


#Path 17
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137511.in[0] (.names)                                                                                                                                                              1.209     7.673
n137511.out[0] (.names)                                                                                                                                                             0.235     7.908
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     7.908
data arrival time                                                                                                                                                                             7.908

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.908
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.932


#Path 18
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137521.in[0] (.names)                                                                                                                                                              1.206     7.671
n137521.out[0] (.names)                                                                                                                                                             0.235     7.906
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     7.906
data arrival time                                                                                                                                                                             7.906

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.906
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.930


#Path 19
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137476.in[0] (.names)                                                                                                                                                              1.205     7.670
n137476.out[0] (.names)                                                                                                                                                             0.235     7.905
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     7.905
data arrival time                                                                                                                                                                             7.905

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.905
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.929


#Path 20
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137486.in[0] (.names)                                                                                                                                                               1.205     7.670
n137486.out[0] (.names)                                                                                                                                                              0.235     7.905
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     7.905
data arrival time                                                                                                                                                                              7.905

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.905
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.929


#Path 21
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137471.in[0] (.names)                                                                                                                                                              1.205     7.670
n137471.out[0] (.names)                                                                                                                                                             0.235     7.905
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     7.905
data arrival time                                                                                                                                                                             7.905

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.905
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.929


#Path 22
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137526.in[0] (.names)                                                                                                                                                              1.205     7.670
n137526.out[0] (.names)                                                                                                                                                             0.235     7.905
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     7.905
data arrival time                                                                                                                                                                             7.905

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.905
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.929


#Path 23
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo23034.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n266577.in[2] (.names)                                                        0.910     6.184
n266577.out[0] (.names)                                                       0.235     6.419
n266569.in[5] (.names)                                                        0.100     6.519
n266569.out[0] (.names)                                                       0.261     6.780
li23034.in[5] (.names)                                                        0.863     7.643
li23034.out[0] (.names)                                                       0.261     7.904
lo23034.D[0] (.latch)                                                         0.000     7.904
data arrival time                                                                       7.904

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo23034.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.904
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.928


#Path 24
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo23028.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n266577.in[2] (.names)                                                        0.910     6.184
n266577.out[0] (.names)                                                       0.235     6.419
n266569.in[5] (.names)                                                        0.100     6.519
n266569.out[0] (.names)                                                       0.261     6.780
li23028.in[5] (.names)                                                        0.863     7.643
li23028.out[0] (.names)                                                       0.261     7.904
lo23028.D[0] (.latch)                                                         0.000     7.904
data arrival time                                                                       7.904

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo23028.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.904
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.928


#Path 25
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo23037.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n266577.in[2] (.names)                                                        0.910     6.184
n266577.out[0] (.names)                                                       0.235     6.419
n266569.in[5] (.names)                                                        0.100     6.519
n266569.out[0] (.names)                                                       0.261     6.780
li23037.in[5] (.names)                                                        0.863     7.643
li23037.out[0] (.names)                                                       0.261     7.904
lo23037.D[0] (.latch)                                                         0.000     7.904
data arrival time                                                                       7.904

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo23037.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.904
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.928


#Path 26
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo23031.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n266577.in[2] (.names)                                                        0.910     6.184
n266577.out[0] (.names)                                                       0.235     6.419
n266569.in[5] (.names)                                                        0.100     6.519
n266569.out[0] (.names)                                                       0.261     6.780
li23031.in[5] (.names)                                                        0.863     7.643
li23031.out[0] (.names)                                                       0.261     7.904
lo23031.D[0] (.latch)                                                         0.000     7.904
data arrival time                                                                       7.904

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo23031.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.904
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.928


#Path 27
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137971.in[0] (.names)                                                                                                                                                               1.204     7.669
n137971.out[0] (.names)                                                                                                                                                              0.235     7.904
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     7.904
data arrival time                                                                                                                                                                              7.904

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.904
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.927


#Path 28
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo27191.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n270777.in[5] (.names)                                                        0.927     6.200
n270777.out[0] (.names)                                                       0.261     6.461
n270771.in[0] (.names)                                                        0.468     6.929
n270771.out[0] (.names)                                                       0.261     7.190
li27191.in[3] (.names)                                                        0.472     7.663
li27191.out[0] (.names)                                                       0.235     7.898
lo27191.D[0] (.latch)                                                         0.000     7.898
data arrival time                                                                       7.898

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo27191.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.898
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.921


#Path 29
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo27194.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n270777.in[5] (.names)                                                        0.927     6.200
n270777.out[0] (.names)                                                       0.261     6.461
n270771.in[0] (.names)                                                        0.468     6.929
n270771.out[0] (.names)                                                       0.261     7.190
li27194.in[3] (.names)                                                        0.472     7.663
li27194.out[0] (.names)                                                       0.235     7.898
lo27194.D[0] (.latch)                                                         0.000     7.898
data arrival time                                                                       7.898

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo27194.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.898
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.921


#Path 30
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo27197.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n270777.in[5] (.names)                                                        0.927     6.200
n270777.out[0] (.names)                                                       0.261     6.461
n270771.in[0] (.names)                                                        0.468     6.929
n270771.out[0] (.names)                                                       0.261     7.190
li27197.in[3] (.names)                                                        0.472     7.663
li27197.out[0] (.names)                                                       0.235     7.898
lo27197.D[0] (.latch)                                                         0.000     7.898
data arrival time                                                                       7.898

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo27197.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.898
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.921


#Path 31
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo27200.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n270777.in[5] (.names)                                                        0.927     6.200
n270777.out[0] (.names)                                                       0.261     6.461
n270771.in[0] (.names)                                                        0.468     6.929
n270771.out[0] (.names)                                                       0.261     7.190
li27200.in[3] (.names)                                                        0.472     7.663
li27200.out[0] (.names)                                                       0.235     7.898
lo27200.D[0] (.latch)                                                         0.000     7.898
data arrival time                                                                       7.898

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo27200.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.898
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.921


#Path 32
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo27203.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n270777.in[5] (.names)                                                        0.927     6.200
n270777.out[0] (.names)                                                       0.261     6.461
n270771.in[0] (.names)                                                        0.468     6.929
n270771.out[0] (.names)                                                       0.261     7.190
li27203.in[3] (.names)                                                        0.472     7.663
li27203.out[0] (.names)                                                       0.235     7.898
lo27203.D[0] (.latch)                                                         0.000     7.898
data arrival time                                                                       7.898

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo27203.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.898
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.921


#Path 33
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137996.in[0] (.names)                                                                                                                                                              1.194     7.659
n137996.out[0] (.names)                                                                                                                                                             0.235     7.894
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     7.894
data arrival time                                                                                                                                                                             7.894

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.894
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.918


#Path 34
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138001.in[0] (.names)                                                                                                                                                              1.194     7.659
n138001.out[0] (.names)                                                                                                                                                             0.235     7.894
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     7.894
data arrival time                                                                                                                                                                             7.894

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.894
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.918


#Path 35
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_3~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n279069.in[0] (.names)                                                                                                                                                               4.900     4.900
n279069.out[0] (.names)                                                                                                                                                              0.235     5.135
n283279.in[3] (.names)                                                                                                                                                               0.615     5.750
n283279.out[0] (.names)                                                                                                                                                              0.235     5.985
n245146.in[0] (.names)                                                                                                                                                               1.661     7.646
n245146.out[0] (.names)                                                                                                                                                              0.235     7.881
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_3~11_FF_NODE.D[0] (.latch)                         0.000     7.881
data arrival time                                                                                                                                                                              7.881

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_3~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.881
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.904


#Path 36
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_2~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n279069.in[0] (.names)                                                                                                                                                               4.900     4.900
n279069.out[0] (.names)                                                                                                                                                              0.235     5.135
n283279.in[3] (.names)                                                                                                                                                               0.615     5.750
n283279.out[0] (.names)                                                                                                                                                              0.235     5.985
n245141.in[0] (.names)                                                                                                                                                               1.661     7.646
n245141.out[0] (.names)                                                                                                                                                              0.235     7.881
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_2~11_FF_NODE.D[0] (.latch)                         0.000     7.881
data arrival time                                                                                                                                                                              7.881

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_2~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.881
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.904


#Path 37
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n279069.in[0] (.names)                                                                                                                                                               4.900     4.900
n279069.out[0] (.names)                                                                                                                                                              0.235     5.135
n283279.in[3] (.names)                                                                                                                                                               0.615     5.750
n283279.out[0] (.names)                                                                                                                                                              0.235     5.985
n245136.in[0] (.names)                                                                                                                                                               1.661     7.646
n245136.out[0] (.names)                                                                                                                                                              0.235     7.881
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     7.881
data arrival time                                                                                                                                                                              7.881

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b3_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.881
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.904


#Path 38
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo31360.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n274971.in[0] (.names)                                                        0.770     6.044
n274971.out[0] (.names)                                                       0.235     6.279
n274970.in[5] (.names)                                                        0.766     7.044
n274970.out[0] (.names)                                                       0.261     7.305
li31360.in[3] (.names)                                                        0.340     7.646
li31360.out[0] (.names)                                                       0.235     7.881
lo31360.D[0] (.latch)                                                         0.000     7.881
data arrival time                                                                       7.881

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo31360.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.881
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.904


#Path 39
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo31369.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n274971.in[0] (.names)                                                        0.770     6.044
n274971.out[0] (.names)                                                       0.235     6.279
n274970.in[5] (.names)                                                        0.766     7.044
n274970.out[0] (.names)                                                       0.261     7.305
li31369.in[3] (.names)                                                        0.340     7.646
li31369.out[0] (.names)                                                       0.235     7.881
lo31369.D[0] (.latch)                                                         0.000     7.881
data arrival time                                                                       7.881

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo31369.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.881
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.904


#Path 40
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo31366.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n274971.in[0] (.names)                                                        0.770     6.044
n274971.out[0] (.names)                                                       0.235     6.279
n274970.in[5] (.names)                                                        0.766     7.044
n274970.out[0] (.names)                                                       0.261     7.305
li31366.in[3] (.names)                                                        0.340     7.646
li31366.out[0] (.names)                                                       0.235     7.881
lo31366.D[0] (.latch)                                                         0.000     7.881
data arrival time                                                                       7.881

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo31366.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.881
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.904


#Path 41
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo31357.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n274971.in[0] (.names)                                                        0.770     6.044
n274971.out[0] (.names)                                                       0.235     6.279
n274970.in[5] (.names)                                                        0.766     7.044
n274970.out[0] (.names)                                                       0.261     7.305
li31357.in[3] (.names)                                                        0.340     7.646
li31357.out[0] (.names)                                                       0.235     7.881
lo31357.D[0] (.latch)                                                         0.000     7.881
data arrival time                                                                       7.881

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo31357.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.881
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.904


#Path 42
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo31363.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n274971.in[0] (.names)                                                        0.770     6.044
n274971.out[0] (.names)                                                       0.235     6.279
n274970.in[5] (.names)                                                        0.766     7.044
n274970.out[0] (.names)                                                       0.261     7.305
li31363.in[3] (.names)                                                        0.340     7.646
li31363.out[0] (.names)                                                       0.235     7.881
lo31363.D[0] (.latch)                                                         0.000     7.881
data arrival time                                                                       7.881

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo31363.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.881
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.904


#Path 43
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b1_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n274869.in[3] (.names)                                                                                                                                                              0.770     6.044
n274869.out[0] (.names)                                                                                                                                                             0.235     6.279
n202286.in[0] (.names)                                                                                                                                                              1.354     7.633
n202286.out[0] (.names)                                                                                                                                                             0.235     7.868
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b1_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     7.868
data arrival time                                                                                                                                                                             7.868

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b1_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.868
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.892


#Path 44
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b1_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202241.in[0] (.names)                                                                                                                                                               1.354     7.633
n202241.out[0] (.names)                                                                                                                                                              0.235     7.868
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b1_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     7.868
data arrival time                                                                                                                                                                              7.868

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b1_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.868
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.892


#Path 45
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo31354.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n274971.in[0] (.names)                                                        0.770     6.044
n274971.out[0] (.names)                                                       0.235     6.279
n274970.in[5] (.names)                                                        0.766     7.044
n274970.out[0] (.names)                                                       0.261     7.305
li31354.in[3] (.names)                                                        0.326     7.631
li31354.out[0] (.names)                                                       0.235     7.866
lo31354.D[0] (.latch)                                                         0.000     7.866
data arrival time                                                                       7.866

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo31354.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.866
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.890


#Path 46
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo18821.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n262306_1.in[0] (.names)                                                      1.050     6.324
n262306_1.out[0] (.names)                                                     0.235     6.559
n262305.in[0] (.names)                                                        0.468     7.027
n262305.out[0] (.names)                                                       0.261     7.288
li18821.in[3] (.names)                                                        0.336     7.623
li18821.out[0] (.names)                                                       0.235     7.858
lo18821.D[0] (.latch)                                                         0.000     7.858
data arrival time                                                                       7.858

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo18821.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.858
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.882


#Path 47
Startpoint: matrix_multiplication^data_pi~10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~10.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram)                       7.387     7.387
data arrival time                                                                                                                         7.387

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -7.387
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -7.853


#Path 48
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo41304.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n279069.in[0] (.names)                                                4.900     4.900
n279069.out[0] (.names)                                               0.235     5.135
n285038.in[5] (.names)                                                0.759     5.894
n285038.out[0] (.names)                                               0.261     6.155
n285028.in[3] (.names)                                                0.100     6.255
n285028.out[0] (.names)                                               0.235     6.490
li41304.in[3] (.names)                                                1.053     7.543
li41304.out[0] (.names)                                               0.235     7.778
lo41304.D[0] (.latch)                                                 0.000     7.778
data arrival time                                                               7.778

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo41304.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.778
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.802


#Path 49
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137541.in[0] (.names)                                                                                                                                                              1.063     7.528
n137541.out[0] (.names)                                                                                                                                                             0.235     7.763
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~8_FF_NODE.D[0] (.latch)                         0.000     7.763
data arrival time                                                                                                                                                                             7.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.763
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.786


#Path 50
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137536.in[0] (.names)                                                                                                                                                              1.063     7.528
n137536.out[0] (.names)                                                                                                                                                             0.235     7.763
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~7_FF_NODE.D[0] (.latch)                         0.000     7.763
data arrival time                                                                                                                                                                             7.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.763
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.786


#Path 51
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137491.in[0] (.names)                                                                                                                                                               1.063     7.528
n137491.out[0] (.names)                                                                                                                                                              0.235     7.763
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     7.763
data arrival time                                                                                                                                                                              7.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.763
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.786


#Path 52
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137531.in[0] (.names)                                                                                                                                                              1.063     7.528
n137531.out[0] (.names)                                                                                                                                                             0.235     7.763
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     7.763
data arrival time                                                                                                                                                                             7.763

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.763
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.786


#Path 53
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo27188.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                       0.000     0.000
n262104.in[1] (.names)                                                        5.039     5.039
n262104.out[0] (.names)                                                       0.235     5.274
n270777.in[5] (.names)                                                        0.927     6.200
n270777.out[0] (.names)                                                       0.261     6.461
n270771.in[0] (.names)                                                        0.468     6.929
n270771.out[0] (.names)                                                       0.261     7.190
li27188.in[3] (.names)                                                        0.336     7.526
li27188.out[0] (.names)                                                       0.235     7.761
lo27188.D[0] (.latch)                                                         0.000     7.761
data arrival time                                                                       7.761

clock matrix_multiplication^clk (rise edge)                                   0.000     0.000
clock source latency                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                   0.000     0.000
lo27188.clk[0] (.latch)                                                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -7.761
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -7.785


#Path 54
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137481.in[0] (.names)                                                                                                                                                               1.061     7.526
n137481.out[0] (.names)                                                                                                                                                              0.235     7.761
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     7.761
data arrival time                                                                                                                                                                              7.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.761
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.784


#Path 55
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137516.in[0] (.names)                                                                                                                                                              1.061     7.526
n137516.out[0] (.names)                                                                                                                                                             0.235     7.761
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     7.761
data arrival time                                                                                                                                                                             7.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.761
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.784


#Path 56
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137506.in[0] (.names)                                                                                                                                                               1.061     7.526
n137506.out[0] (.names)                                                                                                                                                              0.235     7.761
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     7.761
data arrival time                                                                                                                                                                              7.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.761
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.784


#Path 57
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137501.in[0] (.names)                                                                                                                                                               1.061     7.526
n137501.out[0] (.names)                                                                                                                                                              0.235     7.761
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     7.761
data arrival time                                                                                                                                                                              7.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a1_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.761
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.784


#Path 58
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137976.in[0] (.names)                                                                                                                                                               1.052     7.517
n137976.out[0] (.names)                                                                                                                                                              0.235     7.752
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     7.752
data arrival time                                                                                                                                                                              7.752

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.752
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.775


#Path 59
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_3~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138381.in[0] (.names)                                                                                                                                                              1.047     7.511
n138381.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_3~6_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_3~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 60
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_2~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138146.in[0] (.names)                                                                                                                                                              1.047     7.511
n138146.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_2~5_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_2~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 61
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137981.in[0] (.names)                                                                                                                                                               1.047     7.511
n137981.out[0] (.names)                                                                                                                                                              0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                              7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.746
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.770


#Path 62
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137966.in[0] (.names)                                                                                                                                                               1.047     7.511
n137966.out[0] (.names)                                                                                                                                                              0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                              7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.746
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.770


#Path 63
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138376.in[0] (.names)                                                                                                                                                              1.047     7.511
n138376.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_2~6_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 64
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138371.in[0] (.names)                                                                                                                                                              1.047     7.511
n138371.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b3_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 65
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138116.in[0] (.names)                                                                                                                                                              1.047     7.511
n138116.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 66
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138111.in[0] (.names)                                                                                                                                                              1.047     7.511
n138111.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 67
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137986.in[0] (.names)                                                                                                                                                               1.047     7.511
n137986.out[0] (.names)                                                                                                                                                              0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                              7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.746
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.770


#Path 68
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n138141.in[0] (.names)                                                                                                                                                              1.047     7.511
n138141.out[0] (.names)                                                                                                                                                             0.235     7.746
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     7.746
data arrival time                                                                                                                                                                             7.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b2_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.746
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.770


#Path 69
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b2_data_delayed_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n270670.in[5] (.names)                                                                                                                                                              0.481     5.755
n270670.out[0] (.names)                                                                                                                                                             0.261     6.016
n181126.in[0] (.names)                                                                                                                                                              1.491     7.507
n181126.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b2_data_delayed_2~6_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b2_data_delayed_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.766


#Path 70
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b2_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n270670.in[5] (.names)                                                                                                                                                              0.481     5.755
n270670.out[0] (.names)                                                                                                                                                             0.261     6.016
n181121.in[0] (.names)                                                                                                                                                              1.491     7.507
n181121.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b2_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b2_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.766


#Path 71
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n270670.in[5] (.names)                                                                                                                                                              0.481     5.755
n270670.out[0] (.names)                                                                                                                                                             0.261     6.016
n181371.in[0] (.names)                                                                                                                                                              1.491     7.507
n181371.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_1~8_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 72
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n270670.in[5] (.names)                                                                                                                                                               0.481     5.755
n270670.out[0] (.names)                                                                                                                                                              0.261     6.016
n181221.in[0] (.names)                                                                                                                                                               1.491     7.507
n181221.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 73
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_2~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n270670.in[5] (.names)                                                                                                                                                              0.481     5.755
n270670.out[0] (.names)                                                                                                                                                             0.261     6.016
n181376.in[0] (.names)                                                                                                                                                              1.491     7.507
n181376.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_2~8_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_2~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 74
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_3~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n270670.in[5] (.names)                                                                                                                                                              0.481     5.755
n270670.out[0] (.names)                                                                                                                                                             0.261     6.016
n181381.in[0] (.names)                                                                                                                                                              1.491     7.507
n181381.out[0] (.names)                                                                                                                                                             0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_3~8_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                             7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_3~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.742
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.765


#Path 75
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n270670.in[5] (.names)                                                                                                                                                               0.481     5.755
n270670.out[0] (.names)                                                                                                                                                              0.261     6.016
n181226.in[0] (.names)                                                                                                                                                               1.491     7.507
n181226.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 76
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_3~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n270670.in[5] (.names)                                                                                                                                                               0.481     5.755
n270670.out[0] (.names)                                                                                                                                                              0.261     6.016
n181231.in[0] (.names)                                                                                                                                                               1.491     7.507
n181231.out[0] (.names)                                                                                                                                                              0.235     7.742
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_3~12_FF_NODE.D[0] (.latch)                         0.000     7.742
data arrival time                                                                                                                                                                              7.742

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b3_data_delayed_3~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.742
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.765


#Path 77
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137741.in[0] (.names)                                                                                                                                                               1.040     7.505
n137741.out[0] (.names)                                                                                                                                                              0.235     7.740
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                                                                              7.740

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.740
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.763


#Path 78
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137836.in[0] (.names)                                                                                                                                                              1.040     7.505
n137836.out[0] (.names)                                                                                                                                                             0.235     7.740
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                                                                             7.740

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.740
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.763


#Path 79
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137841.in[0] (.names)                                                                                                                                                              1.040     7.505
n137841.out[0] (.names)                                                                                                                                                             0.235     7.740
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                                                                             7.740

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.740
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.763


#Path 80
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137746.in[0] (.names)                                                                                                                                                               1.040     7.505
n137746.out[0] (.names)                                                                                                                                                              0.235     7.740
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                                                                              7.740

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.740
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.763


#Path 81
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n262108.in[5] (.names)                                                                                                                                                               0.930     6.204
n262108.out[0] (.names)                                                                                                                                                              0.261     6.465
n137751.in[0] (.names)                                                                                                                                                               1.040     7.505
n137751.out[0] (.names)                                                                                                                                                              0.235     7.740
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                                                                              7.740

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.740
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.763


#Path 82
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                             0.000     0.000
n262104.in[1] (.names)                                                                                                                                                              5.039     5.039
n262104.out[0] (.names)                                                                                                                                                             0.235     5.274
n262108.in[5] (.names)                                                                                                                                                              0.930     6.204
n262108.out[0] (.names)                                                                                                                                                             0.261     6.465
n137831.in[0] (.names)                                                                                                                                                              1.040     7.505
n137831.out[0] (.names)                                                                                                                                                             0.235     7.740
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     7.740
data arrival time                                                                                                                                                                             7.740

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.740
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.763


#Path 83
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                     0.000     0.000
n279069.in[0] (.names)                                                                                                                                                              4.900     4.900
n279069.out[0] (.names)                                                                                                                                                             0.235     5.135
n283279.in[3] (.names)                                                                                                                                                              0.615     5.750
n283279.out[0] (.names)                                                                                                                                                             0.235     5.985
n245016.in[0] (.names)                                                                                                                                                              1.517     7.502
n245016.out[0] (.names)                                                                                                                                                             0.235     7.737
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     7.737
data arrival time                                                                                                                                                                             7.737

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -7.737
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -7.761


#Path 84
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n279069.in[0] (.names)                                                                                                                                                               4.900     4.900
n279069.out[0] (.names)                                                                                                                                                              0.235     5.135
n283279.in[3] (.names)                                                                                                                                                               0.615     5.750
n283279.out[0] (.names)                                                                                                                                                              0.235     5.985
n244986.in[0] (.names)                                                                                                                                                               1.517     7.502
n244986.out[0] (.names)                                                                                                                                                              0.235     7.737
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     7.737
data arrival time                                                                                                                                                                              7.737

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.737
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.761


#Path 85
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                      0.000     0.000
n279069.in[0] (.names)                                                                                                                                                               4.900     4.900
n279069.out[0] (.names)                                                                                                                                                              0.235     5.135
n283279.in[3] (.names)                                                                                                                                                               0.615     5.750
n283279.out[0] (.names)                                                                                                                                                              0.235     5.985
n244981.in[0] (.names)                                                                                                                                                               1.517     7.502
n244981.out[0] (.names)                                                                                                                                                              0.235     7.737
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     7.737
data arrival time                                                                                                                                                                              7.737

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^b2_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.737
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.761


#Path 86
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo35526.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n279069.in[0] (.names)                                                4.900     4.900
n279069.out[0] (.names)                                               0.235     5.135
n279175.in[0] (.names)                                                0.903     6.039
n279175.out[0] (.names)                                               0.235     6.274
n279174.in[5] (.names)                                                0.482     6.756
n279174.out[0] (.names)                                               0.261     7.017
li35526.in[3] (.names)                                                0.481     7.498
li35526.out[0] (.names)                                               0.235     7.733
lo35526.D[0] (.latch)                                                 0.000     7.733
data arrival time                                                               7.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo35526.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.757


#Path 87
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo35535.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n279069.in[0] (.names)                                                4.900     4.900
n279069.out[0] (.names)                                               0.235     5.135
n279175.in[0] (.names)                                                0.903     6.039
n279175.out[0] (.names)                                               0.235     6.274
n279174.in[5] (.names)                                                0.482     6.756
n279174.out[0] (.names)                                               0.261     7.017
li35535.in[3] (.names)                                                0.481     7.498
li35535.out[0] (.names)                                               0.235     7.733
lo35535.D[0] (.latch)                                                 0.000     7.733
data arrival time                                                               7.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo35535.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.757


#Path 88
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo35532.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n279069.in[0] (.names)                                                4.900     4.900
n279069.out[0] (.names)                                               0.235     5.135
n279175.in[0] (.names)                                                0.903     6.039
n279175.out[0] (.names)                                               0.235     6.274
n279174.in[5] (.names)                                                0.482     6.756
n279174.out[0] (.names)                                               0.261     7.017
li35532.in[3] (.names)                                                0.481     7.498
li35532.out[0] (.names)                                               0.235     7.733
lo35532.D[0] (.latch)                                                 0.000     7.733
data arrival time                                                               7.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo35532.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.757


#Path 89
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo35529.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n279069.in[0] (.names)                                                4.900     4.900
n279069.out[0] (.names)                                               0.235     5.135
n279175.in[0] (.names)                                                0.903     6.039
n279175.out[0] (.names)                                               0.235     6.274
n279174.in[5] (.names)                                                0.482     6.756
n279174.out[0] (.names)                                               0.261     7.017
li35529.in[3] (.names)                                                0.481     7.498
li35529.out[0] (.names)                                               0.235     7.733
lo35529.D[0] (.latch)                                                 0.000     7.733
data arrival time                                                               7.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo35529.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.757


#Path 90
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo35523.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
n279069.in[0] (.names)                                                4.900     4.900
n279069.out[0] (.names)                                               0.235     5.135
n279175.in[0] (.names)                                                0.903     6.039
n279175.out[0] (.names)                                               0.235     6.274
n279174.in[5] (.names)                                                0.482     6.756
n279174.out[0] (.names)                                               0.261     7.017
li35523.in[3] (.names)                                                0.481     7.498
li35523.out[0] (.names)                                               0.235     7.733
lo35523.D[0] (.latch)                                                 0.000     7.733
data arrival time                                                               7.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo35523.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -7.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -7.757


#Path 91
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202531.in[0] (.names)                                                                                                                                                               1.210     7.489
n202531.out[0] (.names)                                                                                                                                                              0.235     7.724
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     7.724
data arrival time                                                                                                                                                                              7.724

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.747


#Path 92
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202541.in[0] (.names)                                                                                                                                                               1.210     7.489
n202541.out[0] (.names)                                                                                                                                                              0.235     7.724
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~12_FF_NODE.D[0] (.latch)                         0.000     7.724
data arrival time                                                                                                                                                                              7.724

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_3~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.747


#Path 93
Startpoint: matrix_multiplication^start_mat_mul_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^start_mat_mul_0.inpad[0] (.input)                                                                                                                              0.000     0.000
n262104.in[1] (.names)                                                                                                                                                               5.039     5.039
n262104.out[0] (.names)                                                                                                                                                              0.235     5.274
n274869.in[3] (.names)                                                                                                                                                               0.770     6.044
n274869.out[0] (.names)                                                                                                                                                              0.235     6.279
n202536.in[0] (.names)                                                                                                                                                               1.210     7.489
n202536.out[0] (.names)                                                                                                                                                              0.235     7.724
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     7.724
data arrival time                                                                                                                                                                              7.724

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b3_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -7.724
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -7.747


#Path 94
Startpoint: matrix_multiplication^data_pi~10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~10.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram)                       7.260     7.260
data arrival time                                                                                                                         7.260

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -7.260
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -7.727


#Path 95
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                   0.000     0.000
n44356.in[5] (.names)                                                                                                                                                             7.404     7.404
n44356.out[0] (.names)                                                                                                                                                            0.261     7.665
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~48_FF_NODE.D[0] (.latch)                         0.000     7.665
data arrival time                                                                                                                                                                           7.665

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~48_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -7.665
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -7.689


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                   0.000     0.000
n45286.in[5] (.names)                                                                                                                                                             7.404     7.404
n45286.out[0] (.names)                                                                                                                                                            0.261     7.665
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~54_FF_NODE.D[0] (.latch)                         0.000     7.665
data arrival time                                                                                                                                                                           7.665

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~54_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -7.665
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -7.689


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                   0.000     0.000
n45291.in[5] (.names)                                                                                                                                                             7.404     7.404
n45291.out[0] (.names)                                                                                                                                                            0.261     7.665
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~38_FF_NODE.D[0] (.latch)                         0.000     7.665
data arrival time                                                                                                                                                                           7.665

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~38_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -7.665
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -7.689


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                   0.000     0.000
n46526.in[5] (.names)                                                                                                                                                             7.403     7.403
n46526.out[0] (.names)                                                                                                                                                            0.261     7.664
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~62_FF_NODE.D[0] (.latch)                         0.000     7.664
data arrival time                                                                                                                                                                           7.664

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~62_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -7.664
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -7.688


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                   0.000     0.000
n46531.in[5] (.names)                                                                                                                                                             7.403     7.403
n46531.out[0] (.names)                                                                                                                                                            0.261     7.664
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~46_FF_NODE.D[0] (.latch)                         0.000     7.664
data arrival time                                                                                                                                                                           7.664

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~46_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -7.664
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -7.688


#Path 100
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                   0.000     0.000
n46686.in[5] (.names)                                                                                                                                                             7.403     7.403
n46686.out[0] (.names)                                                                                                                                                            0.261     7.664
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~47_FF_NODE.D[0] (.latch)                         0.000     7.664
data arrival time                                                                                                                                                                           7.664

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_24x24_systolic+u_matmul_24x24_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^row0_shift_reg~47_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -7.664
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -7.688


#End of timing report
