<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-433] Loop    +++ Loop 5.2.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:25.206+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:22.390+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:22.378+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop    +++ Loop 5.2.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:22.367+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:22.020+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:22.009+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:18.101+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:17.822+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop    +++ Loop 5.2.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:13.936+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:12.502+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:12.495+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop    +++ Loop 5.2.1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:11.759+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:10.881+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:10.872+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:06.400+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:06.103+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed&lt;32, 32>' to 'sqrt_fixed_32_32_s'." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:04.807+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'log_generic&lt;float>' to 'log_generic_float_s'." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:04.746+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos&lt;float>' to 'sin_or_cos_float_s'." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:04.739+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit8_proc' to 'Block_Mat_exit8_proc'." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:04.732+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit8_proc227' to 'Block_Mat.exit8_proc' (image_core.cpp:22)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:04.709+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;8, 240, 320, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.111+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat&lt;4, 100, unsigned short, 2>' to 'Array2D2Mat' (./type.h:361:21)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.099+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::HoughLinesProbabilistic&lt;1u, 1u, 99, 240, 320, unsigned char>' to 'HoughLinesProbabilis' (./hough.h:12:30)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.089+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;16, 4, 100, 2>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.082+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D&lt;240, 320, 0, unsigned char>' to 'Mat2Array2D' (./type.h:286:21)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.054+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos&lt;float>' to 'sin_or_cos&lt;float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.045+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'log_reduce::log_generic&lt;float>' to 'log_generic&lt;float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_log_.h:208)" projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.039+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5' (./hough.h:328:18) in function 'hls::HoughLinesProbabilistic&lt;1u, 1u, 99, 240, 320, unsigned char>' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:02.031+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.3' (./hough.h:423:24) in function 'hls::HoughLinesProbabilistic&lt;1u, 1u, 99, 240, 320, unsigned char>' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:01.246+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.3.1' (./hough.h:443:21) in function 'hls::HoughLinesProbabilistic&lt;1u, 1u, 99, 240, 320, unsigned char>' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:01.237+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-5.2' (./hough.h:383:20) in function 'hls::HoughLinesProbabilistic&lt;1u, 1u, 99, 240, 320, unsigned char>' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="Hough" solutionName="solution1" date="2018-12-04T08:52:01.231+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'lines.val' should be updated in process function 'hls::HoughLinesProbabilistic&lt;1u, 1u, 99, 240, 320, unsigned char>', otherwise it may not be synthesized correctly." projectName="Hough" solutionName="solution1" date="2018-12-04T08:51:57.189+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'edge.val' should be updated in process function 'hls::Mat2Array2D&lt;240, 320, 0, unsigned char>', otherwise it may not be synthesized correctly." projectName="Hough" solutionName="solution1" date="2018-12-04T08:51:57.136+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (image_core.cpp:22)." projectName="Hough" solutionName="solution1" date="2018-12-04T08:51:53.830+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (image_core.cpp:25)." projectName="Hough" solutionName="solution1" date="2018-12-04T08:51:53.245+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR." projectName="Hough" solutionName="solution1" date="2018-12-04T08:51:51.359+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/HoughLinesP_Core_ap_fcmp_0_no_dsp_32.vhd:194]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_6.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_6.vt2mcomps&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_ctrl_s_axi&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Gfk_memcore_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Gfk_memcore&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Gfk(AddressRang...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Hfu_memcore_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Hfu_memcore&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Hfu(AddressRang...&#xD;&#xA;Compiling module xil_defaultlib.Block_Mat_exit8_proc&#xD;&#xA;Compiling module xil_defaultlib.AXIvideo2Mat&#xD;&#xA;Compiling module xil_defaultlib.Mat2Array2D&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabipcA_rom&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabipcA(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabircU_rom&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabircU(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabisc4_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabisc4(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabitde_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabitde(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabiudo_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabiudo(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabivdy_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabivdy(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabixdS_ram&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabixdS(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatjbC_rom&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatjbC(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatkbM_rom&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatkbM(DataWidth=4...&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatlbW_rom&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatlbW(DataWidth=4...&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatmb6_rom&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatmb6(DataWidth=4...&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatncg_rom&#xD;&#xA;Compiling module xil_defaultlib.log_generic_floatncg(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_ocq_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_ocq(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.log_generic_float_s&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_bkb_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_bkb(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_cud_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_cud(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_dEe_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_dEe(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_eOg_rom&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_eOg(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_fYi(ID=1,din0_W...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_g8j(ID=1,din0_W...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_hbi_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_hbi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_ibs_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_ibs(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sin_or_cos_float_s&#xD;&#xA;Compiling module xil_defaultlib.sqrt_fixed_32_32_s&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlinesp_core_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.HoughLinesP_Core_ap_fmul_0_max_dsp_32 [houghlinesp_core_ap_fmul_0_max_d...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_zec(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=39,nor...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtex7&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=64,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlinesp_core_ap_uitofp_0_no_dsp_32_arch of entity xil_defaultlib.HoughLinesP_Core_ap_uitofp_0_no_dsp_32 [houghlinesp_core_ap_uitofp_0_no_...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Aem(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlinesp_core_ap_sitofp_0_no_dsp_32_arch of entity xil_defaultlib.HoughLinesP_Core_ap_sitofp_0_no_dsp_32 [houghlinesp_core_ap_sitofp_0_no_...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Bew(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlinesp_core_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.HoughLinesP_Core_ap_fpext_0_no_dsp_32 [houghlinesp_core_ap_fpext_0_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_CeG(ID=1)&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;virtex7...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture houghlinesp_core_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.HoughLinesP_Core_ap_fcmp_0_no_dsp_32 [houghlinesp_core_ap_fcmp_0_no_ds...]&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_DeQ(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Ee0_div_u_defau...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Ee0_div&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Ee0(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Ffa_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Ffa_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core_Ffa(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesProbabilis&#xD;&#xA;Compiling module xil_defaultlib.Array2D2Mat&#xD;&#xA;Compiling module xil_defaultlib.Mat2AXIvideo&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w4_d4_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w4_d4_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d4_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d4_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w32_d4_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w4_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w4_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w16_d2_A&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2ArrIfE_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2ArrIfE&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2AXIJfO_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2AXIJfO&#xD;&#xA;Compiling module xil_defaultlib.HoughLinesP_Core&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=76800)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_src_axis&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=400,WIDTH=16)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=400,WIDTH=2)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=400,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst_axis&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_ctrl&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_HoughLinesP_Core_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot HoughLinesP_Core&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.2 (64-bit)&#xD;&#xA;  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018&#xD;&#xA;  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source F:/FPGA/project/HLS/Hough_Line_2.0/Hough/solution1/sim/verilog/xsim.dir/HoughLinesP_Core/webtalk/xsim_webtalk.tcl -notrace" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:53.168+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:38.276+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:38.273+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/HoughLinesP_Core_ap_fpext_0_no_dsp_32.vhd:184]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:38.257+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:38.015+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:38.009+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:38.003+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.998+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.991+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.986+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.980+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/HoughLinesP_Core_ap_sitofp_0_no_dsp_32.vhd:184]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.972+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.684+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.677+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.667+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/HoughLinesP_Core_ap_uitofp_0_no_dsp_32.vhd:184]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.648+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.336+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.330+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.303+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/HoughLinesP_Core_ap_fmul_0_max_dsp_32.vhd:189]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:37.259+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.986+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.979+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.919+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.912+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.905+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.900+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.894+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.887+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.875+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.869+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.863+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.857+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:36.478+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="Hough" solutionName="solution1" date="2018-12-04T08:55:35.721+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLinesP_Core_ap_uitofp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-12-04T09:01:27.521+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLinesP_Core_ap_sitofp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-12-04T09:01:26.231+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLinesP_Core_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-12-04T09:01:24.961+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLinesP_Core_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-12-04T09:01:23.762+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'HoughLinesP_Core_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hough" solutionName="solution1" date="2018-12-04T09:01:22.311+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
