{"Source Block": ["hdl/library/common/ad_gt_common_1.v@185:336@HdlStmIf", "    .BGRCALOVRD (5'b00000),\n    .PMARSVD (8'b00000000),\n    .RCALENB (1'd1));\n  end\n\n  if (GTH_GTX_N == 1) begin\n  GTHE3_COMMON #(\n    .SIM_RESET_SPEEDUP (\"TRUE\"),\n    .SIM_VERSION (\"Ver_1\"),\n    .SARC_EN (1'b1),\n    .SARC_SEL (1'b0),\n    .SDM0_DATA_PIN_SEL (1'b0),\n    .SDM0_WIDTH_PIN_SEL (1'b0),\n    .SDM1_DATA_PIN_SEL (1'b0),\n    .SDM1_WIDTH_PIN_SEL (1'b0),\n    .BIAS_CFG0 (16'b0000000000000000),\n    .BIAS_CFG1 (16'b0000000000000000),\n    .BIAS_CFG2 (16'b0000000000000000),\n    .BIAS_CFG3 (16'b0000000001000000),\n    .BIAS_CFG4 (16'b0000000000000000),\n    .COMMON_CFG0 (16'b0000000000000000),\n    .COMMON_CFG1 (16'b0000000000000000),\n    .POR_CFG (16'b0000000000000100),\n    .QPLL0_CFG0 (16'b0011000000011100),\n    .QPLL0_CFG1 (16'b0000000000011000),\n    .QPLL0_CFG1_G3 (16'b0000000000011000),\n    .QPLL0_CFG2 (16'b0000000001001000),\n    .QPLL0_CFG2_G3 (16'b0000000001001000),\n    .QPLL0_CFG3 (16'b0000000100100000),\n    .QPLL0_CFG4 (16'b0000000000001001),\n    .QPLL0_INIT_CFG0 (16'b0000000000000000),\n    .QPLL0_LOCK_CFG (16'b0010010111101000),\n    .QPLL0_LOCK_CFG_G3 (16'b0010010111101000),\n    .QPLL0_SDM_CFG0 (16'b0000000000000000),\n    .QPLL0_SDM_CFG1 (16'b0000000000000000),\n    .QPLL0_SDM_CFG2 (16'b0000000000000000),\n    .QPLL1_CFG0 (16'b0011000000011100),\n    .QPLL1_CFG1 (16'b0000000000011000),\n    .QPLL1_CFG1_G3 (16'b0000000000011000),\n    .QPLL1_CFG2 (16'b0000000001000000),\n    .QPLL1_CFG2_G3 (16'b0000000001000000),\n    .QPLL1_CFG3 (16'b0000000100100000),\n    .QPLL1_CFG4 (16'b0000000000001001),\n    .QPLL1_INIT_CFG0 (16'b0000000000000000),\n    .QPLL1_LOCK_CFG (16'b0010010111101000),\n    .QPLL1_LOCK_CFG_G3 (16'b0010010111101000),\n    .QPLL1_SDM_CFG0 (16'b0000000000000000),\n    .QPLL1_SDM_CFG1 (16'b0000000000000000),\n    .QPLL1_SDM_CFG2 (16'b0000000000000000),\n    .RSVD_ATTR0 (16'b0000000000000000),\n    .RSVD_ATTR1 (16'b0000000000000000),\n    .RSVD_ATTR2 (16'b0000000000000000),\n    .RSVD_ATTR3 (16'b0000000000000000),\n    .SDM0DATA1_0 (16'b0000000000000000),\n    .SDM0INITSEED0_0 (16'b0000000000000000),\n    .SDM1DATA1_0 (16'b0000000000000000),\n    .SDM1INITSEED0_0 (16'b0000000000000000),\n    .RXRECCLKOUT0_SEL (2'b00),\n    .RXRECCLKOUT1_SEL (2'b00),\n    .QPLL0_INIT_CFG1 (8'b00000000),\n    .QPLL1_INIT_CFG1 (8'b00000000),\n    .SDM0DATA1_1 (9'b000000000),\n    .SDM0INITSEED0_1 (9'b000000000),\n    .SDM1DATA1_1 (9'b000000000),\n    .SDM1INITSEED0_1 (9'b000000000),\n    .BIAS_CFG_RSVD (10'b0000000000),\n    .QPLL0_CP (10'b0000011111),\n    .QPLL0_CP_G3 (10'b1111111111),\n    .QPLL0_LPF (10'b1111111111),\n    .QPLL0_LPF_G3 (10'b0000010101),\n    .QPLL1_CP (10'b0000011111),\n    .QPLL1_CP_G3 (10'b1111111111),\n    .QPLL1_LPF (10'b1111111111),\n    .QPLL1_LPF_G3 (10'b0000010101),\n    .QPLL0_FBDIV (QPLL_FBDIV),\n    .QPLL0_FBDIV_G3 (80),\n    .QPLL0_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL1_FBDIV (QPLL_FBDIV),\n    .QPLL1_FBDIV_G3 (80),\n    .QPLL1_REFCLK_DIV (QPLL_REFCLK_DIV))\n  i_gthe3_common (\n    .BGBYPASSB (1'd1),\n    .BGMONITORENB (1'd1),\n    .BGPDB (1'd1),\n    .BGRCALOVRD (5'b11111),\n    .BGRCALOVRDENB (1'd1),\n    .DRPADDR (drp_addr_int[8:0]),\n    .DRPCLK (drp_clk),\n    .DRPDI (drp_wdata_int),\n    .DRPEN (drp_sel_int),\n    .DRPWE (drp_wr_int),\n    .GTGREFCLK0 (1'd0),\n    .GTGREFCLK1 (1'd0),\n    .GTNORTHREFCLK00 (1'd0),\n    .GTNORTHREFCLK01 (1'd0),\n    .GTNORTHREFCLK10 (1'd0),\n    .GTNORTHREFCLK11 (1'd0),\n    .GTREFCLK00 (ref_clk),\n    .GTREFCLK01 (1'd0),\n    .GTREFCLK10 (1'd0),\n    .GTREFCLK11 (1'd0),\n    .GTSOUTHREFCLK00 (1'd0),\n    .GTSOUTHREFCLK01 (1'd0),\n    .GTSOUTHREFCLK10 (1'd0),\n    .GTSOUTHREFCLK11 (1'd0),\n    .PMARSVD0 (8'd0),\n    .PMARSVD1 (8'd0),\n    .QPLLRSVD1 (8'd0),\n    .QPLLRSVD2 (5'd0),\n    .QPLLRSVD3 (5'd0),\n    .QPLLRSVD4 (8'd0),\n    .QPLL0CLKRSVD0 (1'd0),\n    .QPLL0CLKRSVD1 (1'd0),\n    .QPLL0LOCKDETCLK (drp_clk),\n    .QPLL0LOCKEN (1'd1),\n    .QPLL0PD (1'd0),\n    .QPLL0REFCLKSEL (3'b001),\n    .QPLL0RESET (rst),\n    .QPLL1CLKRSVD0 (1'd0),\n    .QPLL1CLKRSVD1 (1'd0),\n    .QPLL1LOCKDETCLK (1'd0),\n    .QPLL1LOCKEN (1'd0),\n    .QPLL1PD (1'd1),\n    .QPLL1REFCLKSEL (3'b001),\n    .QPLL1RESET (1'd1),\n    .RCALENB (1'd1),\n    .DRPDO (drp_rdata_s),\n    .DRPRDY (drp_ready_s),\n    .PMARSVDOUT0 (),\n    .PMARSVDOUT1 (),\n    .QPLLDMONITOR0 (),\n    .QPLLDMONITOR1 (),\n    .QPLL0FBCLKLOST (),\n    .QPLL0LOCK (qpll_locked),\n    .QPLL0OUTCLK (qpll_clk),\n    .QPLL0OUTREFCLK (qpll_ref_clk),\n    .QPLL0REFCLKLOST (),\n    .QPLL1FBCLKLOST (),\n    .QPLL1LOCK (),\n    .QPLL1OUTCLK (),\n    .QPLL1OUTREFCLK (),\n    .QPLL1REFCLKLOST (),\n    .REFCLKOUTMONITOR0 (),\n    .REFCLKOUTMONITOR1 (),\n    .RXRECCLK0_SEL (),\n    .RXRECCLK1_SEL ());\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[193, "    .SIM_VERSION (\"Ver_1\"),\n"]], "Add": [[193, "    .SIM_VERSION (2),\n"]]}}