Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Dec 15 12:50:37 2022
| Host             : DraganT running 64-bit major release  (build 9200)
| Command          : report_power -file hssl_ctrl_test_1l_loopback_power_routed.rpt -pb hssl_ctrl_test_1l_loopback_power_summary_routed.pb -rpx hssl_ctrl_test_1l_loopback_power_routed.rpx
| Design           : hssl_ctrl_test_1l_loopback
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.687        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.427        |
| Device Static (W)        | 0.261        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.022 |        7 |       --- |             --- |
| Slice Logic             |     0.004 |     9587 |       --- |             --- |
|   LUT as Logic          |     0.004 |     2300 |    303600 |            0.76 |
|   Register              |    <0.001 |     5933 |    607200 |            0.98 |
|   CARRY4                |    <0.001 |       83 |     75900 |            0.11 |
|   LUT as Shift Register |    <0.001 |       48 |    130800 |            0.04 |
|   F7/F8 Muxes           |    <0.001 |      768 |    303600 |            0.25 |
|   Others                |     0.000 |      210 |       --- |             --- |
| Signals                 |     0.008 |     7129 |       --- |             --- |
| Block RAM               |     0.002 |        2 |      1030 |            0.19 |
| MMCM                    |     0.107 |        1 |        14 |            7.14 |
| I/O                     |     0.004 |       18 |       700 |            2.57 |
| GTX                     |     0.279 |        1 |        28 |            3.57 |
| Static Power            |     0.261 |          |           |                 |
| Total                   |     0.687 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.193 |       0.057 |      0.137 |
| Vccaux    |       1.800 |     0.098 |       0.061 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.158 |       0.151 |      0.006 |
| MGTAVtt   |       1.200 |     0.099 |       0.091 |      0.008 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock            | Domain                                                                                                                 | Constraint (ns) |
+------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| GT_REFCLK1       | i_gtx_clk_p                                                                                                            |             8.0 |
| clk_out1_clk_wiz | clk_wiz_u0/inst/clk_out1_clk_wiz                                                                                       |            10.0 |
| clkfbout_clk_wiz | clk_wiz_u0/inst/clkfbout_clk_wiz                                                                                       |             5.0 |
| hssl_clk         | hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/tx_out_clk |             8.0 |
| i_clk_p          | i_clk_p                                                                                                                |             5.0 |
+------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| hssl_ctrl_test_1l_loopback |     0.427 |
|   clk_wiz_u0               |     0.113 |
|     inst                   |     0.113 |
|   hssl_ctrl_u0             |     0.302 |
|     u_aurora_wrapper       |     0.292 |
|       aurora_1l_support_i  |     0.292 |
|     u_hssl_ctrl_fifo_rx    |     0.006 |
|       U0                   |     0.006 |
|     u_hssl_ctrl_fifo_tx    |     0.002 |
|       U0                   |     0.002 |
+----------------------------+-----------+


