# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_XADC_v2018_4.gen/sources_1/bd/design_1/ipshared/62b6" \
"../../../../project_XADC_v2018_4.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" \
"../../../../project_XADC_v2018_4.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_XADC_v2018_4.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
