
*** Running vivado
    with args -log lab2_2_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_2_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab2_2_1.tcl -notrace
Command: synth_design -top lab2_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4509 
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.660 ; gain = 72.238 ; free physical = 128 ; free virtual = 8332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'comp4bit' [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comp4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comp4bit' (1#1) [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comp4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'circuitA' [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/circuitA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'circuitA' (2#1) [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/circuitA.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/mux2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (3#1) [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/mux2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/lab1_4_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/lab1_4_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (6#1) [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v:3]
WARNING: [Synth 8-3917] design lab2_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.910 ; gain = 101.488 ; free physical = 168 ; free virtual = 8364
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.910 ; gain = 101.488 ; free physical = 167 ; free virtual = 8364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.910 ; gain = 101.488 ; free physical = 167 ; free virtual = 8364
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/HDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/HDL/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/constrs_1/imports/HDL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1599.230 ; gain = 0.000 ; free physical = 125 ; free virtual = 8124
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1599.230 ; gain = 410.809 ; free physical = 203 ; free virtual = 8207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1599.230 ; gain = 410.809 ; free physical = 203 ; free virtual = 8207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1599.230 ; gain = 410.809 ; free physical = 204 ; free virtual = 8209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1599.230 ; gain = 410.809 ; free physical = 193 ; free virtual = 8200
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module circuitA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab2_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1599.230 ; gain = 410.809 ; free physical = 175 ; free virtual = 8189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1602.230 ; gain = 413.809 ; free physical = 111 ; free virtual = 8066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1602.230 ; gain = 413.809 ; free physical = 110 ; free virtual = 8066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 110 ; free virtual = 8066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 111 ; free virtual = 8067
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 111 ; free virtual = 8067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 110 ; free virtual = 8067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 110 ; free virtual = 8067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 110 ; free virtual = 8067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 110 ; free virtual = 8067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     7|
|3     |IBUF |     4|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |    28|
|2     |  light          |bcdto7segment_dataflow |     1|
|3     |  nolabel_line12 |lab2_2_1_partA         |     1|
|4     |    compare_ten  |comp4bit               |     1|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1603.230 ; gain = 414.809 ; free physical = 110 ; free virtual = 8067
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1603.230 ; gain = 105.488 ; free physical = 165 ; free virtual = 8121
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1603.238 ; gain = 414.809 ; free physical = 175 ; free virtual = 8133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1619.230 ; gain = 430.945 ; free physical = 157 ; free virtual = 8121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.runs/synth_1/lab2_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_2_1_utilization_synth.rpt -pb lab2_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.242 ; gain = 0.000 ; free physical = 147 ; free virtual = 8121
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 20:58:46 2018...
