/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 13:09:27 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xmle /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/synthesis/fabric_primitive_example_design_1_post_synth.eblif --sdc_file /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_1_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_1_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_1 --net_file /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_1_post_synth.net --place_file /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_1_post_synth.place --route_file /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_1_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xmle
Circuit name: fabric_primitive_example_design_1_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 1.09 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_1_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_1_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_1_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_1_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/synthesis/fabric_primitive_example_design_1_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
# Clean circuit
Inferred    6 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   18 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 98
Swept block(s)      : 26
Constant Pins Marked: 24
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 76
    .input   :      19
    .output  :      23
    0-LUT    :       3
    6-LUT    :      25
    RS_TDP36K:       1
    dffnre   :       1
    dffre    :       4
  Nets  : 53
    Avg Fanout:     4.5
    Max Fanout:    98.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 289
  Timing Graph Edges: 446
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clk_buf_out' Fanout: 2 pins (0.7%), 2 blocks (2.6%)
  Netlist Clock 'ff_inst1.clk' Fanout: 5 pins (1.7%), 4 blocks (5.3%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:332:add_wire_btw_prims$797'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$778'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$779'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$780'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$781'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$782'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$783'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$784'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$785'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$786'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$787'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$788'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$789'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$790'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$791'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$792'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$793'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$794'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:700:execute$795'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$Cout'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$out'
Warning 188: set_input_delay command matched but was not applied to primary output 'ff_inst1.Q'
Warning 189: set_input_delay command matched but was not applied to primary output 'ram_out'
Warning 190: set_output_delay command matched but was not applied to primary input '$auto$rs_design_edit.cc:332:add_wire_btw_prims$796'
Warning 191: set_output_delay command matched but was not applied to primary input 'clk_buf_out'
Warning 192: set_output_delay command matched but was not applied to primary input 'ff_inst1.clk'
Warning 193: set_output_delay command matched but was not applied to primary input 'g_ibuf'
Warning 194: set_output_delay command matched but was not applied to primary input 'i_buf_mux1_sel'
Warning 195: set_output_delay command matched but was not applied to primary input 'i_buf_mux2_sel'
Warning 196: set_output_delay command matched but was not applied to primary input 'i_buf_out[0]'
Warning 197: set_output_delay command matched but was not applied to primary input 'i_buf_out[1]'
Warning 198: set_output_delay command matched but was not applied to primary input 'i_buf_out[2]'
Warning 199: set_output_delay command matched but was not applied to primary input 'p_ibuf'
Warning 200: set_output_delay command matched but was not applied to primary input 'ram_inst.addr[0]'
Warning 201: set_output_delay command matched but was not applied to primary input 'ram_inst.addr[1]'
Warning 202: set_output_delay command matched but was not applied to primary input 'ram_inst.addr[2]'
Warning 203: set_output_delay command matched but was not applied to primary input 'ram_inst.addr[3]'
Warning 204: set_output_delay command matched but was not applied to primary input 'ram_inst.addr[4]'
Warning 205: set_output_delay command matched but was not applied to primary input 'ram_inst.addr[5]'
Warning 206: set_output_delay command matched but was not applied to primary input 'ram_inst.we'
Warning 207: set_output_delay command matched but was not applied to primary input 'rst'
Warning 208: set_output_delay command matched but was not applied to primary input 'rst_i_buf_out'

Applied 3 SDC commands from '/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_1_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'ff_inst1.clk' Source: 'ff_inst1.clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.4 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/synthesis/fabric_primitive_example_design_1_post_synth.eblif'.
Warning 209: All 3 clocks will be treated as global.

After removing unused inputs...
	total blocks: 76, total nets: 53, total inputs: 19, total outputs: 23
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 210: 81 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/73        2%                            1    64 x 46    
     4/73        5%                            2    64 x 46    
     6/73        8%                            2    64 x 46    
     8/73       10%                            2    64 x 46    
    10/73       13%                            2    64 x 46    
    12/73       16%                            2    64 x 46    
    14/73       19%                            2    64 x 46    
    16/73       21%                            2    64 x 46    
    18/73       24%                            2    64 x 46    
    20/73       27%                            3    64 x 46    
    22/73       30%                            3    64 x 46    
    24/73       32%                            3    64 x 46    
    26/73       35%                            3    64 x 46    
    28/73       38%                            3    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
    30/73       41%                            3    64 x 46    
    32/73       43%                            3    64 x 46    
    34/73       46%                            3    64 x 46    
    36/73       49%                            3    64 x 46    
    38/73       52%                            3    64 x 46    
    40/73       54%                            3    64 x 46    
    42/73       57%                            5    64 x 46    
    44/73       60%                            7    64 x 46    
    46/73       63%                            9    64 x 46    
    48/73       65%                           10    64 x 46    
    50/73       68%                           12    64 x 46    
    52/73       71%                           14    64 x 46    
    54/73       73%                           16    64 x 46    
    56/73       76%                           18    64 x 46    
    58/73       79%                           20    64 x 46    
    60/73       82%                           22    64 x 46    
    62/73       84%                           24    64 x 46    
    64/73       87%                           26    64 x 46    
    66/73       90%                           28    64 x 46    
    68/73       93%                           30    64 x 46    
    70/73       95%                           32    64 x 46    
    72/73       98%                           34    64 x 46    
    74/73      101%                           36    64 x 46    
    76/73      104%                           38    64 x 46    
    78/73      106%                           40    64 x 46    
    80/73      109%                           42    64 x 46    
    82/73      112%                           44    64 x 46    
    84/73      115%                           46    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 15
  LEs used for logic and registers    : 0
  LEs used for logic only             : 15
  LEs used for registers only         : 0

Incr Slack updates 1 in 7.192e-06 sec
Full Max Req/Worst Slack updates 1 in 7.365e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.21e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.02 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         42                               0.547619                     0.452381   
       clb          4                                   6.75                          7.5   
       dsp          0                                      0                            0   
      bram          1                                     26                            1   
Absorbed logical nets 3 out of 53 nets, 50 nets not absorbed.

Netlist conversion complete.

# Packing took 0.11 seconds (max_rss 21.5 MiB, delta_rss +1.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/primitive_example_design_1/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_1_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 211: Netlist connects net $undef to both global and non-global pins.
Warning 212: Netlist connects net $undef to both global and non-global pins.
Warning 213: Netlist connects net $undef to both global and non-global pins.
Warning 214: Netlist connects net $undef to both global and non-global pins.
Warning 215: Netlist connects net $undef to both global and non-global pins.
Warning 216: Netlist connects net $undef to both global and non-global pins.
Warning 217: Netlist connects net $undef to both global and non-global pins.
Warning 218: Netlist connects net $undef to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 59.6 MiB, delta_rss +38.1 MiB)
Warning 219: Netlist contains 9 global net to non-global architecture pin connections

Pb types usage...
  io             : 42
   io_output     : 23
    outpad       : 23
   io_input      : 19
    inpad        : 19
  clb            : 4
   clb_lr        : 4
    fle          : 16
     ble5        : 30
      lut5       : 28
       lut       : 28
      ff         : 5
       DFFNRE    : 1
       DFFRE     : 4
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		42	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		4	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.02 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.8 MiB, delta_rss +0.0 MiB)
Warning 220: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 221: Sized nonsensical R=0 transistor to minimum width
Warning 222: Sized nonsensical R=0 transistor to minimum width
Warning 223: Sized nonsensical R=0 transistor to minimum width
Warning 224: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.87 seconds (max_rss 477.7 MiB, delta_rss +417.9 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.60 seconds (max_rss 477.7 MiB, delta_rss +417.9 MiB)


Flow timing analysis took 0.00152074 seconds (0.00148169 STA, 3.9051e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 16.30 seconds (max_rss 477.7 MiB)
