# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" \
"../../../../HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" \
"../../../../HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" \
"../../../../HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" \
"../../../../HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" \
"../../../../HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
