<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/radeon.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - radeon.h<span style="font-size: 80%;"> (source / <a href="radeon.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">51</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #ifndef __RADEON_H__
<span class="lineNum">      29 </span>            : #define __RADEON_H__
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : /* TODO: Here are things that needs to be done :
<span class="lineNum">      32 </span>            :  *      - surface allocator &amp; initializer : (bit like scratch reg) should
<span class="lineNum">      33 </span>            :  *        initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
<span class="lineNum">      34 </span>            :  *        related to surface
<span class="lineNum">      35 </span>            :  *      - WB : write back stuff (do it bit like scratch reg things)
<span class="lineNum">      36 </span>            :  *      - Vblank : look at Jesse's rework and what we should do
<span class="lineNum">      37 </span>            :  *      - r600/r700: gart &amp; cp
<span class="lineNum">      38 </span>            :  *      - cs : clean cs ioctl use bitmap &amp; things like that.
<span class="lineNum">      39 </span>            :  *      - power management stuff
<span class="lineNum">      40 </span>            :  *      - Barrier in gart code
<span class="lineNum">      41 </span>            :  *      - Unmappabled vram ?
<span class="lineNum">      42 </span>            :  *      - TESTING, TESTING, TESTING
<span class="lineNum">      43 </span>            :  */
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : /* Initialization path:
<span class="lineNum">      46 </span>            :  *  We expect that acceleration initialization might fail for various
<span class="lineNum">      47 </span>            :  *  reasons even thought we work hard to make it works on most
<span class="lineNum">      48 </span>            :  *  configurations. In order to still have a working userspace in such
<span class="lineNum">      49 </span>            :  *  situation the init path must succeed up to the memory controller
<span class="lineNum">      50 </span>            :  *  initialization point. Failure before this point are considered as
<span class="lineNum">      51 </span>            :  *  fatal error. Here is the init callchain :
<span class="lineNum">      52 </span>            :  *      radeon_device_init  perform common structure, mutex initialization
<span class="lineNum">      53 </span>            :  *      asic_init           setup the GPU memory layout and perform all
<span class="lineNum">      54 </span>            :  *                          one time initialization (failure in this
<span class="lineNum">      55 </span>            :  *                          function are considered fatal)
<span class="lineNum">      56 </span>            :  *      asic_startup        setup the GPU acceleration, in order to
<span class="lineNum">      57 </span>            :  *                          follow guideline the first thing this
<span class="lineNum">      58 </span>            :  *                          function should do is setting the GPU
<span class="lineNum">      59 </span>            :  *                          memory controller (only MC setup failure
<span class="lineNum">      60 </span>            :  *                          are considered as fatal)
<span class="lineNum">      61 </span>            :  */
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : #include &lt;dev/pci/drm/drm_linux.h&gt;
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            : #include &lt;dev/pci/drm/ttm/ttm_bo_api.h&gt;
<span class="lineNum">      66 </span>            : #include &lt;dev/pci/drm/ttm/ttm_bo_driver.h&gt;
<span class="lineNum">      67 </span>            : #include &lt;dev/pci/drm/ttm/ttm_placement.h&gt;
<span class="lineNum">      68 </span>            : #include &lt;dev/pci/drm/ttm/ttm_module.h&gt;
<span class="lineNum">      69 </span>            : #include &lt;dev/pci/drm/ttm/ttm_execbuf_util.h&gt;
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : #include &lt;dev/wscons/wsconsio.h&gt;
<span class="lineNum">      74 </span>            : #include &lt;dev/wscons/wsdisplayvar.h&gt;
<span class="lineNum">      75 </span>            : #include &lt;dev/rasops/rasops.h&gt;
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : #ifdef __sparc64__
<span class="lineNum">      78 </span>            : #include &lt;machine/fbvar.h&gt;
<span class="lineNum">      79 </span>            : #endif
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span>            : #include &quot;radeon_family.h&quot;
<span class="lineNum">      82 </span>            : #include &quot;radeon_mode.h&quot;
<span class="lineNum">      83 </span>            : #include &quot;radeon_reg.h&quot;
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : /*
<span class="lineNum">      86 </span>            :  * Modules parameters.
<span class="lineNum">      87 </span>            :  */
<span class="lineNum">      88 </span>            : extern int radeon_no_wb;
<span class="lineNum">      89 </span>            : extern int radeon_modeset;
<span class="lineNum">      90 </span>            : extern int radeon_dynclks;
<span class="lineNum">      91 </span>            : extern int radeon_r4xx_atom;
<span class="lineNum">      92 </span>            : extern int radeon_agpmode;
<span class="lineNum">      93 </span>            : extern int radeon_vram_limit;
<span class="lineNum">      94 </span>            : extern int radeon_gart_size;
<span class="lineNum">      95 </span>            : extern int radeon_benchmarking;
<span class="lineNum">      96 </span>            : extern int radeon_testing;
<span class="lineNum">      97 </span>            : extern int radeon_connector_table;
<span class="lineNum">      98 </span>            : extern int radeon_tv;
<span class="lineNum">      99 </span>            : extern int radeon_audio;
<span class="lineNum">     100 </span>            : extern int radeon_disp_priority;
<span class="lineNum">     101 </span>            : extern int radeon_hw_i2c;
<span class="lineNum">     102 </span>            : extern int radeon_pcie_gen2;
<span class="lineNum">     103 </span>            : extern int radeon_msi;
<span class="lineNum">     104 </span>            : extern int radeon_lockup_timeout;
<span class="lineNum">     105 </span>            : extern int radeon_fastfb;
<span class="lineNum">     106 </span>            : extern int radeon_dpm;
<span class="lineNum">     107 </span>            : extern int radeon_aspm;
<span class="lineNum">     108 </span>            : extern int radeon_runtime_pm;
<span class="lineNum">     109 </span>            : extern int radeon_hard_reset;
<span class="lineNum">     110 </span>            : extern int radeon_vm_size;
<span class="lineNum">     111 </span>            : extern int radeon_vm_block_size;
<span class="lineNum">     112 </span>            : extern int radeon_deep_color;
<span class="lineNum">     113 </span>            : extern int radeon_use_pflipirq;
<span class="lineNum">     114 </span>            : extern int radeon_bapm;
<span class="lineNum">     115 </span>            : extern int radeon_backlight;
<span class="lineNum">     116 </span>            : extern int radeon_auxch;
<span class="lineNum">     117 </span>            : extern int radeon_mst;
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            : /*
<span class="lineNum">     120 </span>            :  * Copy from radeon_drv.h so we don't have to include both and have conflicting
<span class="lineNum">     121 </span>            :  * symbol;
<span class="lineNum">     122 </span>            :  */
<span class="lineNum">     123 </span>            : #define RADEON_MAX_USEC_TIMEOUT                 100000  /* 100 ms */
<span class="lineNum">     124 </span>            : #define RADEON_FENCE_JIFFIES_TIMEOUT            (HZ / 2)
<span class="lineNum">     125 </span>            : /* RADEON_IB_POOL_SIZE must be a power of 2 */
<span class="lineNum">     126 </span>            : #define RADEON_IB_POOL_SIZE                     16
<span class="lineNum">     127 </span>            : #define RADEON_DEBUGFS_MAX_COMPONENTS           32
<span class="lineNum">     128 </span>            : #define RADEONFB_CONN_LIMIT                     4
<span class="lineNum">     129 </span>            : #define RADEON_BIOS_NUM_SCRATCH                 8
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            : /* internal ring indices */
<span class="lineNum">     132 </span>            : /* r1xx+ has gfx CP ring */
<span class="lineNum">     133 </span>            : #define RADEON_RING_TYPE_GFX_INDEX              0
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span>            : /* cayman has 2 compute CP rings */
<span class="lineNum">     136 </span>            : #define CAYMAN_RING_TYPE_CP1_INDEX              1
<span class="lineNum">     137 </span>            : #define CAYMAN_RING_TYPE_CP2_INDEX              2
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : /* R600+ has an async dma ring */
<span class="lineNum">     140 </span>            : #define R600_RING_TYPE_DMA_INDEX                3
<span class="lineNum">     141 </span>            : /* cayman add a second async dma ring */
<span class="lineNum">     142 </span>            : #define CAYMAN_RING_TYPE_DMA1_INDEX             4
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span>            : /* R600+ */
<span class="lineNum">     145 </span>            : #define R600_RING_TYPE_UVD_INDEX                5
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            : /* TN+ */
<span class="lineNum">     148 </span>            : #define TN_RING_TYPE_VCE1_INDEX                 6
<span class="lineNum">     149 </span>            : #define TN_RING_TYPE_VCE2_INDEX                 7
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span>            : /* max number of rings */
<span class="lineNum">     152 </span>            : #define RADEON_NUM_RINGS                        8
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span>            : /* number of hw syncs before falling back on blocking */
<span class="lineNum">     155 </span>            : #define RADEON_NUM_SYNCS                        4
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            : /* hardcode those limit for now */
<span class="lineNum">     158 </span>            : #define RADEON_VA_IB_OFFSET                     (1 &lt;&lt; 20)
<span class="lineNum">     159 </span>            : #define RADEON_VA_RESERVED_SIZE                 (8 &lt;&lt; 20)
<span class="lineNum">     160 </span>            : #define RADEON_IB_VM_MAX_SIZE                   (64 &lt;&lt; 10)
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span>            : /* hard reset data */
<span class="lineNum">     163 </span>            : #define RADEON_ASIC_RESET_DATA                  0x39d5e86b
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span>            : /* reset flags */
<span class="lineNum">     166 </span>            : #define RADEON_RESET_GFX                        (1 &lt;&lt; 0)
<span class="lineNum">     167 </span>            : #define RADEON_RESET_COMPUTE                    (1 &lt;&lt; 1)
<span class="lineNum">     168 </span>            : #define RADEON_RESET_DMA                        (1 &lt;&lt; 2)
<span class="lineNum">     169 </span>            : #define RADEON_RESET_CP                         (1 &lt;&lt; 3)
<span class="lineNum">     170 </span>            : #define RADEON_RESET_GRBM                       (1 &lt;&lt; 4)
<span class="lineNum">     171 </span>            : #define RADEON_RESET_DMA1                       (1 &lt;&lt; 5)
<span class="lineNum">     172 </span>            : #define RADEON_RESET_RLC                        (1 &lt;&lt; 6)
<span class="lineNum">     173 </span>            : #define RADEON_RESET_SEM                        (1 &lt;&lt; 7)
<span class="lineNum">     174 </span>            : #define RADEON_RESET_IH                         (1 &lt;&lt; 8)
<span class="lineNum">     175 </span>            : #define RADEON_RESET_VMC                        (1 &lt;&lt; 9)
<span class="lineNum">     176 </span>            : #define RADEON_RESET_MC                         (1 &lt;&lt; 10)
<span class="lineNum">     177 </span>            : #define RADEON_RESET_DISPLAY                    (1 &lt;&lt; 11)
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span>            : /* CG block flags */
<span class="lineNum">     180 </span>            : #define RADEON_CG_BLOCK_GFX                     (1 &lt;&lt; 0)
<span class="lineNum">     181 </span>            : #define RADEON_CG_BLOCK_MC                      (1 &lt;&lt; 1)
<span class="lineNum">     182 </span>            : #define RADEON_CG_BLOCK_SDMA                    (1 &lt;&lt; 2)
<span class="lineNum">     183 </span>            : #define RADEON_CG_BLOCK_UVD                     (1 &lt;&lt; 3)
<span class="lineNum">     184 </span>            : #define RADEON_CG_BLOCK_VCE                     (1 &lt;&lt; 4)
<span class="lineNum">     185 </span>            : #define RADEON_CG_BLOCK_HDP                     (1 &lt;&lt; 5)
<span class="lineNum">     186 </span>            : #define RADEON_CG_BLOCK_BIF                     (1 &lt;&lt; 6)
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            : /* CG flags */
<span class="lineNum">     189 </span>            : #define RADEON_CG_SUPPORT_GFX_MGCG              (1 &lt;&lt; 0)
<span class="lineNum">     190 </span>            : #define RADEON_CG_SUPPORT_GFX_MGLS              (1 &lt;&lt; 1)
<span class="lineNum">     191 </span>            : #define RADEON_CG_SUPPORT_GFX_CGCG              (1 &lt;&lt; 2)
<span class="lineNum">     192 </span>            : #define RADEON_CG_SUPPORT_GFX_CGLS              (1 &lt;&lt; 3)
<span class="lineNum">     193 </span>            : #define RADEON_CG_SUPPORT_GFX_CGTS              (1 &lt;&lt; 4)
<span class="lineNum">     194 </span>            : #define RADEON_CG_SUPPORT_GFX_CGTS_LS           (1 &lt;&lt; 5)
<span class="lineNum">     195 </span>            : #define RADEON_CG_SUPPORT_GFX_CP_LS             (1 &lt;&lt; 6)
<span class="lineNum">     196 </span>            : #define RADEON_CG_SUPPORT_GFX_RLC_LS            (1 &lt;&lt; 7)
<span class="lineNum">     197 </span>            : #define RADEON_CG_SUPPORT_MC_LS                 (1 &lt;&lt; 8)
<span class="lineNum">     198 </span>            : #define RADEON_CG_SUPPORT_MC_MGCG               (1 &lt;&lt; 9)
<span class="lineNum">     199 </span>            : #define RADEON_CG_SUPPORT_SDMA_LS               (1 &lt;&lt; 10)
<span class="lineNum">     200 </span>            : #define RADEON_CG_SUPPORT_SDMA_MGCG             (1 &lt;&lt; 11)
<span class="lineNum">     201 </span>            : #define RADEON_CG_SUPPORT_BIF_LS                (1 &lt;&lt; 12)
<span class="lineNum">     202 </span>            : #define RADEON_CG_SUPPORT_UVD_MGCG              (1 &lt;&lt; 13)
<span class="lineNum">     203 </span>            : #define RADEON_CG_SUPPORT_VCE_MGCG              (1 &lt;&lt; 14)
<span class="lineNum">     204 </span>            : #define RADEON_CG_SUPPORT_HDP_LS                (1 &lt;&lt; 15)
<span class="lineNum">     205 </span>            : #define RADEON_CG_SUPPORT_HDP_MGCG              (1 &lt;&lt; 16)
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span>            : /* PG flags */
<span class="lineNum">     208 </span>            : #define RADEON_PG_SUPPORT_GFX_PG                (1 &lt;&lt; 0)
<span class="lineNum">     209 </span>            : #define RADEON_PG_SUPPORT_GFX_SMG               (1 &lt;&lt; 1)
<span class="lineNum">     210 </span>            : #define RADEON_PG_SUPPORT_GFX_DMG               (1 &lt;&lt; 2)
<span class="lineNum">     211 </span>            : #define RADEON_PG_SUPPORT_UVD                   (1 &lt;&lt; 3)
<span class="lineNum">     212 </span>            : #define RADEON_PG_SUPPORT_VCE                   (1 &lt;&lt; 4)
<span class="lineNum">     213 </span>            : #define RADEON_PG_SUPPORT_CP                    (1 &lt;&lt; 5)
<span class="lineNum">     214 </span>            : #define RADEON_PG_SUPPORT_GDS                   (1 &lt;&lt; 6)
<span class="lineNum">     215 </span>            : #define RADEON_PG_SUPPORT_RLC_SMU_HS            (1 &lt;&lt; 7)
<span class="lineNum">     216 </span>            : #define RADEON_PG_SUPPORT_SDMA                  (1 &lt;&lt; 8)
<span class="lineNum">     217 </span>            : #define RADEON_PG_SUPPORT_ACP                   (1 &lt;&lt; 9)
<span class="lineNum">     218 </span>            : #define RADEON_PG_SUPPORT_SAMU                  (1 &lt;&lt; 10)
<span class="lineNum">     219 </span>            : 
<span class="lineNum">     220 </span>            : /* max cursor sizes (in pixels) */
<span class="lineNum">     221 </span>            : #define CURSOR_WIDTH 64
<span class="lineNum">     222 </span>            : #define CURSOR_HEIGHT 64
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span>            : #define CIK_CURSOR_WIDTH 128
<span class="lineNum">     225 </span>            : #define CIK_CURSOR_HEIGHT 128
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            : /*
<span class="lineNum">     228 </span>            :  * Errata workarounds.
<span class="lineNum">     229 </span>            :  */
<span class="lineNum">     230 </span>            : enum radeon_pll_errata {
<span class="lineNum">     231 </span>            :         CHIP_ERRATA_R300_CG             = 0x00000001,
<span class="lineNum">     232 </span>            :         CHIP_ERRATA_PLL_DUMMYREADS      = 0x00000002,
<span class="lineNum">     233 </span>            :         CHIP_ERRATA_PLL_DELAY           = 0x00000004
<span class="lineNum">     234 </span>            : };
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            : struct radeon_device;
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            : /*
<span class="lineNum">     241 </span>            :  * BIOS.
<span class="lineNum">     242 </span>            :  */
<span class="lineNum">     243 </span>            : bool radeon_get_bios(struct radeon_device *rdev);
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            : /*
<span class="lineNum">     246 </span>            :  * Dummy page
<span class="lineNum">     247 </span>            :  */
<span class="lineNum">     248 </span>            : struct radeon_dummy_page {
<span class="lineNum">     249 </span>            :         uint64_t        entry;
<span class="lineNum">     250 </span>            :         struct drm_dmamem       *dmah;
<span class="lineNum">     251 </span>            :         dma_addr_t      addr;
<span class="lineNum">     252 </span>            : };
<span class="lineNum">     253 </span>            : int radeon_dummy_page_init(struct radeon_device *rdev);
<span class="lineNum">     254 </span>            : void radeon_dummy_page_fini(struct radeon_device *rdev);
<span class="lineNum">     255 </span>            : 
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span>            : /*
<span class="lineNum">     258 </span>            :  * Clocks
<span class="lineNum">     259 </span>            :  */
<span class="lineNum">     260 </span>            : struct radeon_clock {
<span class="lineNum">     261 </span>            :         struct radeon_pll p1pll;
<span class="lineNum">     262 </span>            :         struct radeon_pll p2pll;
<span class="lineNum">     263 </span>            :         struct radeon_pll dcpll;
<span class="lineNum">     264 </span>            :         struct radeon_pll spll;
<span class="lineNum">     265 </span>            :         struct radeon_pll mpll;
<span class="lineNum">     266 </span>            :         /* 10 Khz units */
<span class="lineNum">     267 </span>            :         uint32_t default_mclk;
<span class="lineNum">     268 </span>            :         uint32_t default_sclk;
<span class="lineNum">     269 </span>            :         uint32_t default_dispclk;
<span class="lineNum">     270 </span>            :         uint32_t current_dispclk;
<span class="lineNum">     271 </span>            :         uint32_t dp_extclk;
<span class="lineNum">     272 </span>            :         uint32_t max_pixel_clock;
<span class="lineNum">     273 </span>            :         uint32_t vco_freq;
<span class="lineNum">     274 </span>            : };
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span>            : /*
<span class="lineNum">     277 </span>            :  * Power management
<span class="lineNum">     278 </span>            :  */
<span class="lineNum">     279 </span>            : int radeon_pm_init(struct radeon_device *rdev);
<span class="lineNum">     280 </span>            : int radeon_pm_late_init(struct radeon_device *rdev);
<span class="lineNum">     281 </span>            : void radeon_pm_fini(struct radeon_device *rdev);
<span class="lineNum">     282 </span>            : void radeon_pm_compute_clocks(struct radeon_device *rdev);
<span class="lineNum">     283 </span>            : void radeon_pm_suspend(struct radeon_device *rdev);
<span class="lineNum">     284 </span>            : void radeon_pm_resume(struct radeon_device *rdev);
<span class="lineNum">     285 </span>            : void radeon_combios_get_power_modes(struct radeon_device *rdev);
<span class="lineNum">     286 </span>            : void radeon_atombios_get_power_modes(struct radeon_device *rdev);
<span class="lineNum">     287 </span>            : int radeon_atom_get_clock_dividers(struct radeon_device *rdev,
<span class="lineNum">     288 </span>            :                                    u8 clock_type,
<span class="lineNum">     289 </span>            :                                    u32 clock,
<span class="lineNum">     290 </span>            :                                    bool strobe_mode,
<span class="lineNum">     291 </span>            :                                    struct atom_clock_dividers *dividers);
<span class="lineNum">     292 </span>            : int radeon_atom_get_memory_pll_dividers(struct radeon_device *rdev,
<span class="lineNum">     293 </span>            :                                         u32 clock,
<span class="lineNum">     294 </span>            :                                         bool strobe_mode,
<span class="lineNum">     295 </span>            :                                         struct atom_mpll_param *mpll_param);
<span class="lineNum">     296 </span>            : void radeon_atom_set_voltage(struct radeon_device *rdev, u16 voltage_level, u8 voltage_type);
<span class="lineNum">     297 </span>            : int radeon_atom_get_voltage_gpio_settings(struct radeon_device *rdev,
<span class="lineNum">     298 </span>            :                                           u16 voltage_level, u8 voltage_type,
<span class="lineNum">     299 </span>            :                                           u32 *gpio_value, u32 *gpio_mask);
<span class="lineNum">     300 </span>            : void radeon_atom_set_engine_dram_timings(struct radeon_device *rdev,
<span class="lineNum">     301 </span>            :                                          u32 eng_clock, u32 mem_clock);
<span class="lineNum">     302 </span>            : int radeon_atom_get_voltage_step(struct radeon_device *rdev,
<span class="lineNum">     303 </span>            :                                  u8 voltage_type, u16 *voltage_step);
<span class="lineNum">     304 </span>            : int radeon_atom_get_max_vddc(struct radeon_device *rdev, u8 voltage_type,
<span class="lineNum">     305 </span>            :                              u16 voltage_id, u16 *voltage);
<span class="lineNum">     306 </span>            : int radeon_atom_get_leakage_vddc_based_on_leakage_idx(struct radeon_device *rdev,
<span class="lineNum">     307 </span>            :                                                       u16 *voltage,
<span class="lineNum">     308 </span>            :                                                       u16 leakage_idx);
<span class="lineNum">     309 </span>            : int radeon_atom_get_leakage_id_from_vbios(struct radeon_device *rdev,
<span class="lineNum">     310 </span>            :                                           u16 *leakage_id);
<span class="lineNum">     311 </span>            : int radeon_atom_get_leakage_vddc_based_on_leakage_params(struct radeon_device *rdev,
<span class="lineNum">     312 </span>            :                                                          u16 *vddc, u16 *vddci,
<span class="lineNum">     313 </span>            :                                                          u16 virtual_voltage_id,
<span class="lineNum">     314 </span>            :                                                          u16 vbios_voltage_id);
<span class="lineNum">     315 </span>            : int radeon_atom_get_voltage_evv(struct radeon_device *rdev,
<span class="lineNum">     316 </span>            :                                 u16 virtual_voltage_id,
<span class="lineNum">     317 </span>            :                                 u16 *voltage);
<span class="lineNum">     318 </span>            : int radeon_atom_round_to_true_voltage(struct radeon_device *rdev,
<span class="lineNum">     319 </span>            :                                       u8 voltage_type,
<span class="lineNum">     320 </span>            :                                       u16 nominal_voltage,
<span class="lineNum">     321 </span>            :                                       u16 *true_voltage);
<span class="lineNum">     322 </span>            : int radeon_atom_get_min_voltage(struct radeon_device *rdev,
<span class="lineNum">     323 </span>            :                                 u8 voltage_type, u16 *min_voltage);
<span class="lineNum">     324 </span>            : int radeon_atom_get_max_voltage(struct radeon_device *rdev,
<span class="lineNum">     325 </span>            :                                 u8 voltage_type, u16 *max_voltage);
<span class="lineNum">     326 </span>            : int radeon_atom_get_voltage_table(struct radeon_device *rdev,
<span class="lineNum">     327 </span>            :                                   u8 voltage_type, u8 voltage_mode,
<span class="lineNum">     328 </span>            :                                   struct atom_voltage_table *voltage_table);
<span class="lineNum">     329 </span>            : bool radeon_atom_is_voltage_gpio(struct radeon_device *rdev,
<span class="lineNum">     330 </span>            :                                  u8 voltage_type, u8 voltage_mode);
<span class="lineNum">     331 </span>            : int radeon_atom_get_svi2_info(struct radeon_device *rdev,
<span class="lineNum">     332 </span>            :                               u8 voltage_type,
<span class="lineNum">     333 </span>            :                               u8 *svd_gpio_id, u8 *svc_gpio_id);
<span class="lineNum">     334 </span>            : void radeon_atom_update_memory_dll(struct radeon_device *rdev,
<span class="lineNum">     335 </span>            :                                    u32 mem_clock);
<span class="lineNum">     336 </span>            : void radeon_atom_set_ac_timing(struct radeon_device *rdev,
<span class="lineNum">     337 </span>            :                                u32 mem_clock);
<span class="lineNum">     338 </span>            : int radeon_atom_init_mc_reg_table(struct radeon_device *rdev,
<span class="lineNum">     339 </span>            :                                   u8 module_index,
<span class="lineNum">     340 </span>            :                                   struct atom_mc_reg_table *reg_table);
<span class="lineNum">     341 </span>            : int radeon_atom_get_memory_info(struct radeon_device *rdev,
<span class="lineNum">     342 </span>            :                                 u8 module_index, struct atom_memory_info *mem_info);
<span class="lineNum">     343 </span>            : int radeon_atom_get_mclk_range_table(struct radeon_device *rdev,
<span class="lineNum">     344 </span>            :                                      bool gddr5, u8 module_index,
<span class="lineNum">     345 </span>            :                                      struct atom_memory_clock_range_table *mclk_range_table);
<span class="lineNum">     346 </span>            : int radeon_atom_get_max_vddc(struct radeon_device *rdev, u8 voltage_type,
<span class="lineNum">     347 </span>            :                              u16 voltage_id, u16 *voltage);
<span class="lineNum">     348 </span>            : void rs690_pm_info(struct radeon_device *rdev);
<span class="lineNum">     349 </span>            : extern void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw,
<span class="lineNum">     350 </span>            :                                     unsigned *bankh, unsigned *mtaspect,
<span class="lineNum">     351 </span>            :                                     unsigned *tile_split);
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            : /*
<span class="lineNum">     354 </span>            :  * Fences.
<span class="lineNum">     355 </span>            :  */
<span class="lineNum">     356 </span>            : struct radeon_fence_driver {
<span class="lineNum">     357 </span>            :         struct radeon_device            *rdev;
<span class="lineNum">     358 </span>            :         uint32_t                        scratch_reg;
<span class="lineNum">     359 </span>            :         uint64_t                        gpu_addr;
<span class="lineNum">     360 </span>            :         volatile uint32_t               *cpu_addr;
<span class="lineNum">     361 </span>            :         /* sync_seq is protected by ring emission lock */
<span class="lineNum">     362 </span>            :         uint64_t                        sync_seq[RADEON_NUM_RINGS];
<span class="lineNum">     363 </span>            :         atomic64_t                      last_seq;
<span class="lineNum">     364 </span>            :         bool                            initialized, delayed_irq;
<span class="lineNum">     365 </span>            :         struct delayed_work             lockup_work;
<span class="lineNum">     366 </span>            : };
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span>            : struct radeon_fence {
<span class="lineNum">     369 </span>            :         struct fence            base;
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span>            :         struct radeon_device    *rdev;
<span class="lineNum">     372 </span>            :         uint64_t                seq;
<span class="lineNum">     373 </span>            :         /* RB, DMA, etc. */
<span class="lineNum">     374 </span>            :         unsigned                ring;
<span class="lineNum">     375 </span>            :         bool                    is_vm_update;
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span>            :         wait_queue_t            fence_wake;
<span class="lineNum">     378 </span>            : };
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            : int radeon_fence_driver_start_ring(struct radeon_device *rdev, int ring);
<span class="lineNum">     381 </span>            : int radeon_fence_driver_init(struct radeon_device *rdev);
<span class="lineNum">     382 </span>            : void radeon_fence_driver_fini(struct radeon_device *rdev);
<span class="lineNum">     383 </span>            : void radeon_fence_driver_force_completion(struct radeon_device *rdev, int ring);
<span class="lineNum">     384 </span>            : int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence **fence, int ring);
<span class="lineNum">     385 </span>            : void radeon_fence_process(struct radeon_device *rdev, int ring);
<span class="lineNum">     386 </span>            : bool radeon_fence_signaled(struct radeon_fence *fence);
<span class="lineNum">     387 </span>            : int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
<span class="lineNum">     388 </span>            : int radeon_fence_wait_next(struct radeon_device *rdev, int ring);
<span class="lineNum">     389 </span>            : int radeon_fence_wait_empty(struct radeon_device *rdev, int ring);
<span class="lineNum">     390 </span>            : int radeon_fence_wait_any(struct radeon_device *rdev,
<span class="lineNum">     391 </span>            :                           struct radeon_fence **fences,
<span class="lineNum">     392 </span>            :                           bool intr);
<span class="lineNum">     393 </span>            : struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
<span class="lineNum">     394 </span>            : void radeon_fence_unref(struct radeon_fence **fence);
<span class="lineNum">     395 </span>            : unsigned radeon_fence_count_emitted(struct radeon_device *rdev, int ring);
<a name="396"><span class="lineNum">     396 </span>            : bool radeon_fence_need_sync(struct radeon_fence *fence, int ring);</a>
<span class="lineNum">     397 </span>            : void radeon_fence_note_sync(struct radeon_fence *fence, int ring);
<span class="lineNum">     398 </span><span class="lineNoCov">          0 : static inline struct radeon_fence *radeon_fence_later(struct radeon_fence *a,</span>
<span class="lineNum">     399 </span>            :                                                       struct radeon_fence *b)
<span class="lineNum">     400 </span>            : {
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         if (!a) {</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 return b;</span>
<span class="lineNum">     403 </span>            :         }
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         if (!b) {</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 return a;</span>
<span class="lineNum">     407 </span>            :         }
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         BUG_ON(a-&gt;ring != b-&gt;ring);</span>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         if (a-&gt;seq &gt; b-&gt;seq) {</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                 return a;</span>
<span class="lineNum">     413 </span>            :         } else {
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 return b;</span>
<span class="lineNum">     415 </span>            :         }
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span><span class="lineNoCov">          0 : static inline bool radeon_fence_is_earlier(struct radeon_fence *a,</span>
<span class="lineNum">     419 </span>            :                                            struct radeon_fence *b)
<span class="lineNum">     420 </span>            : {
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         if (!a) {</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     423 </span>            :         }
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         if (!b) {</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     427 </span>            :         }
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         BUG_ON(a-&gt;ring != b-&gt;ring);</span>
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         return a-&gt;seq &lt; b-&gt;seq;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span>            : /*
<span class="lineNum">     435 </span>            :  * Tiling registers
<span class="lineNum">     436 </span>            :  */
<span class="lineNum">     437 </span>            : struct radeon_surface_reg {
<span class="lineNum">     438 </span>            :         struct radeon_bo *bo;
<span class="lineNum">     439 </span>            : };
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span>            : #define RADEON_GEM_MAX_SURFACES 8
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span>            : /*
<span class="lineNum">     444 </span>            :  * TTM.
<span class="lineNum">     445 </span>            :  */
<span class="lineNum">     446 </span>            : struct radeon_mman {
<span class="lineNum">     447 </span>            :         struct ttm_bo_global_ref        bo_global_ref;
<span class="lineNum">     448 </span>            :         struct drm_global_reference     mem_global_ref;
<span class="lineNum">     449 </span>            :         struct ttm_bo_device            bdev;
<span class="lineNum">     450 </span>            :         bool                            mem_global_referenced;
<span class="lineNum">     451 </span>            :         bool                            initialized;
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     454 </span>            :         struct dentry                   *vram;
<span class="lineNum">     455 </span>            :         struct dentry                   *gtt;
<span class="lineNum">     456 </span>            : #endif
<span class="lineNum">     457 </span>            : };
<span class="lineNum">     458 </span>            : 
<span class="lineNum">     459 </span>            : struct radeon_bo_list {
<span class="lineNum">     460 </span>            :         struct radeon_bo                *robj;
<span class="lineNum">     461 </span>            :         struct ttm_validate_buffer      tv;
<span class="lineNum">     462 </span>            :         uint64_t                        gpu_offset;
<span class="lineNum">     463 </span>            :         unsigned                        prefered_domains;
<span class="lineNum">     464 </span>            :         unsigned                        allowed_domains;
<span class="lineNum">     465 </span>            :         uint32_t                        tiling_flags;
<span class="lineNum">     466 </span>            : };
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            : /* bo virtual address in a specific vm */
<span class="lineNum">     469 </span>            : struct radeon_bo_va {
<span class="lineNum">     470 </span>            :         /* protected by bo being reserved */
<span class="lineNum">     471 </span>            :         struct list_head                bo_list;
<span class="lineNum">     472 </span>            :         uint32_t                        flags;
<span class="lineNum">     473 </span>            :         struct radeon_fence             *last_pt_update;
<span class="lineNum">     474 </span>            :         unsigned                        ref_count;
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :         /* protected by vm mutex */
<span class="lineNum">     477 </span>            :         struct interval_tree_node       it;
<span class="lineNum">     478 </span>            :         struct list_head                vm_status;
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span>            :         /* constant after initialization */
<span class="lineNum">     481 </span>            :         struct radeon_vm                *vm;
<span class="lineNum">     482 </span>            :         struct radeon_bo                *bo;
<span class="lineNum">     483 </span>            : };
<span class="lineNum">     484 </span>            : 
<span class="lineNum">     485 </span>            : struct radeon_bo {
<span class="lineNum">     486 </span>            :         /* Protected by gem.mutex */
<span class="lineNum">     487 </span>            :         struct list_head                list;
<span class="lineNum">     488 </span>            :         /* Protected by tbo.reserved */
<span class="lineNum">     489 </span>            :         u32                             initial_domain;
<span class="lineNum">     490 </span>            :         struct ttm_place                placements[4];
<span class="lineNum">     491 </span>            :         struct ttm_placement            placement;
<span class="lineNum">     492 </span>            :         struct ttm_buffer_object        tbo;
<span class="lineNum">     493 </span>            :         struct ttm_bo_kmap_obj          kmap;
<span class="lineNum">     494 </span>            :         u32                             flags;
<span class="lineNum">     495 </span>            :         unsigned                        pin_count;
<span class="lineNum">     496 </span>            :         void                            *kptr;
<span class="lineNum">     497 </span>            :         u32                             tiling_flags;
<span class="lineNum">     498 </span>            :         u32                             pitch;
<span class="lineNum">     499 </span>            :         int                             surface_reg;
<span class="lineNum">     500 </span>            :         /* list of all virtual address to which this bo
<span class="lineNum">     501 </span>            :          * is associated to
<span class="lineNum">     502 </span>            :          */
<span class="lineNum">     503 </span>            :         struct list_head                va;
<span class="lineNum">     504 </span>            :         /* Constant after initialization */
<span class="lineNum">     505 </span>            :         struct radeon_device            *rdev;
<span class="lineNum">     506 </span>            :         struct drm_gem_object           gem_base;
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span>            :         struct ttm_bo_kmap_obj          dma_buf_vmap;
<span class="lineNum">     509 </span>            :         pid_t                           pid;
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span>            :         struct radeon_mn                *mn;
<span class="lineNum">     512 </span>            :         struct list_head                mn_list;
<span class="lineNum">     513 </span>            : };
<span class="lineNum">     514 </span>            : #define gem_to_radeon_bo(gobj) container_of((gobj), struct radeon_bo, gem_base)
<span class="lineNum">     515 </span>            : 
<span class="lineNum">     516 </span>            : int radeon_gem_debugfs_init(struct radeon_device *rdev);
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span>            : /* sub-allocation manager, it has to be protected by another lock.
<span class="lineNum">     519 </span>            :  * By conception this is an helper for other part of the driver
<span class="lineNum">     520 </span>            :  * like the indirect buffer or semaphore, which both have their
<span class="lineNum">     521 </span>            :  * locking.
<span class="lineNum">     522 </span>            :  *
<span class="lineNum">     523 </span>            :  * Principe is simple, we keep a list of sub allocation in offset
<span class="lineNum">     524 </span>            :  * order (first entry has offset == 0, last entry has the highest
<span class="lineNum">     525 </span>            :  * offset).
<span class="lineNum">     526 </span>            :  *
<span class="lineNum">     527 </span>            :  * When allocating new object we first check if there is room at
<span class="lineNum">     528 </span>            :  * the end total_size - (last_object_offset + last_object_size) &gt;=
<span class="lineNum">     529 </span>            :  * alloc_size. If so we allocate new object there.
<span class="lineNum">     530 </span>            :  *
<span class="lineNum">     531 </span>            :  * When there is not enough room at the end, we start waiting for
<span class="lineNum">     532 </span>            :  * each sub object until we reach object_offset+object_size &gt;=
<span class="lineNum">     533 </span>            :  * alloc_size, this object then become the sub object we return.
<span class="lineNum">     534 </span>            :  *
<span class="lineNum">     535 </span>            :  * Alignment can't be bigger than page size.
<span class="lineNum">     536 </span>            :  *
<span class="lineNum">     537 </span>            :  * Hole are not considered for allocation to keep things simple.
<span class="lineNum">     538 </span>            :  * Assumption is that there won't be hole (all object on same
<span class="lineNum">     539 </span>            :  * alignment).
<span class="lineNum">     540 </span>            :  */
<span class="lineNum">     541 </span>            : struct radeon_sa_manager {
<span class="lineNum">     542 </span>            :         wait_queue_head_t       wq;
<span class="lineNum">     543 </span>            :         struct radeon_bo        *bo;
<span class="lineNum">     544 </span>            :         struct list_head        *hole;
<span class="lineNum">     545 </span>            :         struct list_head        flist[RADEON_NUM_RINGS];
<span class="lineNum">     546 </span>            :         struct list_head        olist;
<span class="lineNum">     547 </span>            :         unsigned                size;
<span class="lineNum">     548 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">     549 </span>            :         void                    *cpu_ptr;
<span class="lineNum">     550 </span>            :         uint32_t                domain;
<span class="lineNum">     551 </span>            :         uint32_t                align;
<span class="lineNum">     552 </span>            : };
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span>            : struct radeon_sa_bo;
<span class="lineNum">     555 </span>            : 
<span class="lineNum">     556 </span>            : /* sub-allocation buffer */
<span class="lineNum">     557 </span>            : struct radeon_sa_bo {
<span class="lineNum">     558 </span>            :         struct list_head                olist;
<span class="lineNum">     559 </span>            :         struct list_head                flist;
<span class="lineNum">     560 </span>            :         struct radeon_sa_manager        *manager;
<span class="lineNum">     561 </span>            :         unsigned                        soffset;
<span class="lineNum">     562 </span>            :         unsigned                        eoffset;
<span class="lineNum">     563 </span>            :         struct radeon_fence             *fence;
<span class="lineNum">     564 </span>            : };
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span>            : /*
<span class="lineNum">     567 </span>            :  * GEM objects.
<span class="lineNum">     568 </span>            :  */
<span class="lineNum">     569 </span>            : struct radeon_gem {
<span class="lineNum">     570 </span>            :         struct rwlock           mutex;
<span class="lineNum">     571 </span>            :         struct list_head        objects;
<span class="lineNum">     572 </span>            : };
<span class="lineNum">     573 </span>            : 
<span class="lineNum">     574 </span>            : int radeon_gem_init(struct radeon_device *rdev);
<span class="lineNum">     575 </span>            : void radeon_gem_fini(struct radeon_device *rdev);
<span class="lineNum">     576 </span>            : int radeon_gem_object_create(struct radeon_device *rdev, unsigned long size,
<span class="lineNum">     577 </span>            :                                 int alignment, int initial_domain,
<span class="lineNum">     578 </span>            :                                 u32 flags, bool kernel,
<span class="lineNum">     579 </span>            :                                 struct drm_gem_object **obj);
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span>            : int radeon_mode_dumb_create(struct drm_file *file_priv,
<span class="lineNum">     582 </span>            :                             struct drm_device *dev,
<span class="lineNum">     583 </span>            :                             struct drm_mode_create_dumb *args);
<span class="lineNum">     584 </span>            : int radeon_mode_dumb_mmap(struct drm_file *filp,
<span class="lineNum">     585 </span>            :                           struct drm_device *dev,
<span class="lineNum">     586 </span>            :                           uint32_t handle, uint64_t *offset_p);
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span>            : /*
<span class="lineNum">     589 </span>            :  * Semaphores.
<span class="lineNum">     590 </span>            :  */
<span class="lineNum">     591 </span>            : struct radeon_semaphore {
<span class="lineNum">     592 </span>            :         struct radeon_sa_bo     *sa_bo;
<span class="lineNum">     593 </span>            :         signed                  waiters;
<span class="lineNum">     594 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">     595 </span>            : };
<span class="lineNum">     596 </span>            : 
<span class="lineNum">     597 </span>            : int radeon_semaphore_create(struct radeon_device *rdev,
<span class="lineNum">     598 </span>            :                             struct radeon_semaphore **semaphore);
<span class="lineNum">     599 </span>            : bool radeon_semaphore_emit_signal(struct radeon_device *rdev, int ring,
<span class="lineNum">     600 </span>            :                                   struct radeon_semaphore *semaphore);
<span class="lineNum">     601 </span>            : bool radeon_semaphore_emit_wait(struct radeon_device *rdev, int ring,
<span class="lineNum">     602 </span>            :                                 struct radeon_semaphore *semaphore);
<span class="lineNum">     603 </span>            : void radeon_semaphore_free(struct radeon_device *rdev,
<span class="lineNum">     604 </span>            :                            struct radeon_semaphore **semaphore,
<span class="lineNum">     605 </span>            :                            struct radeon_fence *fence);
<span class="lineNum">     606 </span>            : 
<span class="lineNum">     607 </span>            : /*
<span class="lineNum">     608 </span>            :  * Synchronization
<span class="lineNum">     609 </span>            :  */
<span class="lineNum">     610 </span>            : struct radeon_sync {
<span class="lineNum">     611 </span>            :         struct radeon_semaphore *semaphores[RADEON_NUM_SYNCS];
<span class="lineNum">     612 </span>            :         struct radeon_fence     *sync_to[RADEON_NUM_RINGS];
<span class="lineNum">     613 </span>            :         struct radeon_fence     *last_vm_update;
<span class="lineNum">     614 </span>            : };
<span class="lineNum">     615 </span>            : 
<span class="lineNum">     616 </span>            : void radeon_sync_create(struct radeon_sync *sync);
<span class="lineNum">     617 </span>            : void radeon_sync_fence(struct radeon_sync *sync,
<span class="lineNum">     618 </span>            :                        struct radeon_fence *fence);
<span class="lineNum">     619 </span>            : int radeon_sync_resv(struct radeon_device *rdev,
<span class="lineNum">     620 </span>            :                      struct radeon_sync *sync,
<span class="lineNum">     621 </span>            :                      struct reservation_object *resv,
<span class="lineNum">     622 </span>            :                      bool shared);
<span class="lineNum">     623 </span>            : int radeon_sync_rings(struct radeon_device *rdev,
<span class="lineNum">     624 </span>            :                       struct radeon_sync *sync,
<span class="lineNum">     625 </span>            :                       int waiting_ring);
<span class="lineNum">     626 </span>            : void radeon_sync_free(struct radeon_device *rdev, struct radeon_sync *sync,
<span class="lineNum">     627 </span>            :                       struct radeon_fence *fence);
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span>            : /*
<span class="lineNum">     630 </span>            :  * GART structures, functions &amp; helpers
<span class="lineNum">     631 </span>            :  */
<span class="lineNum">     632 </span>            : struct radeon_mc;
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span>            : #define RADEON_GPU_PAGE_SIZE 4096
<span class="lineNum">     635 </span>            : #define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)
<span class="lineNum">     636 </span>            : #define RADEON_GPU_PAGE_SHIFT 12
<span class="lineNum">     637 </span>            : #define RADEON_GPU_PAGE_ALIGN(a) (((a) + RADEON_GPU_PAGE_MASK) &amp; ~RADEON_GPU_PAGE_MASK)
<span class="lineNum">     638 </span>            : 
<span class="lineNum">     639 </span>            : #define RADEON_GART_PAGE_DUMMY  0
<span class="lineNum">     640 </span>            : #define RADEON_GART_PAGE_VALID  (1 &lt;&lt; 0)
<span class="lineNum">     641 </span>            : #define RADEON_GART_PAGE_READ   (1 &lt;&lt; 1)
<span class="lineNum">     642 </span>            : #define RADEON_GART_PAGE_WRITE  (1 &lt;&lt; 2)
<span class="lineNum">     643 </span>            : #define RADEON_GART_PAGE_SNOOP  (1 &lt;&lt; 3)
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span>            : struct radeon_gart {
<span class="lineNum">     646 </span>            :         dma_addr_t                      table_addr;
<span class="lineNum">     647 </span>            :         struct drm_dmamem               *dmah;
<span class="lineNum">     648 </span>            :         struct radeon_bo                *robj;
<span class="lineNum">     649 </span>            :         void                            *ptr;
<span class="lineNum">     650 </span>            :         unsigned                        num_gpu_pages;
<span class="lineNum">     651 </span>            :         unsigned                        num_cpu_pages;
<span class="lineNum">     652 </span>            :         unsigned                        table_size;
<span class="lineNum">     653 </span>            :         struct vm_page                  **pages;
<span class="lineNum">     654 </span>            :         uint64_t                        *pages_entry;
<span class="lineNum">     655 </span>            :         bool                            ready;
<span class="lineNum">     656 </span>            : };
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span>            : int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
<span class="lineNum">     659 </span>            : void radeon_gart_table_ram_free(struct radeon_device *rdev);
<span class="lineNum">     660 </span>            : int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
<span class="lineNum">     661 </span>            : void radeon_gart_table_vram_free(struct radeon_device *rdev);
<span class="lineNum">     662 </span>            : int radeon_gart_table_vram_pin(struct radeon_device *rdev);
<span class="lineNum">     663 </span>            : void radeon_gart_table_vram_unpin(struct radeon_device *rdev);
<span class="lineNum">     664 </span>            : int radeon_gart_init(struct radeon_device *rdev);
<span class="lineNum">     665 </span>            : void radeon_gart_fini(struct radeon_device *rdev);
<span class="lineNum">     666 </span>            : void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
<span class="lineNum">     667 </span>            :                         int pages);
<span class="lineNum">     668 </span>            : int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
<span class="lineNum">     669 </span>            :                      int pages, struct vm_page **pagelist,
<span class="lineNum">     670 </span>            :                      dma_addr_t *dma_addr, uint32_t flags);
<span class="lineNum">     671 </span>            : 
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span>            : /*
<span class="lineNum">     674 </span>            :  * GPU MC structures, functions &amp; helpers
<span class="lineNum">     675 </span>            :  */
<span class="lineNum">     676 </span>            : struct radeon_mc {
<span class="lineNum">     677 </span>            :         resource_size_t         aper_size;
<span class="lineNum">     678 </span>            :         resource_size_t         aper_base;
<span class="lineNum">     679 </span>            :         resource_size_t         agp_base;
<span class="lineNum">     680 </span>            :         /* for some chips with &lt;= 32MB we need to lie
<span class="lineNum">     681 </span>            :          * about vram size near mc fb location */
<span class="lineNum">     682 </span>            :         u64                     mc_vram_size;
<span class="lineNum">     683 </span>            :         u64                     visible_vram_size;
<span class="lineNum">     684 </span>            :         u64                     gtt_size;
<span class="lineNum">     685 </span>            :         u64                     gtt_start;
<span class="lineNum">     686 </span>            :         u64                     gtt_end;
<span class="lineNum">     687 </span>            :         u64                     vram_start;
<span class="lineNum">     688 </span>            :         u64                     vram_end;
<span class="lineNum">     689 </span>            :         unsigned                vram_width;
<span class="lineNum">     690 </span>            :         u64                     real_vram_size;
<span class="lineNum">     691 </span>            :         int                     vram_mtrr;
<span class="lineNum">     692 </span>            :         bool                    vram_is_ddr;
<span class="lineNum">     693 </span>            :         bool                    igp_sideport_enabled;
<span class="lineNum">     694 </span>            :         u64                     gtt_base_align;
<span class="lineNum">     695 </span>            :         u64                     mc_mask;
<span class="lineNum">     696 </span>            : };
<span class="lineNum">     697 </span>            : 
<span class="lineNum">     698 </span>            : bool radeon_combios_sideport_present(struct radeon_device *rdev);
<span class="lineNum">     699 </span>            : bool radeon_atombios_sideport_present(struct radeon_device *rdev);
<span class="lineNum">     700 </span>            : 
<span class="lineNum">     701 </span>            : /*
<span class="lineNum">     702 </span>            :  * GPU scratch registers structures, functions &amp; helpers
<span class="lineNum">     703 </span>            :  */
<span class="lineNum">     704 </span>            : struct radeon_scratch {
<span class="lineNum">     705 </span>            :         unsigned                num_reg;
<span class="lineNum">     706 </span>            :         uint32_t                reg_base;
<span class="lineNum">     707 </span>            :         bool                    free[32];
<span class="lineNum">     708 </span>            :         uint32_t                reg[32];
<span class="lineNum">     709 </span>            : };
<span class="lineNum">     710 </span>            : 
<span class="lineNum">     711 </span>            : int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
<span class="lineNum">     712 </span>            : void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span>            : /*
<span class="lineNum">     715 </span>            :  * GPU doorbell structures, functions &amp; helpers
<span class="lineNum">     716 </span>            :  */
<span class="lineNum">     717 </span>            : #define RADEON_MAX_DOORBELLS 1024       /* Reserve at most 1024 doorbell slots for radeon-owned rings. */
<span class="lineNum">     718 </span>            : 
<span class="lineNum">     719 </span>            : struct radeon_doorbell {
<span class="lineNum">     720 </span>            :         /* doorbell mmio */
<span class="lineNum">     721 </span>            :         resource_size_t         base;
<span class="lineNum">     722 </span>            :         resource_size_t         size;
<span class="lineNum">     723 </span>            :         bus_space_handle_t      bsh;
<span class="lineNum">     724 </span>            :         u32                     num_doorbells;  /* Number of doorbells actually reserved for radeon. */
<span class="lineNum">     725 </span>            :         DECLARE_BITMAP(used, RADEON_MAX_DOORBELLS);
<span class="lineNum">     726 </span>            : };
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span>            : int radeon_doorbell_get(struct radeon_device *rdev, u32 *page);
<span class="lineNum">     729 </span>            : void radeon_doorbell_free(struct radeon_device *rdev, u32 doorbell);
<span class="lineNum">     730 </span>            : void radeon_doorbell_get_kfd_info(struct radeon_device *rdev,
<span class="lineNum">     731 </span>            :                                   phys_addr_t *aperture_base,
<span class="lineNum">     732 </span>            :                                   size_t *aperture_size,
<span class="lineNum">     733 </span>            :                                   size_t *start_offset);
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span>            : /*
<span class="lineNum">     736 </span>            :  * IRQS.
<span class="lineNum">     737 </span>            :  */
<span class="lineNum">     738 </span>            : 
<span class="lineNum">     739 </span>            : struct radeon_flip_work {
<span class="lineNum">     740 </span>            :         struct work_struct              flip_work;
<span class="lineNum">     741 </span>            :         struct work_struct              unpin_work;
<span class="lineNum">     742 </span>            :         struct radeon_device            *rdev;
<span class="lineNum">     743 </span>            :         int                             crtc_id;
<span class="lineNum">     744 </span>            :         uint64_t                        base;
<span class="lineNum">     745 </span>            :         struct drm_pending_vblank_event *event;
<span class="lineNum">     746 </span>            :         struct radeon_bo                *old_rbo;
<span class="lineNum">     747 </span>            :         struct fence                    *fence;
<span class="lineNum">     748 </span>            : };
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span>            : struct r500_irq_stat_regs {
<span class="lineNum">     751 </span>            :         u32 disp_int;
<span class="lineNum">     752 </span>            :         u32 hdmi0_status;
<span class="lineNum">     753 </span>            : };
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span>            : struct r600_irq_stat_regs {
<span class="lineNum">     756 </span>            :         u32 disp_int;
<span class="lineNum">     757 </span>            :         u32 disp_int_cont;
<span class="lineNum">     758 </span>            :         u32 disp_int_cont2;
<span class="lineNum">     759 </span>            :         u32 d1grph_int;
<span class="lineNum">     760 </span>            :         u32 d2grph_int;
<span class="lineNum">     761 </span>            :         u32 hdmi0_status;
<span class="lineNum">     762 </span>            :         u32 hdmi1_status;
<span class="lineNum">     763 </span>            : };
<span class="lineNum">     764 </span>            : 
<span class="lineNum">     765 </span>            : struct evergreen_irq_stat_regs {
<span class="lineNum">     766 </span>            :         u32 disp_int;
<span class="lineNum">     767 </span>            :         u32 disp_int_cont;
<span class="lineNum">     768 </span>            :         u32 disp_int_cont2;
<span class="lineNum">     769 </span>            :         u32 disp_int_cont3;
<span class="lineNum">     770 </span>            :         u32 disp_int_cont4;
<span class="lineNum">     771 </span>            :         u32 disp_int_cont5;
<span class="lineNum">     772 </span>            :         u32 d1grph_int;
<span class="lineNum">     773 </span>            :         u32 d2grph_int;
<span class="lineNum">     774 </span>            :         u32 d3grph_int;
<span class="lineNum">     775 </span>            :         u32 d4grph_int;
<span class="lineNum">     776 </span>            :         u32 d5grph_int;
<span class="lineNum">     777 </span>            :         u32 d6grph_int;
<span class="lineNum">     778 </span>            :         u32 afmt_status1;
<span class="lineNum">     779 </span>            :         u32 afmt_status2;
<span class="lineNum">     780 </span>            :         u32 afmt_status3;
<span class="lineNum">     781 </span>            :         u32 afmt_status4;
<span class="lineNum">     782 </span>            :         u32 afmt_status5;
<span class="lineNum">     783 </span>            :         u32 afmt_status6;
<span class="lineNum">     784 </span>            : };
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span>            : struct cik_irq_stat_regs {
<span class="lineNum">     787 </span>            :         u32 disp_int;
<span class="lineNum">     788 </span>            :         u32 disp_int_cont;
<span class="lineNum">     789 </span>            :         u32 disp_int_cont2;
<span class="lineNum">     790 </span>            :         u32 disp_int_cont3;
<span class="lineNum">     791 </span>            :         u32 disp_int_cont4;
<span class="lineNum">     792 </span>            :         u32 disp_int_cont5;
<span class="lineNum">     793 </span>            :         u32 disp_int_cont6;
<span class="lineNum">     794 </span>            :         u32 d1grph_int;
<span class="lineNum">     795 </span>            :         u32 d2grph_int;
<span class="lineNum">     796 </span>            :         u32 d3grph_int;
<span class="lineNum">     797 </span>            :         u32 d4grph_int;
<span class="lineNum">     798 </span>            :         u32 d5grph_int;
<span class="lineNum">     799 </span>            :         u32 d6grph_int;
<span class="lineNum">     800 </span>            : };
<span class="lineNum">     801 </span>            : 
<span class="lineNum">     802 </span>            : union radeon_irq_stat_regs {
<span class="lineNum">     803 </span>            :         struct r500_irq_stat_regs r500;
<span class="lineNum">     804 </span>            :         struct r600_irq_stat_regs r600;
<span class="lineNum">     805 </span>            :         struct evergreen_irq_stat_regs evergreen;
<span class="lineNum">     806 </span>            :         struct cik_irq_stat_regs cik;
<span class="lineNum">     807 </span>            : };
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span>            : struct radeon_irq {
<span class="lineNum">     810 </span>            :         bool                            installed;
<span class="lineNum">     811 </span>            :         spinlock_t                      lock;
<span class="lineNum">     812 </span>            :         atomic_t                        ring_int[RADEON_NUM_RINGS];
<span class="lineNum">     813 </span>            :         bool                            crtc_vblank_int[RADEON_MAX_CRTCS];
<span class="lineNum">     814 </span>            :         atomic_t                        pflip[RADEON_MAX_CRTCS];
<span class="lineNum">     815 </span>            :         wait_queue_head_t               vblank_queue;
<span class="lineNum">     816 </span>            :         bool                            hpd[RADEON_MAX_HPD_PINS];
<span class="lineNum">     817 </span>            :         bool                            afmt[RADEON_MAX_AFMT_BLOCKS];
<span class="lineNum">     818 </span>            :         union radeon_irq_stat_regs      stat_regs;
<span class="lineNum">     819 </span>            :         bool                            dpm_thermal;
<span class="lineNum">     820 </span>            : };
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            : int radeon_irq_kms_init(struct radeon_device *rdev);
<span class="lineNum">     823 </span>            : void radeon_irq_kms_fini(struct radeon_device *rdev);
<span class="lineNum">     824 </span>            : void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev, int ring);
<span class="lineNum">     825 </span>            : bool radeon_irq_kms_sw_irq_get_delayed(struct radeon_device *rdev, int ring);
<span class="lineNum">     826 </span>            : void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev, int ring);
<span class="lineNum">     827 </span>            : void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc);
<span class="lineNum">     828 </span>            : void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc);
<span class="lineNum">     829 </span>            : void radeon_irq_kms_enable_afmt(struct radeon_device *rdev, int block);
<span class="lineNum">     830 </span>            : void radeon_irq_kms_disable_afmt(struct radeon_device *rdev, int block);
<span class="lineNum">     831 </span>            : void radeon_irq_kms_enable_hpd(struct radeon_device *rdev, unsigned hpd_mask);
<span class="lineNum">     832 </span>            : void radeon_irq_kms_disable_hpd(struct radeon_device *rdev, unsigned hpd_mask);
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span>            : /*
<span class="lineNum">     835 </span>            :  * CP &amp; rings.
<span class="lineNum">     836 </span>            :  */
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span>            : struct radeon_ib {
<span class="lineNum">     839 </span>            :         struct radeon_sa_bo             *sa_bo;
<span class="lineNum">     840 </span>            :         uint32_t                        length_dw;
<span class="lineNum">     841 </span>            :         uint64_t                        gpu_addr;
<span class="lineNum">     842 </span>            :         uint32_t                        *ptr;
<span class="lineNum">     843 </span>            :         int                             ring;
<span class="lineNum">     844 </span>            :         struct radeon_fence             *fence;
<span class="lineNum">     845 </span>            :         struct radeon_vm                *vm;
<span class="lineNum">     846 </span>            :         bool                            is_const_ib;
<span class="lineNum">     847 </span>            :         struct radeon_sync              sync;
<span class="lineNum">     848 </span>            : };
<span class="lineNum">     849 </span>            : 
<span class="lineNum">     850 </span>            : struct radeon_ring {
<span class="lineNum">     851 </span>            :         struct radeon_bo        *ring_obj;
<span class="lineNum">     852 </span>            :         volatile uint32_t       *ring;
<span class="lineNum">     853 </span>            :         unsigned                rptr_offs;
<span class="lineNum">     854 </span>            :         unsigned                rptr_save_reg;
<span class="lineNum">     855 </span>            :         u64                     next_rptr_gpu_addr;
<span class="lineNum">     856 </span>            :         volatile u32            *next_rptr_cpu_addr;
<span class="lineNum">     857 </span>            :         unsigned                wptr;
<span class="lineNum">     858 </span>            :         unsigned                wptr_old;
<span class="lineNum">     859 </span>            :         unsigned                ring_size;
<span class="lineNum">     860 </span>            :         unsigned                ring_free_dw;
<span class="lineNum">     861 </span>            :         int                     count_dw;
<span class="lineNum">     862 </span>            :         atomic_t                last_rptr;
<span class="lineNum">     863 </span>            :         atomic64_t              last_activity;
<span class="lineNum">     864 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">     865 </span>            :         uint32_t                align_mask;
<span class="lineNum">     866 </span>            :         uint32_t                ptr_mask;
<span class="lineNum">     867 </span>            :         bool                    ready;
<span class="lineNum">     868 </span>            :         u32                     nop;
<span class="lineNum">     869 </span>            :         u32                     idx;
<span class="lineNum">     870 </span>            :         u64                     last_semaphore_signal_addr;
<span class="lineNum">     871 </span>            :         u64                     last_semaphore_wait_addr;
<span class="lineNum">     872 </span>            :         /* for CIK queues */
<span class="lineNum">     873 </span>            :         u32 me;
<span class="lineNum">     874 </span>            :         u32 pipe;
<span class="lineNum">     875 </span>            :         u32 queue;
<span class="lineNum">     876 </span>            :         struct radeon_bo        *mqd_obj;
<span class="lineNum">     877 </span>            :         u32 doorbell_index;
<span class="lineNum">     878 </span>            :         unsigned                wptr_offs;
<span class="lineNum">     879 </span>            : };
<span class="lineNum">     880 </span>            : 
<span class="lineNum">     881 </span>            : struct radeon_mec {
<span class="lineNum">     882 </span>            :         struct radeon_bo        *hpd_eop_obj;
<span class="lineNum">     883 </span>            :         u64                     hpd_eop_gpu_addr;
<span class="lineNum">     884 </span>            :         u32 num_pipe;
<span class="lineNum">     885 </span>            :         u32 num_mec;
<span class="lineNum">     886 </span>            :         u32 num_queue;
<span class="lineNum">     887 </span>            : };
<span class="lineNum">     888 </span>            : 
<span class="lineNum">     889 </span>            : /*
<span class="lineNum">     890 </span>            :  * VM
<span class="lineNum">     891 </span>            :  */
<span class="lineNum">     892 </span>            : 
<span class="lineNum">     893 </span>            : /* maximum number of VMIDs */
<span class="lineNum">     894 </span>            : #define RADEON_NUM_VM   16
<span class="lineNum">     895 </span>            : 
<span class="lineNum">     896 </span>            : /* number of entries in page table */
<span class="lineNum">     897 </span>            : #define RADEON_VM_PTE_COUNT (1 &lt;&lt; radeon_vm_block_size)
<span class="lineNum">     898 </span>            : 
<span class="lineNum">     899 </span>            : /* PTBs (Page Table Blocks) need to be aligned to 32K */
<span class="lineNum">     900 </span>            : #define RADEON_VM_PTB_ALIGN_SIZE   32768
<span class="lineNum">     901 </span>            : #define RADEON_VM_PTB_ALIGN_MASK (RADEON_VM_PTB_ALIGN_SIZE - 1)
<span class="lineNum">     902 </span>            : #define RADEON_VM_PTB_ALIGN(a) (((a) + RADEON_VM_PTB_ALIGN_MASK) &amp; ~RADEON_VM_PTB_ALIGN_MASK)
<span class="lineNum">     903 </span>            : 
<span class="lineNum">     904 </span>            : #define R600_PTE_VALID          (1 &lt;&lt; 0)
<span class="lineNum">     905 </span>            : #define R600_PTE_SYSTEM         (1 &lt;&lt; 1)
<span class="lineNum">     906 </span>            : #define R600_PTE_SNOOPED        (1 &lt;&lt; 2)
<span class="lineNum">     907 </span>            : #define R600_PTE_READABLE       (1 &lt;&lt; 5)
<span class="lineNum">     908 </span>            : #define R600_PTE_WRITEABLE      (1 &lt;&lt; 6)
<span class="lineNum">     909 </span>            : 
<span class="lineNum">     910 </span>            : /* PTE (Page Table Entry) fragment field for different page sizes */
<span class="lineNum">     911 </span>            : #define R600_PTE_FRAG_4KB       (0 &lt;&lt; 7)
<span class="lineNum">     912 </span>            : #define R600_PTE_FRAG_64KB      (4 &lt;&lt; 7)
<span class="lineNum">     913 </span>            : #define R600_PTE_FRAG_256KB     (6 &lt;&lt; 7)
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span>            : /* flags needed to be set so we can copy directly from the GART table */
<span class="lineNum">     916 </span>            : #define R600_PTE_GART_MASK      ( R600_PTE_READABLE | R600_PTE_WRITEABLE | \
<span class="lineNum">     917 </span>            :                                   R600_PTE_SYSTEM | R600_PTE_VALID )
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span>            : struct radeon_vm_pt {
<span class="lineNum">     920 </span>            :         struct radeon_bo                *bo;
<span class="lineNum">     921 </span>            :         uint64_t                        addr;
<span class="lineNum">     922 </span>            : };
<span class="lineNum">     923 </span>            : 
<span class="lineNum">     924 </span>            : struct radeon_vm_id {
<span class="lineNum">     925 </span>            :         unsigned                id;
<span class="lineNum">     926 </span>            :         uint64_t                pd_gpu_addr;
<span class="lineNum">     927 </span>            :         /* last flushed PD/PT update */
<span class="lineNum">     928 </span>            :         struct radeon_fence     *flushed_updates;
<span class="lineNum">     929 </span>            :         /* last use of vmid */
<span class="lineNum">     930 </span>            :         struct radeon_fence     *last_id_use;
<span class="lineNum">     931 </span>            : };
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span>            : struct radeon_vm {
<span class="lineNum">     934 </span>            :         struct rwlock           mutex;
<span class="lineNum">     935 </span>            : 
<span class="lineNum">     936 </span>            :         struct rb_root          va;
<span class="lineNum">     937 </span>            : 
<span class="lineNum">     938 </span>            :         /* protecting invalidated and freed */
<span class="lineNum">     939 </span>            :         spinlock_t              status_lock;
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span>            :         /* BOs moved, but not yet updated in the PT */
<span class="lineNum">     942 </span>            :         struct list_head        invalidated;
<span class="lineNum">     943 </span>            : 
<span class="lineNum">     944 </span>            :         /* BOs freed, but not yet updated in the PT */
<span class="lineNum">     945 </span>            :         struct list_head        freed;
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span>            :         /* BOs cleared in the PT */
<span class="lineNum">     948 </span>            :         struct list_head        cleared;
<span class="lineNum">     949 </span>            : 
<span class="lineNum">     950 </span>            :         /* contains the page directory */
<span class="lineNum">     951 </span>            :         struct radeon_bo        *page_directory;
<span class="lineNum">     952 </span>            :         unsigned                max_pde_used;
<span class="lineNum">     953 </span>            : 
<span class="lineNum">     954 </span>            :         /* array of page tables, one for each page directory entry */
<span class="lineNum">     955 </span>            :         struct radeon_vm_pt     *page_tables;
<span class="lineNum">     956 </span>            : 
<span class="lineNum">     957 </span>            :         struct radeon_bo_va     *ib_bo_va;
<span class="lineNum">     958 </span>            : 
<span class="lineNum">     959 </span>            :         /* for id and flush management per ring */
<span class="lineNum">     960 </span>            :         struct radeon_vm_id     ids[RADEON_NUM_RINGS];
<span class="lineNum">     961 </span>            : };
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span>            : struct radeon_vm_manager {
<span class="lineNum">     964 </span>            :         struct radeon_fence             *active[RADEON_NUM_VM];
<span class="lineNum">     965 </span>            :         uint32_t                        max_pfn;
<span class="lineNum">     966 </span>            :         /* number of VMIDs */
<span class="lineNum">     967 </span>            :         unsigned                        nvm;
<span class="lineNum">     968 </span>            :         /* vram base address for page table entry  */
<span class="lineNum">     969 </span>            :         u64                             vram_base_offset;
<span class="lineNum">     970 </span>            :         /* is vm enabled? */
<span class="lineNum">     971 </span>            :         bool                            enabled;
<span class="lineNum">     972 </span>            :         /* for hw to save the PD addr on suspend/resume */
<span class="lineNum">     973 </span>            :         uint32_t                        saved_table_addr[RADEON_NUM_VM];
<span class="lineNum">     974 </span>            : };
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span>            : /*
<span class="lineNum">     977 </span>            :  * file private structure
<span class="lineNum">     978 </span>            :  */
<span class="lineNum">     979 </span>            : struct radeon_fpriv {
<span class="lineNum">     980 </span>            :         struct radeon_vm                vm;
<span class="lineNum">     981 </span>            : };
<span class="lineNum">     982 </span>            : 
<span class="lineNum">     983 </span>            : /*
<span class="lineNum">     984 </span>            :  * R6xx+ IH ring
<span class="lineNum">     985 </span>            :  */
<span class="lineNum">     986 </span>            : struct r600_ih {
<span class="lineNum">     987 </span>            :         struct radeon_bo        *ring_obj;
<span class="lineNum">     988 </span>            :         volatile uint32_t       *ring;
<span class="lineNum">     989 </span>            :         unsigned                rptr;
<span class="lineNum">     990 </span>            :         unsigned                ring_size;
<span class="lineNum">     991 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">     992 </span>            :         uint32_t                ptr_mask;
<span class="lineNum">     993 </span>            :         atomic_t                lock;
<span class="lineNum">     994 </span>            :         bool                    enabled;
<span class="lineNum">     995 </span>            : };
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span>            : /*
<span class="lineNum">     998 </span>            :  * RLC stuff
<span class="lineNum">     999 </span>            :  */
<span class="lineNum">    1000 </span>            : #include &quot;clearstate_defs.h&quot;
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span>            : struct radeon_rlc {
<span class="lineNum">    1003 </span>            :         /* for power gating */
<span class="lineNum">    1004 </span>            :         struct radeon_bo        *save_restore_obj;
<span class="lineNum">    1005 </span>            :         uint64_t                save_restore_gpu_addr;
<span class="lineNum">    1006 </span>            :         volatile uint32_t       *sr_ptr;
<span class="lineNum">    1007 </span>            :         const u32               *reg_list;
<span class="lineNum">    1008 </span>            :         u32                     reg_list_size;
<span class="lineNum">    1009 </span>            :         /* for clear state */
<span class="lineNum">    1010 </span>            :         struct radeon_bo        *clear_state_obj;
<span class="lineNum">    1011 </span>            :         uint64_t                clear_state_gpu_addr;
<span class="lineNum">    1012 </span>            :         volatile uint32_t       *cs_ptr;
<span class="lineNum">    1013 </span>            :         const struct cs_section_def   *cs_data;
<span class="lineNum">    1014 </span>            :         u32                     clear_state_size;
<span class="lineNum">    1015 </span>            :         /* for cp tables */
<span class="lineNum">    1016 </span>            :         struct radeon_bo        *cp_table_obj;
<span class="lineNum">    1017 </span>            :         uint64_t                cp_table_gpu_addr;
<span class="lineNum">    1018 </span>            :         volatile uint32_t       *cp_table_ptr;
<span class="lineNum">    1019 </span>            :         u32                     cp_table_size;
<span class="lineNum">    1020 </span>            : };
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span>            : int radeon_ib_get(struct radeon_device *rdev, int ring,
<span class="lineNum">    1023 </span>            :                   struct radeon_ib *ib, struct radeon_vm *vm,
<span class="lineNum">    1024 </span>            :                   unsigned size);
<span class="lineNum">    1025 </span>            : void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib *ib);
<span class="lineNum">    1026 </span>            : int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib,
<span class="lineNum">    1027 </span>            :                        struct radeon_ib *const_ib, bool hdp_flush);
<span class="lineNum">    1028 </span>            : int radeon_ib_pool_init(struct radeon_device *rdev);
<span class="lineNum">    1029 </span>            : void radeon_ib_pool_fini(struct radeon_device *rdev);
<span class="lineNum">    1030 </span>            : int radeon_ib_ring_tests(struct radeon_device *rdev);
<span class="lineNum">    1031 </span>            : /* Ring access between begin &amp; end cannot sleep */
<span class="lineNum">    1032 </span>            : bool radeon_ring_supports_scratch_reg(struct radeon_device *rdev,
<span class="lineNum">    1033 </span>            :                                       struct radeon_ring *ring);
<span class="lineNum">    1034 </span>            : void radeon_ring_free_size(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1035 </span>            : int radeon_ring_alloc(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ndw);
<span class="lineNum">    1036 </span>            : int radeon_ring_lock(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ndw);
<span class="lineNum">    1037 </span>            : void radeon_ring_commit(struct radeon_device *rdev, struct radeon_ring *cp,
<span class="lineNum">    1038 </span>            :                         bool hdp_flush);
<span class="lineNum">    1039 </span>            : void radeon_ring_unlock_commit(struct radeon_device *rdev, struct radeon_ring *cp,
<span class="lineNum">    1040 </span>            :                                bool hdp_flush);
<span class="lineNum">    1041 </span>            : void radeon_ring_undo(struct radeon_ring *ring);
<span class="lineNum">    1042 </span>            : void radeon_ring_unlock_undo(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1043 </span>            : int radeon_ring_test(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1044 </span>            : void radeon_ring_lockup_update(struct radeon_device *rdev,
<span class="lineNum">    1045 </span>            :                                struct radeon_ring *ring);
<span class="lineNum">    1046 </span>            : bool radeon_ring_test_lockup(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1047 </span>            : unsigned radeon_ring_backup(struct radeon_device *rdev, struct radeon_ring *ring,
<span class="lineNum">    1048 </span>            :                             uint32_t **data);
<span class="lineNum">    1049 </span>            : int radeon_ring_restore(struct radeon_device *rdev, struct radeon_ring *ring,
<span class="lineNum">    1050 </span>            :                         unsigned size, uint32_t *data);
<span class="lineNum">    1051 </span>            : int radeon_ring_init(struct radeon_device *rdev, struct radeon_ring *cp, unsigned ring_size,
<span class="lineNum">    1052 </span>            :                      unsigned rptr_offs, u32 nop);
<span class="lineNum">    1053 </span>            : void radeon_ring_fini(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1054 </span>            : 
<span class="lineNum">    1055 </span>            : 
<span class="lineNum">    1056 </span>            : /* r600 async dma */
<span class="lineNum">    1057 </span>            : void r600_dma_stop(struct radeon_device *rdev);
<span class="lineNum">    1058 </span>            : int r600_dma_resume(struct radeon_device *rdev);
<span class="lineNum">    1059 </span>            : void r600_dma_fini(struct radeon_device *rdev);
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span>            : void cayman_dma_stop(struct radeon_device *rdev);
<span class="lineNum">    1062 </span>            : int cayman_dma_resume(struct radeon_device *rdev);
<span class="lineNum">    1063 </span>            : void cayman_dma_fini(struct radeon_device *rdev);
<span class="lineNum">    1064 </span>            : 
<span class="lineNum">    1065 </span>            : /*
<span class="lineNum">    1066 </span>            :  * CS.
<span class="lineNum">    1067 </span>            :  */
<span class="lineNum">    1068 </span>            : struct radeon_cs_chunk {
<span class="lineNum">    1069 </span>            :         uint32_t                length_dw;
<span class="lineNum">    1070 </span>            :         uint32_t                *kdata;
<span class="lineNum">    1071 </span>            :         void __user             *user_ptr;
<span class="lineNum">    1072 </span>            : };
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span>            : struct radeon_cs_parser {
<span class="lineNum">    1075 </span>            :         struct device           *dev;
<span class="lineNum">    1076 </span>            :         struct radeon_device    *rdev;
<span class="lineNum">    1077 </span>            :         struct drm_file         *filp;
<span class="lineNum">    1078 </span>            :         /* chunks */
<span class="lineNum">    1079 </span>            :         unsigned                nchunks;
<span class="lineNum">    1080 </span>            :         struct radeon_cs_chunk  *chunks;
<span class="lineNum">    1081 </span>            :         uint64_t                *chunks_array;
<span class="lineNum">    1082 </span>            :         /* IB */
<span class="lineNum">    1083 </span>            :         unsigned                idx;
<span class="lineNum">    1084 </span>            :         /* relocations */
<span class="lineNum">    1085 </span>            :         unsigned                nrelocs;
<span class="lineNum">    1086 </span>            :         struct radeon_bo_list   *relocs;
<span class="lineNum">    1087 </span>            :         struct radeon_bo_list   *vm_bos;
<span class="lineNum">    1088 </span>            :         struct list_head        validated;
<span class="lineNum">    1089 </span>            :         unsigned                dma_reloc_idx;
<span class="lineNum">    1090 </span>            :         /* indices of various chunks */
<span class="lineNum">    1091 </span>            :         struct radeon_cs_chunk  *chunk_ib;
<span class="lineNum">    1092 </span>            :         struct radeon_cs_chunk  *chunk_relocs;
<span class="lineNum">    1093 </span>            :         struct radeon_cs_chunk  *chunk_flags;
<span class="lineNum">    1094 </span>            :         struct radeon_cs_chunk  *chunk_const_ib;
<span class="lineNum">    1095 </span>            :         struct radeon_ib        ib;
<span class="lineNum">    1096 </span>            :         struct radeon_ib        const_ib;
<span class="lineNum">    1097 </span>            :         void                    *track;
<span class="lineNum">    1098 </span>            :         unsigned                family;
<span class="lineNum">    1099 </span>            :         int                     parser_error;
<span class="lineNum">    1100 </span>            :         u32                     cs_flags;
<span class="lineNum">    1101 </span>            :         u32                     ring;
<span class="lineNum">    1102 </span>            :         s32                     priority;
<span class="lineNum">    1103 </span>            :         struct ww_acquire_ctx   ticket;
<a name="1104"><span class="lineNum">    1104 </span>            : };</a>
<span class="lineNum">    1105 </span>            : 
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 : static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)</span>
<span class="lineNum">    1107 </span>            : {
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         struct radeon_cs_chunk *ibc = p-&gt;chunk_ib;</span>
<span class="lineNum">    1109 </span>            : 
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         if (ibc-&gt;kdata)</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 return ibc-&gt;kdata[idx];</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         return p-&gt;ib.ptr[idx];</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span>            : 
<span class="lineNum">    1116 </span>            : struct radeon_cs_packet {
<span class="lineNum">    1117 </span>            :         unsigned        idx;
<span class="lineNum">    1118 </span>            :         unsigned        type;
<span class="lineNum">    1119 </span>            :         unsigned        reg;
<span class="lineNum">    1120 </span>            :         unsigned        opcode;
<span class="lineNum">    1121 </span>            :         int             count;
<span class="lineNum">    1122 </span>            :         unsigned        one_reg_wr;
<span class="lineNum">    1123 </span>            : };
<span class="lineNum">    1124 </span>            : 
<span class="lineNum">    1125 </span>            : typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
<span class="lineNum">    1126 </span>            :                                       struct radeon_cs_packet *pkt,
<span class="lineNum">    1127 </span>            :                                       unsigned idx, unsigned reg);
<span class="lineNum">    1128 </span>            : typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
<span class="lineNum">    1129 </span>            :                                       struct radeon_cs_packet *pkt);
<span class="lineNum">    1130 </span>            : 
<span class="lineNum">    1131 </span>            : 
<span class="lineNum">    1132 </span>            : /*
<span class="lineNum">    1133 </span>            :  * AGP
<span class="lineNum">    1134 </span>            :  */
<span class="lineNum">    1135 </span>            : int radeon_agp_init(struct radeon_device *rdev);
<span class="lineNum">    1136 </span>            : void radeon_agp_resume(struct radeon_device *rdev);
<span class="lineNum">    1137 </span>            : void radeon_agp_suspend(struct radeon_device *rdev);
<span class="lineNum">    1138 </span>            : void radeon_agp_fini(struct radeon_device *rdev);
<span class="lineNum">    1139 </span>            : 
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span>            : /*
<span class="lineNum">    1142 </span>            :  * Writeback
<span class="lineNum">    1143 </span>            :  */
<span class="lineNum">    1144 </span>            : struct radeon_wb {
<span class="lineNum">    1145 </span>            :         struct radeon_bo        *wb_obj;
<span class="lineNum">    1146 </span>            :         volatile uint32_t       *wb;
<span class="lineNum">    1147 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">    1148 </span>            :         bool                    enabled;
<span class="lineNum">    1149 </span>            :         bool                    use_event;
<span class="lineNum">    1150 </span>            : };
<span class="lineNum">    1151 </span>            : 
<span class="lineNum">    1152 </span>            : #define RADEON_WB_SCRATCH_OFFSET 0
<span class="lineNum">    1153 </span>            : #define RADEON_WB_RING0_NEXT_RPTR 256
<span class="lineNum">    1154 </span>            : #define RADEON_WB_CP_RPTR_OFFSET 1024
<span class="lineNum">    1155 </span>            : #define RADEON_WB_CP1_RPTR_OFFSET 1280
<span class="lineNum">    1156 </span>            : #define RADEON_WB_CP2_RPTR_OFFSET 1536
<span class="lineNum">    1157 </span>            : #define R600_WB_DMA_RPTR_OFFSET   1792
<span class="lineNum">    1158 </span>            : #define R600_WB_IH_WPTR_OFFSET   2048
<span class="lineNum">    1159 </span>            : #define CAYMAN_WB_DMA1_RPTR_OFFSET   2304
<span class="lineNum">    1160 </span>            : #define R600_WB_EVENT_OFFSET     3072
<span class="lineNum">    1161 </span>            : #define CIK_WB_CP1_WPTR_OFFSET     3328
<span class="lineNum">    1162 </span>            : #define CIK_WB_CP2_WPTR_OFFSET     3584
<span class="lineNum">    1163 </span>            : #define R600_WB_DMA_RING_TEST_OFFSET 3588
<span class="lineNum">    1164 </span>            : #define CAYMAN_WB_DMA1_RING_TEST_OFFSET 3592
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span>            : /**
<span class="lineNum">    1167 </span>            :  * struct radeon_pm - power management datas
<span class="lineNum">    1168 </span>            :  * @max_bandwidth:      maximum bandwidth the gpu has (MByte/s)
<span class="lineNum">    1169 </span>            :  * @igp_sideport_mclk:  sideport memory clock Mhz (rs690,rs740,rs780,rs880)
<span class="lineNum">    1170 </span>            :  * @igp_system_mclk:    system clock Mhz (rs690,rs740,rs780,rs880)
<span class="lineNum">    1171 </span>            :  * @igp_ht_link_clk:    ht link clock Mhz (rs690,rs740,rs780,rs880)
<span class="lineNum">    1172 </span>            :  * @igp_ht_link_width:  ht link width in bits (rs690,rs740,rs780,rs880)
<span class="lineNum">    1173 </span>            :  * @k8_bandwidth:       k8 bandwidth the gpu has (MByte/s) (IGP)
<span class="lineNum">    1174 </span>            :  * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
<span class="lineNum">    1175 </span>            :  * @ht_bandwidth:       ht bandwidth the gpu has (MByte/s) (IGP)
<span class="lineNum">    1176 </span>            :  * @core_bandwidth:     core GPU bandwidth the gpu has (MByte/s) (IGP)
<span class="lineNum">    1177 </span>            :  * @sclk:               GPU clock Mhz (core bandwidth depends of this clock)
<span class="lineNum">    1178 </span>            :  * @needed_bandwidth:   current bandwidth needs
<span class="lineNum">    1179 </span>            :  *
<span class="lineNum">    1180 </span>            :  * It keeps track of various data needed to take powermanagement decision.
<span class="lineNum">    1181 </span>            :  * Bandwidth need is used to determine minimun clock of the GPU and memory.
<span class="lineNum">    1182 </span>            :  * Equation between gpu/memory clock and available bandwidth is hw dependent
<span class="lineNum">    1183 </span>            :  * (type of memory, bus size, efficiency, ...)
<span class="lineNum">    1184 </span>            :  */
<span class="lineNum">    1185 </span>            : 
<span class="lineNum">    1186 </span>            : enum radeon_pm_method {
<span class="lineNum">    1187 </span>            :         PM_METHOD_PROFILE,
<span class="lineNum">    1188 </span>            :         PM_METHOD_DYNPM,
<span class="lineNum">    1189 </span>            :         PM_METHOD_DPM,
<span class="lineNum">    1190 </span>            : };
<span class="lineNum">    1191 </span>            : 
<span class="lineNum">    1192 </span>            : enum radeon_dynpm_state {
<span class="lineNum">    1193 </span>            :         DYNPM_STATE_DISABLED,
<span class="lineNum">    1194 </span>            :         DYNPM_STATE_MINIMUM,
<span class="lineNum">    1195 </span>            :         DYNPM_STATE_PAUSED,
<span class="lineNum">    1196 </span>            :         DYNPM_STATE_ACTIVE,
<span class="lineNum">    1197 </span>            :         DYNPM_STATE_SUSPENDED,
<span class="lineNum">    1198 </span>            : };
<span class="lineNum">    1199 </span>            : enum radeon_dynpm_action {
<span class="lineNum">    1200 </span>            :         DYNPM_ACTION_NONE,
<span class="lineNum">    1201 </span>            :         DYNPM_ACTION_MINIMUM,
<span class="lineNum">    1202 </span>            :         DYNPM_ACTION_DOWNCLOCK,
<span class="lineNum">    1203 </span>            :         DYNPM_ACTION_UPCLOCK,
<span class="lineNum">    1204 </span>            :         DYNPM_ACTION_DEFAULT
<span class="lineNum">    1205 </span>            : };
<span class="lineNum">    1206 </span>            : 
<span class="lineNum">    1207 </span>            : enum radeon_voltage_type {
<span class="lineNum">    1208 </span>            :         VOLTAGE_NONE = 0,
<span class="lineNum">    1209 </span>            :         VOLTAGE_GPIO,
<span class="lineNum">    1210 </span>            :         VOLTAGE_VDDC,
<span class="lineNum">    1211 </span>            :         VOLTAGE_SW
<span class="lineNum">    1212 </span>            : };
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span>            : enum radeon_pm_state_type {
<span class="lineNum">    1215 </span>            :         /* not used for dpm */
<span class="lineNum">    1216 </span>            :         POWER_STATE_TYPE_DEFAULT,
<span class="lineNum">    1217 </span>            :         POWER_STATE_TYPE_POWERSAVE,
<span class="lineNum">    1218 </span>            :         /* user selectable states */
<span class="lineNum">    1219 </span>            :         POWER_STATE_TYPE_BATTERY,
<span class="lineNum">    1220 </span>            :         POWER_STATE_TYPE_BALANCED,
<span class="lineNum">    1221 </span>            :         POWER_STATE_TYPE_PERFORMANCE,
<span class="lineNum">    1222 </span>            :         /* internal states */
<span class="lineNum">    1223 </span>            :         POWER_STATE_TYPE_INTERNAL_UVD,
<span class="lineNum">    1224 </span>            :         POWER_STATE_TYPE_INTERNAL_UVD_SD,
<span class="lineNum">    1225 </span>            :         POWER_STATE_TYPE_INTERNAL_UVD_HD,
<span class="lineNum">    1226 </span>            :         POWER_STATE_TYPE_INTERNAL_UVD_HD2,
<span class="lineNum">    1227 </span>            :         POWER_STATE_TYPE_INTERNAL_UVD_MVC,
<span class="lineNum">    1228 </span>            :         POWER_STATE_TYPE_INTERNAL_BOOT,
<span class="lineNum">    1229 </span>            :         POWER_STATE_TYPE_INTERNAL_THERMAL,
<span class="lineNum">    1230 </span>            :         POWER_STATE_TYPE_INTERNAL_ACPI,
<span class="lineNum">    1231 </span>            :         POWER_STATE_TYPE_INTERNAL_ULV,
<span class="lineNum">    1232 </span>            :         POWER_STATE_TYPE_INTERNAL_3DPERF,
<span class="lineNum">    1233 </span>            : };
<span class="lineNum">    1234 </span>            : 
<span class="lineNum">    1235 </span>            : enum radeon_pm_profile_type {
<span class="lineNum">    1236 </span>            :         PM_PROFILE_DEFAULT,
<span class="lineNum">    1237 </span>            :         PM_PROFILE_AUTO,
<span class="lineNum">    1238 </span>            :         PM_PROFILE_LOW,
<span class="lineNum">    1239 </span>            :         PM_PROFILE_MID,
<span class="lineNum">    1240 </span>            :         PM_PROFILE_HIGH,
<span class="lineNum">    1241 </span>            : };
<span class="lineNum">    1242 </span>            : 
<span class="lineNum">    1243 </span>            : #define PM_PROFILE_DEFAULT_IDX 0
<span class="lineNum">    1244 </span>            : #define PM_PROFILE_LOW_SH_IDX  1
<span class="lineNum">    1245 </span>            : #define PM_PROFILE_MID_SH_IDX  2
<span class="lineNum">    1246 </span>            : #define PM_PROFILE_HIGH_SH_IDX 3
<span class="lineNum">    1247 </span>            : #define PM_PROFILE_LOW_MH_IDX  4
<span class="lineNum">    1248 </span>            : #define PM_PROFILE_MID_MH_IDX  5
<span class="lineNum">    1249 </span>            : #define PM_PROFILE_HIGH_MH_IDX 6
<span class="lineNum">    1250 </span>            : #define PM_PROFILE_MAX         7
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span>            : struct radeon_pm_profile {
<span class="lineNum">    1253 </span>            :         int dpms_off_ps_idx;
<span class="lineNum">    1254 </span>            :         int dpms_on_ps_idx;
<span class="lineNum">    1255 </span>            :         int dpms_off_cm_idx;
<span class="lineNum">    1256 </span>            :         int dpms_on_cm_idx;
<span class="lineNum">    1257 </span>            : };
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span>            : enum radeon_int_thermal_type {
<span class="lineNum">    1260 </span>            :         THERMAL_TYPE_NONE,
<span class="lineNum">    1261 </span>            :         THERMAL_TYPE_EXTERNAL,
<span class="lineNum">    1262 </span>            :         THERMAL_TYPE_EXTERNAL_GPIO,
<span class="lineNum">    1263 </span>            :         THERMAL_TYPE_RV6XX,
<span class="lineNum">    1264 </span>            :         THERMAL_TYPE_RV770,
<span class="lineNum">    1265 </span>            :         THERMAL_TYPE_ADT7473_WITH_INTERNAL,
<span class="lineNum">    1266 </span>            :         THERMAL_TYPE_EVERGREEN,
<span class="lineNum">    1267 </span>            :         THERMAL_TYPE_SUMO,
<span class="lineNum">    1268 </span>            :         THERMAL_TYPE_NI,
<span class="lineNum">    1269 </span>            :         THERMAL_TYPE_SI,
<span class="lineNum">    1270 </span>            :         THERMAL_TYPE_EMC2103_WITH_INTERNAL,
<span class="lineNum">    1271 </span>            :         THERMAL_TYPE_CI,
<span class="lineNum">    1272 </span>            :         THERMAL_TYPE_KV,
<span class="lineNum">    1273 </span>            : };
<span class="lineNum">    1274 </span>            : 
<span class="lineNum">    1275 </span>            : struct radeon_voltage {
<span class="lineNum">    1276 </span>            :         enum radeon_voltage_type type;
<span class="lineNum">    1277 </span>            :         /* gpio voltage */
<span class="lineNum">    1278 </span>            :         struct radeon_gpio_rec gpio;
<span class="lineNum">    1279 </span>            :         u32 delay; /* delay in usec from voltage drop to sclk change */
<span class="lineNum">    1280 </span>            :         bool active_high; /* voltage drop is active when bit is high */
<span class="lineNum">    1281 </span>            :         /* VDDC voltage */
<span class="lineNum">    1282 </span>            :         u8 vddc_id; /* index into vddc voltage table */
<span class="lineNum">    1283 </span>            :         u8 vddci_id; /* index into vddci voltage table */
<span class="lineNum">    1284 </span>            :         bool vddci_enabled;
<span class="lineNum">    1285 </span>            :         /* r6xx+ sw */
<span class="lineNum">    1286 </span>            :         u16 voltage;
<span class="lineNum">    1287 </span>            :         /* evergreen+ vddci */
<span class="lineNum">    1288 </span>            :         u16 vddci;
<span class="lineNum">    1289 </span>            : };
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span>            : /* clock mode flags */
<span class="lineNum">    1292 </span>            : #define RADEON_PM_MODE_NO_DISPLAY          (1 &lt;&lt; 0)
<span class="lineNum">    1293 </span>            : 
<span class="lineNum">    1294 </span>            : struct radeon_pm_clock_info {
<span class="lineNum">    1295 </span>            :         /* memory clock */
<span class="lineNum">    1296 </span>            :         u32 mclk;
<span class="lineNum">    1297 </span>            :         /* engine clock */
<span class="lineNum">    1298 </span>            :         u32 sclk;
<span class="lineNum">    1299 </span>            :         /* voltage info */
<span class="lineNum">    1300 </span>            :         struct radeon_voltage voltage;
<span class="lineNum">    1301 </span>            :         /* standardized clock flags */
<span class="lineNum">    1302 </span>            :         u32 flags;
<span class="lineNum">    1303 </span>            : };
<span class="lineNum">    1304 </span>            : 
<span class="lineNum">    1305 </span>            : /* state flags */
<span class="lineNum">    1306 </span>            : #define RADEON_PM_STATE_SINGLE_DISPLAY_ONLY (1 &lt;&lt; 0)
<span class="lineNum">    1307 </span>            : 
<span class="lineNum">    1308 </span>            : struct radeon_power_state {
<span class="lineNum">    1309 </span>            :         enum radeon_pm_state_type type;
<span class="lineNum">    1310 </span>            :         struct radeon_pm_clock_info *clock_info;
<span class="lineNum">    1311 </span>            :         /* number of valid clock modes in this power state */
<span class="lineNum">    1312 </span>            :         int num_clock_modes;
<span class="lineNum">    1313 </span>            :         struct radeon_pm_clock_info *default_clock_mode;
<span class="lineNum">    1314 </span>            :         /* standardized state flags */
<span class="lineNum">    1315 </span>            :         u32 flags;
<span class="lineNum">    1316 </span>            :         u32 misc; /* vbios specific flags */
<span class="lineNum">    1317 </span>            :         u32 misc2; /* vbios specific flags */
<span class="lineNum">    1318 </span>            :         int pcie_lanes; /* pcie lanes */
<span class="lineNum">    1319 </span>            : };
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span>            : /*
<span class="lineNum">    1322 </span>            :  * Some modes are overclocked by very low value, accept them
<span class="lineNum">    1323 </span>            :  */
<span class="lineNum">    1324 </span>            : #define RADEON_MODE_OVERCLOCK_MARGIN 500 /* 5 MHz */
<span class="lineNum">    1325 </span>            : 
<span class="lineNum">    1326 </span>            : enum radeon_dpm_auto_throttle_src {
<span class="lineNum">    1327 </span>            :         RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL,
<span class="lineNum">    1328 </span>            :         RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL
<span class="lineNum">    1329 </span>            : };
<span class="lineNum">    1330 </span>            : 
<span class="lineNum">    1331 </span>            : enum radeon_dpm_event_src {
<span class="lineNum">    1332 </span>            :         RADEON_DPM_EVENT_SRC_ANALOG = 0,
<span class="lineNum">    1333 </span>            :         RADEON_DPM_EVENT_SRC_EXTERNAL = 1,
<span class="lineNum">    1334 </span>            :         RADEON_DPM_EVENT_SRC_DIGITAL = 2,
<span class="lineNum">    1335 </span>            :         RADEON_DPM_EVENT_SRC_ANALOG_OR_EXTERNAL = 3,
<span class="lineNum">    1336 </span>            :         RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL = 4
<span class="lineNum">    1337 </span>            : };
<span class="lineNum">    1338 </span>            : 
<span class="lineNum">    1339 </span>            : #define RADEON_MAX_VCE_LEVELS 6
<span class="lineNum">    1340 </span>            : 
<span class="lineNum">    1341 </span>            : enum radeon_vce_level {
<span class="lineNum">    1342 </span>            :         RADEON_VCE_LEVEL_AC_ALL = 0,     /* AC, All cases */
<span class="lineNum">    1343 </span>            :         RADEON_VCE_LEVEL_DC_EE = 1,      /* DC, entropy encoding */
<span class="lineNum">    1344 </span>            :         RADEON_VCE_LEVEL_DC_LL_LOW = 2,  /* DC, low latency queue, res &lt;= 720 */
<span class="lineNum">    1345 </span>            :         RADEON_VCE_LEVEL_DC_LL_HIGH = 3, /* DC, low latency queue, 1080 &gt;= res &gt; 720 */
<span class="lineNum">    1346 </span>            :         RADEON_VCE_LEVEL_DC_GP_LOW = 4,  /* DC, general purpose queue, res &lt;= 720 */
<span class="lineNum">    1347 </span>            :         RADEON_VCE_LEVEL_DC_GP_HIGH = 5, /* DC, general purpose queue, 1080 &gt;= res &gt; 720 */
<span class="lineNum">    1348 </span>            : };
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span>            : struct radeon_ps {
<span class="lineNum">    1351 </span>            :         u32 caps; /* vbios flags */
<span class="lineNum">    1352 </span>            :         u32 class; /* vbios flags */
<span class="lineNum">    1353 </span>            :         u32 class2; /* vbios flags */
<span class="lineNum">    1354 </span>            :         /* UVD clocks */
<span class="lineNum">    1355 </span>            :         u32 vclk;
<span class="lineNum">    1356 </span>            :         u32 dclk;
<span class="lineNum">    1357 </span>            :         /* VCE clocks */
<span class="lineNum">    1358 </span>            :         u32 evclk;
<span class="lineNum">    1359 </span>            :         u32 ecclk;
<span class="lineNum">    1360 </span>            :         bool vce_active;
<span class="lineNum">    1361 </span>            :         enum radeon_vce_level vce_level;
<span class="lineNum">    1362 </span>            :         /* asic priv */
<span class="lineNum">    1363 </span>            :         void *ps_priv;
<span class="lineNum">    1364 </span>            : };
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span>            : struct radeon_dpm_thermal {
<span class="lineNum">    1367 </span>            :         /* thermal interrupt work */
<span class="lineNum">    1368 </span>            :         struct work_struct work;
<span class="lineNum">    1369 </span>            :         /* low temperature threshold */
<span class="lineNum">    1370 </span>            :         int                min_temp;
<span class="lineNum">    1371 </span>            :         /* high temperature threshold */
<span class="lineNum">    1372 </span>            :         int                max_temp;
<span class="lineNum">    1373 </span>            :         /* was interrupt low to high or high to low */
<span class="lineNum">    1374 </span>            :         bool               high_to_low;
<span class="lineNum">    1375 </span>            : };
<span class="lineNum">    1376 </span>            : 
<span class="lineNum">    1377 </span>            : enum radeon_clk_action
<span class="lineNum">    1378 </span>            : {
<span class="lineNum">    1379 </span>            :         RADEON_SCLK_UP = 1,
<span class="lineNum">    1380 </span>            :         RADEON_SCLK_DOWN
<span class="lineNum">    1381 </span>            : };
<span class="lineNum">    1382 </span>            : 
<span class="lineNum">    1383 </span>            : struct radeon_blacklist_clocks
<span class="lineNum">    1384 </span>            : {
<span class="lineNum">    1385 </span>            :         u32 sclk;
<span class="lineNum">    1386 </span>            :         u32 mclk;
<span class="lineNum">    1387 </span>            :         enum radeon_clk_action action;
<span class="lineNum">    1388 </span>            : };
<span class="lineNum">    1389 </span>            : 
<span class="lineNum">    1390 </span>            : struct radeon_clock_and_voltage_limits {
<span class="lineNum">    1391 </span>            :         u32 sclk;
<span class="lineNum">    1392 </span>            :         u32 mclk;
<span class="lineNum">    1393 </span>            :         u16 vddc;
<span class="lineNum">    1394 </span>            :         u16 vddci;
<span class="lineNum">    1395 </span>            : };
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span>            : struct radeon_clock_array {
<span class="lineNum">    1398 </span>            :         u32 count;
<span class="lineNum">    1399 </span>            :         u32 *values;
<span class="lineNum">    1400 </span>            : };
<span class="lineNum">    1401 </span>            : 
<span class="lineNum">    1402 </span>            : struct radeon_clock_voltage_dependency_entry {
<span class="lineNum">    1403 </span>            :         u32 clk;
<span class="lineNum">    1404 </span>            :         u16 v;
<span class="lineNum">    1405 </span>            : };
<span class="lineNum">    1406 </span>            : 
<span class="lineNum">    1407 </span>            : struct radeon_clock_voltage_dependency_table {
<span class="lineNum">    1408 </span>            :         u32 count;
<span class="lineNum">    1409 </span>            :         struct radeon_clock_voltage_dependency_entry *entries;
<span class="lineNum">    1410 </span>            : };
<span class="lineNum">    1411 </span>            : 
<span class="lineNum">    1412 </span>            : union radeon_cac_leakage_entry {
<span class="lineNum">    1413 </span>            :         struct {
<span class="lineNum">    1414 </span>            :                 u16 vddc;
<span class="lineNum">    1415 </span>            :                 u32 leakage;
<span class="lineNum">    1416 </span>            :         };
<span class="lineNum">    1417 </span>            :         struct {
<span class="lineNum">    1418 </span>            :                 u16 vddc1;
<span class="lineNum">    1419 </span>            :                 u16 vddc2;
<span class="lineNum">    1420 </span>            :                 u16 vddc3;
<span class="lineNum">    1421 </span>            :         };
<span class="lineNum">    1422 </span>            : };
<span class="lineNum">    1423 </span>            : 
<span class="lineNum">    1424 </span>            : struct radeon_cac_leakage_table {
<span class="lineNum">    1425 </span>            :         u32 count;
<span class="lineNum">    1426 </span>            :         union radeon_cac_leakage_entry *entries;
<span class="lineNum">    1427 </span>            : };
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span>            : struct radeon_phase_shedding_limits_entry {
<span class="lineNum">    1430 </span>            :         u16 voltage;
<span class="lineNum">    1431 </span>            :         u32 sclk;
<span class="lineNum">    1432 </span>            :         u32 mclk;
<span class="lineNum">    1433 </span>            : };
<span class="lineNum">    1434 </span>            : 
<span class="lineNum">    1435 </span>            : struct radeon_phase_shedding_limits_table {
<span class="lineNum">    1436 </span>            :         u32 count;
<span class="lineNum">    1437 </span>            :         struct radeon_phase_shedding_limits_entry *entries;
<span class="lineNum">    1438 </span>            : };
<span class="lineNum">    1439 </span>            : 
<span class="lineNum">    1440 </span>            : struct radeon_uvd_clock_voltage_dependency_entry {
<span class="lineNum">    1441 </span>            :         u32 vclk;
<span class="lineNum">    1442 </span>            :         u32 dclk;
<span class="lineNum">    1443 </span>            :         u16 v;
<span class="lineNum">    1444 </span>            : };
<span class="lineNum">    1445 </span>            : 
<span class="lineNum">    1446 </span>            : struct radeon_uvd_clock_voltage_dependency_table {
<span class="lineNum">    1447 </span>            :         u8 count;
<span class="lineNum">    1448 </span>            :         struct radeon_uvd_clock_voltage_dependency_entry *entries;
<span class="lineNum">    1449 </span>            : };
<span class="lineNum">    1450 </span>            : 
<span class="lineNum">    1451 </span>            : struct radeon_vce_clock_voltage_dependency_entry {
<span class="lineNum">    1452 </span>            :         u32 ecclk;
<span class="lineNum">    1453 </span>            :         u32 evclk;
<span class="lineNum">    1454 </span>            :         u16 v;
<span class="lineNum">    1455 </span>            : };
<span class="lineNum">    1456 </span>            : 
<span class="lineNum">    1457 </span>            : struct radeon_vce_clock_voltage_dependency_table {
<span class="lineNum">    1458 </span>            :         u8 count;
<span class="lineNum">    1459 </span>            :         struct radeon_vce_clock_voltage_dependency_entry *entries;
<span class="lineNum">    1460 </span>            : };
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span>            : struct radeon_ppm_table {
<span class="lineNum">    1463 </span>            :         u8 ppm_design;
<span class="lineNum">    1464 </span>            :         u16 cpu_core_number;
<span class="lineNum">    1465 </span>            :         u32 platform_tdp;
<span class="lineNum">    1466 </span>            :         u32 small_ac_platform_tdp;
<span class="lineNum">    1467 </span>            :         u32 platform_tdc;
<span class="lineNum">    1468 </span>            :         u32 small_ac_platform_tdc;
<span class="lineNum">    1469 </span>            :         u32 apu_tdp;
<span class="lineNum">    1470 </span>            :         u32 dgpu_tdp;
<span class="lineNum">    1471 </span>            :         u32 dgpu_ulv_power;
<span class="lineNum">    1472 </span>            :         u32 tj_max;
<span class="lineNum">    1473 </span>            : };
<span class="lineNum">    1474 </span>            : 
<span class="lineNum">    1475 </span>            : struct radeon_cac_tdp_table {
<span class="lineNum">    1476 </span>            :         u16 tdp;
<span class="lineNum">    1477 </span>            :         u16 configurable_tdp;
<span class="lineNum">    1478 </span>            :         u16 tdc;
<span class="lineNum">    1479 </span>            :         u16 battery_power_limit;
<span class="lineNum">    1480 </span>            :         u16 small_power_limit;
<span class="lineNum">    1481 </span>            :         u16 low_cac_leakage;
<span class="lineNum">    1482 </span>            :         u16 high_cac_leakage;
<span class="lineNum">    1483 </span>            :         u16 maximum_power_delivery_limit;
<span class="lineNum">    1484 </span>            : };
<span class="lineNum">    1485 </span>            : 
<span class="lineNum">    1486 </span>            : struct radeon_dpm_dynamic_state {
<span class="lineNum">    1487 </span>            :         struct radeon_clock_voltage_dependency_table vddc_dependency_on_sclk;
<span class="lineNum">    1488 </span>            :         struct radeon_clock_voltage_dependency_table vddci_dependency_on_mclk;
<span class="lineNum">    1489 </span>            :         struct radeon_clock_voltage_dependency_table vddc_dependency_on_mclk;
<span class="lineNum">    1490 </span>            :         struct radeon_clock_voltage_dependency_table mvdd_dependency_on_mclk;
<span class="lineNum">    1491 </span>            :         struct radeon_clock_voltage_dependency_table vddc_dependency_on_dispclk;
<span class="lineNum">    1492 </span>            :         struct radeon_uvd_clock_voltage_dependency_table uvd_clock_voltage_dependency_table;
<span class="lineNum">    1493 </span>            :         struct radeon_vce_clock_voltage_dependency_table vce_clock_voltage_dependency_table;
<span class="lineNum">    1494 </span>            :         struct radeon_clock_voltage_dependency_table samu_clock_voltage_dependency_table;
<span class="lineNum">    1495 </span>            :         struct radeon_clock_voltage_dependency_table acp_clock_voltage_dependency_table;
<span class="lineNum">    1496 </span>            :         struct radeon_clock_array valid_sclk_values;
<span class="lineNum">    1497 </span>            :         struct radeon_clock_array valid_mclk_values;
<span class="lineNum">    1498 </span>            :         struct radeon_clock_and_voltage_limits max_clock_voltage_on_dc;
<span class="lineNum">    1499 </span>            :         struct radeon_clock_and_voltage_limits max_clock_voltage_on_ac;
<span class="lineNum">    1500 </span>            :         u32 mclk_sclk_ratio;
<span class="lineNum">    1501 </span>            :         u32 sclk_mclk_delta;
<span class="lineNum">    1502 </span>            :         u16 vddc_vddci_delta;
<span class="lineNum">    1503 </span>            :         u16 min_vddc_for_pcie_gen2;
<span class="lineNum">    1504 </span>            :         struct radeon_cac_leakage_table cac_leakage_table;
<span class="lineNum">    1505 </span>            :         struct radeon_phase_shedding_limits_table phase_shedding_limits_table;
<span class="lineNum">    1506 </span>            :         struct radeon_ppm_table *ppm_table;
<span class="lineNum">    1507 </span>            :         struct radeon_cac_tdp_table *cac_tdp_table;
<span class="lineNum">    1508 </span>            : };
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span>            : struct radeon_dpm_fan {
<span class="lineNum">    1511 </span>            :         u16 t_min;
<span class="lineNum">    1512 </span>            :         u16 t_med;
<span class="lineNum">    1513 </span>            :         u16 t_high;
<span class="lineNum">    1514 </span>            :         u16 pwm_min;
<span class="lineNum">    1515 </span>            :         u16 pwm_med;
<span class="lineNum">    1516 </span>            :         u16 pwm_high;
<span class="lineNum">    1517 </span>            :         u8 t_hyst;
<span class="lineNum">    1518 </span>            :         u32 cycle_delay;
<span class="lineNum">    1519 </span>            :         u16 t_max;
<span class="lineNum">    1520 </span>            :         u8 control_mode;
<span class="lineNum">    1521 </span>            :         u16 default_max_fan_pwm;
<span class="lineNum">    1522 </span>            :         u16 default_fan_output_sensitivity;
<span class="lineNum">    1523 </span>            :         u16 fan_output_sensitivity;
<span class="lineNum">    1524 </span>            :         bool ucode_fan_control;
<span class="lineNum">    1525 </span>            : };
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span>            : enum radeon_pcie_gen {
<span class="lineNum">    1528 </span>            :         RADEON_PCIE_GEN1 = 0,
<span class="lineNum">    1529 </span>            :         RADEON_PCIE_GEN2 = 1,
<span class="lineNum">    1530 </span>            :         RADEON_PCIE_GEN3 = 2,
<span class="lineNum">    1531 </span>            :         RADEON_PCIE_GEN_INVALID = 0xffff
<span class="lineNum">    1532 </span>            : };
<span class="lineNum">    1533 </span>            : 
<span class="lineNum">    1534 </span>            : enum radeon_dpm_forced_level {
<span class="lineNum">    1535 </span>            :         RADEON_DPM_FORCED_LEVEL_AUTO = 0,
<span class="lineNum">    1536 </span>            :         RADEON_DPM_FORCED_LEVEL_LOW = 1,
<span class="lineNum">    1537 </span>            :         RADEON_DPM_FORCED_LEVEL_HIGH = 2,
<span class="lineNum">    1538 </span>            : };
<span class="lineNum">    1539 </span>            : 
<span class="lineNum">    1540 </span>            : struct radeon_vce_state {
<span class="lineNum">    1541 </span>            :         /* vce clocks */
<span class="lineNum">    1542 </span>            :         u32 evclk;
<span class="lineNum">    1543 </span>            :         u32 ecclk;
<span class="lineNum">    1544 </span>            :         /* gpu clocks */
<span class="lineNum">    1545 </span>            :         u32 sclk;
<span class="lineNum">    1546 </span>            :         u32 mclk;
<span class="lineNum">    1547 </span>            :         u8 clk_idx;
<span class="lineNum">    1548 </span>            :         u8 pstate;
<span class="lineNum">    1549 </span>            : };
<span class="lineNum">    1550 </span>            : 
<span class="lineNum">    1551 </span>            : struct radeon_dpm {
<span class="lineNum">    1552 </span>            :         struct radeon_ps        *ps;
<span class="lineNum">    1553 </span>            :         /* number of valid power states */
<span class="lineNum">    1554 </span>            :         int                     num_ps;
<span class="lineNum">    1555 </span>            :         /* current power state that is active */
<span class="lineNum">    1556 </span>            :         struct radeon_ps        *current_ps;
<span class="lineNum">    1557 </span>            :         /* requested power state */
<span class="lineNum">    1558 </span>            :         struct radeon_ps        *requested_ps;
<span class="lineNum">    1559 </span>            :         /* boot up power state */
<span class="lineNum">    1560 </span>            :         struct radeon_ps        *boot_ps;
<span class="lineNum">    1561 </span>            :         /* default uvd power state */
<span class="lineNum">    1562 </span>            :         struct radeon_ps        *uvd_ps;
<span class="lineNum">    1563 </span>            :         /* vce requirements */
<span class="lineNum">    1564 </span>            :         struct radeon_vce_state vce_states[RADEON_MAX_VCE_LEVELS];
<span class="lineNum">    1565 </span>            :         enum radeon_vce_level vce_level;
<span class="lineNum">    1566 </span>            :         enum radeon_pm_state_type state;
<span class="lineNum">    1567 </span>            :         enum radeon_pm_state_type user_state;
<span class="lineNum">    1568 </span>            :         u32                     platform_caps;
<span class="lineNum">    1569 </span>            :         u32                     voltage_response_time;
<span class="lineNum">    1570 </span>            :         u32                     backbias_response_time;
<span class="lineNum">    1571 </span>            :         void                    *priv;
<span class="lineNum">    1572 </span>            :         u32                     new_active_crtcs;
<span class="lineNum">    1573 </span>            :         int                     new_active_crtc_count;
<span class="lineNum">    1574 </span>            :         u32                     current_active_crtcs;
<span class="lineNum">    1575 </span>            :         int                     current_active_crtc_count;
<span class="lineNum">    1576 </span>            :         bool single_display;
<span class="lineNum">    1577 </span>            :         struct radeon_dpm_dynamic_state dyn_state;
<span class="lineNum">    1578 </span>            :         struct radeon_dpm_fan fan;
<span class="lineNum">    1579 </span>            :         u32 tdp_limit;
<span class="lineNum">    1580 </span>            :         u32 near_tdp_limit;
<span class="lineNum">    1581 </span>            :         u32 near_tdp_limit_adjusted;
<span class="lineNum">    1582 </span>            :         u32 sq_ramping_threshold;
<span class="lineNum">    1583 </span>            :         u32 cac_leakage;
<span class="lineNum">    1584 </span>            :         u16 tdp_od_limit;
<span class="lineNum">    1585 </span>            :         u32 tdp_adjustment;
<span class="lineNum">    1586 </span>            :         u16 load_line_slope;
<span class="lineNum">    1587 </span>            :         bool power_control;
<span class="lineNum">    1588 </span>            :         bool ac_power;
<span class="lineNum">    1589 </span>            :         /* special states active */
<span class="lineNum">    1590 </span>            :         bool                    thermal_active;
<span class="lineNum">    1591 </span>            :         bool                    uvd_active;
<span class="lineNum">    1592 </span>            :         bool                    vce_active;
<span class="lineNum">    1593 </span>            :         /* thermal handling */
<span class="lineNum">    1594 </span>            :         struct radeon_dpm_thermal thermal;
<span class="lineNum">    1595 </span>            :         /* forced levels */
<span class="lineNum">    1596 </span>            :         enum radeon_dpm_forced_level forced_level;
<span class="lineNum">    1597 </span>            :         /* track UVD streams */
<span class="lineNum">    1598 </span>            :         unsigned sd;
<span class="lineNum">    1599 </span>            :         unsigned hd;
<span class="lineNum">    1600 </span>            : };
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span>            : void radeon_dpm_enable_uvd(struct radeon_device *rdev, bool enable);
<span class="lineNum">    1603 </span>            : void radeon_dpm_enable_vce(struct radeon_device *rdev, bool enable);
<span class="lineNum">    1604 </span>            : 
<span class="lineNum">    1605 </span>            : struct radeon_pm {
<span class="lineNum">    1606 </span>            :         struct rwlock           mutex;
<span class="lineNum">    1607 </span>            :         /* write locked while reprogramming mclk */
<span class="lineNum">    1608 </span>            :         struct rwlock   mclk_lock;
<span class="lineNum">    1609 </span>            :         u32                     active_crtcs;
<span class="lineNum">    1610 </span>            :         int                     active_crtc_count;
<span class="lineNum">    1611 </span>            :         int                     req_vblank;
<span class="lineNum">    1612 </span>            :         bool                    vblank_sync;
<span class="lineNum">    1613 </span>            :         fixed20_12              max_bandwidth;
<span class="lineNum">    1614 </span>            :         fixed20_12              igp_sideport_mclk;
<span class="lineNum">    1615 </span>            :         fixed20_12              igp_system_mclk;
<span class="lineNum">    1616 </span>            :         fixed20_12              igp_ht_link_clk;
<span class="lineNum">    1617 </span>            :         fixed20_12              igp_ht_link_width;
<span class="lineNum">    1618 </span>            :         fixed20_12              k8_bandwidth;
<span class="lineNum">    1619 </span>            :         fixed20_12              sideport_bandwidth;
<span class="lineNum">    1620 </span>            :         fixed20_12              ht_bandwidth;
<span class="lineNum">    1621 </span>            :         fixed20_12              core_bandwidth;
<span class="lineNum">    1622 </span>            :         fixed20_12              sclk;
<span class="lineNum">    1623 </span>            :         fixed20_12              mclk;
<span class="lineNum">    1624 </span>            :         fixed20_12              needed_bandwidth;
<span class="lineNum">    1625 </span>            :         struct radeon_power_state *power_state;
<span class="lineNum">    1626 </span>            :         /* number of valid power states */
<span class="lineNum">    1627 </span>            :         int                     num_power_states;
<span class="lineNum">    1628 </span>            :         int                     current_power_state_index;
<span class="lineNum">    1629 </span>            :         int                     current_clock_mode_index;
<span class="lineNum">    1630 </span>            :         int                     requested_power_state_index;
<span class="lineNum">    1631 </span>            :         int                     requested_clock_mode_index;
<span class="lineNum">    1632 </span>            :         int                     default_power_state_index;
<span class="lineNum">    1633 </span>            :         u32                     current_sclk;
<span class="lineNum">    1634 </span>            :         u32                     current_mclk;
<span class="lineNum">    1635 </span>            :         u16                     current_vddc;
<span class="lineNum">    1636 </span>            :         u16                     current_vddci;
<span class="lineNum">    1637 </span>            :         u32                     default_sclk;
<span class="lineNum">    1638 </span>            :         u32                     default_mclk;
<span class="lineNum">    1639 </span>            :         u16                     default_vddc;
<span class="lineNum">    1640 </span>            :         u16                     default_vddci;
<span class="lineNum">    1641 </span>            :         struct radeon_i2c_chan *i2c_bus;
<span class="lineNum">    1642 </span>            :         /* selected pm method */
<span class="lineNum">    1643 </span>            :         enum radeon_pm_method     pm_method;
<span class="lineNum">    1644 </span>            :         /* dynpm power management */
<span class="lineNum">    1645 </span>            :         struct delayed_work     dynpm_idle_work;
<span class="lineNum">    1646 </span>            :         enum radeon_dynpm_state dynpm_state;
<span class="lineNum">    1647 </span>            :         enum radeon_dynpm_action        dynpm_planned_action;
<span class="lineNum">    1648 </span>            :         unsigned long           dynpm_action_timeout;
<span class="lineNum">    1649 </span>            :         bool                    dynpm_can_upclock;
<span class="lineNum">    1650 </span>            :         bool                    dynpm_can_downclock;
<span class="lineNum">    1651 </span>            :         /* profile-based power management */
<span class="lineNum">    1652 </span>            :         enum radeon_pm_profile_type profile;
<span class="lineNum">    1653 </span>            :         int                     profile_index;
<span class="lineNum">    1654 </span>            :         struct radeon_pm_profile profiles[PM_PROFILE_MAX];
<span class="lineNum">    1655 </span>            :         /* internal thermal controller on rv6xx+ */
<span class="lineNum">    1656 </span>            :         enum radeon_int_thermal_type int_thermal_type;
<span class="lineNum">    1657 </span>            :         struct device           *int_hwmon_dev;
<span class="lineNum">    1658 </span>            :         /* fan control parameters */
<span class="lineNum">    1659 </span>            :         bool                    no_fan;
<span class="lineNum">    1660 </span>            :         u8                      fan_pulses_per_revolution;
<span class="lineNum">    1661 </span>            :         u8                      fan_min_rpm;
<span class="lineNum">    1662 </span>            :         u8                      fan_max_rpm;
<span class="lineNum">    1663 </span>            :         /* dpm */
<span class="lineNum">    1664 </span>            :         bool                    dpm_enabled;
<span class="lineNum">    1665 </span>            :         bool                    sysfs_initialized;
<span class="lineNum">    1666 </span>            :         struct radeon_dpm       dpm;
<span class="lineNum">    1667 </span>            : };
<span class="lineNum">    1668 </span>            : 
<span class="lineNum">    1669 </span>            : int radeon_pm_get_type_index(struct radeon_device *rdev,
<span class="lineNum">    1670 </span>            :                              enum radeon_pm_state_type ps_type,
<span class="lineNum">    1671 </span>            :                              int instance);
<span class="lineNum">    1672 </span>            : /*
<span class="lineNum">    1673 </span>            :  * UVD
<span class="lineNum">    1674 </span>            :  */
<span class="lineNum">    1675 </span>            : #define RADEON_MAX_UVD_HANDLES  10
<span class="lineNum">    1676 </span>            : #define RADEON_UVD_STACK_SIZE   (1024*1024)
<span class="lineNum">    1677 </span>            : #define RADEON_UVD_HEAP_SIZE    (1024*1024)
<span class="lineNum">    1678 </span>            : 
<span class="lineNum">    1679 </span>            : struct radeon_uvd {
<span class="lineNum">    1680 </span>            :         struct radeon_bo        *vcpu_bo;
<span class="lineNum">    1681 </span>            :         void                    *cpu_addr;
<span class="lineNum">    1682 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">    1683 </span>            :         atomic_t                handles[RADEON_MAX_UVD_HANDLES];
<span class="lineNum">    1684 </span>            :         struct drm_file         *filp[RADEON_MAX_UVD_HANDLES];
<span class="lineNum">    1685 </span>            :         unsigned                img_size[RADEON_MAX_UVD_HANDLES];
<span class="lineNum">    1686 </span>            :         struct delayed_work     idle_work;
<span class="lineNum">    1687 </span>            : };
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span>            : int radeon_uvd_init(struct radeon_device *rdev);
<span class="lineNum">    1690 </span>            : void radeon_uvd_fini(struct radeon_device *rdev);
<span class="lineNum">    1691 </span>            : int radeon_uvd_suspend(struct radeon_device *rdev);
<span class="lineNum">    1692 </span>            : int radeon_uvd_resume(struct radeon_device *rdev);
<span class="lineNum">    1693 </span>            : int radeon_uvd_get_create_msg(struct radeon_device *rdev, int ring,
<span class="lineNum">    1694 </span>            :                               uint32_t handle, struct radeon_fence **fence);
<span class="lineNum">    1695 </span>            : int radeon_uvd_get_destroy_msg(struct radeon_device *rdev, int ring,
<span class="lineNum">    1696 </span>            :                                uint32_t handle, struct radeon_fence **fence);
<span class="lineNum">    1697 </span>            : void radeon_uvd_force_into_uvd_segment(struct radeon_bo *rbo,
<span class="lineNum">    1698 </span>            :                                        uint32_t allowed_domains);
<span class="lineNum">    1699 </span>            : void radeon_uvd_free_handles(struct radeon_device *rdev,
<span class="lineNum">    1700 </span>            :                              struct drm_file *filp);
<span class="lineNum">    1701 </span>            : int radeon_uvd_cs_parse(struct radeon_cs_parser *parser);
<span class="lineNum">    1702 </span>            : void radeon_uvd_note_usage(struct radeon_device *rdev);
<span class="lineNum">    1703 </span>            : int radeon_uvd_calc_upll_dividers(struct radeon_device *rdev,
<span class="lineNum">    1704 </span>            :                                   unsigned vclk, unsigned dclk,
<span class="lineNum">    1705 </span>            :                                   unsigned vco_min, unsigned vco_max,
<span class="lineNum">    1706 </span>            :                                   unsigned fb_factor, unsigned fb_mask,
<span class="lineNum">    1707 </span>            :                                   unsigned pd_min, unsigned pd_max,
<span class="lineNum">    1708 </span>            :                                   unsigned pd_even,
<span class="lineNum">    1709 </span>            :                                   unsigned *optimal_fb_div,
<span class="lineNum">    1710 </span>            :                                   unsigned *optimal_vclk_div,
<span class="lineNum">    1711 </span>            :                                   unsigned *optimal_dclk_div);
<span class="lineNum">    1712 </span>            : int radeon_uvd_send_upll_ctlreq(struct radeon_device *rdev,
<span class="lineNum">    1713 </span>            :                                 unsigned cg_upll_func_cntl);
<span class="lineNum">    1714 </span>            : 
<span class="lineNum">    1715 </span>            : /*
<span class="lineNum">    1716 </span>            :  * VCE
<span class="lineNum">    1717 </span>            :  */
<span class="lineNum">    1718 </span>            : #define RADEON_MAX_VCE_HANDLES  16
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span>            : struct radeon_vce {
<span class="lineNum">    1721 </span>            :         struct radeon_bo        *vcpu_bo;
<span class="lineNum">    1722 </span>            :         uint64_t                gpu_addr;
<span class="lineNum">    1723 </span>            :         unsigned                fw_version;
<span class="lineNum">    1724 </span>            :         unsigned                fb_version;
<span class="lineNum">    1725 </span>            :         atomic_t                handles[RADEON_MAX_VCE_HANDLES];
<span class="lineNum">    1726 </span>            :         struct drm_file         *filp[RADEON_MAX_VCE_HANDLES];
<span class="lineNum">    1727 </span>            :         unsigned                img_size[RADEON_MAX_VCE_HANDLES];
<span class="lineNum">    1728 </span>            :         struct delayed_work     idle_work;
<span class="lineNum">    1729 </span>            :         uint32_t                keyselect;
<span class="lineNum">    1730 </span>            : };
<span class="lineNum">    1731 </span>            : 
<span class="lineNum">    1732 </span>            : int radeon_vce_init(struct radeon_device *rdev);
<span class="lineNum">    1733 </span>            : void radeon_vce_fini(struct radeon_device *rdev);
<span class="lineNum">    1734 </span>            : int radeon_vce_suspend(struct radeon_device *rdev);
<span class="lineNum">    1735 </span>            : int radeon_vce_resume(struct radeon_device *rdev);
<span class="lineNum">    1736 </span>            : int radeon_vce_get_create_msg(struct radeon_device *rdev, int ring,
<span class="lineNum">    1737 </span>            :                               uint32_t handle, struct radeon_fence **fence);
<span class="lineNum">    1738 </span>            : int radeon_vce_get_destroy_msg(struct radeon_device *rdev, int ring,
<span class="lineNum">    1739 </span>            :                                uint32_t handle, struct radeon_fence **fence);
<span class="lineNum">    1740 </span>            : void radeon_vce_free_handles(struct radeon_device *rdev, struct drm_file *filp);
<span class="lineNum">    1741 </span>            : void radeon_vce_note_usage(struct radeon_device *rdev);
<span class="lineNum">    1742 </span>            : int radeon_vce_cs_reloc(struct radeon_cs_parser *p, int lo, int hi, unsigned size);
<span class="lineNum">    1743 </span>            : int radeon_vce_cs_parse(struct radeon_cs_parser *p);
<span class="lineNum">    1744 </span>            : bool radeon_vce_semaphore_emit(struct radeon_device *rdev,
<span class="lineNum">    1745 </span>            :                                struct radeon_ring *ring,
<span class="lineNum">    1746 </span>            :                                struct radeon_semaphore *semaphore,
<span class="lineNum">    1747 </span>            :                                bool emit_wait);
<span class="lineNum">    1748 </span>            : void radeon_vce_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
<span class="lineNum">    1749 </span>            : void radeon_vce_fence_emit(struct radeon_device *rdev,
<span class="lineNum">    1750 </span>            :                            struct radeon_fence *fence);
<span class="lineNum">    1751 </span>            : int radeon_vce_ring_test(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1752 </span>            : int radeon_vce_ib_test(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1753 </span>            : 
<span class="lineNum">    1754 </span>            : struct r600_audio_pin {
<span class="lineNum">    1755 </span>            :         int                     channels;
<span class="lineNum">    1756 </span>            :         int                     rate;
<span class="lineNum">    1757 </span>            :         int                     bits_per_sample;
<span class="lineNum">    1758 </span>            :         u8                      status_bits;
<span class="lineNum">    1759 </span>            :         u8                      category_code;
<span class="lineNum">    1760 </span>            :         u32                     offset;
<span class="lineNum">    1761 </span>            :         bool                    connected;
<span class="lineNum">    1762 </span>            :         u32                     id;
<span class="lineNum">    1763 </span>            : };
<span class="lineNum">    1764 </span>            : 
<span class="lineNum">    1765 </span>            : struct r600_audio {
<span class="lineNum">    1766 </span>            :         bool enabled;
<span class="lineNum">    1767 </span>            :         struct r600_audio_pin pin[RADEON_MAX_AFMT_BLOCKS];
<span class="lineNum">    1768 </span>            :         int num_pins;
<span class="lineNum">    1769 </span>            :         struct radeon_audio_funcs *hdmi_funcs;
<span class="lineNum">    1770 </span>            :         struct radeon_audio_funcs *dp_funcs;
<span class="lineNum">    1771 </span>            :         struct radeon_audio_basic_funcs *funcs;
<span class="lineNum">    1772 </span>            : };
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span>            : /*
<span class="lineNum">    1775 </span>            :  * Benchmarking
<span class="lineNum">    1776 </span>            :  */
<span class="lineNum">    1777 </span>            : void radeon_benchmark(struct radeon_device *rdev, int test_number);
<span class="lineNum">    1778 </span>            : 
<span class="lineNum">    1779 </span>            : 
<span class="lineNum">    1780 </span>            : /*
<span class="lineNum">    1781 </span>            :  * Testing
<span class="lineNum">    1782 </span>            :  */
<span class="lineNum">    1783 </span>            : void radeon_test_moves(struct radeon_device *rdev);
<span class="lineNum">    1784 </span>            : void radeon_test_ring_sync(struct radeon_device *rdev,
<span class="lineNum">    1785 </span>            :                            struct radeon_ring *cpA,
<span class="lineNum">    1786 </span>            :                            struct radeon_ring *cpB);
<span class="lineNum">    1787 </span>            : void radeon_test_syncing(struct radeon_device *rdev);
<span class="lineNum">    1788 </span>            : 
<span class="lineNum">    1789 </span>            : /*
<span class="lineNum">    1790 </span>            :  * MMU Notifier
<span class="lineNum">    1791 </span>            :  */
<span class="lineNum">    1792 </span>            : #if defined(CONFIG_MMU_NOTIFIER)
<span class="lineNum">    1793 </span>            : int radeon_mn_register(struct radeon_bo *bo, unsigned long addr);
<span class="lineNum">    1794 </span>            : void radeon_mn_unregister(struct radeon_bo *bo);
<span class="lineNum">    1795 </span>            : #else
<span class="lineNum">    1796 </span>            : static inline int radeon_mn_register(struct radeon_bo *bo, unsigned long addr)
<span class="lineNum">    1797 </span>            : {
<a name="1798"><span class="lineNum">    1798 </span>            :         return -ENODEV;</a>
<span class="lineNum">    1799 </span>            : }
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 : static inline void radeon_mn_unregister(struct radeon_bo *bo) {}</span>
<span class="lineNum">    1801 </span>            : #endif
<span class="lineNum">    1802 </span>            : 
<span class="lineNum">    1803 </span>            : /*
<span class="lineNum">    1804 </span>            :  * Debugfs
<span class="lineNum">    1805 </span>            :  */
<span class="lineNum">    1806 </span>            : struct radeon_debugfs {
<span class="lineNum">    1807 </span>            :         struct drm_info_list    *files;
<span class="lineNum">    1808 </span>            :         unsigned                num_files;
<span class="lineNum">    1809 </span>            : };
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span>            : int radeon_debugfs_add_files(struct radeon_device *rdev,
<span class="lineNum">    1812 </span>            :                              struct drm_info_list *files,
<span class="lineNum">    1813 </span>            :                              unsigned nfiles);
<span class="lineNum">    1814 </span>            : int radeon_debugfs_fence_init(struct radeon_device *rdev);
<span class="lineNum">    1815 </span>            : 
<span class="lineNum">    1816 </span>            : /*
<span class="lineNum">    1817 </span>            :  * ASIC ring specific functions.
<span class="lineNum">    1818 </span>            :  */
<span class="lineNum">    1819 </span>            : struct radeon_asic_ring {
<span class="lineNum">    1820 </span>            :         /* ring read/write ptr handling */
<span class="lineNum">    1821 </span>            :         u32 (*get_rptr)(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1822 </span>            :         u32 (*get_wptr)(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1823 </span>            :         void (*set_wptr)(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1824 </span>            : 
<span class="lineNum">    1825 </span>            :         /* validating and patching of IBs */
<span class="lineNum">    1826 </span>            :         int (*ib_parse)(struct radeon_device *rdev, struct radeon_ib *ib);
<span class="lineNum">    1827 </span>            :         int (*cs_parse)(struct radeon_cs_parser *p);
<span class="lineNum">    1828 </span>            : 
<span class="lineNum">    1829 </span>            :         /* command emmit functions */
<span class="lineNum">    1830 </span>            :         void (*ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
<span class="lineNum">    1831 </span>            :         void (*emit_fence)(struct radeon_device *rdev, struct radeon_fence *fence);
<span class="lineNum">    1832 </span>            :         void (*hdp_flush)(struct radeon_device *rdev, struct radeon_ring *ring);
<span class="lineNum">    1833 </span>            :         bool (*emit_semaphore)(struct radeon_device *rdev, struct radeon_ring *cp,
<span class="lineNum">    1834 </span>            :                                struct radeon_semaphore *semaphore, bool emit_wait);
<span class="lineNum">    1835 </span>            :         void (*vm_flush)(struct radeon_device *rdev, struct radeon_ring *ring,
<span class="lineNum">    1836 </span>            :                          unsigned vm_id, uint64_t pd_addr);
<span class="lineNum">    1837 </span>            : 
<span class="lineNum">    1838 </span>            :         /* testing functions */
<span class="lineNum">    1839 </span>            :         int (*ring_test)(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1840 </span>            :         int (*ib_test)(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1841 </span>            :         bool (*is_lockup)(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span>            :         /* deprecated */
<span class="lineNum">    1844 </span>            :         void (*ring_start)(struct radeon_device *rdev, struct radeon_ring *cp);
<span class="lineNum">    1845 </span>            : };
<span class="lineNum">    1846 </span>            : 
<span class="lineNum">    1847 </span>            : /*
<span class="lineNum">    1848 </span>            :  * ASIC specific functions.
<span class="lineNum">    1849 </span>            :  */
<span class="lineNum">    1850 </span>            : struct radeon_asic {
<span class="lineNum">    1851 </span>            :         int (*init)(struct radeon_device *rdev);
<span class="lineNum">    1852 </span>            :         void (*fini)(struct radeon_device *rdev);
<span class="lineNum">    1853 </span>            :         int (*resume)(struct radeon_device *rdev);
<span class="lineNum">    1854 </span>            :         int (*suspend)(struct radeon_device *rdev);
<span class="lineNum">    1855 </span>            :         void (*vga_set_state)(struct radeon_device *rdev, bool state);
<span class="lineNum">    1856 </span>            :         int (*asic_reset)(struct radeon_device *rdev);
<span class="lineNum">    1857 </span>            :         /* Flush the HDP cache via MMIO */
<span class="lineNum">    1858 </span>            :         void (*mmio_hdp_flush)(struct radeon_device *rdev);
<span class="lineNum">    1859 </span>            :         /* check if 3D engine is idle */
<span class="lineNum">    1860 </span>            :         bool (*gui_idle)(struct radeon_device *rdev);
<span class="lineNum">    1861 </span>            :         /* wait for mc_idle */
<span class="lineNum">    1862 </span>            :         int (*mc_wait_for_idle)(struct radeon_device *rdev);
<span class="lineNum">    1863 </span>            :         /* get the reference clock */
<span class="lineNum">    1864 </span>            :         u32 (*get_xclk)(struct radeon_device *rdev);
<span class="lineNum">    1865 </span>            :         /* get the gpu clock counter */
<span class="lineNum">    1866 </span>            :         uint64_t (*get_gpu_clock_counter)(struct radeon_device *rdev);
<span class="lineNum">    1867 </span>            :         /* get register for info ioctl */
<span class="lineNum">    1868 </span>            :         int (*get_allowed_info_register)(struct radeon_device *rdev, u32 reg, u32 *val);
<span class="lineNum">    1869 </span>            :         /* gart */
<span class="lineNum">    1870 </span>            :         struct {
<span class="lineNum">    1871 </span>            :                 void (*tlb_flush)(struct radeon_device *rdev);
<span class="lineNum">    1872 </span>            :                 uint64_t (*get_page_entry)(uint64_t addr, uint32_t flags);
<span class="lineNum">    1873 </span>            :                 void (*set_page)(struct radeon_device *rdev, unsigned i,
<span class="lineNum">    1874 </span>            :                                  uint64_t entry);
<span class="lineNum">    1875 </span>            :         } gart;
<span class="lineNum">    1876 </span>            :         struct {
<span class="lineNum">    1877 </span>            :                 int (*init)(struct radeon_device *rdev);
<span class="lineNum">    1878 </span>            :                 void (*fini)(struct radeon_device *rdev);
<span class="lineNum">    1879 </span>            :                 void (*copy_pages)(struct radeon_device *rdev,
<span class="lineNum">    1880 </span>            :                                    struct radeon_ib *ib,
<span class="lineNum">    1881 </span>            :                                    uint64_t pe, uint64_t src,
<span class="lineNum">    1882 </span>            :                                    unsigned count);
<span class="lineNum">    1883 </span>            :                 void (*write_pages)(struct radeon_device *rdev,
<span class="lineNum">    1884 </span>            :                                     struct radeon_ib *ib,
<span class="lineNum">    1885 </span>            :                                     uint64_t pe,
<span class="lineNum">    1886 </span>            :                                     uint64_t addr, unsigned count,
<span class="lineNum">    1887 </span>            :                                     uint32_t incr, uint32_t flags);
<span class="lineNum">    1888 </span>            :                 void (*set_pages)(struct radeon_device *rdev,
<span class="lineNum">    1889 </span>            :                                   struct radeon_ib *ib,
<span class="lineNum">    1890 </span>            :                                   uint64_t pe,
<span class="lineNum">    1891 </span>            :                                   uint64_t addr, unsigned count,
<span class="lineNum">    1892 </span>            :                                   uint32_t incr, uint32_t flags);
<span class="lineNum">    1893 </span>            :                 void (*pad_ib)(struct radeon_ib *ib);
<span class="lineNum">    1894 </span>            :         } vm;
<span class="lineNum">    1895 </span>            :         /* ring specific callbacks */
<span class="lineNum">    1896 </span>            :         struct radeon_asic_ring *ring[RADEON_NUM_RINGS];
<span class="lineNum">    1897 </span>            :         /* irqs */
<span class="lineNum">    1898 </span>            :         struct {
<span class="lineNum">    1899 </span>            :                 int (*set)(struct radeon_device *rdev);
<span class="lineNum">    1900 </span>            :                 int (*process)(struct radeon_device *rdev);
<span class="lineNum">    1901 </span>            :         } irq;
<span class="lineNum">    1902 </span>            :         /* displays */
<span class="lineNum">    1903 </span>            :         struct {
<span class="lineNum">    1904 </span>            :                 /* display watermarks */
<span class="lineNum">    1905 </span>            :                 void (*bandwidth_update)(struct radeon_device *rdev);
<span class="lineNum">    1906 </span>            :                 /* get frame count */
<span class="lineNum">    1907 </span>            :                 u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
<span class="lineNum">    1908 </span>            :                 /* wait for vblank */
<span class="lineNum">    1909 </span>            :                 void (*wait_for_vblank)(struct radeon_device *rdev, int crtc);
<span class="lineNum">    1910 </span>            :                 /* set backlight level */
<span class="lineNum">    1911 </span>            :                 void (*set_backlight_level)(struct radeon_encoder *radeon_encoder, u8 level);
<span class="lineNum">    1912 </span>            :                 /* get backlight level */
<span class="lineNum">    1913 </span>            :                 u8 (*get_backlight_level)(struct radeon_encoder *radeon_encoder);
<span class="lineNum">    1914 </span>            :                 /* audio callbacks */
<span class="lineNum">    1915 </span>            :                 void (*hdmi_enable)(struct drm_encoder *encoder, bool enable);
<span class="lineNum">    1916 </span>            :                 void (*hdmi_setmode)(struct drm_encoder *encoder, struct drm_display_mode *mode);
<span class="lineNum">    1917 </span>            :         } display;
<span class="lineNum">    1918 </span>            :         /* copy functions for bo handling */
<span class="lineNum">    1919 </span>            :         struct {
<span class="lineNum">    1920 </span>            :                 struct radeon_fence *(*blit)(struct radeon_device *rdev,
<span class="lineNum">    1921 </span>            :                                              uint64_t src_offset,
<span class="lineNum">    1922 </span>            :                                              uint64_t dst_offset,
<span class="lineNum">    1923 </span>            :                                              unsigned num_gpu_pages,
<span class="lineNum">    1924 </span>            :                                              struct reservation_object *resv);
<span class="lineNum">    1925 </span>            :                 u32 blit_ring_index;
<span class="lineNum">    1926 </span>            :                 struct radeon_fence *(*dma)(struct radeon_device *rdev,
<span class="lineNum">    1927 </span>            :                                             uint64_t src_offset,
<span class="lineNum">    1928 </span>            :                                             uint64_t dst_offset,
<span class="lineNum">    1929 </span>            :                                             unsigned num_gpu_pages,
<span class="lineNum">    1930 </span>            :                                             struct reservation_object *resv);
<span class="lineNum">    1931 </span>            :                 u32 dma_ring_index;
<span class="lineNum">    1932 </span>            :                 /* method used for bo copy */
<span class="lineNum">    1933 </span>            :                 struct radeon_fence *(*copy)(struct radeon_device *rdev,
<span class="lineNum">    1934 </span>            :                                              uint64_t src_offset,
<span class="lineNum">    1935 </span>            :                                              uint64_t dst_offset,
<span class="lineNum">    1936 </span>            :                                              unsigned num_gpu_pages,
<span class="lineNum">    1937 </span>            :                                              struct reservation_object *resv);
<span class="lineNum">    1938 </span>            :                 /* ring used for bo copies */
<span class="lineNum">    1939 </span>            :                 u32 copy_ring_index;
<span class="lineNum">    1940 </span>            :         } copy;
<span class="lineNum">    1941 </span>            :         /* surfaces */
<span class="lineNum">    1942 </span>            :         struct {
<span class="lineNum">    1943 </span>            :                 int (*set_reg)(struct radeon_device *rdev, int reg,
<span class="lineNum">    1944 </span>            :                                        uint32_t tiling_flags, uint32_t pitch,
<span class="lineNum">    1945 </span>            :                                        uint32_t offset, uint32_t obj_size);
<span class="lineNum">    1946 </span>            :                 void (*clear_reg)(struct radeon_device *rdev, int reg);
<span class="lineNum">    1947 </span>            :         } surface;
<span class="lineNum">    1948 </span>            :         /* hotplug detect */
<span class="lineNum">    1949 </span>            :         struct {
<span class="lineNum">    1950 </span>            :                 void (*init)(struct radeon_device *rdev);
<span class="lineNum">    1951 </span>            :                 void (*fini)(struct radeon_device *rdev);
<span class="lineNum">    1952 </span>            :                 bool (*sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
<span class="lineNum">    1953 </span>            :                 void (*set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
<span class="lineNum">    1954 </span>            :         } hpd;
<span class="lineNum">    1955 </span>            :         /* static power management */
<span class="lineNum">    1956 </span>            :         struct {
<span class="lineNum">    1957 </span>            :                 void (*misc)(struct radeon_device *rdev);
<span class="lineNum">    1958 </span>            :                 void (*prepare)(struct radeon_device *rdev);
<span class="lineNum">    1959 </span>            :                 void (*finish)(struct radeon_device *rdev);
<span class="lineNum">    1960 </span>            :                 void (*init_profile)(struct radeon_device *rdev);
<span class="lineNum">    1961 </span>            :                 void (*get_dynpm_state)(struct radeon_device *rdev);
<span class="lineNum">    1962 </span>            :                 uint32_t (*get_engine_clock)(struct radeon_device *rdev);
<span class="lineNum">    1963 </span>            :                 void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
<span class="lineNum">    1964 </span>            :                 uint32_t (*get_memory_clock)(struct radeon_device *rdev);
<span class="lineNum">    1965 </span>            :                 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
<span class="lineNum">    1966 </span>            :                 int (*get_pcie_lanes)(struct radeon_device *rdev);
<span class="lineNum">    1967 </span>            :                 void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
<span class="lineNum">    1968 </span>            :                 void (*set_clock_gating)(struct radeon_device *rdev, int enable);
<span class="lineNum">    1969 </span>            :                 int (*set_uvd_clocks)(struct radeon_device *rdev, u32 vclk, u32 dclk);
<span class="lineNum">    1970 </span>            :                 int (*set_vce_clocks)(struct radeon_device *rdev, u32 evclk, u32 ecclk);
<span class="lineNum">    1971 </span>            :                 int (*get_temperature)(struct radeon_device *rdev);
<span class="lineNum">    1972 </span>            :         } pm;
<span class="lineNum">    1973 </span>            :         /* dynamic power management */
<span class="lineNum">    1974 </span>            :         struct {
<span class="lineNum">    1975 </span>            :                 int (*init)(struct radeon_device *rdev);
<span class="lineNum">    1976 </span>            :                 void (*setup_asic)(struct radeon_device *rdev);
<span class="lineNum">    1977 </span>            :                 int (*enable)(struct radeon_device *rdev);
<span class="lineNum">    1978 </span>            :                 int (*late_enable)(struct radeon_device *rdev);
<span class="lineNum">    1979 </span>            :                 void (*disable)(struct radeon_device *rdev);
<span class="lineNum">    1980 </span>            :                 int (*pre_set_power_state)(struct radeon_device *rdev);
<span class="lineNum">    1981 </span>            :                 int (*set_power_state)(struct radeon_device *rdev);
<span class="lineNum">    1982 </span>            :                 void (*post_set_power_state)(struct radeon_device *rdev);
<span class="lineNum">    1983 </span>            :                 void (*display_configuration_changed)(struct radeon_device *rdev);
<span class="lineNum">    1984 </span>            :                 void (*fini)(struct radeon_device *rdev);
<span class="lineNum">    1985 </span>            :                 u32 (*get_sclk)(struct radeon_device *rdev, bool low);
<span class="lineNum">    1986 </span>            :                 u32 (*get_mclk)(struct radeon_device *rdev, bool low);
<span class="lineNum">    1987 </span>            :                 void (*print_power_state)(struct radeon_device *rdev, struct radeon_ps *ps);
<span class="lineNum">    1988 </span>            :                 void (*debugfs_print_current_performance_level)(struct radeon_device *rdev, struct seq_file *m);
<span class="lineNum">    1989 </span>            :                 int (*force_performance_level)(struct radeon_device *rdev, enum radeon_dpm_forced_level level);
<span class="lineNum">    1990 </span>            :                 bool (*vblank_too_short)(struct radeon_device *rdev);
<span class="lineNum">    1991 </span>            :                 void (*powergate_uvd)(struct radeon_device *rdev, bool gate);
<span class="lineNum">    1992 </span>            :                 void (*enable_bapm)(struct radeon_device *rdev, bool enable);
<span class="lineNum">    1993 </span>            :                 void (*fan_ctrl_set_mode)(struct radeon_device *rdev, u32 mode);
<span class="lineNum">    1994 </span>            :                 u32 (*fan_ctrl_get_mode)(struct radeon_device *rdev);
<span class="lineNum">    1995 </span>            :                 int (*set_fan_speed_percent)(struct radeon_device *rdev, u32 speed);
<span class="lineNum">    1996 </span>            :                 int (*get_fan_speed_percent)(struct radeon_device *rdev, u32 *speed);
<span class="lineNum">    1997 </span>            :                 u32 (*get_current_sclk)(struct radeon_device *rdev);
<span class="lineNum">    1998 </span>            :                 u32 (*get_current_mclk)(struct radeon_device *rdev);
<span class="lineNum">    1999 </span>            :         } dpm;
<span class="lineNum">    2000 </span>            :         /* pageflipping */
<span class="lineNum">    2001 </span>            :         struct {
<span class="lineNum">    2002 </span>            :                 void (*page_flip)(struct radeon_device *rdev, int crtc, u64 crtc_base);
<span class="lineNum">    2003 </span>            :                 bool (*page_flip_pending)(struct radeon_device *rdev, int crtc);
<span class="lineNum">    2004 </span>            :         } pflip;
<span class="lineNum">    2005 </span>            : };
<span class="lineNum">    2006 </span>            : 
<span class="lineNum">    2007 </span>            : /*
<span class="lineNum">    2008 </span>            :  * Asic structures
<span class="lineNum">    2009 </span>            :  */
<span class="lineNum">    2010 </span>            : struct r100_asic {
<span class="lineNum">    2011 </span>            :         const unsigned          *reg_safe_bm;
<span class="lineNum">    2012 </span>            :         unsigned                reg_safe_bm_size;
<span class="lineNum">    2013 </span>            :         u32                     hdp_cntl;
<span class="lineNum">    2014 </span>            : };
<span class="lineNum">    2015 </span>            : 
<span class="lineNum">    2016 </span>            : struct r300_asic {
<span class="lineNum">    2017 </span>            :         const unsigned          *reg_safe_bm;
<span class="lineNum">    2018 </span>            :         unsigned                reg_safe_bm_size;
<span class="lineNum">    2019 </span>            :         u32                     resync_scratch;
<span class="lineNum">    2020 </span>            :         u32                     hdp_cntl;
<span class="lineNum">    2021 </span>            : };
<span class="lineNum">    2022 </span>            : 
<span class="lineNum">    2023 </span>            : struct r600_asic {
<span class="lineNum">    2024 </span>            :         unsigned                max_pipes;
<span class="lineNum">    2025 </span>            :         unsigned                max_tile_pipes;
<span class="lineNum">    2026 </span>            :         unsigned                max_simds;
<span class="lineNum">    2027 </span>            :         unsigned                max_backends;
<span class="lineNum">    2028 </span>            :         unsigned                max_gprs;
<span class="lineNum">    2029 </span>            :         unsigned                max_threads;
<span class="lineNum">    2030 </span>            :         unsigned                max_stack_entries;
<span class="lineNum">    2031 </span>            :         unsigned                max_hw_contexts;
<span class="lineNum">    2032 </span>            :         unsigned                max_gs_threads;
<span class="lineNum">    2033 </span>            :         unsigned                sx_max_export_size;
<span class="lineNum">    2034 </span>            :         unsigned                sx_max_export_pos_size;
<span class="lineNum">    2035 </span>            :         unsigned                sx_max_export_smx_size;
<span class="lineNum">    2036 </span>            :         unsigned                sq_num_cf_insts;
<span class="lineNum">    2037 </span>            :         unsigned                tiling_nbanks;
<span class="lineNum">    2038 </span>            :         unsigned                tiling_npipes;
<span class="lineNum">    2039 </span>            :         unsigned                tiling_group_size;
<span class="lineNum">    2040 </span>            :         unsigned                tile_config;
<span class="lineNum">    2041 </span>            :         unsigned                backend_map;
<span class="lineNum">    2042 </span>            :         unsigned                active_simds;
<span class="lineNum">    2043 </span>            : };
<span class="lineNum">    2044 </span>            : 
<span class="lineNum">    2045 </span>            : struct rv770_asic {
<span class="lineNum">    2046 </span>            :         unsigned                max_pipes;
<span class="lineNum">    2047 </span>            :         unsigned                max_tile_pipes;
<span class="lineNum">    2048 </span>            :         unsigned                max_simds;
<span class="lineNum">    2049 </span>            :         unsigned                max_backends;
<span class="lineNum">    2050 </span>            :         unsigned                max_gprs;
<span class="lineNum">    2051 </span>            :         unsigned                max_threads;
<span class="lineNum">    2052 </span>            :         unsigned                max_stack_entries;
<span class="lineNum">    2053 </span>            :         unsigned                max_hw_contexts;
<span class="lineNum">    2054 </span>            :         unsigned                max_gs_threads;
<span class="lineNum">    2055 </span>            :         unsigned                sx_max_export_size;
<span class="lineNum">    2056 </span>            :         unsigned                sx_max_export_pos_size;
<span class="lineNum">    2057 </span>            :         unsigned                sx_max_export_smx_size;
<span class="lineNum">    2058 </span>            :         unsigned                sq_num_cf_insts;
<span class="lineNum">    2059 </span>            :         unsigned                sx_num_of_sets;
<span class="lineNum">    2060 </span>            :         unsigned                sc_prim_fifo_size;
<span class="lineNum">    2061 </span>            :         unsigned                sc_hiz_tile_fifo_size;
<span class="lineNum">    2062 </span>            :         unsigned                sc_earlyz_tile_fifo_fize;
<span class="lineNum">    2063 </span>            :         unsigned                tiling_nbanks;
<span class="lineNum">    2064 </span>            :         unsigned                tiling_npipes;
<span class="lineNum">    2065 </span>            :         unsigned                tiling_group_size;
<span class="lineNum">    2066 </span>            :         unsigned                tile_config;
<span class="lineNum">    2067 </span>            :         unsigned                backend_map;
<span class="lineNum">    2068 </span>            :         unsigned                active_simds;
<span class="lineNum">    2069 </span>            : };
<span class="lineNum">    2070 </span>            : 
<span class="lineNum">    2071 </span>            : struct evergreen_asic {
<span class="lineNum">    2072 </span>            :         unsigned num_ses;
<span class="lineNum">    2073 </span>            :         unsigned max_pipes;
<span class="lineNum">    2074 </span>            :         unsigned max_tile_pipes;
<span class="lineNum">    2075 </span>            :         unsigned max_simds;
<span class="lineNum">    2076 </span>            :         unsigned max_backends;
<span class="lineNum">    2077 </span>            :         unsigned max_gprs;
<span class="lineNum">    2078 </span>            :         unsigned max_threads;
<span class="lineNum">    2079 </span>            :         unsigned max_stack_entries;
<span class="lineNum">    2080 </span>            :         unsigned max_hw_contexts;
<span class="lineNum">    2081 </span>            :         unsigned max_gs_threads;
<span class="lineNum">    2082 </span>            :         unsigned sx_max_export_size;
<span class="lineNum">    2083 </span>            :         unsigned sx_max_export_pos_size;
<span class="lineNum">    2084 </span>            :         unsigned sx_max_export_smx_size;
<span class="lineNum">    2085 </span>            :         unsigned sq_num_cf_insts;
<span class="lineNum">    2086 </span>            :         unsigned sx_num_of_sets;
<span class="lineNum">    2087 </span>            :         unsigned sc_prim_fifo_size;
<span class="lineNum">    2088 </span>            :         unsigned sc_hiz_tile_fifo_size;
<span class="lineNum">    2089 </span>            :         unsigned sc_earlyz_tile_fifo_size;
<span class="lineNum">    2090 </span>            :         unsigned tiling_nbanks;
<span class="lineNum">    2091 </span>            :         unsigned tiling_npipes;
<span class="lineNum">    2092 </span>            :         unsigned tiling_group_size;
<span class="lineNum">    2093 </span>            :         unsigned tile_config;
<span class="lineNum">    2094 </span>            :         unsigned backend_map;
<span class="lineNum">    2095 </span>            :         unsigned active_simds;
<span class="lineNum">    2096 </span>            : };
<span class="lineNum">    2097 </span>            : 
<span class="lineNum">    2098 </span>            : struct cayman_asic {
<span class="lineNum">    2099 </span>            :         unsigned max_shader_engines;
<span class="lineNum">    2100 </span>            :         unsigned max_pipes_per_simd;
<span class="lineNum">    2101 </span>            :         unsigned max_tile_pipes;
<span class="lineNum">    2102 </span>            :         unsigned max_simds_per_se;
<span class="lineNum">    2103 </span>            :         unsigned max_backends_per_se;
<span class="lineNum">    2104 </span>            :         unsigned max_texture_channel_caches;
<span class="lineNum">    2105 </span>            :         unsigned max_gprs;
<span class="lineNum">    2106 </span>            :         unsigned max_threads;
<span class="lineNum">    2107 </span>            :         unsigned max_gs_threads;
<span class="lineNum">    2108 </span>            :         unsigned max_stack_entries;
<span class="lineNum">    2109 </span>            :         unsigned sx_num_of_sets;
<span class="lineNum">    2110 </span>            :         unsigned sx_max_export_size;
<span class="lineNum">    2111 </span>            :         unsigned sx_max_export_pos_size;
<span class="lineNum">    2112 </span>            :         unsigned sx_max_export_smx_size;
<span class="lineNum">    2113 </span>            :         unsigned max_hw_contexts;
<span class="lineNum">    2114 </span>            :         unsigned sq_num_cf_insts;
<span class="lineNum">    2115 </span>            :         unsigned sc_prim_fifo_size;
<span class="lineNum">    2116 </span>            :         unsigned sc_hiz_tile_fifo_size;
<span class="lineNum">    2117 </span>            :         unsigned sc_earlyz_tile_fifo_size;
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span>            :         unsigned num_shader_engines;
<span class="lineNum">    2120 </span>            :         unsigned num_shader_pipes_per_simd;
<span class="lineNum">    2121 </span>            :         unsigned num_tile_pipes;
<span class="lineNum">    2122 </span>            :         unsigned num_simds_per_se;
<span class="lineNum">    2123 </span>            :         unsigned num_backends_per_se;
<span class="lineNum">    2124 </span>            :         unsigned backend_disable_mask_per_asic;
<span class="lineNum">    2125 </span>            :         unsigned backend_map;
<span class="lineNum">    2126 </span>            :         unsigned num_texture_channel_caches;
<span class="lineNum">    2127 </span>            :         unsigned mem_max_burst_length_bytes;
<span class="lineNum">    2128 </span>            :         unsigned mem_row_size_in_kb;
<span class="lineNum">    2129 </span>            :         unsigned shader_engine_tile_size;
<span class="lineNum">    2130 </span>            :         unsigned num_gpus;
<span class="lineNum">    2131 </span>            :         unsigned multi_gpu_tile_size;
<span class="lineNum">    2132 </span>            : 
<span class="lineNum">    2133 </span>            :         unsigned tile_config;
<span class="lineNum">    2134 </span>            :         unsigned active_simds;
<span class="lineNum">    2135 </span>            : };
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span>            : struct si_asic {
<span class="lineNum">    2138 </span>            :         unsigned max_shader_engines;
<span class="lineNum">    2139 </span>            :         unsigned max_tile_pipes;
<span class="lineNum">    2140 </span>            :         unsigned max_cu_per_sh;
<span class="lineNum">    2141 </span>            :         unsigned max_sh_per_se;
<span class="lineNum">    2142 </span>            :         unsigned max_backends_per_se;
<span class="lineNum">    2143 </span>            :         unsigned max_texture_channel_caches;
<span class="lineNum">    2144 </span>            :         unsigned max_gprs;
<span class="lineNum">    2145 </span>            :         unsigned max_gs_threads;
<span class="lineNum">    2146 </span>            :         unsigned max_hw_contexts;
<span class="lineNum">    2147 </span>            :         unsigned sc_prim_fifo_size_frontend;
<span class="lineNum">    2148 </span>            :         unsigned sc_prim_fifo_size_backend;
<span class="lineNum">    2149 </span>            :         unsigned sc_hiz_tile_fifo_size;
<span class="lineNum">    2150 </span>            :         unsigned sc_earlyz_tile_fifo_size;
<span class="lineNum">    2151 </span>            : 
<span class="lineNum">    2152 </span>            :         unsigned num_tile_pipes;
<span class="lineNum">    2153 </span>            :         unsigned backend_enable_mask;
<span class="lineNum">    2154 </span>            :         unsigned backend_disable_mask_per_asic;
<span class="lineNum">    2155 </span>            :         unsigned backend_map;
<span class="lineNum">    2156 </span>            :         unsigned num_texture_channel_caches;
<span class="lineNum">    2157 </span>            :         unsigned mem_max_burst_length_bytes;
<span class="lineNum">    2158 </span>            :         unsigned mem_row_size_in_kb;
<span class="lineNum">    2159 </span>            :         unsigned shader_engine_tile_size;
<span class="lineNum">    2160 </span>            :         unsigned num_gpus;
<span class="lineNum">    2161 </span>            :         unsigned multi_gpu_tile_size;
<span class="lineNum">    2162 </span>            : 
<span class="lineNum">    2163 </span>            :         unsigned tile_config;
<span class="lineNum">    2164 </span>            :         uint32_t tile_mode_array[32];
<span class="lineNum">    2165 </span>            :         uint32_t active_cus;
<span class="lineNum">    2166 </span>            : };
<span class="lineNum">    2167 </span>            : 
<span class="lineNum">    2168 </span>            : struct cik_asic {
<span class="lineNum">    2169 </span>            :         unsigned max_shader_engines;
<span class="lineNum">    2170 </span>            :         unsigned max_tile_pipes;
<span class="lineNum">    2171 </span>            :         unsigned max_cu_per_sh;
<span class="lineNum">    2172 </span>            :         unsigned max_sh_per_se;
<span class="lineNum">    2173 </span>            :         unsigned max_backends_per_se;
<span class="lineNum">    2174 </span>            :         unsigned max_texture_channel_caches;
<span class="lineNum">    2175 </span>            :         unsigned max_gprs;
<span class="lineNum">    2176 </span>            :         unsigned max_gs_threads;
<span class="lineNum">    2177 </span>            :         unsigned max_hw_contexts;
<span class="lineNum">    2178 </span>            :         unsigned sc_prim_fifo_size_frontend;
<span class="lineNum">    2179 </span>            :         unsigned sc_prim_fifo_size_backend;
<span class="lineNum">    2180 </span>            :         unsigned sc_hiz_tile_fifo_size;
<span class="lineNum">    2181 </span>            :         unsigned sc_earlyz_tile_fifo_size;
<span class="lineNum">    2182 </span>            : 
<span class="lineNum">    2183 </span>            :         unsigned num_tile_pipes;
<span class="lineNum">    2184 </span>            :         unsigned backend_enable_mask;
<span class="lineNum">    2185 </span>            :         unsigned backend_disable_mask_per_asic;
<span class="lineNum">    2186 </span>            :         unsigned backend_map;
<span class="lineNum">    2187 </span>            :         unsigned num_texture_channel_caches;
<span class="lineNum">    2188 </span>            :         unsigned mem_max_burst_length_bytes;
<span class="lineNum">    2189 </span>            :         unsigned mem_row_size_in_kb;
<span class="lineNum">    2190 </span>            :         unsigned shader_engine_tile_size;
<span class="lineNum">    2191 </span>            :         unsigned num_gpus;
<span class="lineNum">    2192 </span>            :         unsigned multi_gpu_tile_size;
<span class="lineNum">    2193 </span>            : 
<span class="lineNum">    2194 </span>            :         unsigned tile_config;
<span class="lineNum">    2195 </span>            :         uint32_t tile_mode_array[32];
<span class="lineNum">    2196 </span>            :         uint32_t macrotile_mode_array[16];
<span class="lineNum">    2197 </span>            :         uint32_t active_cus;
<span class="lineNum">    2198 </span>            : };
<span class="lineNum">    2199 </span>            : 
<span class="lineNum">    2200 </span>            : union radeon_asic_config {
<span class="lineNum">    2201 </span>            :         struct r300_asic        r300;
<span class="lineNum">    2202 </span>            :         struct r100_asic        r100;
<span class="lineNum">    2203 </span>            :         struct r600_asic        r600;
<span class="lineNum">    2204 </span>            :         struct rv770_asic       rv770;
<span class="lineNum">    2205 </span>            :         struct evergreen_asic   evergreen;
<span class="lineNum">    2206 </span>            :         struct cayman_asic      cayman;
<span class="lineNum">    2207 </span>            :         struct si_asic          si;
<span class="lineNum">    2208 </span>            :         struct cik_asic         cik;
<span class="lineNum">    2209 </span>            : };
<span class="lineNum">    2210 </span>            : 
<span class="lineNum">    2211 </span>            : /*
<span class="lineNum">    2212 </span>            :  * asic initizalization from radeon_asic.c
<span class="lineNum">    2213 </span>            :  */
<span class="lineNum">    2214 </span>            : void radeon_agp_disable(struct radeon_device *rdev);
<span class="lineNum">    2215 </span>            : int radeon_asic_init(struct radeon_device *rdev);
<span class="lineNum">    2216 </span>            : 
<span class="lineNum">    2217 </span>            : 
<span class="lineNum">    2218 </span>            : /*
<span class="lineNum">    2219 </span>            :  * IOCTL.
<span class="lineNum">    2220 </span>            :  */
<span class="lineNum">    2221 </span>            : int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2222 </span>            :                           struct drm_file *filp);
<span class="lineNum">    2223 </span>            : int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2224 </span>            :                             struct drm_file *filp);
<span class="lineNum">    2225 </span>            : int radeon_gem_userptr_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2226 </span>            :                              struct drm_file *filp);
<span class="lineNum">    2227 </span>            : int radeon_gem_pin_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2228 </span>            :                          struct drm_file *file_priv);
<span class="lineNum">    2229 </span>            : int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2230 </span>            :                            struct drm_file *file_priv);
<span class="lineNum">    2231 </span>            : int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2232 </span>            :                             struct drm_file *file_priv);
<span class="lineNum">    2233 </span>            : int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2234 </span>            :                            struct drm_file *file_priv);
<span class="lineNum">    2235 </span>            : int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2236 </span>            :                                 struct drm_file *filp);
<span class="lineNum">    2237 </span>            : int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2238 </span>            :                           struct drm_file *filp);
<span class="lineNum">    2239 </span>            : int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2240 </span>            :                           struct drm_file *filp);
<span class="lineNum">    2241 </span>            : int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2242 </span>            :                               struct drm_file *filp);
<span class="lineNum">    2243 </span>            : int radeon_gem_va_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2244 </span>            :                           struct drm_file *filp);
<span class="lineNum">    2245 </span>            : int radeon_gem_op_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2246 </span>            :                         struct drm_file *filp);
<span class="lineNum">    2247 </span>            : int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
<span class="lineNum">    2248 </span>            : int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2249 </span>            :                                 struct drm_file *filp);
<span class="lineNum">    2250 </span>            : int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2251 </span>            :                                 struct drm_file *filp);
<span class="lineNum">    2252 </span>            : 
<span class="lineNum">    2253 </span>            : /* VRAM scratch page for HDP bug, default vram page */
<span class="lineNum">    2254 </span>            : struct r600_vram_scratch {
<span class="lineNum">    2255 </span>            :         struct radeon_bo                *robj;
<span class="lineNum">    2256 </span>            :         volatile uint32_t               *ptr;
<span class="lineNum">    2257 </span>            :         u64                             gpu_addr;
<span class="lineNum">    2258 </span>            : };
<span class="lineNum">    2259 </span>            : 
<span class="lineNum">    2260 </span>            : /*
<span class="lineNum">    2261 </span>            :  * ACPI
<span class="lineNum">    2262 </span>            :  */
<span class="lineNum">    2263 </span>            : struct radeon_atif_notification_cfg {
<span class="lineNum">    2264 </span>            :         bool enabled;
<span class="lineNum">    2265 </span>            :         int command_code;
<span class="lineNum">    2266 </span>            : };
<span class="lineNum">    2267 </span>            : 
<span class="lineNum">    2268 </span>            : struct radeon_atif_notifications {
<span class="lineNum">    2269 </span>            :         bool display_switch;
<span class="lineNum">    2270 </span>            :         bool expansion_mode_change;
<span class="lineNum">    2271 </span>            :         bool thermal_state;
<span class="lineNum">    2272 </span>            :         bool forced_power_state;
<span class="lineNum">    2273 </span>            :         bool system_power_state;
<span class="lineNum">    2274 </span>            :         bool display_conf_change;
<span class="lineNum">    2275 </span>            :         bool px_gfx_switch;
<span class="lineNum">    2276 </span>            :         bool brightness_change;
<span class="lineNum">    2277 </span>            :         bool dgpu_display_event;
<span class="lineNum">    2278 </span>            : };
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span>            : struct radeon_atif_functions {
<span class="lineNum">    2281 </span>            :         bool system_params;
<span class="lineNum">    2282 </span>            :         bool sbios_requests;
<span class="lineNum">    2283 </span>            :         bool select_active_disp;
<span class="lineNum">    2284 </span>            :         bool lid_state;
<span class="lineNum">    2285 </span>            :         bool get_tv_standard;
<span class="lineNum">    2286 </span>            :         bool set_tv_standard;
<span class="lineNum">    2287 </span>            :         bool get_panel_expansion_mode;
<span class="lineNum">    2288 </span>            :         bool set_panel_expansion_mode;
<span class="lineNum">    2289 </span>            :         bool temperature_change;
<span class="lineNum">    2290 </span>            :         bool graphics_device_types;
<span class="lineNum">    2291 </span>            : };
<span class="lineNum">    2292 </span>            : 
<span class="lineNum">    2293 </span>            : struct radeon_atif {
<span class="lineNum">    2294 </span>            :         struct radeon_atif_notifications notifications;
<span class="lineNum">    2295 </span>            :         struct radeon_atif_functions functions;
<span class="lineNum">    2296 </span>            :         struct radeon_atif_notification_cfg notification_cfg;
<span class="lineNum">    2297 </span>            :         struct radeon_encoder *encoder_for_bl;
<span class="lineNum">    2298 </span>            : };
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span>            : struct radeon_atcs_functions {
<span class="lineNum">    2301 </span>            :         bool get_ext_state;
<span class="lineNum">    2302 </span>            :         bool pcie_perf_req;
<span class="lineNum">    2303 </span>            :         bool pcie_dev_rdy;
<span class="lineNum">    2304 </span>            :         bool pcie_bus_width;
<span class="lineNum">    2305 </span>            : };
<span class="lineNum">    2306 </span>            : 
<span class="lineNum">    2307 </span>            : struct radeon_atcs {
<span class="lineNum">    2308 </span>            :         struct radeon_atcs_functions functions;
<span class="lineNum">    2309 </span>            : };
<span class="lineNum">    2310 </span>            : 
<span class="lineNum">    2311 </span>            : /*
<span class="lineNum">    2312 </span>            :  * Core structure, functions and helpers.
<span class="lineNum">    2313 </span>            :  */
<span class="lineNum">    2314 </span>            : typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
<span class="lineNum">    2315 </span>            : typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
<span class="lineNum">    2316 </span>            : 
<span class="lineNum">    2317 </span>            : struct radeon_device {
<span class="lineNum">    2318 </span>            :         struct device                   self;
<span class="lineNum">    2319 </span>            :         struct device                   *dev;
<span class="lineNum">    2320 </span>            :         struct drm_device               *ddev;
<span class="lineNum">    2321 </span>            :         struct pci_dev                  *pdev;
<span class="lineNum">    2322 </span>            :         struct rwlock                   exclusive_lock;
<span class="lineNum">    2323 </span>            : 
<span class="lineNum">    2324 </span>            :         pci_chipset_tag_t               pc;
<span class="lineNum">    2325 </span>            :         pcitag_t                        pa_tag;
<span class="lineNum">    2326 </span>            :         pci_intr_handle_t               intrh;
<span class="lineNum">    2327 </span>            :         bus_space_tag_t                 iot;
<span class="lineNum">    2328 </span>            :         bus_space_tag_t                 memt;
<span class="lineNum">    2329 </span>            :         bus_dma_tag_t                   dmat;
<span class="lineNum">    2330 </span>            :         void                            *irqh;
<span class="lineNum">    2331 </span>            : 
<span class="lineNum">    2332 </span>            :         void                            (*switchcb)(void *, int, int);
<span class="lineNum">    2333 </span>            :         void                            *switchcbarg;
<span class="lineNum">    2334 </span>            :         void                            *switchcookie;
<span class="lineNum">    2335 </span>            :         struct task                     switchtask;
<span class="lineNum">    2336 </span>            :         struct rasops_info              ro;
<span class="lineNum">    2337 </span>            :         int                             console;
<span class="lineNum">    2338 </span>            : 
<span class="lineNum">    2339 </span>            :         struct task                     burner_task;
<span class="lineNum">    2340 </span>            :         int                             burner_fblank;
<span class="lineNum">    2341 </span>            : 
<span class="lineNum">    2342 </span>            : #ifdef __sparc64__
<span class="lineNum">    2343 </span>            :         struct sunfb                    sf;
<span class="lineNum">    2344 </span>            :         bus_size_t                      fb_offset;
<span class="lineNum">    2345 </span>            :         bus_space_handle_t              memh;
<span class="lineNum">    2346 </span>            : #endif
<span class="lineNum">    2347 </span>            : 
<span class="lineNum">    2348 </span>            :         unsigned long                   fb_aper_offset;
<span class="lineNum">    2349 </span>            :         unsigned long                   fb_aper_size;
<span class="lineNum">    2350 </span>            : 
<span class="lineNum">    2351 </span>            :         /* ASIC */
<span class="lineNum">    2352 </span>            :         union radeon_asic_config        config;
<span class="lineNum">    2353 </span>            :         enum radeon_family              family;
<span class="lineNum">    2354 </span>            :         unsigned long                   flags;
<span class="lineNum">    2355 </span>            :         int                             usec_timeout;
<span class="lineNum">    2356 </span>            :         enum radeon_pll_errata          pll_errata;
<span class="lineNum">    2357 </span>            :         int                             num_gb_pipes;
<span class="lineNum">    2358 </span>            :         int                             num_z_pipes;
<span class="lineNum">    2359 </span>            :         int                             disp_priority;
<span class="lineNum">    2360 </span>            :         /* BIOS */
<span class="lineNum">    2361 </span>            :         uint8_t                         *bios;
<span class="lineNum">    2362 </span>            :         bool                            is_atom_bios;
<span class="lineNum">    2363 </span>            :         uint16_t                        bios_header_start;
<span class="lineNum">    2364 </span>            :         struct radeon_bo                *stollen_vga_memory;
<span class="lineNum">    2365 </span>            :         /* Register mmio */
<span class="lineNum">    2366 </span>            :         resource_size_t                 rmmio_base;
<span class="lineNum">    2367 </span>            :         resource_size_t                 rmmio_size;
<span class="lineNum">    2368 </span>            :         /* protects concurrent MM_INDEX/DATA based register access */
<span class="lineNum">    2369 </span>            :         spinlock_t mmio_idx_lock;
<span class="lineNum">    2370 </span>            :         /* protects concurrent SMC based register access */
<span class="lineNum">    2371 </span>            :         spinlock_t smc_idx_lock;
<span class="lineNum">    2372 </span>            :         /* protects concurrent PLL register access */
<span class="lineNum">    2373 </span>            :         spinlock_t pll_idx_lock;
<span class="lineNum">    2374 </span>            :         /* protects concurrent MC register access */
<span class="lineNum">    2375 </span>            :         spinlock_t mc_idx_lock;
<span class="lineNum">    2376 </span>            :         /* protects concurrent PCIE register access */
<span class="lineNum">    2377 </span>            :         spinlock_t pcie_idx_lock;
<span class="lineNum">    2378 </span>            :         /* protects concurrent PCIE_PORT register access */
<span class="lineNum">    2379 </span>            :         spinlock_t pciep_idx_lock;
<span class="lineNum">    2380 </span>            :         /* protects concurrent PIF register access */
<span class="lineNum">    2381 </span>            :         spinlock_t pif_idx_lock;
<span class="lineNum">    2382 </span>            :         /* protects concurrent CG register access */
<span class="lineNum">    2383 </span>            :         spinlock_t cg_idx_lock;
<span class="lineNum">    2384 </span>            :         /* protects concurrent UVD register access */
<span class="lineNum">    2385 </span>            :         spinlock_t uvd_idx_lock;
<span class="lineNum">    2386 </span>            :         /* protects concurrent RCU register access */
<span class="lineNum">    2387 </span>            :         spinlock_t rcu_idx_lock;
<span class="lineNum">    2388 </span>            :         /* protects concurrent DIDT register access */
<span class="lineNum">    2389 </span>            :         spinlock_t didt_idx_lock;
<span class="lineNum">    2390 </span>            :         /* protects concurrent ENDPOINT (audio) register access */
<span class="lineNum">    2391 </span>            :         spinlock_t end_idx_lock;
<span class="lineNum">    2392 </span>            :         bus_space_handle_t              rmmio_bsh;
<span class="lineNum">    2393 </span>            :         radeon_rreg_t                   mc_rreg;
<span class="lineNum">    2394 </span>            :         radeon_wreg_t                   mc_wreg;
<span class="lineNum">    2395 </span>            :         radeon_rreg_t                   pll_rreg;
<span class="lineNum">    2396 </span>            :         radeon_wreg_t                   pll_wreg;
<span class="lineNum">    2397 </span>            :         uint32_t                        pcie_reg_mask;
<span class="lineNum">    2398 </span>            :         radeon_rreg_t                   pciep_rreg;
<span class="lineNum">    2399 </span>            :         radeon_wreg_t                   pciep_wreg;
<span class="lineNum">    2400 </span>            :         /* io port */
<span class="lineNum">    2401 </span>            :         bus_space_handle_t              rio_mem;
<span class="lineNum">    2402 </span>            :         resource_size_t                 rio_mem_size;
<span class="lineNum">    2403 </span>            :         struct radeon_clock             clock;
<span class="lineNum">    2404 </span>            :         struct radeon_mc                mc;
<span class="lineNum">    2405 </span>            :         struct radeon_gart              gart;
<span class="lineNum">    2406 </span>            :         struct radeon_mode_info         mode_info;
<span class="lineNum">    2407 </span>            :         struct radeon_scratch           scratch;
<span class="lineNum">    2408 </span>            :         struct radeon_doorbell          doorbell;
<span class="lineNum">    2409 </span>            :         struct radeon_mman              mman;
<span class="lineNum">    2410 </span>            :         struct radeon_fence_driver      fence_drv[RADEON_NUM_RINGS];
<span class="lineNum">    2411 </span>            :         wait_queue_head_t               fence_queue;
<span class="lineNum">    2412 </span>            :         unsigned                        fence_context;
<span class="lineNum">    2413 </span>            :         struct rwlock                   ring_lock;
<span class="lineNum">    2414 </span>            :         struct radeon_ring              ring[RADEON_NUM_RINGS];
<span class="lineNum">    2415 </span>            :         bool                            ib_pool_ready;
<span class="lineNum">    2416 </span>            :         struct radeon_sa_manager        ring_tmp_bo;
<span class="lineNum">    2417 </span>            :         struct radeon_irq               irq;
<span class="lineNum">    2418 </span>            :         struct radeon_asic              *asic;
<span class="lineNum">    2419 </span>            :         struct radeon_gem               gem;
<span class="lineNum">    2420 </span>            :         struct radeon_pm                pm;
<span class="lineNum">    2421 </span>            :         struct radeon_uvd               uvd;
<span class="lineNum">    2422 </span>            :         struct radeon_vce               vce;
<span class="lineNum">    2423 </span>            :         uint32_t                        bios_scratch[RADEON_BIOS_NUM_SCRATCH];
<span class="lineNum">    2424 </span>            :         struct radeon_wb                wb;
<span class="lineNum">    2425 </span>            :         struct radeon_dummy_page        dummy_page;
<span class="lineNum">    2426 </span>            :         bool                            shutdown;
<span class="lineNum">    2427 </span>            :         bool                            suspend;
<span class="lineNum">    2428 </span>            :         bool                            need_dma32;
<span class="lineNum">    2429 </span>            :         bool                            accel_working;
<span class="lineNum">    2430 </span>            :         bool                            fastfb_working; /* IGP feature*/
<span class="lineNum">    2431 </span>            :         bool                            needs_reset, in_reset;
<span class="lineNum">    2432 </span>            :         struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
<span class="lineNum">    2433 </span>            :         const struct firmware *me_fw;   /* all family ME firmware */
<span class="lineNum">    2434 </span>            :         const struct firmware *pfp_fw;  /* r6/700 PFP firmware */
<span class="lineNum">    2435 </span>            :         const struct firmware *rlc_fw;  /* r6/700 RLC firmware */
<span class="lineNum">    2436 </span>            :         const struct firmware *mc_fw;   /* NI MC firmware */
<span class="lineNum">    2437 </span>            :         const struct firmware *ce_fw;   /* SI CE firmware */
<span class="lineNum">    2438 </span>            :         const struct firmware *mec_fw;  /* CIK MEC firmware */
<span class="lineNum">    2439 </span>            :         const struct firmware *mec2_fw; /* KV MEC2 firmware */
<span class="lineNum">    2440 </span>            :         const struct firmware *sdma_fw; /* CIK SDMA firmware */
<span class="lineNum">    2441 </span>            :         const struct firmware *smc_fw;  /* SMC firmware */
<span class="lineNum">    2442 </span>            :         const struct firmware *uvd_fw;  /* UVD firmware */
<span class="lineNum">    2443 </span>            :         const struct firmware *vce_fw;  /* VCE firmware */
<span class="lineNum">    2444 </span>            :         bool new_fw;
<span class="lineNum">    2445 </span>            :         struct r600_vram_scratch vram_scratch;
<span class="lineNum">    2446 </span>            :         int msi_enabled; /* msi enabled */
<span class="lineNum">    2447 </span>            :         struct r600_ih ih; /* r6/700 interrupt ring */
<span class="lineNum">    2448 </span>            :         struct radeon_rlc rlc;
<span class="lineNum">    2449 </span>            :         struct radeon_mec mec;
<span class="lineNum">    2450 </span>            :         struct delayed_work hotplug_work;
<span class="lineNum">    2451 </span>            :         struct work_struct dp_work;
<span class="lineNum">    2452 </span>            :         struct work_struct audio_work;
<span class="lineNum">    2453 </span>            :         int num_crtc; /* number of crtcs */
<span class="lineNum">    2454 </span>            :         struct rwlock dc_hw_i2c_mutex; /* display controller hw i2c mutex */
<span class="lineNum">    2455 </span>            :         bool has_uvd;
<span class="lineNum">    2456 </span>            :         struct r600_audio audio; /* audio stuff */
<span class="lineNum">    2457 </span>            :         struct notifier_block acpi_nb;
<span class="lineNum">    2458 </span>            :         /* only one userspace can use Hyperz features or CMASK at a time */
<span class="lineNum">    2459 </span>            :         struct drm_file *hyperz_filp;
<span class="lineNum">    2460 </span>            :         struct drm_file *cmask_filp;
<span class="lineNum">    2461 </span>            :         /* i2c buses */
<span class="lineNum">    2462 </span>            :         struct radeon_i2c_chan *i2c_bus[RADEON_MAX_I2C_BUS];
<span class="lineNum">    2463 </span>            :         /* debugfs */
<span class="lineNum">    2464 </span>            :         struct radeon_debugfs   debugfs[RADEON_DEBUGFS_MAX_COMPONENTS];
<span class="lineNum">    2465 </span>            :         unsigned                debugfs_count;
<span class="lineNum">    2466 </span>            :         /* virtual memory */
<span class="lineNum">    2467 </span>            :         struct radeon_vm_manager        vm_manager;
<span class="lineNum">    2468 </span>            :         struct rwlock                   gpu_clock_mutex;
<span class="lineNum">    2469 </span>            :         /* memory stats */
<span class="lineNum">    2470 </span>            :         atomic64_t                      vram_usage;
<span class="lineNum">    2471 </span>            :         atomic64_t                      gtt_usage;
<span class="lineNum">    2472 </span>            :         atomic64_t                      num_bytes_moved;
<span class="lineNum">    2473 </span>            :         atomic_t                        gpu_reset_counter;
<span class="lineNum">    2474 </span>            :         /* ACPI interface */
<span class="lineNum">    2475 </span>            :         struct radeon_atif              atif;
<span class="lineNum">    2476 </span>            :         struct radeon_atcs              atcs;
<span class="lineNum">    2477 </span>            :         /* srbm instance registers */
<span class="lineNum">    2478 </span>            :         struct rwlock                   srbm_mutex;
<span class="lineNum">    2479 </span>            :         /* GRBM index mutex. Protects concurrents access to GRBM index */
<span class="lineNum">    2480 </span>            :         struct rwlock                   grbm_idx_mutex;
<span class="lineNum">    2481 </span>            :         /* clock, powergating flags */
<span class="lineNum">    2482 </span>            :         u32 cg_flags;
<span class="lineNum">    2483 </span>            :         u32 pg_flags;
<span class="lineNum">    2484 </span>            : 
<span class="lineNum">    2485 </span>            : #ifdef __linux__
<span class="lineNum">    2486 </span>            :         struct dev_pm_domain vga_pm_domain;
<span class="lineNum">    2487 </span>            : #endif
<span class="lineNum">    2488 </span>            :         bool have_disp_power_ref;
<span class="lineNum">    2489 </span>            :         u32 px_quirk_flags;
<span class="lineNum">    2490 </span>            : 
<span class="lineNum">    2491 </span>            :         /* tracking pinned memory */
<span class="lineNum">    2492 </span>            :         u64 vram_pin_size;
<span class="lineNum">    2493 </span>            :         u64 gart_pin_size;
<span class="lineNum">    2494 </span>            : 
<span class="lineNum">    2495 </span>            :         /* amdkfd interface */
<span class="lineNum">    2496 </span>            :         struct kfd_dev          *kfd;
<span class="lineNum">    2497 </span>            : 
<span class="lineNum">    2498 </span>            :         struct rwlock   mn_lock;
<span class="lineNum">    2499 </span>            :         DECLARE_HASHTABLE(mn_hash, 7);
<span class="lineNum">    2500 </span>            : };
<span class="lineNum">    2501 </span>            : 
<span class="lineNum">    2502 </span>            : bool radeon_is_px(struct drm_device *dev);
<span class="lineNum">    2503 </span>            : int radeon_device_init(struct radeon_device *rdev,
<span class="lineNum">    2504 </span>            :                        struct drm_device *ddev,
<span class="lineNum">    2505 </span>            :                        struct pci_dev *pdev,
<span class="lineNum">    2506 </span>            :                        uint32_t flags);
<span class="lineNum">    2507 </span>            : void radeon_device_fini(struct radeon_device *rdev);
<span class="lineNum">    2508 </span>            : int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
<span class="lineNum">    2509 </span>            : 
<span class="lineNum">    2510 </span>            : #define RADEON_MIN_MMIO_SIZE 0x10000
<span class="lineNum">    2511 </span>            : 
<a name="2512"><span class="lineNum">    2512 </span>            : uint32_t r100_mm_rreg_slow(struct radeon_device *rdev, uint32_t reg);</a>
<span class="lineNum">    2513 </span>            : void r100_mm_wreg_slow(struct radeon_device *rdev, uint32_t reg, uint32_t v);
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 : static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg,</span>
<span class="lineNum">    2515 </span>            :                                     bool always_indirect)
<span class="lineNum">    2516 </span>            : {
<span class="lineNum">    2517 </span>            :         /* The mmio size is 64kb at minimum. Allows the if to be optimized out. */
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :         if ((reg &lt; rdev-&gt;rmmio_size || reg &lt; RADEON_MIN_MMIO_SIZE) &amp;&amp; !always_indirect)</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                 return bus_space_read_4(rdev-&gt;memt, rdev-&gt;rmmio_bsh, reg);</span>
<span class="lineNum">    2520 </span>            :         else
<a name="2521"><span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                 return r100_mm_rreg_slow(rdev, reg);</span></a>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 : static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v,</span>
<span class="lineNum">    2524 </span>            :                                 bool always_indirect)
<span class="lineNum">    2525 </span>            : {
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         if ((reg &lt; rdev-&gt;rmmio_size || reg &lt; RADEON_MIN_MMIO_SIZE) &amp;&amp; !always_indirect)</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                 bus_space_write_4(rdev-&gt;memt, rdev-&gt;rmmio_bsh, reg, v);</span>
<span class="lineNum">    2528 </span>            :         else
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :                 r100_mm_wreg_slow(rdev, reg, v);</span>
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2531 </span>            : 
<span class="lineNum">    2532 </span>            : u32 r100_io_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2533 </span>            : void r100_io_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2534 </span>            : 
<span class="lineNum">    2535 </span>            : u32 cik_mm_rdoorbell(struct radeon_device *rdev, u32 index);
<span class="lineNum">    2536 </span>            : void cik_mm_wdoorbell(struct radeon_device *rdev, u32 index, u32 v);
<span class="lineNum">    2537 </span>            : 
<span class="lineNum">    2538 </span>            : /*
<span class="lineNum">    2539 </span>            :  * Cast helper
<span class="lineNum">    2540 </span>            :  */
<a name="2541"><span class="lineNum">    2541 </span>            : extern const struct fence_ops radeon_fence_ops;</a>
<span class="lineNum">    2542 </span>            : 
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 : static inline struct radeon_fence *to_radeon_fence(struct fence *f)</span>
<span class="lineNum">    2544 </span>            : {
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :         struct radeon_fence *__f = container_of(f, struct radeon_fence, base);</span>
<span class="lineNum">    2546 </span>            : 
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :         if (__f-&gt;base.ops == &amp;radeon_fence_ops)</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                 return __f;</span>
<span class="lineNum">    2549 </span>            : 
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2552 </span>            : 
<span class="lineNum">    2553 </span>            : /*
<span class="lineNum">    2554 </span>            :  * Registers read &amp; write functions.
<span class="lineNum">    2555 </span>            :  */
<span class="lineNum">    2556 </span>            : #define RREG8(reg) \
<span class="lineNum">    2557 </span>            :         bus_space_read_1(rdev-&gt;memt, rdev-&gt;rmmio_bsh, (reg))
<span class="lineNum">    2558 </span>            : #define WREG8(reg, v) \
<span class="lineNum">    2559 </span>            :         bus_space_write_1(rdev-&gt;memt, rdev-&gt;rmmio_bsh, (reg), (v))
<span class="lineNum">    2560 </span>            : #define RREG16(reg) \
<span class="lineNum">    2561 </span>            :         bus_space_read_2(rdev-&gt;memt, rdev-&gt;rmmio_bsh, (reg))
<span class="lineNum">    2562 </span>            : #define WREG16(reg, v) \
<span class="lineNum">    2563 </span>            :         bus_space_write_2(rdev-&gt;memt, rdev-&gt;rmmio_bsh, (reg), (v))
<span class="lineNum">    2564 </span>            : #define RREG32(reg) r100_mm_rreg(rdev, (reg), false)
<span class="lineNum">    2565 </span>            : #define RREG32_IDX(reg) r100_mm_rreg(rdev, (reg), true)
<span class="lineNum">    2566 </span>            : #define DREG32(reg) printk(KERN_INFO &quot;REGISTER: &quot; #reg &quot; : 0x%08X\n&quot;, r100_mm_rreg(rdev, (reg), false))
<span class="lineNum">    2567 </span>            : #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v), false)
<span class="lineNum">    2568 </span>            : #define WREG32_IDX(reg, v) r100_mm_wreg(rdev, (reg), (v), true)
<span class="lineNum">    2569 </span>            : #define REG_SET(FIELD, v) (((v) &lt;&lt; FIELD##_SHIFT) &amp; FIELD##_MASK)
<span class="lineNum">    2570 </span>            : #define REG_GET(FIELD, v) (((v) &lt;&lt; FIELD##_SHIFT) &amp; FIELD##_MASK)
<span class="lineNum">    2571 </span>            : #define RREG32_PLL(reg) rdev-&gt;pll_rreg(rdev, (reg))
<span class="lineNum">    2572 </span>            : #define WREG32_PLL(reg, v) rdev-&gt;pll_wreg(rdev, (reg), (v))
<span class="lineNum">    2573 </span>            : #define RREG32_MC(reg) rdev-&gt;mc_rreg(rdev, (reg))
<span class="lineNum">    2574 </span>            : #define WREG32_MC(reg, v) rdev-&gt;mc_wreg(rdev, (reg), (v))
<span class="lineNum">    2575 </span>            : #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
<span class="lineNum">    2576 </span>            : #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
<span class="lineNum">    2577 </span>            : #define RREG32_PCIE_PORT(reg) rdev-&gt;pciep_rreg(rdev, (reg))
<span class="lineNum">    2578 </span>            : #define WREG32_PCIE_PORT(reg, v) rdev-&gt;pciep_wreg(rdev, (reg), (v))
<span class="lineNum">    2579 </span>            : #define RREG32_SMC(reg) tn_smc_rreg(rdev, (reg))
<span class="lineNum">    2580 </span>            : #define WREG32_SMC(reg, v) tn_smc_wreg(rdev, (reg), (v))
<span class="lineNum">    2581 </span>            : #define RREG32_RCU(reg) r600_rcu_rreg(rdev, (reg))
<span class="lineNum">    2582 </span>            : #define WREG32_RCU(reg, v) r600_rcu_wreg(rdev, (reg), (v))
<span class="lineNum">    2583 </span>            : #define RREG32_CG(reg) eg_cg_rreg(rdev, (reg))
<span class="lineNum">    2584 </span>            : #define WREG32_CG(reg, v) eg_cg_wreg(rdev, (reg), (v))
<span class="lineNum">    2585 </span>            : #define RREG32_PIF_PHY0(reg) eg_pif_phy0_rreg(rdev, (reg))
<span class="lineNum">    2586 </span>            : #define WREG32_PIF_PHY0(reg, v) eg_pif_phy0_wreg(rdev, (reg), (v))
<span class="lineNum">    2587 </span>            : #define RREG32_PIF_PHY1(reg) eg_pif_phy1_rreg(rdev, (reg))
<span class="lineNum">    2588 </span>            : #define WREG32_PIF_PHY1(reg, v) eg_pif_phy1_wreg(rdev, (reg), (v))
<span class="lineNum">    2589 </span>            : #define RREG32_UVD_CTX(reg) r600_uvd_ctx_rreg(rdev, (reg))
<span class="lineNum">    2590 </span>            : #define WREG32_UVD_CTX(reg, v) r600_uvd_ctx_wreg(rdev, (reg), (v))
<span class="lineNum">    2591 </span>            : #define RREG32_DIDT(reg) cik_didt_rreg(rdev, (reg))
<span class="lineNum">    2592 </span>            : #define WREG32_DIDT(reg, v) cik_didt_wreg(rdev, (reg), (v))
<span class="lineNum">    2593 </span>            : #define WREG32_P(reg, val, mask)                                \
<span class="lineNum">    2594 </span>            :         do {                                                    \
<span class="lineNum">    2595 </span>            :                 uint32_t tmp_ = RREG32(reg);                    \
<span class="lineNum">    2596 </span>            :                 tmp_ &amp;= (mask);                                     \
<span class="lineNum">    2597 </span>            :                 tmp_ |= ((val) &amp; ~(mask));                  \
<span class="lineNum">    2598 </span>            :                 WREG32(reg, tmp_);                              \
<span class="lineNum">    2599 </span>            :         } while (0)
<span class="lineNum">    2600 </span>            : #define WREG32_AND(reg, and) WREG32_P(reg, 0, and)
<span class="lineNum">    2601 </span>            : #define WREG32_OR(reg, or) WREG32_P(reg, or, ~(or))
<span class="lineNum">    2602 </span>            : #define WREG32_PLL_P(reg, val, mask)                            \
<span class="lineNum">    2603 </span>            :         do {                                                    \
<span class="lineNum">    2604 </span>            :                 uint32_t tmp_ = RREG32_PLL(reg);                \
<span class="lineNum">    2605 </span>            :                 tmp_ &amp;= (mask);                                     \
<span class="lineNum">    2606 </span>            :                 tmp_ |= ((val) &amp; ~(mask));                  \
<span class="lineNum">    2607 </span>            :                 WREG32_PLL(reg, tmp_);                          \
<span class="lineNum">    2608 </span>            :         } while (0)
<span class="lineNum">    2609 </span>            : #define WREG32_SMC_P(reg, val, mask)                            \
<span class="lineNum">    2610 </span>            :         do {                                                    \
<span class="lineNum">    2611 </span>            :                 uint32_t tmp_ = RREG32_SMC(reg);                \
<span class="lineNum">    2612 </span>            :                 tmp_ &amp;= (mask);                                     \
<span class="lineNum">    2613 </span>            :                 tmp_ |= ((val) &amp; ~(mask));                  \
<span class="lineNum">    2614 </span>            :                 WREG32_SMC(reg, tmp_);                          \
<span class="lineNum">    2615 </span>            :         } while (0)
<span class="lineNum">    2616 </span>            : #define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg &quot; : 0x%08X\n&quot;, r100_mm_rreg((rdev), (reg), false))
<span class="lineNum">    2617 </span>            : #define RREG32_IO(reg) r100_io_rreg(rdev, (reg))
<span class="lineNum">    2618 </span>            : #define WREG32_IO(reg, v) r100_io_wreg(rdev, (reg), (v))
<span class="lineNum">    2619 </span>            : 
<span class="lineNum">    2620 </span>            : #define RDOORBELL32(index) cik_mm_rdoorbell(rdev, (index))
<span class="lineNum">    2621 </span>            : #define WDOORBELL32(index, v) cik_mm_wdoorbell(rdev, (index), (v))
<span class="lineNum">    2622 </span>            : 
<span class="lineNum">    2623 </span>            : /*
<span class="lineNum">    2624 </span>            :  * Indirect registers accessors.
<span class="lineNum">    2625 </span>            :  * They used to be inlined, but this increases code size by ~65 kbytes.
<span class="lineNum">    2626 </span>            :  * Since each performs a pair of MMIO ops
<span class="lineNum">    2627 </span>            :  * within a spin_lock_irqsave/spin_unlock_irqrestore region,
<span class="lineNum">    2628 </span>            :  * the cost of call+ret is almost negligible. MMIO and locking
<span class="lineNum">    2629 </span>            :  * costs several dozens of cycles each at best, call+ret is ~5 cycles.
<span class="lineNum">    2630 </span>            :  */
<span class="lineNum">    2631 </span>            : uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg);
<span class="lineNum">    2632 </span>            : void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
<span class="lineNum">    2633 </span>            : u32 tn_smc_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2634 </span>            : void tn_smc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2635 </span>            : u32 r600_rcu_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2636 </span>            : void r600_rcu_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2637 </span>            : u32 eg_cg_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2638 </span>            : void eg_cg_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2639 </span>            : u32 eg_pif_phy0_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2640 </span>            : void eg_pif_phy0_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2641 </span>            : u32 eg_pif_phy1_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2642 </span>            : void eg_pif_phy1_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2643 </span>            : u32 r600_uvd_ctx_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2644 </span>            : void r600_uvd_ctx_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2645 </span>            : u32 cik_didt_rreg(struct radeon_device *rdev, u32 reg);
<span class="lineNum">    2646 </span>            : void cik_didt_wreg(struct radeon_device *rdev, u32 reg, u32 v);
<span class="lineNum">    2647 </span>            : 
<span class="lineNum">    2648 </span>            : void r100_pll_errata_after_index(struct radeon_device *rdev);
<span class="lineNum">    2649 </span>            : 
<span class="lineNum">    2650 </span>            : 
<span class="lineNum">    2651 </span>            : /*
<span class="lineNum">    2652 </span>            :  * ASICs helpers.
<span class="lineNum">    2653 </span>            :  */
<span class="lineNum">    2654 </span>            : #define ASIC_IS_RN50(rdev) ((rdev-&gt;pdev-&gt;device == 0x515e) || \
<span class="lineNum">    2655 </span>            :                             (rdev-&gt;pdev-&gt;device == 0x5969))
<span class="lineNum">    2656 </span>            : #define ASIC_IS_RV100(rdev) ((rdev-&gt;family == CHIP_RV100) || \
<span class="lineNum">    2657 </span>            :                 (rdev-&gt;family == CHIP_RV200) || \
<span class="lineNum">    2658 </span>            :                 (rdev-&gt;family == CHIP_RS100) || \
<span class="lineNum">    2659 </span>            :                 (rdev-&gt;family == CHIP_RS200) || \
<span class="lineNum">    2660 </span>            :                 (rdev-&gt;family == CHIP_RV250) || \
<span class="lineNum">    2661 </span>            :                 (rdev-&gt;family == CHIP_RV280) || \
<span class="lineNum">    2662 </span>            :                 (rdev-&gt;family == CHIP_RS300))
<span class="lineNum">    2663 </span>            : #define ASIC_IS_R300(rdev) ((rdev-&gt;family == CHIP_R300)  ||  \
<span class="lineNum">    2664 </span>            :                 (rdev-&gt;family == CHIP_RV350) ||                      \
<span class="lineNum">    2665 </span>            :                 (rdev-&gt;family == CHIP_R350)  ||                      \
<span class="lineNum">    2666 </span>            :                 (rdev-&gt;family == CHIP_RV380) ||                      \
<span class="lineNum">    2667 </span>            :                 (rdev-&gt;family == CHIP_R420)  ||                      \
<span class="lineNum">    2668 </span>            :                 (rdev-&gt;family == CHIP_R423)  ||                      \
<span class="lineNum">    2669 </span>            :                 (rdev-&gt;family == CHIP_RV410) ||                      \
<span class="lineNum">    2670 </span>            :                 (rdev-&gt;family == CHIP_RS400) ||                      \
<span class="lineNum">    2671 </span>            :                 (rdev-&gt;family == CHIP_RS480))
<span class="lineNum">    2672 </span>            : #define ASIC_IS_X2(rdev) ((rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9441) || \
<span class="lineNum">    2673 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9443) || \
<span class="lineNum">    2674 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x944B) || \
<span class="lineNum">    2675 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9506) || \
<span class="lineNum">    2676 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9509) || \
<span class="lineNum">    2677 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x950F) || \
<span class="lineNum">    2678 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x689C) || \
<span class="lineNum">    2679 </span>            :                 (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x689D))
<span class="lineNum">    2680 </span>            : #define ASIC_IS_AVIVO(rdev) ((rdev-&gt;family &gt;= CHIP_RS600))
<span class="lineNum">    2681 </span>            : #define ASIC_IS_DCE2(rdev) ((rdev-&gt;family == CHIP_RS600)  || \
<span class="lineNum">    2682 </span>            :                             (rdev-&gt;family == CHIP_RS690)  || \
<span class="lineNum">    2683 </span>            :                             (rdev-&gt;family == CHIP_RS740)  || \
<span class="lineNum">    2684 </span>            :                             (rdev-&gt;family &gt;= CHIP_R600))
<span class="lineNum">    2685 </span>            : #define ASIC_IS_DCE3(rdev) ((rdev-&gt;family &gt;= CHIP_RV620))
<span class="lineNum">    2686 </span>            : #define ASIC_IS_DCE32(rdev) ((rdev-&gt;family &gt;= CHIP_RV730))
<span class="lineNum">    2687 </span>            : #define ASIC_IS_DCE4(rdev) ((rdev-&gt;family &gt;= CHIP_CEDAR))
<span class="lineNum">    2688 </span>            : #define ASIC_IS_DCE41(rdev) ((rdev-&gt;family &gt;= CHIP_PALM) &amp;&amp; \
<span class="lineNum">    2689 </span>            :                              (rdev-&gt;flags &amp; RADEON_IS_IGP))
<span class="lineNum">    2690 </span>            : #define ASIC_IS_DCE5(rdev) ((rdev-&gt;family &gt;= CHIP_BARTS))
<span class="lineNum">    2691 </span>            : #define ASIC_IS_DCE6(rdev) ((rdev-&gt;family &gt;= CHIP_ARUBA))
<span class="lineNum">    2692 </span>            : #define ASIC_IS_DCE61(rdev) ((rdev-&gt;family &gt;= CHIP_ARUBA) &amp;&amp; \
<span class="lineNum">    2693 </span>            :                              (rdev-&gt;flags &amp; RADEON_IS_IGP))
<span class="lineNum">    2694 </span>            : #define ASIC_IS_DCE64(rdev) ((rdev-&gt;family == CHIP_OLAND))
<span class="lineNum">    2695 </span>            : #define ASIC_IS_NODCE(rdev) ((rdev-&gt;family == CHIP_HAINAN))
<span class="lineNum">    2696 </span>            : #define ASIC_IS_DCE8(rdev) ((rdev-&gt;family &gt;= CHIP_BONAIRE))
<span class="lineNum">    2697 </span>            : #define ASIC_IS_DCE81(rdev) ((rdev-&gt;family == CHIP_KAVERI))
<span class="lineNum">    2698 </span>            : #define ASIC_IS_DCE82(rdev) ((rdev-&gt;family == CHIP_BONAIRE))
<span class="lineNum">    2699 </span>            : #define ASIC_IS_DCE83(rdev) ((rdev-&gt;family == CHIP_KABINI) || \
<span class="lineNum">    2700 </span>            :                              (rdev-&gt;family == CHIP_MULLINS))
<span class="lineNum">    2701 </span>            : 
<span class="lineNum">    2702 </span>            : #define ASIC_IS_LOMBOK(rdev) ((rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6849) || \
<span class="lineNum">    2703 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6850) || \
<span class="lineNum">    2704 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6858) || \
<span class="lineNum">    2705 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6859) || \
<span class="lineNum">    2706 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6840) || \
<span class="lineNum">    2707 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6841) || \
<span class="lineNum">    2708 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6842) || \
<span class="lineNum">    2709 </span>            :                               (rdev-&gt;ddev-&gt;pdev-&gt;device == 0x6843))
<span class="lineNum">    2710 </span>            : 
<span class="lineNum">    2711 </span>            : /*
<span class="lineNum">    2712 </span>            :  * BIOS helpers.
<span class="lineNum">    2713 </span>            :  */
<span class="lineNum">    2714 </span>            : #define RBIOS8(i) (rdev-&gt;bios[i])
<span class="lineNum">    2715 </span>            : #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) &lt;&lt; 8))
<span class="lineNum">    2716 </span>            : #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) &lt;&lt; 16))
<span class="lineNum">    2717 </span>            : 
<span class="lineNum">    2718 </span>            : int radeon_combios_init(struct radeon_device *rdev);
<span class="lineNum">    2719 </span>            : void radeon_combios_fini(struct radeon_device *rdev);
<span class="lineNum">    2720 </span>            : int radeon_atombios_init(struct radeon_device *rdev);
<span class="lineNum">    2721 </span>            : void radeon_atombios_fini(struct radeon_device *rdev);
<span class="lineNum">    2722 </span>            : 
<span class="lineNum">    2723 </span>            : 
<span class="lineNum">    2724 </span>            : /*
<span class="lineNum">    2725 </span>            :  * RING helpers.
<span class="lineNum">    2726 </span>            :  */
<span class="lineNum">    2727 </span>            : 
<span class="lineNum">    2728 </span>            : /**
<span class="lineNum">    2729 </span>            :  * radeon_ring_write - write a value to the ring
<span class="lineNum">    2730 </span>            :  *
<span class="lineNum">    2731 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">    2732 </span>            :  * @v: dword (dw) value to write
<span class="lineNum">    2733 </span>            :  *
<a name="2734"><span class="lineNum">    2734 </span>            :  * Write a value to the requested ring buffer (all asics).</a>
<span class="lineNum">    2735 </span>            :  */
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 : static inline void radeon_ring_write(struct radeon_ring *ring, uint32_t v)</span>
<span class="lineNum">    2737 </span>            : {
<span class="lineNum">    2738 </span><span class="lineNoCov">          0 :         if (ring-&gt;count_dw &lt;= 0)</span>
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: writing more dwords to the ring than expected!\n&quot;);</span>
<span class="lineNum">    2740 </span>            : 
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :         ring-&gt;ring[ring-&gt;wptr++] = v;</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :         ring-&gt;wptr &amp;= ring-&gt;ptr_mask;</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         ring-&gt;count_dw--;</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :         ring-&gt;ring_free_dw--;</span>
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2746 </span>            : 
<span class="lineNum">    2747 </span>            : /*
<span class="lineNum">    2748 </span>            :  * ASICs macro.
<span class="lineNum">    2749 </span>            :  */
<span class="lineNum">    2750 </span>            : #define radeon_init(rdev) (rdev)-&gt;asic-&gt;init((rdev))
<span class="lineNum">    2751 </span>            : #define radeon_fini(rdev) (rdev)-&gt;asic-&gt;fini((rdev))
<span class="lineNum">    2752 </span>            : #define radeon_resume(rdev) (rdev)-&gt;asic-&gt;resume((rdev))
<span class="lineNum">    2753 </span>            : #define radeon_suspend(rdev) (rdev)-&gt;asic-&gt;suspend((rdev))
<span class="lineNum">    2754 </span>            : #define radeon_cs_parse(rdev, r, p) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;cs_parse((p))
<span class="lineNum">    2755 </span>            : #define radeon_vga_set_state(rdev, state) (rdev)-&gt;asic-&gt;vga_set_state((rdev), (state))
<span class="lineNum">    2756 </span>            : #define radeon_asic_reset(rdev) (rdev)-&gt;asic-&gt;asic_reset((rdev))
<span class="lineNum">    2757 </span>            : #define radeon_gart_tlb_flush(rdev) (rdev)-&gt;asic-&gt;gart.tlb_flush((rdev))
<span class="lineNum">    2758 </span>            : #define radeon_gart_get_page_entry(a, f) (rdev)-&gt;asic-&gt;gart.get_page_entry((a), (f))
<span class="lineNum">    2759 </span>            : #define radeon_gart_set_page(rdev, i, e) (rdev)-&gt;asic-&gt;gart.set_page((rdev), (i), (e))
<span class="lineNum">    2760 </span>            : #define radeon_asic_vm_init(rdev) (rdev)-&gt;asic-&gt;vm.init((rdev))
<span class="lineNum">    2761 </span>            : #define radeon_asic_vm_fini(rdev) (rdev)-&gt;asic-&gt;vm.fini((rdev))
<span class="lineNum">    2762 </span>            : #define radeon_asic_vm_copy_pages(rdev, ib, pe, src, count) ((rdev)-&gt;asic-&gt;vm.copy_pages((rdev), (ib), (pe), (src), (count)))
<span class="lineNum">    2763 </span>            : #define radeon_asic_vm_write_pages(rdev, ib, pe, addr, count, incr, flags) ((rdev)-&gt;asic-&gt;vm.write_pages((rdev), (ib), (pe), (addr), (count), (incr), (flags)))
<span class="lineNum">    2764 </span>            : #define radeon_asic_vm_set_pages(rdev, ib, pe, addr, count, incr, flags) ((rdev)-&gt;asic-&gt;vm.set_pages((rdev), (ib), (pe), (addr), (count), (incr), (flags)))
<span class="lineNum">    2765 </span>            : #define radeon_asic_vm_pad_ib(rdev, ib) ((rdev)-&gt;asic-&gt;vm.pad_ib((ib)))
<span class="lineNum">    2766 </span>            : #define radeon_ring_start(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;ring_start((rdev), (cp))
<span class="lineNum">    2767 </span>            : #define radeon_ring_test(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;ring_test((rdev), (cp))
<span class="lineNum">    2768 </span>            : #define radeon_ib_test(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;ib_test((rdev), (cp))
<span class="lineNum">    2769 </span>            : #define radeon_ring_ib_execute(rdev, r, ib) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;ib_execute((rdev), (ib))
<span class="lineNum">    2770 </span>            : #define radeon_ring_ib_parse(rdev, r, ib) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;ib_parse((rdev), (ib))
<span class="lineNum">    2771 </span>            : #define radeon_ring_is_lockup(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;is_lockup((rdev), (cp))
<span class="lineNum">    2772 </span>            : #define radeon_ring_vm_flush(rdev, r, vm_id, pd_addr) (rdev)-&gt;asic-&gt;ring[(r)-&gt;idx]-&gt;vm_flush((rdev), (r), (vm_id), (pd_addr))
<span class="lineNum">    2773 </span>            : #define radeon_ring_get_rptr(rdev, r) (rdev)-&gt;asic-&gt;ring[(r)-&gt;idx]-&gt;get_rptr((rdev), (r))
<span class="lineNum">    2774 </span>            : #define radeon_ring_get_wptr(rdev, r) (rdev)-&gt;asic-&gt;ring[(r)-&gt;idx]-&gt;get_wptr((rdev), (r))
<span class="lineNum">    2775 </span>            : #define radeon_ring_set_wptr(rdev, r) (rdev)-&gt;asic-&gt;ring[(r)-&gt;idx]-&gt;set_wptr((rdev), (r))
<span class="lineNum">    2776 </span>            : #define radeon_irq_set(rdev) (rdev)-&gt;asic-&gt;irq.set((rdev))
<span class="lineNum">    2777 </span>            : #define radeon_irq_process(rdev) (rdev)-&gt;asic-&gt;irq.process((rdev))
<span class="lineNum">    2778 </span>            : #define radeon_get_vblank_counter(rdev, crtc) (rdev)-&gt;asic-&gt;display.get_vblank_counter((rdev), (crtc))
<span class="lineNum">    2779 </span>            : #define radeon_set_backlight_level(rdev, e, l) (rdev)-&gt;asic-&gt;display.set_backlight_level((e), (l))
<span class="lineNum">    2780 </span>            : #define radeon_get_backlight_level(rdev, e) (rdev)-&gt;asic-&gt;display.get_backlight_level((e))
<span class="lineNum">    2781 </span>            : #define radeon_hdmi_enable(rdev, e, b) (rdev)-&gt;asic-&gt;display.hdmi_enable((e), (b))
<span class="lineNum">    2782 </span>            : #define radeon_hdmi_setmode(rdev, e, m) (rdev)-&gt;asic-&gt;display.hdmi_setmode((e), (m))
<span class="lineNum">    2783 </span>            : #define radeon_fence_ring_emit(rdev, r, fence) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;emit_fence((rdev), (fence))
<span class="lineNum">    2784 </span>            : #define radeon_semaphore_ring_emit(rdev, r, cp, semaphore, emit_wait) (rdev)-&gt;asic-&gt;ring[(r)]-&gt;emit_semaphore((rdev), (cp), (semaphore), (emit_wait))
<span class="lineNum">    2785 </span>            : #define radeon_copy_blit(rdev, s, d, np, resv) (rdev)-&gt;asic-&gt;copy.blit((rdev), (s), (d), (np), (resv))
<span class="lineNum">    2786 </span>            : #define radeon_copy_dma(rdev, s, d, np, resv) (rdev)-&gt;asic-&gt;copy.dma((rdev), (s), (d), (np), (resv))
<span class="lineNum">    2787 </span>            : #define radeon_copy(rdev, s, d, np, resv) (rdev)-&gt;asic-&gt;copy.copy((rdev), (s), (d), (np), (resv))
<span class="lineNum">    2788 </span>            : #define radeon_copy_blit_ring_index(rdev) (rdev)-&gt;asic-&gt;copy.blit_ring_index
<span class="lineNum">    2789 </span>            : #define radeon_copy_dma_ring_index(rdev) (rdev)-&gt;asic-&gt;copy.dma_ring_index
<span class="lineNum">    2790 </span>            : #define radeon_copy_ring_index(rdev) (rdev)-&gt;asic-&gt;copy.copy_ring_index
<span class="lineNum">    2791 </span>            : #define radeon_get_engine_clock(rdev) (rdev)-&gt;asic-&gt;pm.get_engine_clock((rdev))
<span class="lineNum">    2792 </span>            : #define radeon_set_engine_clock(rdev, e) (rdev)-&gt;asic-&gt;pm.set_engine_clock((rdev), (e))
<span class="lineNum">    2793 </span>            : #define radeon_get_memory_clock(rdev) (rdev)-&gt;asic-&gt;pm.get_memory_clock((rdev))
<span class="lineNum">    2794 </span>            : #define radeon_set_memory_clock(rdev, e) (rdev)-&gt;asic-&gt;pm.set_memory_clock((rdev), (e))
<span class="lineNum">    2795 </span>            : #define radeon_get_pcie_lanes(rdev) (rdev)-&gt;asic-&gt;pm.get_pcie_lanes((rdev))
<span class="lineNum">    2796 </span>            : #define radeon_set_pcie_lanes(rdev, l) (rdev)-&gt;asic-&gt;pm.set_pcie_lanes((rdev), (l))
<span class="lineNum">    2797 </span>            : #define radeon_set_clock_gating(rdev, e) (rdev)-&gt;asic-&gt;pm.set_clock_gating((rdev), (e))
<span class="lineNum">    2798 </span>            : #define radeon_set_uvd_clocks(rdev, v, d) (rdev)-&gt;asic-&gt;pm.set_uvd_clocks((rdev), (v), (d))
<span class="lineNum">    2799 </span>            : #define radeon_set_vce_clocks(rdev, ev, ec) (rdev)-&gt;asic-&gt;pm.set_vce_clocks((rdev), (ev), (ec))
<span class="lineNum">    2800 </span>            : #define radeon_get_temperature(rdev) (rdev)-&gt;asic-&gt;pm.get_temperature((rdev))
<span class="lineNum">    2801 </span>            : #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)-&gt;asic-&gt;surface.set_reg((rdev), (r), (f), (p), (o), (s)))
<span class="lineNum">    2802 </span>            : #define radeon_clear_surface_reg(rdev, r) ((rdev)-&gt;asic-&gt;surface.clear_reg((rdev), (r)))
<span class="lineNum">    2803 </span>            : #define radeon_bandwidth_update(rdev) (rdev)-&gt;asic-&gt;display.bandwidth_update((rdev))
<span class="lineNum">    2804 </span>            : #define radeon_hpd_init(rdev) (rdev)-&gt;asic-&gt;hpd.init((rdev))
<span class="lineNum">    2805 </span>            : #define radeon_hpd_fini(rdev) (rdev)-&gt;asic-&gt;hpd.fini((rdev))
<span class="lineNum">    2806 </span>            : #define radeon_hpd_sense(rdev, h) (rdev)-&gt;asic-&gt;hpd.sense((rdev), (h))
<span class="lineNum">    2807 </span>            : #define radeon_hpd_set_polarity(rdev, h) (rdev)-&gt;asic-&gt;hpd.set_polarity((rdev), (h))
<span class="lineNum">    2808 </span>            : #define radeon_gui_idle(rdev) (rdev)-&gt;asic-&gt;gui_idle((rdev))
<span class="lineNum">    2809 </span>            : #define radeon_pm_misc(rdev) (rdev)-&gt;asic-&gt;pm.misc((rdev))
<span class="lineNum">    2810 </span>            : #define radeon_pm_prepare(rdev) (rdev)-&gt;asic-&gt;pm.prepare((rdev))
<span class="lineNum">    2811 </span>            : #define radeon_pm_finish(rdev) (rdev)-&gt;asic-&gt;pm.finish((rdev))
<span class="lineNum">    2812 </span>            : #define radeon_pm_init_profile(rdev) (rdev)-&gt;asic-&gt;pm.init_profile((rdev))
<span class="lineNum">    2813 </span>            : #define radeon_pm_get_dynpm_state(rdev) (rdev)-&gt;asic-&gt;pm.get_dynpm_state((rdev))
<span class="lineNum">    2814 </span>            : #define radeon_page_flip(rdev, crtc, base) (rdev)-&gt;asic-&gt;pflip.page_flip((rdev), (crtc), (base))
<span class="lineNum">    2815 </span>            : #define radeon_page_flip_pending(rdev, crtc) (rdev)-&gt;asic-&gt;pflip.page_flip_pending((rdev), (crtc))
<span class="lineNum">    2816 </span>            : #define radeon_wait_for_vblank(rdev, crtc) (rdev)-&gt;asic-&gt;display.wait_for_vblank((rdev), (crtc))
<span class="lineNum">    2817 </span>            : #define radeon_mc_wait_for_idle(rdev) (rdev)-&gt;asic-&gt;mc_wait_for_idle((rdev))
<span class="lineNum">    2818 </span>            : #define radeon_get_xclk(rdev) (rdev)-&gt;asic-&gt;get_xclk((rdev))
<span class="lineNum">    2819 </span>            : #define radeon_get_gpu_clock_counter(rdev) (rdev)-&gt;asic-&gt;get_gpu_clock_counter((rdev))
<span class="lineNum">    2820 </span>            : #define radeon_get_allowed_info_register(rdev, r, v) (rdev)-&gt;asic-&gt;get_allowed_info_register((rdev), (r), (v))
<span class="lineNum">    2821 </span>            : #define radeon_dpm_init(rdev) rdev-&gt;asic-&gt;dpm.init((rdev))
<span class="lineNum">    2822 </span>            : #define radeon_dpm_setup_asic(rdev) rdev-&gt;asic-&gt;dpm.setup_asic((rdev))
<span class="lineNum">    2823 </span>            : #define radeon_dpm_enable(rdev) rdev-&gt;asic-&gt;dpm.enable((rdev))
<span class="lineNum">    2824 </span>            : #define radeon_dpm_late_enable(rdev) rdev-&gt;asic-&gt;dpm.late_enable((rdev))
<span class="lineNum">    2825 </span>            : #define radeon_dpm_disable(rdev) rdev-&gt;asic-&gt;dpm.disable((rdev))
<span class="lineNum">    2826 </span>            : #define radeon_dpm_pre_set_power_state(rdev) rdev-&gt;asic-&gt;dpm.pre_set_power_state((rdev))
<span class="lineNum">    2827 </span>            : #define radeon_dpm_set_power_state(rdev) rdev-&gt;asic-&gt;dpm.set_power_state((rdev))
<span class="lineNum">    2828 </span>            : #define radeon_dpm_post_set_power_state(rdev) rdev-&gt;asic-&gt;dpm.post_set_power_state((rdev))
<span class="lineNum">    2829 </span>            : #define radeon_dpm_display_configuration_changed(rdev) rdev-&gt;asic-&gt;dpm.display_configuration_changed((rdev))
<span class="lineNum">    2830 </span>            : #define radeon_dpm_fini(rdev) rdev-&gt;asic-&gt;dpm.fini((rdev))
<span class="lineNum">    2831 </span>            : #define radeon_dpm_get_sclk(rdev, l) rdev-&gt;asic-&gt;dpm.get_sclk((rdev), (l))
<span class="lineNum">    2832 </span>            : #define radeon_dpm_get_mclk(rdev, l) rdev-&gt;asic-&gt;dpm.get_mclk((rdev), (l))
<span class="lineNum">    2833 </span>            : #define radeon_dpm_print_power_state(rdev, ps) rdev-&gt;asic-&gt;dpm.print_power_state((rdev), (ps))
<span class="lineNum">    2834 </span>            : #define radeon_dpm_debugfs_print_current_performance_level(rdev, m) rdev-&gt;asic-&gt;dpm.debugfs_print_current_performance_level((rdev), (m))
<span class="lineNum">    2835 </span>            : #define radeon_dpm_force_performance_level(rdev, l) rdev-&gt;asic-&gt;dpm.force_performance_level((rdev), (l))
<span class="lineNum">    2836 </span>            : #define radeon_dpm_vblank_too_short(rdev) rdev-&gt;asic-&gt;dpm.vblank_too_short((rdev))
<span class="lineNum">    2837 </span>            : #define radeon_dpm_powergate_uvd(rdev, g) rdev-&gt;asic-&gt;dpm.powergate_uvd((rdev), (g))
<span class="lineNum">    2838 </span>            : #define radeon_dpm_enable_bapm(rdev, e) rdev-&gt;asic-&gt;dpm.enable_bapm((rdev), (e))
<span class="lineNum">    2839 </span>            : #define radeon_dpm_get_current_sclk(rdev) rdev-&gt;asic-&gt;dpm.get_current_sclk((rdev))
<span class="lineNum">    2840 </span>            : #define radeon_dpm_get_current_mclk(rdev) rdev-&gt;asic-&gt;dpm.get_current_mclk((rdev))
<span class="lineNum">    2841 </span>            : 
<span class="lineNum">    2842 </span>            : /* Common functions */
<span class="lineNum">    2843 </span>            : /* AGP */
<span class="lineNum">    2844 </span>            : extern int radeon_gpu_reset(struct radeon_device *rdev);
<span class="lineNum">    2845 </span>            : extern void radeon_pci_config_reset(struct radeon_device *rdev);
<span class="lineNum">    2846 </span>            : extern void r600_set_bios_scratch_engine_hung(struct radeon_device *rdev, bool hung);
<span class="lineNum">    2847 </span>            : extern void radeon_agp_disable(struct radeon_device *rdev);
<span class="lineNum">    2848 </span>            : extern int radeon_modeset_init(struct radeon_device *rdev);
<span class="lineNum">    2849 </span>            : extern void radeon_modeset_fini(struct radeon_device *rdev);
<span class="lineNum">    2850 </span>            : extern bool radeon_card_posted(struct radeon_device *rdev);
<span class="lineNum">    2851 </span>            : extern void radeon_update_bandwidth_info(struct radeon_device *rdev);
<span class="lineNum">    2852 </span>            : extern void radeon_update_display_priority(struct radeon_device *rdev);
<span class="lineNum">    2853 </span>            : extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
<span class="lineNum">    2854 </span>            : extern void radeon_scratch_init(struct radeon_device *rdev);
<span class="lineNum">    2855 </span>            : extern void radeon_wb_fini(struct radeon_device *rdev);
<span class="lineNum">    2856 </span>            : extern int radeon_wb_init(struct radeon_device *rdev);
<span class="lineNum">    2857 </span>            : extern void radeon_wb_disable(struct radeon_device *rdev);
<span class="lineNum">    2858 </span>            : extern void radeon_surface_init(struct radeon_device *rdev);
<span class="lineNum">    2859 </span>            : extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
<span class="lineNum">    2860 </span>            : extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
<span class="lineNum">    2861 </span>            : extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
<span class="lineNum">    2862 </span>            : extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
<span class="lineNum">    2863 </span>            : extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
<span class="lineNum">    2864 </span>            : extern int radeon_ttm_tt_set_userptr(struct ttm_tt *ttm, uint64_t addr,
<span class="lineNum">    2865 </span>            :                                      uint32_t flags);
<span class="lineNum">    2866 </span>            : extern bool radeon_ttm_tt_has_userptr(struct ttm_tt *ttm);
<span class="lineNum">    2867 </span>            : extern bool radeon_ttm_tt_is_readonly(struct ttm_tt *ttm);
<span class="lineNum">    2868 </span>            : extern void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base);
<span class="lineNum">    2869 </span>            : extern void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
<span class="lineNum">    2870 </span>            : extern int radeon_resume_kms(struct drm_device *dev, bool resume, bool fbcon);
<span class="lineNum">    2871 </span>            : extern int radeon_suspend_kms(struct drm_device *dev, bool suspend, bool fbcon);
<span class="lineNum">    2872 </span>            : extern void radeon_ttm_set_active_vram_size(struct radeon_device *rdev, u64 size);
<span class="lineNum">    2873 </span>            : extern void radeon_program_register_sequence(struct radeon_device *rdev,
<span class="lineNum">    2874 </span>            :                                              const u32 *registers,
<span class="lineNum">    2875 </span>            :                                              const u32 array_size);
<span class="lineNum">    2876 </span>            : 
<span class="lineNum">    2877 </span>            : /*
<span class="lineNum">    2878 </span>            :  * vm
<span class="lineNum">    2879 </span>            :  */
<span class="lineNum">    2880 </span>            : int radeon_vm_manager_init(struct radeon_device *rdev);
<span class="lineNum">    2881 </span>            : void radeon_vm_manager_fini(struct radeon_device *rdev);
<span class="lineNum">    2882 </span>            : int radeon_vm_init(struct radeon_device *rdev, struct radeon_vm *vm);
<span class="lineNum">    2883 </span>            : void radeon_vm_fini(struct radeon_device *rdev, struct radeon_vm *vm);
<span class="lineNum">    2884 </span>            : struct radeon_bo_list *radeon_vm_get_bos(struct radeon_device *rdev,
<span class="lineNum">    2885 </span>            :                                           struct radeon_vm *vm,
<span class="lineNum">    2886 </span>            :                                           struct list_head *head);
<span class="lineNum">    2887 </span>            : struct radeon_fence *radeon_vm_grab_id(struct radeon_device *rdev,
<span class="lineNum">    2888 </span>            :                                        struct radeon_vm *vm, int ring);
<span class="lineNum">    2889 </span>            : void radeon_vm_flush(struct radeon_device *rdev,
<span class="lineNum">    2890 </span>            :                      struct radeon_vm *vm,
<span class="lineNum">    2891 </span>            :                      int ring, struct radeon_fence *fence);
<span class="lineNum">    2892 </span>            : void radeon_vm_fence(struct radeon_device *rdev,
<span class="lineNum">    2893 </span>            :                      struct radeon_vm *vm,
<span class="lineNum">    2894 </span>            :                      struct radeon_fence *fence);
<span class="lineNum">    2895 </span>            : uint64_t radeon_vm_map_gart(struct radeon_device *rdev, uint64_t addr);
<span class="lineNum">    2896 </span>            : int radeon_vm_update_page_directory(struct radeon_device *rdev,
<span class="lineNum">    2897 </span>            :                                     struct radeon_vm *vm);
<span class="lineNum">    2898 </span>            : int radeon_vm_clear_freed(struct radeon_device *rdev,
<span class="lineNum">    2899 </span>            :                           struct radeon_vm *vm);
<span class="lineNum">    2900 </span>            : int radeon_vm_clear_invalids(struct radeon_device *rdev,
<span class="lineNum">    2901 </span>            :                              struct radeon_vm *vm);
<span class="lineNum">    2902 </span>            : int radeon_vm_bo_update(struct radeon_device *rdev,
<span class="lineNum">    2903 </span>            :                         struct radeon_bo_va *bo_va,
<span class="lineNum">    2904 </span>            :                         struct ttm_mem_reg *mem);
<span class="lineNum">    2905 </span>            : void radeon_vm_bo_invalidate(struct radeon_device *rdev,
<span class="lineNum">    2906 </span>            :                              struct radeon_bo *bo);
<span class="lineNum">    2907 </span>            : struct radeon_bo_va *radeon_vm_bo_find(struct radeon_vm *vm,
<span class="lineNum">    2908 </span>            :                                        struct radeon_bo *bo);
<span class="lineNum">    2909 </span>            : struct radeon_bo_va *radeon_vm_bo_add(struct radeon_device *rdev,
<span class="lineNum">    2910 </span>            :                                       struct radeon_vm *vm,
<span class="lineNum">    2911 </span>            :                                       struct radeon_bo *bo);
<span class="lineNum">    2912 </span>            : int radeon_vm_bo_set_addr(struct radeon_device *rdev,
<span class="lineNum">    2913 </span>            :                           struct radeon_bo_va *bo_va,
<span class="lineNum">    2914 </span>            :                           uint64_t offset,
<span class="lineNum">    2915 </span>            :                           uint32_t flags);
<span class="lineNum">    2916 </span>            : void radeon_vm_bo_rmv(struct radeon_device *rdev,
<span class="lineNum">    2917 </span>            :                       struct radeon_bo_va *bo_va);
<span class="lineNum">    2918 </span>            : 
<span class="lineNum">    2919 </span>            : /* audio */
<span class="lineNum">    2920 </span>            : void r600_audio_update_hdmi(struct work_struct *work);
<span class="lineNum">    2921 </span>            : struct r600_audio_pin *r600_audio_get_pin(struct radeon_device *rdev);
<span class="lineNum">    2922 </span>            : struct r600_audio_pin *dce6_audio_get_pin(struct radeon_device *rdev);
<span class="lineNum">    2923 </span>            : void r600_audio_enable(struct radeon_device *rdev,
<span class="lineNum">    2924 </span>            :                        struct r600_audio_pin *pin,
<span class="lineNum">    2925 </span>            :                        u8 enable_mask);
<span class="lineNum">    2926 </span>            : void dce6_audio_enable(struct radeon_device *rdev,
<span class="lineNum">    2927 </span>            :                        struct r600_audio_pin *pin,
<span class="lineNum">    2928 </span>            :                        u8 enable_mask);
<span class="lineNum">    2929 </span>            : 
<span class="lineNum">    2930 </span>            : /*
<span class="lineNum">    2931 </span>            :  * R600 vram scratch functions
<span class="lineNum">    2932 </span>            :  */
<span class="lineNum">    2933 </span>            : int r600_vram_scratch_init(struct radeon_device *rdev);
<span class="lineNum">    2934 </span>            : void r600_vram_scratch_fini(struct radeon_device *rdev);
<span class="lineNum">    2935 </span>            : 
<span class="lineNum">    2936 </span>            : /*
<span class="lineNum">    2937 </span>            :  * r600 cs checking helper
<span class="lineNum">    2938 </span>            :  */
<span class="lineNum">    2939 </span>            : unsigned r600_mip_minify(unsigned size, unsigned level);
<span class="lineNum">    2940 </span>            : bool r600_fmt_is_valid_color(u32 format);
<span class="lineNum">    2941 </span>            : bool r600_fmt_is_valid_texture(u32 format, enum radeon_family family);
<span class="lineNum">    2942 </span>            : int r600_fmt_get_blocksize(u32 format);
<span class="lineNum">    2943 </span>            : int r600_fmt_get_nblocksx(u32 format, u32 w);
<span class="lineNum">    2944 </span>            : int r600_fmt_get_nblocksy(u32 format, u32 h);
<span class="lineNum">    2945 </span>            : 
<span class="lineNum">    2946 </span>            : /*
<span class="lineNum">    2947 </span>            :  * r600 functions used by radeon_encoder.c
<span class="lineNum">    2948 </span>            :  */
<span class="lineNum">    2949 </span>            : struct radeon_hdmi_acr {
<span class="lineNum">    2950 </span>            :         u32 clock;
<span class="lineNum">    2951 </span>            : 
<span class="lineNum">    2952 </span>            :         int n_32khz;
<span class="lineNum">    2953 </span>            :         int cts_32khz;
<span class="lineNum">    2954 </span>            : 
<span class="lineNum">    2955 </span>            :         int n_44_1khz;
<span class="lineNum">    2956 </span>            :         int cts_44_1khz;
<span class="lineNum">    2957 </span>            : 
<span class="lineNum">    2958 </span>            :         int n_48khz;
<span class="lineNum">    2959 </span>            :         int cts_48khz;
<span class="lineNum">    2960 </span>            : 
<span class="lineNum">    2961 </span>            : };
<span class="lineNum">    2962 </span>            : 
<span class="lineNum">    2963 </span>            : extern struct radeon_hdmi_acr r600_hdmi_acr(uint32_t clock);
<span class="lineNum">    2964 </span>            : 
<span class="lineNum">    2965 </span>            : extern u32 r6xx_remap_render_backend(struct radeon_device *rdev,
<span class="lineNum">    2966 </span>            :                                      u32 tiling_pipe_num,
<span class="lineNum">    2967 </span>            :                                      u32 max_rb_num,
<span class="lineNum">    2968 </span>            :                                      u32 total_max_rb_num,
<span class="lineNum">    2969 </span>            :                                      u32 enabled_rb_mask);
<span class="lineNum">    2970 </span>            : 
<span class="lineNum">    2971 </span>            : /*
<span class="lineNum">    2972 </span>            :  * evergreen functions used by radeon_encoder.c
<span class="lineNum">    2973 </span>            :  */
<span class="lineNum">    2974 </span>            : 
<span class="lineNum">    2975 </span>            : extern int ni_init_microcode(struct radeon_device *rdev);
<span class="lineNum">    2976 </span>            : extern int ni_mc_load_microcode(struct radeon_device *rdev);
<span class="lineNum">    2977 </span>            : 
<span class="lineNum">    2978 </span>            : /* radeon_acpi.c */
<span class="lineNum">    2979 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    2980 </span>            : extern int radeon_acpi_init(struct radeon_device *rdev);
<span class="lineNum">    2981 </span>            : extern void radeon_acpi_fini(struct radeon_device *rdev);
<span class="lineNum">    2982 </span>            : extern bool radeon_acpi_is_pcie_performance_request_supported(struct radeon_device *rdev);
<span class="lineNum">    2983 </span>            : extern int radeon_acpi_pcie_performance_request(struct radeon_device *rdev,
<span class="lineNum">    2984 </span>            :                                                 u8 perf_req, bool advertise);
<a name="2985"><span class="lineNum">    2985 </span>            : extern int radeon_acpi_pcie_notify_device_ready(struct radeon_device *rdev);</a>
<a name="2986"><span class="lineNum">    2986 </span>            : #else</a>
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 : static inline int radeon_acpi_init(struct radeon_device *rdev) { return 0; }</span>
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 : static inline void radeon_acpi_fini(struct radeon_device *rdev) { }</span>
<span class="lineNum">    2989 </span>            : #endif
<span class="lineNum">    2990 </span>            : 
<span class="lineNum">    2991 </span>            : int radeon_cs_packet_parse(struct radeon_cs_parser *p,
<span class="lineNum">    2992 </span>            :                            struct radeon_cs_packet *pkt,
<span class="lineNum">    2993 </span>            :                            unsigned idx);
<span class="lineNum">    2994 </span>            : bool radeon_cs_packet_next_is_pkt3_nop(struct radeon_cs_parser *p);
<span class="lineNum">    2995 </span>            : void radeon_cs_dump_packet(struct radeon_cs_parser *p,
<span class="lineNum">    2996 </span>            :                            struct radeon_cs_packet *pkt);
<span class="lineNum">    2997 </span>            : int radeon_cs_packet_next_reloc(struct radeon_cs_parser *p,
<span class="lineNum">    2998 </span>            :                                 struct radeon_bo_list **cs_reloc,
<span class="lineNum">    2999 </span>            :                                 int nomm);
<span class="lineNum">    3000 </span>            : int r600_cs_common_vline_parse(struct radeon_cs_parser *p,
<span class="lineNum">    3001 </span>            :                                uint32_t *vline_start_end,
<span class="lineNum">    3002 </span>            :                                uint32_t *vline_status);
<span class="lineNum">    3003 </span>            : 
<span class="lineNum">    3004 </span>            : #include &quot;radeon_object.h&quot;
<span class="lineNum">    3005 </span>            : 
<span class="lineNum">    3006 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
