module half_adder;
reg a,b;
wire sum,carry;

half_adder dut (
