Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 21:28:35 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         90          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (806)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: i_top_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (806)
--------------------------------------------------
 There are 806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.158        0.000                      0                 1109        0.106        0.000                      0                 1109        3.000        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.410        0.000                      0                  704        0.109        0.000                      0                  704       19.500        0.000                       0                    99  
  clk_out2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   5.106        0.000                      0                  299        0.106        0.000                      0                  299        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.487        0.000                      0                   56        0.714        0.000                      0                   56  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        3.158        0.000                      0                    2        1.393        0.000                      0                    2  
**async_default**   sys_clk_pin         sys_clk_pin               6.237        0.000                      0                   48        0.868        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.410ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_11/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.518ns (10.296%)  route 4.513ns (89.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.548     1.550    display_interface/clk_out1
    SLICE_X30Y63         FDCE                                         r  display_interface/o_pix_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDCE (Prop_fdce_C_Q)         0.518     2.068 r  display_interface/o_pix_addr_reg[4]_rep/Q
                         net (fo=15, routed)          4.513     6.581    pixel_memory/ADDRBWRADDR[3]
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.655    41.658    pixel_memory/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/CLKBWRCLK
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.106    41.557    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.991    pixel_memory/ram_reg_1_11
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 34.410    

Slack (MET) :             34.412ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.580ns (11.634%)  route 4.406ns (88.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.543     1.545    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  display_interface/o_pix_addr_reg[15]/Q
                         net (fo=40, routed)          1.115     3.116    display_interface/Q[15]
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.240 r  display_interface/ram_reg_1_0__0_i_2/O
                         net (fo=12, routed)          3.291     6.531    pixel_memory/ram_reg_1_0__0_1
    RAMB36_X1Y19         RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.483    41.486    pixel_memory/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism              0.006    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.943    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.943    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                 34.412    

Slack (MET) :             34.507ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.608ns (13.035%)  route 4.056ns (86.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.543     1.545    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  display_interface/o_pix_addr_reg[15]/Q
                         net (fo=40, routed)          3.224     5.225    pixel_memory/Q[15]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.152     5.377 f  pixel_memory/ram_reg_0_3_ENBWREN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.832     6.209    pixel_memory/ram_reg_0_3_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_3/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.493    41.496    pixel_memory/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_3/CLKBWRCLK
                         clock pessimism             -0.001    41.495    
                         clock uncertainty           -0.106    41.389    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.672    40.717    pixel_memory/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.717    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                 34.507    

Slack (MET) :             34.549ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_11/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.456ns (9.322%)  route 4.436ns (90.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.548     1.550    display_interface/clk_out1
    SLICE_X33Y64         FDCE                                         r  display_interface/o_pix_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  display_interface/o_pix_addr_reg[7]/Q
                         net (fo=17, routed)          4.436     6.442    pixel_memory/Q[7]
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.655    41.658    pixel_memory/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/CLKBWRCLK
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.106    41.557    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.991    pixel_memory/ram_reg_1_11
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 34.549    

Slack (MET) :             34.570ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_11/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.456ns (9.361%)  route 4.415ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.548     1.550    display_interface/clk_out1
    SLICE_X32Y64         FDCE                                         r  display_interface/o_pix_addr_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  display_interface/o_pix_addr_reg[5]_rep/Q
                         net (fo=15, routed)          4.415     6.421    pixel_memory/ADDRBWRADDR[4]
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.655    41.658    pixel_memory/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/CLKBWRCLK
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.106    41.557    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.991    pixel_memory/ram_reg_1_11
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                 34.570    

Slack (MET) :             34.587ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_11/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.456ns (9.393%)  route 4.398ns (90.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.548     1.550    display_interface/clk_out1
    SLICE_X32Y63         FDCE                                         r  display_interface/o_pix_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  display_interface/o_pix_addr_reg[3]_rep/Q
                         net (fo=15, routed)          4.398     6.404    pixel_memory/ADDRBWRADDR[2]
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.655    41.658    pixel_memory/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/CLKBWRCLK
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.106    41.557    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.991    pixel_memory/ram_reg_1_11
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                 34.587    

Slack (MET) :             34.587ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.580ns (12.042%)  route 4.236ns (87.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.543     1.545    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  display_interface/o_pix_addr_reg[15]/Q
                         net (fo=40, routed)          3.753     5.754    pixel_memory/Q[15]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     5.878 f  pixel_memory/ram_reg_0_2_ENBWREN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.483     6.361    pixel_memory/ram_reg_0_2_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y9          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.496    41.499    pixel_memory/clk_out1
    RAMB36_X2Y9          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.001    41.498    
                         clock uncertainty           -0.106    41.392    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.949    pixel_memory/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.949    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                 34.587    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_11/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.456ns (9.442%)  route 4.374ns (90.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.548     1.550    display_interface/clk_out1
    SLICE_X33Y64         FDCE                                         r  display_interface/o_pix_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  display_interface/o_pix_addr_reg[6]/Q
                         net (fo=17, routed)          4.374     6.380    pixel_memory/Q[6]
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.655    41.658    pixel_memory/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/CLKBWRCLK
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.106    41.557    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.991    pixel_memory/ram_reg_1_11
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.644ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.580ns (12.196%)  route 4.176ns (87.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.543     1.545    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  display_interface/o_pix_addr_reg[15]/Q
                         net (fo=40, routed)          3.292     5.293    pixel_memory/Q[15]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.417 f  pixel_memory/ram_reg_0_7_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.884     6.301    pixel_memory/ram_reg_0_7_ENBWREN_cooolgate_en_sig_11
    RAMB36_X0Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_7/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.492    41.495    pixel_memory/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.001    41.494    
                         clock uncertainty           -0.106    41.388    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.945    pixel_memory/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.945    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                 34.644    

Slack (MET) :             34.661ns  (required time - arrival time)
  Source:                 display_interface/o_pix_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_11/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.456ns (9.536%)  route 4.326ns (90.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.547     1.549    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     2.005 r  display_interface/o_pix_addr_reg[2]/Q
                         net (fo=17, routed)          4.326     6.331    pixel_memory/Q[2]
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.655    41.658    pixel_memory/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  pixel_memory/ram_reg_1_11/CLKBWRCLK
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.106    41.557    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.991    pixel_memory/ram_reg_1_11
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 34.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.494%)  route 0.459ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/clk_out1
    SLICE_X35Y64         FDCE                                         r  display_interface/o_pix_addr_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/o_pix_addr_reg[7]_rep/Q
                         net (fo=21, routed)          0.459     1.158    pixel_memory/ram_reg_0_0_0[2]
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869     0.871    pixel_memory/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.005     0.866    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.049    pixel_memory/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.475%)  route 0.516ns (78.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/o_pix_addr_reg[4]/Q
                         net (fo=23, routed)          0.516     1.214    pixel_memory/Q[4]
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.864     0.866    pixel_memory/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.044    pixel_memory/ram_reg_1_3__0
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.387%)  route 0.518ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557     0.559    display_interface/clk_out1
    SLICE_X33Y64         FDCE                                         r  display_interface/o_pix_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  display_interface/o_pix_addr_reg[1]/Q
                         net (fo=23, routed)          0.518     1.218    pixel_memory/Q[1]
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.864     0.866    pixel_memory/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.044    pixel_memory/ram_reg_1_3__0
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.164ns (24.561%)  route 0.504ns (75.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557     0.559    display_interface/clk_out1
    SLICE_X30Y65         FDCE                                         r  display_interface/o_pix_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  display_interface/o_pix_addr_reg[0]/Q
                         net (fo=25, routed)          0.504     1.226    pixel_memory/Q[0]
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.869     0.871    pixel_memory/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.005     0.866    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.049    pixel_memory/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.089%)  route 0.528ns (78.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/clk_out1
    SLICE_X35Y64         FDCE                                         r  display_interface/o_pix_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/o_pix_addr_reg[8]_rep/Q
                         net (fo=21, routed)          0.528     1.226    pixel_memory/ram_reg_0_0_0[3]
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.864     0.866    pixel_memory/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.044    pixel_memory/ram_reg_1_3__0
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.968%)  route 0.565ns (80.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/clk_out1
    SLICE_X35Y64         FDCE                                         r  display_interface/o_pix_addr_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/o_pix_addr_reg[7]_rep/Q
                         net (fo=21, routed)          0.565     1.264    pixel_memory/ram_reg_0_0_0[2]
    RAMB36_X1Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.874     0.876    pixel_memory/clk_out1
    RAMB36_X1Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.005     0.871    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.054    pixel_memory/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_mux_sel_b_pos_0__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.549%)  route 0.156ns (52.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.554     0.556    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  display_interface/o_pix_addr_reg[16]/Q
                         net (fo=29, routed)          0.156     0.852    pixel_memory/Q[16]
    SLICE_X35Y68         FDRE                                         r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.819     0.821    pixel_memory/clk_out1
    SLICE_X35Y68         FDRE                                         r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
                         clock pessimism             -0.253     0.569    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.070     0.639    pixel_memory/ram_reg_mux_sel_b_pos_0__10
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.772%)  route 0.572ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/o_pix_addr_reg[2]_rep/Q
                         net (fo=21, routed)          0.572     1.271    pixel_memory/ram_reg_0_0_0[0]
    RAMB36_X1Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.874     0.876    pixel_memory/clk_out1
    RAMB36_X1Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.005     0.871    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.054    pixel_memory/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 display_interface/o_pix_addr_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.968%)  route 0.565ns (80.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/clk_out1
    SLICE_X35Y64         FDCE                                         r  display_interface/o_pix_addr_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/o_pix_addr_reg[7]_rep/Q
                         net (fo=21, routed)          0.565     1.264    pixel_memory/ram_reg_0_0_0[2]
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.864     0.866    pixel_memory/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  pixel_memory/ram_reg_1_3__0/CLKBWRCLK
                         clock pessimism             -0.005     0.861    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.044    pixel_memory/ram_reg_1_3__0
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.968%)  route 0.165ns (47.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556     0.558    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y66         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  display_interface/vga_timing_signals/vc_reg[2]/Q
                         net (fo=10, routed)          0.165     0.864    display_interface/vga_timing_signals/vc_reg_n_0_[2]
    SLICE_X35Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.909 r  display_interface/vga_timing_signals/vc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.909    display_interface/vga_timing_signals/vc[5]_i_1_n_0
    SLICE_X35Y66         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.822     0.823    display_interface/vga_timing_signals/clk_out1
    SLICE_X35Y66         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.092     0.682    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     pixel_memory/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     pixel_memory/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     pixel_memory/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y21     pixel_memory/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      pixel_memory/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      pixel_memory/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     pixel_memory/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y17     pixel_memory/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15     pixel_memory/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      pixel_memory/ram_reg_0_7/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r1_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r1_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r2_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r2_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y65     display_interface/o_pix_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y65     display_interface/o_pix_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r1_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r1_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r2_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     r2_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y65     display_interface/FSM_sequential_r_SM_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y65     display_interface/o_pix_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y65     display_interface/o_pix_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.116ns (25.780%)  route 3.213ns (74.220%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.613     5.164    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518     5.682 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/Q
                         net (fo=5, routed)           0.816     6.498    OV7670_cam/configure_cam/OV7670_Registers/Q[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.146     6.644 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_5/O
                         net (fo=3, routed)           0.829     7.473    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.328     7.801 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_2/O
                         net (fo=21, routed)          0.928     8.729    OV7670_cam/configure_cam/OV7670_Registers/timer
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.853 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_1/O
                         net (fo=12, routed)          0.641     9.493    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X11Y63         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.433    14.804    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X11Y63         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X11Y63         FDRE (Setup_fdre_C_R)       -0.429    14.599    OV7670_cam/configure_cam/OV7670_config/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.116ns (25.780%)  route 3.213ns (74.220%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.613     5.164    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518     5.682 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/Q
                         net (fo=5, routed)           0.816     6.498    OV7670_cam/configure_cam/OV7670_Registers/Q[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.146     6.644 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_5/O
                         net (fo=3, routed)           0.829     7.473    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.328     7.801 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_2/O
                         net (fo=21, routed)          0.928     8.729    OV7670_cam/configure_cam/OV7670_Registers/timer
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.853 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_1/O
                         net (fo=12, routed)          0.641     9.493    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X11Y63         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.433    14.804    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X11Y63         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X11Y63         FDRE (Setup_fdre_C_R)       -0.429    14.599    OV7670_cam/configure_cam/OV7670_config/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.116ns (25.780%)  route 3.213ns (74.220%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.613     5.164    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518     5.682 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/Q
                         net (fo=5, routed)           0.816     6.498    OV7670_cam/configure_cam/OV7670_Registers/Q[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.146     6.644 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_5/O
                         net (fo=3, routed)           0.829     7.473    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.328     7.801 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_2/O
                         net (fo=21, routed)          0.928     8.729    OV7670_cam/configure_cam/OV7670_Registers/timer
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.853 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_1/O
                         net (fo=12, routed)          0.641     9.493    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X11Y63         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.433    14.804    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X11Y63         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[8]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X11Y63         FDRE (Setup_fdre_C_R)       -0.429    14.599    OV7670_cam/configure_cam/OV7670_config/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.069ns (25.401%)  route 3.139ns (74.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.170    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     5.589 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          1.260     6.849    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.324     7.173 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4/O
                         net (fo=2, routed)           0.967     8.141    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1/O
                         net (fo=7, routed)           0.912     9.379    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.878    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[1]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.592    OV7670_cam/configure_cam/SCCB_HERE/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.069ns (25.401%)  route 3.139ns (74.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.170    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     5.589 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          1.260     6.849    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.324     7.173 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4/O
                         net (fo=2, routed)           0.967     8.141    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1/O
                         net (fo=7, routed)           0.912     9.379    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.878    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.592    OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.069ns (25.401%)  route 3.139ns (74.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.170    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     5.589 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          1.260     6.849    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.324     7.173 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4/O
                         net (fo=2, routed)           0.967     8.141    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1/O
                         net (fo=7, routed)           0.912     9.379    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.878    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.592    OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.069ns (25.401%)  route 3.139ns (74.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.170    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     5.589 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[3]/Q
                         net (fo=29, routed)          1.260     6.849    OV7670_cam/configure_cam/SCCB_HERE/state__0[3]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.324     7.173 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4/O
                         net (fo=2, routed)           0.967     8.141    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_4_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.326     8.467 r  OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1/O
                         net (fo=7, routed)           0.912     9.379    OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.878    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.524    14.592    OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.021ns (23.959%)  route 3.240ns (76.041%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.176    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/Q
                         net (fo=5, routed)           0.914     6.568    OV7670_cam/configure_cam/SCCB_HERE/timer_reg_n_0_[4]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.295     6.863 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state[3]_i_5/O
                         net (fo=6, routed)           1.135     7.998    OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.124     8.122 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.601     8.723    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.124     8.847 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.591     9.438    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    14.873    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y62          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.682    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[7]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.021ns (23.959%)  route 3.240ns (76.041%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.176    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y50          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[4]/Q
                         net (fo=5, routed)           0.914     6.568    OV7670_cam/configure_cam/SCCB_HERE/timer_reg_n_0_[4]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.295     6.863 f  OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state[3]_i_5/O
                         net (fo=6, routed)           1.135     7.998    OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state[3]_i_5_n_0
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.124     8.122 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1/O
                         net (fo=11, routed)          0.601     8.723    OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.124     8.847 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1/O
                         net (fo=6, routed)           0.591     9.438    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    14.873    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y62          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.682    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[8]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.116ns (26.632%)  route 3.074ns (73.368%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.613     5.164    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.518     5.682 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[2]/Q
                         net (fo=5, routed)           0.816     6.498    OV7670_cam/configure_cam/OV7670_Registers/Q[2]
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.146     6.644 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_5/O
                         net (fo=3, routed)           0.829     7.473    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.328     7.801 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_2/O
                         net (fo=21, routed)          0.928     8.729    OV7670_cam/configure_cam/OV7670_Registers/timer
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.853 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_1/O
                         net (fo=12, routed)          0.502     9.355    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]_0
    SLICE_X11Y62         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434    14.805    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X11Y62         FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[1]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y62         FDRE (Setup_fdre_C_R)       -0.429    14.600    OV7670_cam/configure_cam/OV7670_config/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[5]/Q
                         net (fo=1, routed)           0.054     1.696    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg_n_0_[5]
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.045     1.741 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.741    OV7670_cam/configure_cam/SCCB_HERE/r_tx[6]
    SLICE_X2Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.015    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[6]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121     1.634    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/Q
                         net (fo=1, routed)           0.116     1.756    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]_0[7]
    SLICE_X3Y65          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.014    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y65          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]/C
                         clock pessimism             -0.478     1.535    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.066     1.601    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.586     1.499    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y62          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]/Q
                         net (fo=1, routed)           0.102     1.742    OV7670_cam/configure_cam/SCCB_HERE/D[0]
    SLICE_X6Y62          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.014    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X6Y62          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[0]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.063     1.577    OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X2Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164     1.664 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.100     1.764    OV7670_cam/configure_cam/SCCB_HERE/D[6]
    SLICE_X1Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.015    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[6]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.070     1.585    OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X3Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[7]/Q
                         net (fo=2, routed)           0.124     1.764    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]_0[7]
    SLICE_X3Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X3Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[7]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.070     1.583    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.497    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/Q
                         net (fo=2, routed)           0.121     1.759    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]_0[15]
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.854     2.012    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.066     1.578    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.215%)  route 0.129ns (47.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.496    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y67          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[12]/Q
                         net (fo=2, routed)           0.129     1.767    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]_0[12]
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.854     2.012    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.070     1.582    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X2Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164     1.664 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/Q
                         net (fo=1, routed)           0.105     1.770    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]_0[6]
    SLICE_X0Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.015    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[6]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.070     1.585    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.584     1.497    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X3Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.638 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/Q
                         net (fo=2, routed)           0.126     1.765    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]_0[5]
    SLICE_X3Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X3Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.066     1.579    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[2]/Q
                         net (fo=1, routed)           0.082     1.747    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg_n_0_[2]
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    OV7670_cam/configure_cam/SCCB_HERE/r_tx[3]
    SLICE_X3Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.015    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091     1.604    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y63    r1_rstn_top_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y63    r2_rstn_top_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y63     r_tx_reg[8]_i_8/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60     OV7670_cam/cam_btn_start_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     OV7670_cam/cam_btn_start_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     OV7670_cam/cam_btn_start_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     OV7670_cam/cam_btn_start_db/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r1_rstn_top_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r1_rstn_top_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r2_rstn_top_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r2_rstn_top_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y63     r_tx_reg[8]_i_8/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y63     r_tx_reg[8]_i_8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r1_rstn_top_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r1_rstn_top_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r2_rstn_top_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y63    r2_rstn_top_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y63     r_tx_reg[8]_i_8/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y63     r_tx_reg[8]_i_8/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.642ns (21.750%)  route 2.310ns (78.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.813     4.508    display_interface/vga_timing_signals_n_38
    SLICE_X35Y67         FDCE                                         f  display_interface/o_pix_addr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.426    41.429    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[15]/C
                         clock pessimism              0.077    41.506    
                         clock uncertainty           -0.106    41.400    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.995    display_interface/o_pix_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.642ns (21.750%)  route 2.310ns (78.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.813     4.508    display_interface/vga_timing_signals_n_38
    SLICE_X35Y67         FDCE                                         f  display_interface/o_pix_addr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.426    41.429    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[16]/C
                         clock pessimism              0.077    41.506    
                         clock uncertainty           -0.106    41.400    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.995    display_interface/o_pix_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.642ns (21.750%)  route 2.310ns (78.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.813     4.508    display_interface/vga_timing_signals_n_38
    SLICE_X35Y67         FDCE                                         f  display_interface/o_pix_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.426    41.429    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[17]/C
                         clock pessimism              0.077    41.506    
                         clock uncertainty           -0.106    41.400    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.995    display_interface/o_pix_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.642ns (21.750%)  route 2.310ns (78.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.813     4.508    display_interface/vga_timing_signals_n_38
    SLICE_X35Y67         FDCE                                         f  display_interface/o_pix_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.426    41.429    display_interface/clk_out1
    SLICE_X35Y67         FDCE                                         r  display_interface/o_pix_addr_reg[18]/C
                         clock pessimism              0.077    41.506    
                         clock uncertainty           -0.106    41.400    
    SLICE_X35Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.995    display_interface/o_pix_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.587ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.642ns (22.504%)  route 2.211ns (77.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.714     4.409    display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X33Y67         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.427    41.430    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y67         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
                         clock pessimism              0.077    41.507    
                         clock uncertainty           -0.106    41.401    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.996    display_interface/vga_timing_signals/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 36.587    

Slack (MET) :             36.587ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.642ns (22.504%)  route 2.211ns (77.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.714     4.409    display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X33Y67         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.427    41.430    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y67         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
                         clock pessimism              0.077    41.507    
                         clock uncertainty           -0.106    41.401    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.996    display_interface/vga_timing_signals/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 36.587    

Slack (MET) :             36.587ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.642ns (22.504%)  route 2.211ns (77.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.714     4.409    display_interface/vga_timing_signals/r2_rstn_clk25m_reg
    SLICE_X33Y67         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.427    41.430    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y67         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.077    41.507    
                         clock uncertainty           -0.106    41.401    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.405    40.996    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 36.587    

Slack (MET) :             36.721ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.642ns (23.587%)  route 2.080ns (76.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.583     4.278    display_interface/vga_timing_signals_n_38
    SLICE_X32Y64         FDCE                                         f  display_interface/o_pix_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.430    41.433    display_interface/clk_out1
    SLICE_X32Y64         FDCE                                         r  display_interface/o_pix_addr_reg[5]/C
                         clock pessimism              0.077    41.510    
                         clock uncertainty           -0.106    41.404    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.405    40.999    display_interface/o_pix_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         40.999    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 36.721    

Slack (MET) :             36.721ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[5]_rep/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.642ns (23.587%)  route 2.080ns (76.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.583     4.278    display_interface/vga_timing_signals_n_38
    SLICE_X32Y64         FDCE                                         f  display_interface/o_pix_addr_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.430    41.433    display_interface/clk_out1
    SLICE_X32Y64         FDCE                                         r  display_interface/o_pix_addr_reg[5]_rep/C
                         clock pessimism              0.077    41.510    
                         clock uncertainty           -0.106    41.404    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.405    40.999    display_interface/o_pix_addr_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         40.999    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 36.721    

Slack (MET) :             36.725ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.642ns (23.625%)  route 2.076ns (76.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.554     1.556    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.518     2.074 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.497     2.571    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.695 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          1.579     4.274    display_interface/vga_timing_signals_n_38
    SLICE_X33Y64         FDCE                                         f  display_interface/o_pix_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.430    41.433    display_interface/clk_out1
    SLICE_X33Y64         FDCE                                         r  display_interface/o_pix_addr_reg[14]/C
                         clock pessimism              0.077    41.510    
                         clock uncertainty           -0.106    41.404    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.405    40.999    display_interface/o_pix_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         40.999    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                 36.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[4]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.928%)  route 0.467ns (69.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.269     1.239    display_interface/vga_timing_signals_n_38
    SLICE_X30Y63         FDCE                                         f  display_interface/o_pix_addr_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824     0.826    display_interface/clk_out1
    SLICE_X30Y63         FDCE                                         r  display_interface/o_pix_addr_reg[4]_rep/C
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.526    display_interface/o_pix_addr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[9]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (27.998%)  route 0.537ns (72.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.340     1.310    display_interface/vga_timing_signals_n_38
    SLICE_X30Y64         FDCE                                         f  display_interface/o_pix_addr_reg[9]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824     0.826    display_interface/clk_out1
    SLICE_X30Y64         FDCE                                         r  display_interface/o_pix_addr_reg[9]_rep/C
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.526    display_interface/o_pix_addr_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[14]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (27.998%)  route 0.537ns (72.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.340     1.310    display_interface/vga_timing_signals_n_38
    SLICE_X31Y64         FDCE                                         f  display_interface/o_pix_addr_reg[14]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824     0.826    display_interface/clk_out1
    SLICE_X31Y64         FDCE                                         r  display_interface/o_pix_addr_reg[14]_rep/C
                         clock pessimism             -0.234     0.593    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.501    display_interface/o_pix_addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (27.998%)  route 0.537ns (72.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.340     1.310    display_interface/vga_timing_signals_n_38
    SLICE_X31Y64         FDCE                                         f  display_interface/o_pix_addr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824     0.826    display_interface/clk_out1
    SLICE_X31Y64         FDCE                                         r  display_interface/o_pix_addr_reg[1]_rep/C
                         clock pessimism             -0.234     0.593    
    SLICE_X31Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.501    display_interface/o_pix_addr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.473%)  route 0.580ns (73.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.383     1.353    display_interface/vga_timing_signals_n_38
    SLICE_X35Y63         FDCE                                         f  display_interface/o_pix_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823     0.825    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[2]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    display_interface/o_pix_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.473%)  route 0.580ns (73.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.383     1.353    display_interface/vga_timing_signals_n_38
    SLICE_X35Y63         FDCE                                         f  display_interface/o_pix_addr_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823     0.825    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[2]_rep/C
                         clock pessimism             -0.234     0.592    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    display_interface/o_pix_addr_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.473%)  route 0.580ns (73.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.383     1.353    display_interface/vga_timing_signals_n_38
    SLICE_X35Y63         FDCE                                         f  display_interface/o_pix_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823     0.825    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[3]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    display_interface/o_pix_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.473%)  route 0.580ns (73.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.383     1.353    display_interface/vga_timing_signals_n_38
    SLICE_X35Y63         FDCE                                         f  display_interface/o_pix_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823     0.825    display_interface/clk_out1
    SLICE_X35Y63         FDCE                                         r  display_interface/o_pix_addr_reg[4]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    display_interface/o_pix_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.898%)  route 0.630ns (75.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.433     1.403    display_interface/vga_timing_signals_n_38
    SLICE_X30Y65         FDCE                                         f  display_interface/o_pix_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823     0.825    display_interface/clk_out1
    SLICE_X30Y65         FDCE                                         r  display_interface/o_pix_addr_reg[0]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.525    display_interface/o_pix_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/o_pix_addr_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.898%)  route 0.630ns (75.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.562     0.564    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.198     0.925    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.970 f  display_interface/vga_timing_signals/FSM_sequential_r_SM_state[1]_i_2/O
                         net (fo=56, routed)          0.433     1.403    display_interface/vga_timing_signals_n_38
    SLICE_X30Y65         FDCE                                         f  display_interface/o_pix_addr_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823     0.825    display_interface/clk_out1
    SLICE_X30Y65         FDCE                                         r  display_interface/o_pix_addr_reg[0]_rep/C
                         clock pessimism             -0.234     0.592    
    SLICE_X30Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.525    display_interface/o_pix_addr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.418ns  (logic 0.608ns (25.141%)  route 1.810ns (74.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    5.104ns = ( 35.104 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553    35.104    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456    35.560 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           1.148    36.708    top_btn_db/r_sample
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.152    36.860 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.663    37.523    top_btn_db_n_0
    SLICE_X12Y61         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.437    41.440    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.238    41.201    
    SLICE_X12Y61         FDCE (Recov_fdce_C_CLR)     -0.521    40.680    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -37.523    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.418ns  (logic 0.608ns (25.141%)  route 1.810ns (74.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    5.104ns = ( 35.104 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553    35.104    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456    35.560 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           1.148    36.708    top_btn_db/r_sample
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.152    36.860 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.663    37.523    top_btn_db_n_0
    SLICE_X12Y61         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.437    41.440    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.238    41.201    
    SLICE_X12Y61         FDCE (Recov_fdce_C_CLR)     -0.521    40.680    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -37.523    
  -------------------------------------------------------------------
                         slack                                  3.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.185ns (21.477%)  route 0.676ns (78.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.474    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.407     2.022    top_btn_db/r_sample
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.044     2.066 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.270     2.336    top_btn_db_n_0
    SLICE_X12Y61         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.831     0.833    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.238     1.072    
    SLICE_X12Y61         FDCE (Remov_fdce_C_CLR)     -0.129     0.943    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.185ns (21.477%)  route 0.676ns (78.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.474    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.407     2.022    top_btn_db/r_sample
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.044     2.066 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.270     2.336    top_btn_db_n_0
    SLICE_X12Y61         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.831     0.833    w_clk25m
    SLICE_X12Y61         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.238     1.072    
    SLICE_X12Y61         FDCE (Remov_fdce_C_CLR)     -0.129     0.943    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  1.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.671ns (21.349%)  route 2.472ns (78.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.606     8.244    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X4Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.494    14.865    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[4]/C
                         clock pessimism              0.259    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y68          FDCE (Recov_fdce_C_CLR)     -0.608    14.481    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.671ns (21.052%)  route 2.516ns (78.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.650     8.289    OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg_0
    SLICE_X1Y66          FDPE                                         f  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.499    14.870    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y66          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y66          FDPE (Recov_fdpe_C_PRE)     -0.562    14.532    OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.671ns (21.402%)  route 2.464ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.598     8.237    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X3Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.496    14.867    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X3Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/C
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y68          FDCE (Recov_fdce_C_CLR)     -0.608    14.483    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.671ns (21.402%)  route 2.464ns (78.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.598     8.237    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X3Y68          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.496    14.867    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X3Y68          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/C
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y68          FDCE (Recov_fdce_C_CLR)     -0.608    14.483    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.671ns (21.937%)  route 2.388ns (78.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.522     8.160    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X4Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.498    14.869    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y65          FDCE (Recov_fdce_C_CLR)     -0.608    14.485    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.671ns (21.968%)  route 2.383ns (78.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.517     8.156    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.498    14.869    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.608    14.485    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.671ns (21.968%)  route 2.383ns (78.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.517     8.156    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.498    14.869    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.608    14.485    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.671ns (21.968%)  route 2.383ns (78.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.517     8.156    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.498    14.869    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.608    14.485    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.671ns (22.027%)  route 2.375ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.509     8.148    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X4Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.497    14.868    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y66          FDCE (Recov_fdce_C_CLR)     -0.608    14.484    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.671ns (22.027%)  route 2.375ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550     5.101    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.866     6.486    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.153     6.639 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.509     8.148    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X4Y66          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.497    14.868    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y66          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y66          FDCE (Recov_fdce_C_CLR)     -0.608    14.484    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  6.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_top_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.185ns (23.991%)  route 0.586ns (76.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.474    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.407     2.022    top_btn_db/r_sample
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.044     2.066 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.179     2.246    top_btn_db_n_0
    SLICE_X12Y63         FDCE                                         f  r1_rstn_top_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r1_rstn_top_clk_reg/C
                         clock pessimism             -0.478     1.506    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.129     1.377    r1_rstn_top_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_top_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.185ns (23.991%)  route 0.586ns (76.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.474    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.407     2.022    top_btn_db/r_sample
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.044     2.066 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.179     2.246    top_btn_db_n_0
    SLICE_X12Y63         FDCE                                         f  r2_rstn_top_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
                         clock pessimism             -0.478     1.506    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.129     1.377    r2_rstn_top_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.715%)  route 0.573ns (73.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.198     2.254    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X7Y62          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.014    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y62          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/C
                         clock pessimism             -0.478     1.535    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.157     1.378    OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.715%)  route 0.573ns (73.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.198     2.254    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X7Y62          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.014    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y62          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/C
                         clock pessimism             -0.478     1.535    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.157     1.378    OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.715%)  route 0.573ns (73.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.198     2.254    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X7Y62          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.014    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y62          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg/C
                         clock pessimism             -0.478     1.535    
    SLICE_X7Y62          FDCE (Remov_fdce_C_CLR)     -0.157     1.378    OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.209ns (20.007%)  route 0.836ns (79.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.460     2.516    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y64          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.132     1.402    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.209ns (20.007%)  route 0.836ns (79.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.460     2.516    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y64          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.132     1.402    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.209ns (20.007%)  route 0.836ns (79.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.460     2.516    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y64          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.132     1.402    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.209ns (20.007%)  route 0.836ns (79.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.460     2.516    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X7Y64          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.013    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                         clock pessimism             -0.478     1.534    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.157     1.377    OV7670_cam/configure_cam/OV7670_config/o_config_done_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.028%)  route 0.889ns (80.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    i_top_clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  r2_rstn_top_clk_reg/Q
                         net (fo=3, routed)           0.375     2.011    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X7Y63          LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.514     2.570    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_2
    SLICE_X6Y65          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.854     2.012    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X6Y65          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X6Y65          FDCE (Remov_fdce_C_CLR)     -0.132     1.401    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  1.168    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           806 Endpoints
Min Delay           806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_2/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 0.608ns (9.276%)  route 5.946ns (90.723%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          5.070     5.526    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.152     5.678 r  OV7670_cam/cam_pixels/ram_reg_0_2_i_1/O
                         net (fo=1, routed)           0.876     6.554    pixel_memory/ram_reg_0_2_0[0]
    RAMB36_X2Y9          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_1__0/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 0.580ns (8.980%)  route 5.879ns (91.020%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          4.900     5.356    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     5.480 r  OV7670_cam/cam_pixels/ram_reg_1_1__0_i_1/O
                         net (fo=1, routed)           0.979     6.459    pixel_memory/ram_reg_1_1__0_0[0]
    RAMB36_X2Y12         RAMB36E1                                     r  pixel_memory/ram_reg_1_1__0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_3/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 0.456ns (7.243%)  route 5.840ns (92.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[12]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OV7670_cam/cam_pixels/o_pix_addr_reg[12]/Q
                         net (fo=25, routed)          5.840     6.296    pixel_memory/out[12]
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_2/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 0.580ns (9.213%)  route 5.715ns (90.787%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          5.070     5.526    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.650 r  OV7670_cam/cam_pixels/ram_reg_1_2_i_1/O
                         net (fo=1, routed)           0.645     6.295    pixel_memory/ram_reg_1_2_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  pixel_memory/ram_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 0.606ns (9.679%)  route 5.655ns (90.321%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          4.717     5.173    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.150     5.323 r  OV7670_cam/cam_pixels/ram_reg_0_3_i_1/O
                         net (fo=1, routed)           0.938     6.261    pixel_memory/ram_reg_0_3_0[0]
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_2__0/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 0.606ns (9.871%)  route 5.533ns (90.129%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          4.900     5.356    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.150     5.506 r  OV7670_cam/cam_pixels/ram_reg_1_2__0_i_1/O
                         net (fo=1, routed)           0.633     6.139    pixel_memory/ram_reg_1_2__0_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  pixel_memory/ram_reg_1_2__0/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_2/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 0.580ns (9.493%)  route 5.530ns (90.507%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          4.785     5.241    pixel_memory/ram_reg_1_11_0
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.124     5.365 f  pixel_memory/ram_reg_0_2_ENARDEN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           0.745     6.110    pixel_memory/ram_reg_0_2_ENARDEN_cooolgate_en_sig_30
    RAMB36_X2Y9          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_3/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 0.606ns (10.049%)  route 5.424ns (89.951%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          4.573     5.029    pixel_memory/ram_reg_1_11_0
    SLICE_X48Y49         LUT3 (Prop_lut3_I1_O)        0.150     5.179 f  pixel_memory/ram_reg_0_3_ENARDEN_cooolgate_en_gate_60_LOPT_REMAP/O
                         net (fo=1, routed)           0.851     6.030    pixel_memory/ram_reg_0_3_ENARDEN_cooolgate_en_sig_31
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_3/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 0.456ns (7.654%)  route 5.502ns (92.346%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[12]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OV7670_cam/cam_pixels/o_pix_addr_reg[12]/Q
                         net (fo=25, routed)          5.502     5.958    pixel_memory/out[12]
    RAMB36_X1Y9          RAMB36E1                                     r  pixel_memory/ram_reg_1_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 0.580ns (9.869%)  route 5.297ns (90.131%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OV7670_cam/cam_pixels/o_pix_addr_reg[16]/Q
                         net (fo=61, routed)          4.717     5.173    OV7670_cam/cam_pixels/i_bram_pix_addr[16]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.297 r  OV7670_cam/cam_pixels/ram_reg_1_3_i_1/O
                         net (fo=1, routed)           0.580     5.877    pixel_memory/ram_reg_1_3_0[0]
    RAMB36_X1Y9          RAMB36E1                                     r  pixel_memory/ram_reg_1_3/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.497%)  route 0.169ns (54.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[10]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[10]/Q
                         net (fo=13, routed)          0.169     0.310    pixel_memory/out[10]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[2]/C
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/pixel_data_reg[2]/Q
                         net (fo=1, routed)           0.170     0.311    OV7670_cam/cam_pixels/pixel_data[2]
    SLICE_X8Y64          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[2]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[2]/Q
                         net (fo=13, routed)          0.170     0.311    pixel_memory/out[2]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep/Q
                         net (fo=12, routed)          0.156     0.320    pixel_memory/ram_reg_0_8_0[1]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.030%)  route 0.187ns (56.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[15]/Q
                         net (fo=61, routed)          0.187     0.328    pixel_memory/out[15]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.951%)  route 0.171ns (51.049%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[1]/C
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[1]/Q
                         net (fo=1, routed)           0.171     0.335    OV7670_cam/cam_pixels/pixel_data[1]
    SLICE_X8Y69          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[3]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[3]/Q
                         net (fo=1, routed)           0.172     0.336    OV7670_cam/cam_pixels/pixel_data[3]
    SLICE_X8Y69          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.341%)  route 0.200ns (58.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[14]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[14]/Q
                         net (fo=25, routed)          0.200     0.341    pixel_memory/out[14]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.009%)  route 0.220ns (60.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]/Q
                         net (fo=13, routed)          0.220     0.361    pixel_memory/out[1]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.009%)  route 0.220ns (60.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[9]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[9]/Q
                         net (fo=13, routed)          0.220     0.361    pixel_memory/out[9]
    RAMB36_X0Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.789ns  (logic 6.981ns (54.586%)  route 5.808ns (45.414%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.611     1.613    pixel_memory/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.485 r  pixel_memory/ram_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.550    pixel_memory/ram_reg_0_7_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.975 r  pixel_memory/ram_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.761     6.737    pixel_memory/ram_reg_1_7_n_67
    SLICE_X8Y64          LUT5 (Prop_lut5_I0_O)        0.124     6.861 r  pixel_memory/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.982    10.842    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.560    14.402 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.402    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.966ns  (logic 6.965ns (58.208%)  route 5.001ns (41.792%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.596     1.598    pixel_memory/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.470 r  pixel_memory/ram_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.536    pixel_memory/ram_reg_0_10_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.961 r  pixel_memory/ram_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           0.798     5.759    pixel_memory/ram_reg_1_10_n_67
    SLICE_X8Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.883 r  pixel_memory/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.137    10.020    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544    13.565 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.565    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 6.982ns (59.330%)  route 4.786ns (40.670%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.783     1.785    pixel_memory/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  pixel_memory/ram_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.657 r  pixel_memory/ram_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.722    pixel_memory/ram_reg_0_11_n_1
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.147 r  pixel_memory/ram_reg_1_11/DOBDO[0]
                         net (fo=1, routed)           1.446     6.593    pixel_memory/ram_reg_1_11_n_67
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.124     6.717 r  pixel_memory/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.275     9.992    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.561    13.553 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.553    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.934ns  (logic 6.979ns (58.478%)  route 4.955ns (41.522%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.612     1.614    pixel_memory/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  pixel_memory/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.486 r  pixel_memory/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.551    pixel_memory/ram_reg_0_3_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.976 r  pixel_memory/ram_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.962     6.938    pixel_memory/ram_reg_1_3_n_67
    SLICE_X48Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.062 r  pixel_memory/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.928     9.990    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.558    13.548 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.548    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.509ns  (logic 6.984ns (60.683%)  route 4.525ns (39.317%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.594     1.596    pixel_memory/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  pixel_memory/ram_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.468 r  pixel_memory/ram_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.534    pixel_memory/ram_reg_0_9_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.959 r  pixel_memory/ram_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.229     6.188    pixel_memory/ram_reg_1_9_n_67
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.312 r  pixel_memory/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.231     9.542    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.563    13.105 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.105    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.303ns  (logic 6.988ns (61.820%)  route 4.316ns (38.180%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.581     1.583    pixel_memory/clk_out1
    RAMB36_X0Y15         RAMB36E1                                     r  pixel_memory/ram_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.455 r  pixel_memory/ram_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.521    pixel_memory/ram_reg_0_8_n_1
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.946 r  pixel_memory/ram_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           1.020     5.965    pixel_memory/ram_reg_1_8_n_67
    SLICE_X8Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.089 r  pixel_memory/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.231     9.320    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.567    12.887 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.887    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.207ns  (logic 6.982ns (62.298%)  route 4.225ns (37.702%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.601     1.603    pixel_memory/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  pixel_memory/ram_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.475 r  pixel_memory/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.541    pixel_memory/ram_reg_0_0_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.966 r  pixel_memory/ram_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.893     6.859    pixel_memory/ram_reg_1_0_n_67
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.124     6.983 r  pixel_memory/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267     9.250    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.561    12.811 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.811    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 6.965ns (62.455%)  route 4.187ns (37.545%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.614     1.616    pixel_memory/clk_out1
    RAMB36_X2Y9          RAMB36E1                                     r  pixel_memory/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.488 r  pixel_memory/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.553    pixel_memory/ram_reg_0_2_n_1
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.978 r  pixel_memory/ram_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.488     6.466    pixel_memory/ram_reg_1_2_n_67
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.124     6.590 r  pixel_memory/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.634     9.224    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.544    12.767 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.767    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.006ns  (logic 4.385ns (39.839%)  route 6.621ns (60.161%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.544     1.546    display_interface/vga_timing_signals/clk_out1
    SLICE_X35Y66         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  display_interface/vga_timing_signals/vc_reg[5]/Q
                         net (fo=11, routed)          1.056     3.058    display_interface/vga_timing_signals/vc_reg_n_0_[5]
    SLICE_X32Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.182 f  display_interface/vga_timing_signals/o_pix_addr[18]_i_3/O
                         net (fo=4, routed)           0.751     3.932    display_interface/vga_timing_signals/o_pix_addr[18]_i_3_n_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.124     4.056 f  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          2.499     6.555    pixel_memory/o_top_vga_blue[0]
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.679 r  pixel_memory/o_top_vga_green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.316     8.995    o_top_vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.557    12.552 r  o_top_vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.552    o_top_vga_green[1]
    A5                                                                r  o_top_vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 6.979ns (64.022%)  route 3.922ns (35.978%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          1.597     1.599    pixel_memory/clk_out1
    RAMB36_X1Y12         RAMB36E1                                     r  pixel_memory/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.471 r  pixel_memory/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.537    pixel_memory/ram_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.962 r  pixel_memory/ram_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.294     6.256    pixel_memory/ram_reg_1_1_n_67
    SLICE_X58Y65         LUT5 (Prop_lut5_I0_O)        0.124     6.380 r  pixel_memory/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.562     8.943    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.558    12.501 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.501    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.455ns (56.107%)  route 1.138ns (43.893%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557     0.559    display_interface/vga_timing_signals/clk_out1
    SLICE_X28Y65         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  display_interface/vga_timing_signals/hc_reg[9]/Q
                         net (fo=10, routed)          0.240     0.940    display_interface/vga_timing_signals/hc_reg_n_0_[9]
    SLICE_X28Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  display_interface/vga_timing_signals/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.898     1.883    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.152 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.152    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.491ns (54.269%)  route 1.256ns (45.731%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.555     0.557    display_interface/vga_timing_signals/clk_out1
    SLICE_X35Y66         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.128     0.685 f  display_interface/vga_timing_signals/vc_reg[1]/Q
                         net (fo=11, routed)          0.198     0.882    display_interface/vga_timing_signals/vc_reg_n_0_[1]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.099     0.981 r  display_interface/vga_timing_signals/o_top_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.059     2.040    o_top_vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.304 r  o_top_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    o_top_vga_vsync
    B12                                                               r  o_top_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_1_6__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.890ns (68.217%)  route 0.881ns (31.783%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.604     0.606    pixel_memory/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.191 r  pixel_memory/ram_reg_1_6__0/DOBDO[0]
                         net (fo=1, routed)           0.371     1.562    pixel_memory/ram_reg_1_6__0_n_67
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.607 r  pixel_memory/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.117    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     3.377 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.377    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.445ns (51.150%)  route 1.380ns (48.850%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.553     0.555    pixel_memory/clk_out1
    SLICE_X35Y68         FDRE                                         r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/Q
                         net (fo=12, routed)          0.442     1.138    pixel_memory/ram_reg_mux_sel_b_pos_0__10_n_0
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.183 r  pixel_memory/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.120    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.259     3.379 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.379    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_1_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.891ns (66.249%)  route 0.964ns (33.751%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.601     0.603    pixel_memory/clk_out1
    RAMB36_X2Y16         RAMB36E1                                     r  pixel_memory/ram_reg_1_0__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.188 r  pixel_memory/ram_reg_1_0__0/DOBDO[0]
                         net (fo=1, routed)           0.371     1.559    pixel_memory/ram_reg_1_0__0_n_67
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.604 r  pixel_memory/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.197    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.261     3.458 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.458    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_mux_sel_b_pos_1__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.453ns (49.724%)  route 1.470ns (50.276%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.554     0.556    pixel_memory/clk_out1
    SLICE_X38Y68         FDRE                                         r  pixel_memory/ram_reg_mux_sel_b_pos_1__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  pixel_memory/ram_reg_mux_sel_b_pos_1__10/Q
                         net (fo=12, routed)          0.709     1.429    pixel_memory/ram_reg_mux_sel_b_pos_1__10_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.474 r  pixel_memory/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.761     2.234    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.479 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.479    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.445ns (48.764%)  route 1.518ns (51.236%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.553     0.555    pixel_memory/clk_out1
    SLICE_X35Y68         FDRE                                         r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/Q
                         net (fo=12, routed)          0.768     1.463    pixel_memory/ram_reg_mux_sel_b_pos_0__10_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.508 r  pixel_memory/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.750     2.259    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.259     3.518 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.887ns (64.863%)  route 1.022ns (35.137%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.606     0.608    pixel_memory/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.193 r  pixel_memory/ram_reg_1_5__0/DOBDO[0]
                         net (fo=1, routed)           0.381     1.574    pixel_memory/ram_reg_1_5__0_n_67
    SLICE_X48Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.619 r  pixel_memory/o_top_vga_green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.261    o_top_vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.257     3.518 r  o_top_vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    o_top_vga_green[1]
    A5                                                                r  o_top_vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_1_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.877ns (62.997%)  route 1.102ns (37.003%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.596     0.598    pixel_memory/clk_out1
    RAMB36_X2Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.183 r  pixel_memory/ram_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           0.371     1.554    pixel_memory/ram_reg_1_4_n_67
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.599 r  pixel_memory/o_top_vga_green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.331    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.247     3.577 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.577    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.453ns (46.167%)  route 1.695ns (53.833%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=97, routed)          0.553     0.555    pixel_memory/clk_out1
    SLICE_X35Y68         FDRE                                         r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  pixel_memory/ram_reg_mux_sel_b_pos_0__10/Q
                         net (fo=12, routed)          0.623     1.319    pixel_memory/ram_reg_mux_sel_b_pos_0__10_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.364 r  pixel_memory/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.072     2.435    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     3.702 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.702    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            o_top_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.631ns (44.241%)  route 4.576ns (55.759%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 f  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577    22.411    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    19.078 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    20.739    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.835 f  clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.915    23.750    o_top_xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.535    27.285 f  o_top_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    27.285    o_top_xclk
    F16                                                               f  o_top_xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            o_top_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.262ns (50.773%)  route 1.223ns (49.227%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.737     0.739    o_top_xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.236     1.975 r  o_top_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    o_top_xclk
    F16                                                               r  o_top_xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     6.577    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 4.377ns (51.589%)  route 4.107ns (48.411%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.170    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y63          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/Q
                         net (fo=8, routed)           0.866     6.492    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg_n_0_[0]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_4/O
                         net (fo=3, routed)           0.810     7.426    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_4_n_0
    SLICE_X0Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.550 f  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_2/O
                         net (fo=4, routed)           0.606     8.156    OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_2_n_0
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.124     8.280 f  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.826    10.106    o_top_siod_TRI
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549    13.655 r  o_top_siod_OBUFT_inst/O
                         net (fo=0)                   0.000    13.655    o_top_siod
    H14                                                               r  o_top_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 3.999ns (60.934%)  route 2.564ns (39.066%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y66          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.456     5.623 f  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/Q
                         net (fo=1, routed)           2.564     8.187    o_top_sioc_TRI
    G13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.543    11.731 r  o_top_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000    11.731    o_top_sioc
    G13                                                               r  o_top_sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_cam_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.980ns (69.983%)  route 1.707ns (30.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           1.707     7.331    o_top_cam_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    10.855 r  o_top_cam_done_OBUF_inst/O
                         net (fo=0)                   0.000    10.855    o_top_cam_done
    H17                                                               r  o_top_cam_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.580ns (37.726%)  route 0.957ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.957     6.581    OV7670_cam/cam_pixels/o_top_cam_done_OBUF
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.705    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X6Y68          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.186ns (34.040%)  route 0.360ns (65.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.360     2.000    OV7670_cam/cam_pixels/o_top_cam_done_OBUF
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.045 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X6Y68          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_cam_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.366ns (79.459%)  route 0.353ns (20.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X7Y64          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.353     1.993    o_top_cam_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.218 r  o_top_cam_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.218    o_top_cam_done
    H17                                                               r  o_top_cam_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.070ns (56.340%)  route 0.829ns (43.660%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y65          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDPE (Prop_fdpe_C_Q)         0.148     1.648 r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/Q
                         net (fo=1, routed)           0.180     1.828    OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda
    SLICE_X2Y64          LUT3 (Prop_lut3_I2_O)        0.098     1.926 r  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.650     2.576    o_top_siod_TRI
    H14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.400 r  o_top_siod_OBUFT_inst/O
                         net (fo=0)                   0.000     3.400    o_top_siod
    H14                                                               r  o_top_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 0.965ns (50.077%)  route 0.962ns (49.923%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.586     1.499    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y66          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/Q
                         net (fo=1, routed)           0.962     2.603    o_top_sioc_TRI
    G13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.427 r  o_top_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000     3.427    o_top_sioc
    G13                                                               r  o_top_sioc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.603ns (32.852%)  route 3.277ns (67.148%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.737     4.880    top_btn_db/p_0_in
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434     4.805    top_btn_db/i_top_clk
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.603ns (32.852%)  route 3.277ns (67.148%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.737     4.880    top_btn_db/p_0_in
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434     4.805    top_btn_db/i_top_clk
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.603ns (33.366%)  route 3.201ns (66.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.662     4.805    top_btn_db/p_0_in
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437     4.808    top_btn_db/i_top_clk
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.603ns (33.366%)  route 3.201ns (66.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.662     4.805    top_btn_db/p_0_in
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437     4.808    top_btn_db/i_top_clk
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.603ns (33.366%)  route 3.201ns (66.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.662     4.805    top_btn_db/p_0_in
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437     4.808    top_btn_db/i_top_clk
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.603ns (33.366%)  route 3.201ns (66.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.662     4.805    top_btn_db/p_0_in
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437     4.808    top_btn_db/i_top_clk
    SLICE_X10Y58         FDRE                                         r  top_btn_db/counter_reg[3]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.603ns (33.812%)  route 3.138ns (66.188%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.598     4.741    top_btn_db/p_0_in
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436     4.807    top_btn_db/i_top_clk
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.603ns (33.812%)  route 3.138ns (66.188%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.598     4.741    top_btn_db/p_0_in
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436     4.807    top_btn_db/i_top_clk
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.603ns (33.812%)  route 3.138ns (66.188%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.598     4.741    top_btn_db/p_0_in
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436     4.807    top_btn_db/i_top_clk
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.603ns (33.812%)  route 3.138ns (66.188%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.540     4.019    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.598     4.741    top_btn_db/p_0_in
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.436     4.807    top_btn_db/i_top_clk
    SLICE_X10Y60         FDRE                                         r  top_btn_db/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.246ns (23.220%)  route 0.814ns (76.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.814     1.060    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X5Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.292ns (26.093%)  route 0.827ns (73.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           0.827     1.074    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.119 r  top_btn_db/r_sample_i_1__0/O
                         net (fo=1, routed)           0.000     1.119    top_btn_db/r_sample_i_1__0_n_0
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.989    top_btn_db/i_top_clk
    SLICE_X11Y59         FDRE                                         r  top_btn_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.291ns (20.721%)  route 1.114ns (79.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.197     1.405    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.291ns (20.721%)  route 1.114ns (79.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.197     1.405    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.291ns (20.721%)  route 1.114ns (79.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.197     1.405    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.291ns (20.721%)  route 1.114ns (79.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.197     1.405    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y58          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[3]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.291ns (20.706%)  route 1.115ns (79.294%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.198     1.406    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.291ns (20.706%)  route 1.115ns (79.294%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.198     1.406    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.291ns (20.706%)  route 1.115ns (79.294%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.198     1.406    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.291ns (20.706%)  route 1.115ns (79.294%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.917     1.163    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.198     1.406    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X4Y60          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[9]/C





