{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558979560782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558979560798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 12:52:40 2019 " "Processing started: Mon May 27 12:52:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558979560798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558979560798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prueba2 -c Prueba2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prueba2 -c Prueba2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558979560798 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558979561251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_tec1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_tec1-Behavioral " "Found design unit 1: dec_tec1-Behavioral" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/dec_tec1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_tec1 " "Found entity 1: dec_tec1" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/dec_tec1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central-Behavioral " "Found design unit 1: central-Behavioral" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""} { "Info" "ISGN_ENTITY_NAME" "1 central " "Found entity 1: central" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558979576125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7Seg-Behavioral " "Found design unit 1: BCD_7Seg-Behavioral" {  } { { "BCD_7Seg.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/BCD_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576141 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Found entity 1: BCD_7Seg" {  } { { "BCD_7Seg.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/BCD_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558979576141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba2 " "Found entity 1: Prueba2" {  } { { "Prueba2.bdf" "" { Schematic "C:/Users/Arturo/Desktop/ProyectoDDM2/Prueba2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558979576141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558979576141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prueba2 " "Elaborating entity \"Prueba2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558979576172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "central central:inst4 " "Elaborating entity \"central\" for hierarchy \"central:inst4\"" {  } { { "Prueba2.bdf" "inst4" { Schematic "C:/Users/Arturo/Desktop/ProyectoDDM2/Prueba2.bdf" { { 296 880 1096 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558979576187 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_sig Central.vhd(45) " "VHDL Process Statement warning at Central.vhd(45): inferring latch(es) for signal or variable \"estado_sig\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador Central.vhd(45) " "VHDL Process Statement warning at Central.vhd(45): inferring latch(es) for signal or variable \"contador\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "precio Central.vhd(45) " "VHDL Process Statement warning at Central.vhd(45): inferring latch(es) for signal or variable \"precio\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "litros Central.vhd(45) " "VHDL Process Statement warning at Central.vhd(45): inferring latch(es) for signal or variable \"litros\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S9 Central.vhd(45) " "Inferred latch for \"estado_sig.S9\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S8 Central.vhd(45) " "Inferred latch for \"estado_sig.S8\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S7 Central.vhd(45) " "Inferred latch for \"estado_sig.S7\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S6 Central.vhd(45) " "Inferred latch for \"estado_sig.S6\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S5 Central.vhd(45) " "Inferred latch for \"estado_sig.S5\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S4 Central.vhd(45) " "Inferred latch for \"estado_sig.S4\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S3 Central.vhd(45) " "Inferred latch for \"estado_sig.S3\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S2 Central.vhd(45) " "Inferred latch for \"estado_sig.S2\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S1 Central.vhd(45) " "Inferred latch for \"estado_sig.S1\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_sig.S0 Central.vhd(45) " "Inferred latch for \"estado_sig.S0\" at Central.vhd(45)" {  } { { "Central.vhd" "" { Text "C:/Users/Arturo/Desktop/ProyectoDDM2/Central.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558979576187 "|Prueba2|central:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:inst3 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:inst3\"" {  } { { "Prueba2.bdf" "inst3" { Schematic "C:/Users/Arturo/Desktop/ProyectoDDM2/Prueba2.bdf" { { 344 168 352 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558979576250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_tec1 dec_tec1:inst " "Elaborating entity \"dec_tec1\" for hierarchy \"dec_tec1:inst\"" {  } { { "Prueba2.bdf" "inst" { Schematic "C:/Users/Arturo/Desktop/ProyectoDDM2/Prueba2.bdf" { { 176 480 672 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558979576250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558979577187 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558979577734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558979578015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558979578015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558979578265 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558979578265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558979578265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558979578265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558979578328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 12:52:58 2019 " "Processing ended: Mon May 27 12:52:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558979578328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558979578328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558979578328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558979578328 ""}
