Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb  9 16:03:39 2025
| Host         : LAPTOP-TJAEKEL2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   182 |
|    Minimum number of control sets                        |   182 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   438 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   182 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     1 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             823 |          265 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             589 |          209 |
| Yes          | No                    | No                     |             574 |          197 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1864 |          851 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                         Enable Signal                                                                                                        |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/QCLK_i_2_n_0                                                                                                                                                                                        | design_1_i/QSPI_top_0/U0/DataShiftIn                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/p_3_in                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[24]                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                           |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I/icount_out[3]_i_1_n_0                                                                   |                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][12]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_n_0                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/TriggerCnt                                                                                                                                                                                          |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[25]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists                                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_state[3]_i_1_n_0                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_i_1_n_0                                                                                                                                                                            |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_2_n_0                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[17]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i0                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/ClockDiv[4]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                  |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                  |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/wrack_reg_10                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][13]_i_1_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1_n_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][7]_i_1_n_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_Reset                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[21]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_2_n_0                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_rd_en_i            |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                |                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/ShiftCounter[3]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[10]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/ram_rd_en_i                                                  |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg0                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_i_1_n_0                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                  |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                  |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_rd_en_i            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_2_n_0                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[30]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[32]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[29]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[34]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[27]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[28]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[31]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[33]                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/ram_rd_en_i                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[10]                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1_n_0                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                8 |             11 |         1.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0                                                               |                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1_n_0                                                               |                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                          |                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                          |                                                                                                                                                                                                                                     |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0                                                               |                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1_n_0                                                               |                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry                                       |                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry |                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                       | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                       |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                           |                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                            |                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg[15]_i_1_n_0                                                                                                                                                    | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                        | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                            |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                       |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg[14]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                          |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/bus2ip_reset_active_high                                                                                                                                                                                  |                4 |             19 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/bus2ip_reset_ipif_inverted                                                                                                                                               |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                |               12 |             24 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkfbout_reg[6]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                |               13 |             27 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/DataShiftIn[27]_i_2_n_0                                                                                                                                                                             | design_1_i/QSPI_top_0/U0/DataShiftIn[27]_i_1_n_0                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg[0]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[1][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[15][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[11][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[17][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[20][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[24][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[18][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[10][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[27][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[22][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[16][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[6][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[21][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[4][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[7][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[30][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[5][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[9][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[8][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[31][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[3][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/RD_REG[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/QSPI_top_0/U0/DataShiftOut[31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0                                                                                                                                                           | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE[0]_i_1_n_0                                                                                                                                                                | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[0][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[12][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[14][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[29][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[19][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[25][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[13][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[23][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[26][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[2][31]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config[28][31]_i_1_n_0                                                                                                                                                      | design_1_i/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out[0]_i_1_n_0                                                                                                                                                           | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE[0]_i_1_n_0                                                                                                                                                                | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                   | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                    |               14 |             33 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                             |                                                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                     |               15 |             35 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                               |               16 |             36 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_i_1_n_0                                                                                                                                                                            |               17 |             41 |         2.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                                                           |               19 |             42 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in                                                                                                          |                                                                                                                                                                                                                                     |               19 |             47 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                            |                                                                                                                                                                                                                                     |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/p_1_in                                                                                                          |                                                                                                                                                                                                                                     |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset                                                                                                     |               22 |             63 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                              |                                                                                                                                                                                                                                     |               30 |            103 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                 |                                                                                                                                                                                                                                     |               57 |            137 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                              |                                                                                                                                                                                                                                     |              236 |            721 |         3.06 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


