<stg><name>cnn</name>


<trans_list>

<trans id="508" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !461

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !467

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="64">
<![CDATA[
:3  %conv_1_input_0_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_0_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="64">
<![CDATA[
:4  %conv_1_input_1_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_1_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="64">
<![CDATA[
:5  %conv_1_input_2_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_2_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="64">
<![CDATA[
:6  %conv_1_input_3_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_3_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="64">
<![CDATA[
:7  %conv_1_input_4_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_4_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="64">
<![CDATA[
:8  %conv_1_input_5_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_5_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="64">
<![CDATA[
:9  %conv_1_input_6_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_6_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="64">
<![CDATA[
:10  %conv_1_input_7_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_7_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="64">
<![CDATA[
:11  %conv_1_input_8_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_8_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="64">
<![CDATA[
:12  %conv_1_input_9_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_9_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="64">
<![CDATA[
:13  %conv_1_input_10_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_10_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="64">
<![CDATA[
:14  %conv_1_input_11_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_11_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="64">
<![CDATA[
:15  %conv_1_input_12_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_12_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="64">
<![CDATA[
:16  %conv_1_input_13_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_13_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="64">
<![CDATA[
:17  %conv_1_input_14_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_14_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="64">
<![CDATA[
:18  %conv_1_input_15_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_15_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="64">
<![CDATA[
:19  %conv_1_input_16_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_16_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="64">
<![CDATA[
:20  %conv_1_input_17_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_17_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="64">
<![CDATA[
:21  %conv_1_input_18_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_18_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="64">
<![CDATA[
:22  %conv_1_input_19_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_19_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="64">
<![CDATA[
:23  %conv_1_input_20_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_20_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="64">
<![CDATA[
:24  %conv_1_input_21_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_21_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="64">
<![CDATA[
:25  %conv_1_input_22_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_22_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="64">
<![CDATA[
:26  %conv_1_input_23_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_23_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="64">
<![CDATA[
:27  %conv_1_input_24_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_24_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="64">
<![CDATA[
:28  %conv_1_input_25_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_25_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="64">
<![CDATA[
:29  %conv_1_input_26_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_26_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="64">
<![CDATA[
:30  %conv_1_input_27_V = alloca [28 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_27_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="64">
<![CDATA[
:31  %conv_1_out_V = alloca [4056 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_out_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_1_out_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="64">
<![CDATA[
:33  %max_pool_1_out_0_V = alloca [169 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %max_pool_1_out_0_V_s = getelementptr [169 x i14]* %max_pool_1_out_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_pool_1_out_0_V_s"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="64">
<![CDATA[
:35  %max_pool_1_out_1_V = alloca [169 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_1_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="64">
<![CDATA[
:36  %max_pool_1_out_2_V = alloca [169 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_2_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="64">
<![CDATA[
:37  %max_pool_1_out_3_V = alloca [169 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_3_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="64">
<![CDATA[
:38  %max_pool_1_out_4_V = alloca [169 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_4_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="64">
<![CDATA[
:39  %max_pool_1_out_5_V = alloca [169 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_5_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="64">
<![CDATA[
:40  %conv_2_out_V = alloca [1936 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_2_out_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_2_out_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="64">
<![CDATA[
:42  %max_pool_2_out_V = alloca [400 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_2_out_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_pool_2_out_V_add"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="64">
<![CDATA[
:44  %flat_array_0_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_0_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="64">
<![CDATA[
:45  %flat_array_1_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_1_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="64">
<![CDATA[
:46  %flat_array_2_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_2_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="64">
<![CDATA[
:47  %flat_array_3_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_3_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="64">
<![CDATA[
:48  %flat_array_4_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_4_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="64">
<![CDATA[
:49  %flat_array_5_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_5_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="64">
<![CDATA[
:50  %flat_array_6_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_6_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="64">
<![CDATA[
:51  %flat_array_7_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_7_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="64">
<![CDATA[
:52  %flat_array_8_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_8_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="64">
<![CDATA[
:53  %flat_array_9_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_9_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="64">
<![CDATA[
:54  %flat_array_10_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_10_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="64">
<![CDATA[
:55  %flat_array_11_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_11_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="64">
<![CDATA[
:56  %flat_array_12_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_12_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="64">
<![CDATA[
:57  %flat_array_13_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_13_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="64">
<![CDATA[
:58  %flat_array_14_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_14_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="64">
<![CDATA[
:59  %flat_array_15_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_15_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="64">
<![CDATA[
:60  %flat_array_16_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_16_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="64">
<![CDATA[
:61  %flat_array_17_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_17_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="64">
<![CDATA[
:62  %flat_array_18_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_18_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="64">
<![CDATA[
:63  %flat_array_19_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_19_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="64">
<![CDATA[
:64  %flat_array_20_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_20_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="64">
<![CDATA[
:65  %flat_array_21_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_21_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="64">
<![CDATA[
:66  %flat_array_22_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_22_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="64">
<![CDATA[
:67  %flat_array_23_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_23_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="64">
<![CDATA[
:68  %flat_array_24_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_24_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="64">
<![CDATA[
:69  %flat_array_25_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_25_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="64">
<![CDATA[
:70  %flat_array_26_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_26_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="64">
<![CDATA[
:71  %flat_array_27_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_27_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="64">
<![CDATA[
:72  %flat_array_28_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_28_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="64">
<![CDATA[
:73  %flat_array_29_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_29_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="64">
<![CDATA[
:74  %flat_array_30_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_30_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="64">
<![CDATA[
:75  %flat_array_31_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_31_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="64">
<![CDATA[
:76  %flat_array_32_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_32_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="64">
<![CDATA[
:77  %flat_array_33_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_33_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="64">
<![CDATA[
:78  %flat_array_34_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_34_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="64">
<![CDATA[
:79  %flat_array_35_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_35_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="64">
<![CDATA[
:80  %flat_array_36_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_36_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="64">
<![CDATA[
:81  %flat_array_37_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_37_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="64">
<![CDATA[
:82  %flat_array_38_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_38_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="64">
<![CDATA[
:83  %flat_array_39_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_39_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="64">
<![CDATA[
:84  %flat_array_40_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_40_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="64">
<![CDATA[
:85  %flat_array_41_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_41_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="64">
<![CDATA[
:86  %flat_array_42_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_42_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="64">
<![CDATA[
:87  %flat_array_43_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_43_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="64">
<![CDATA[
:88  %flat_array_44_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_44_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="64">
<![CDATA[
:89  %flat_array_45_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_45_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="64">
<![CDATA[
:90  %flat_array_46_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_46_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="64">
<![CDATA[
:91  %flat_array_47_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_47_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="64">
<![CDATA[
:92  %flat_array_48_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_48_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="64">
<![CDATA[
:93  %flat_array_49_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_49_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="64">
<![CDATA[
:94  %dense_2_out_V = alloca [30 x i13], align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="64">
<![CDATA[
:95  %prediction_V = alloca [10 x i14], align 2

]]></Node>
<StgValue><ssdm name="prediction_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction_output, [5 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str21306, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [9 x i8]* @p_str31307, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:99  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit:0  %ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ix_in_0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:1  %i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:2  %icmp_ln23 = icmp eq i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln23, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35, label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ix_in = add i10 %ix_in_0, 28

]]></Node>
<StgValue><ssdm name="ix_in"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln27 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %conv_1_input_0_V_ad = getelementptr [28 x i14]* %conv_1_input_0_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_0_V_ad"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_1_input_1_V_ad = getelementptr [28 x i14]* %conv_1_input_1_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_1_V_ad"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv_1_input_2_V_ad = getelementptr [28 x i14]* %conv_1_input_2_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_2_V_ad"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %conv_1_input_3_V_ad = getelementptr [28 x i14]* %conv_1_input_3_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_3_V_ad"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_1_input_4_V_ad = getelementptr [28 x i14]* %conv_1_input_4_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_4_V_ad"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_1_input_5_V_ad = getelementptr [28 x i14]* %conv_1_input_5_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_5_V_ad"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %conv_1_input_6_V_ad = getelementptr [28 x i14]* %conv_1_input_6_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_6_V_ad"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %conv_1_input_7_V_ad = getelementptr [28 x i14]* %conv_1_input_7_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_7_V_ad"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %conv_1_input_8_V_ad = getelementptr [28 x i14]* %conv_1_input_8_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_8_V_ad"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %conv_1_input_9_V_ad = getelementptr [28 x i14]* %conv_1_input_9_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_9_V_ad"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %conv_1_input_10_V_a = getelementptr [28 x i14]* %conv_1_input_10_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_10_V_a"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_1_input_11_V_a = getelementptr [28 x i14]* %conv_1_input_11_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_11_V_a"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %conv_1_input_12_V_a = getelementptr [28 x i14]* %conv_1_input_12_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_12_V_a"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %conv_1_input_13_V_a = getelementptr [28 x i14]* %conv_1_input_13_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_13_V_a"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %conv_1_input_14_V_a = getelementptr [28 x i14]* %conv_1_input_14_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_14_V_a"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %conv_1_input_15_V_a = getelementptr [28 x i14]* %conv_1_input_15_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_15_V_a"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %conv_1_input_16_V_a = getelementptr [28 x i14]* %conv_1_input_16_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_16_V_a"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %conv_1_input_17_V_a = getelementptr [28 x i14]* %conv_1_input_17_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_17_V_a"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %conv_1_input_18_V_a = getelementptr [28 x i14]* %conv_1_input_18_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_18_V_a"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %conv_1_input_19_V_a = getelementptr [28 x i14]* %conv_1_input_19_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_19_V_a"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %conv_1_input_20_V_a = getelementptr [28 x i14]* %conv_1_input_20_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_20_V_a"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %conv_1_input_21_V_a = getelementptr [28 x i14]* %conv_1_input_21_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_21_V_a"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %conv_1_input_22_V_a = getelementptr [28 x i14]* %conv_1_input_22_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_22_V_a"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %conv_1_input_23_V_a = getelementptr [28 x i14]* %conv_1_input_23_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_23_V_a"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %conv_1_input_24_V_a = getelementptr [28 x i14]* %conv_1_input_24_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_24_V_a"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %conv_1_input_25_V_a = getelementptr [28 x i14]* %conv_1_input_25_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_25_V_a"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %conv_1_input_26_V_a = getelementptr [28 x i14]* %conv_1_input_26_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_26_V_a"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %conv_1_input_27_V_a = getelementptr [28 x i14]* %conv_1_input_27_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_27_V_a"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:0  store i14 0, i14* %conv_1_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="14" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:2  store i14 0, i14* %max_pool_1_out_0_V_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:4  store i14 0, i14* %conv_2_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:6  store i14 0, i14* %max_pool_2_out_V_add, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %ap_fixed_base.exit32 ]

]]></Node>
<StgValue><ssdm name="ix_in_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i5 [ 0, %1 ], [ %j, %ap_fixed_base.exit32 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln25 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln25, label %.loopexit.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:0  %zext_ln27_1 = zext i10 %ix_in_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="cnn_input_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:2  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:2  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:3  %d_assign = fpext float %cnn_input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="180" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:3  %d_assign = fpext float %cnn_input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:5  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:6  %p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:8  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:9  %exp_V = add i12 -1023, %zext_ln461

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:10  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:15  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:16  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %QUAN_INC = icmp sgt i12 %F2, 8

]]></Node>
<StgValue><ssdm name="QUAN_INC"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:53  %tmp_1219 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:54  %icmp_ln578 = icmp slt i9 %tmp_1219, 1

]]></Node>
<StgValue><ssdm name="icmp_ln578"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:61  %tmp118_cast_cast = select i1 %QUAN_INC, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp118_cast_cast"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:62  %empty_67 = add i12 %tmp118_cast_cast, %exp_V

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:63  %empty_68 = icmp sgt i12 %empty_67, 5

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:11  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:12  %p_Result_51 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:13  %man_V_1 = sub i54 0, %p_Result_51

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:14  %p_Val2_s = select i1 %p_Result_50, i54 %man_V_1, i54 %p_Result_51

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %add_ln581 = add i12 -8, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="QUAN_INC" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %sub_ln581 = sub i12 8, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:20  %sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:21  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %icmp_ln582 = icmp eq i12 %F2, 8

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="54">
<![CDATA[
_ifconv:23  %trunc_ln583 = trunc i54 %p_Val2_s to i14

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %icmp_ln603 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:26  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:27  %ashr_ln586 = ashr i54 %p_Val2_s, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="54">
<![CDATA[
_ifconv:28  %trunc_ln586 = trunc i54 %ashr_ln586 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:29  %bitcast_ln696 = bitcast float %cnn_input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %tmp_1216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:31  %select_ln588 = select i1 %tmp_1216, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:32  %sext_ln581cast = trunc i32 %sext_ln581 to i14

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:33  %shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:34  %p_Val2_43 = select i1 %icmp_ln585, i14 %trunc_ln586, i14 %select_ln588

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:35  %icmp_ln591 = icmp sgt i12 %add_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:36  %add_ln591 = add i12 -9, %F2

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:37  %sext_ln591 = sext i12 %add_ln591 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:38  %p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %sext_ln591) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:39  %qb = select i1 %icmp_ln591, i1 %p_Result_50, i1 %p_Result_47

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:40  %p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_43, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="1">
<![CDATA[
_ifconv:41  %zext_ln415 = zext i1 %qb to i14

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:42  %p_Val2_44 = add i14 %p_Val2_43, %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:43  %tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_44, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %xor_ln416 = xor i1 %tmp_1218, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:45  %select_ln582 = select i1 %icmp_ln582, i14 %trunc_ln583, i14 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %xor_ln582 = xor i1 %icmp_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %and_ln578 = and i1 %QUAN_INC, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln578"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %and_ln403 = and i1 %and_ln578, %p_Result_52

]]></Node>
<StgValue><ssdm name="and_ln403"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:49  %select_ln403 = select i1 %and_ln403, i14 %p_Val2_44, i14 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln403"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %xor_ln403 = xor i1 %p_Result_52, true

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %and_ln403_1 = and i1 %and_ln578, %xor_ln403

]]></Node>
<StgValue><ssdm name="and_ln403_1"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:52  %select_ln403_1 = select i1 %and_ln403_1, i14 %p_Val2_44, i14 %select_ln403

]]></Node>
<StgValue><ssdm name="select_ln403_1"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %and_ln603 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:56  %p_Val2_45 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln403_1

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %and_ln403_2 = and i1 %and_ln403, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln403_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %and_ln603_1 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %xor_ln603 = xor i1 %and_ln603_1, true

]]></Node>
<StgValue><ssdm name="xor_ln603"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %and_ln603_2 = and i1 %and_ln403_2, %xor_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:64  %pos1 = add i12 6, %F2

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:65  %sext_ln618 = sext i12 %pos1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:66  %pos2 = add i12 7, %F2

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:67  %sext_ln619 = sext i12 %pos2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:68  %p_Result_53 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_45, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:69  %icmp_ln621 = icmp slt i12 %pos1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:70  %tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %xor_ln621_1 = xor i1 %tmp_1221, true

]]></Node>
<StgValue><ssdm name="xor_ln621_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:72  %zext_ln623 = zext i32 %sext_ln618 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:73  %ashr_ln623 = ashr i54 %p_Val2_s, %zext_ln623

]]></Node>
<StgValue><ssdm name="ashr_ln623"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="54">
<![CDATA[
_ifconv:74  %lD = trunc i54 %ashr_ln623 to i1

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %and_ln621 = and i1 %lD, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="and_ln621"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %Range1_all_ones_1 = and i1 %and_ln621, %icmp_ln621

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:77  %tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %xor_ln631 = xor i1 %tmp_1222, true

]]></Node>
<StgValue><ssdm name="xor_ln631"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:79  %icmp_ln631 = icmp slt i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80  %and_ln631 = and i1 %icmp_ln631, %xor_ln631

]]></Node>
<StgValue><ssdm name="and_ln631"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:81  %zext_ln635 = zext i32 %sext_ln619 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:82  %Range2_V_1 = lshr i54 %p_Val2_s, %zext_ln635

]]></Node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:83  %r_V = lshr i54 -1, %zext_ln635

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:84  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:85  %select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %and_ln639 = and i1 %icmp_ln631, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="and_ln639"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:88  %icmp_ln641 = icmp eq i54 %Range2_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90  %and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="and_ln641"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:91  %icmp_ln642 = icmp eq i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:92  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %or_ln645 = or i1 %Range1_all_zeros_1, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="or_ln645"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %xor_ln639_1 = xor i1 %icmp_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln639_1"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %or_ln639 = or i1 %tmp_1221, %xor_ln639_1

]]></Node>
<StgValue><ssdm name="or_ln639"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %and_ln642 = and i1 %icmp_ln642, %or_ln639

]]></Node>
<StgValue><ssdm name="and_ln642"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:97  %select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_1, i1 %xor_ln621_1

]]></Node>
<StgValue><ssdm name="select_ln642"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:98  %select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642

]]></Node>
<StgValue><ssdm name="select_ln639"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:99  %select_ln642_1 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645

]]></Node>
<StgValue><ssdm name="select_ln642_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:100  %select_ln639_1 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_1

]]></Node>
<StgValue><ssdm name="select_ln639_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:101  %deleted_zeros = select i1 %and_ln603_2, i1 %select_ln639, i1 %select_ln639_1

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %xor_ln652_2 = xor i1 %and_ln403, true

]]></Node>
<StgValue><ssdm name="xor_ln652_2"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %or_ln652_3 = or i1 %tmp_1218, %xor_ln652_2

]]></Node>
<StgValue><ssdm name="or_ln652_3"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %or_ln652_2 = or i1 %and_ln603, %or_ln652_3

]]></Node>
<StgValue><ssdm name="or_ln652_2"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %xor_ln652_1 = xor i1 %select_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln652_1"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %or_ln652 = or i1 %or_ln652_2, %xor_ln652_1

]]></Node>
<StgValue><ssdm name="or_ln652"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %and_ln652 = and i1 %select_ln639, %or_ln652_2

]]></Node>
<StgValue><ssdm name="and_ln652"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:108  %tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %or_ln652_1 = or i1 %tmp_1223, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="or_ln652_1"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:110  %deleted_ones = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_1

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %xor_ln658 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln658"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="289" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %and_ln654 = and i1 %and_ln603_2, %select_ln639

]]></Node>
<StgValue><ssdm name="and_ln654"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %empty_69 = xor i1 %and_ln654, true

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %xor_ln621 = xor i1 %icmp_ln621, true

]]></Node>
<StgValue><ssdm name="xor_ln621"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %or_ln557 = or i1 %deleted_ones, %xor_ln621

]]></Node>
<StgValue><ssdm name="or_ln557"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %and_ln621_2 = and i1 %p_Result_53, %xor_ln621

]]></Node>
<StgValue><ssdm name="and_ln621_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %and_ln621_3 = and i1 %and_ln621_2, %p_Result_50

]]></Node>
<StgValue><ssdm name="and_ln621_3"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %and_ln557 = and i1 %icmp_ln621, %p_Result_50

]]></Node>
<StgValue><ssdm name="and_ln557"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:118  %select_ln557 = select i1 %and_ln557, i1 %empty_69, i1 %and_ln621_3

]]></Node>
<StgValue><ssdm name="select_ln557"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %and_ln658 = and i1 %icmp_ln621, %xor_ln658

]]></Node>
<StgValue><ssdm name="and_ln658"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121  %or_ln658 = or i1 %p_Result_53, %and_ln658

]]></Node>
<StgValue><ssdm name="or_ln658"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %xor_ln658_1 = xor i1 %p_Result_50, true

]]></Node>
<StgValue><ssdm name="xor_ln658_1"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %overflow = and i1 %or_ln658, %xor_ln658_1

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %and_ln659 = and i1 %p_Result_53, %or_ln557

]]></Node>
<StgValue><ssdm name="and_ln659"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %xor_ln659 = xor i1 %and_ln659, true

]]></Node>
<StgValue><ssdm name="xor_ln659"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %underflow = and i1 %select_ln557, %xor_ln659

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %or_ln340 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %xor_ln340 = xor i1 %select_ln557, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %or_ln340_488 = or i1 %overflow, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_488"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %or_ln340_489 = or i1 %or_ln340_488, %and_ln659

]]></Node>
<StgValue><ssdm name="or_ln340_489"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:131  %select_ln340 = select i1 %or_ln340, i14 8191, i14 %p_Val2_45

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:132  %select_ln571 = select i1 %icmp_ln571, i14 0, i14 -8192

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %or_ln571 = or i1 %icmp_ln571, %underflow

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:134  %select_ln571_1 = select i1 %or_ln571, i14 %select_ln571, i14 %p_Val2_45

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %sel_tmp57_demorgan = or i1 %icmp_ln571, %empty_68

]]></Node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:136  %sel_tmp58 = select i1 %sel_tmp57_demorgan, i14 %select_ln571_1, i14 %p_Val2_45

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %and_ln340 = and i1 %or_ln340_489, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %and_ln340_1 = and i1 %and_ln340, %empty_68

]]></Node>
<StgValue><ssdm name="and_ln340_1"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:140  %select_ln340_226 = select i1 %and_ln340_1, i14 %select_ln340, i14 %sel_tmp58

]]></Node>
<StgValue><ssdm name="select_ln340_226"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0">
<![CDATA[
_ifconv:141  switch i5 %j_0, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch26:0  store i14 %select_ln340_226, i14* %conv_1_input_26_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch25:0  store i14 %select_ln340_226, i14* %conv_1_input_25_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch24:0  store i14 %select_ln340_226, i14* %conv_1_input_24_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch23:0  store i14 %select_ln340_226, i14* %conv_1_input_23_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch22:0  store i14 %select_ln340_226, i14* %conv_1_input_22_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch21:0  store i14 %select_ln340_226, i14* %conv_1_input_21_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch20:0  store i14 %select_ln340_226, i14* %conv_1_input_20_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch19:0  store i14 %select_ln340_226, i14* %conv_1_input_19_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch18:0  store i14 %select_ln340_226, i14* %conv_1_input_18_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch17:0  store i14 %select_ln340_226, i14* %conv_1_input_17_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch16:0  store i14 %select_ln340_226, i14* %conv_1_input_16_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch15:0  store i14 %select_ln340_226, i14* %conv_1_input_15_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch14:0  store i14 %select_ln340_226, i14* %conv_1_input_14_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch13:0  store i14 %select_ln340_226, i14* %conv_1_input_13_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch12:0  store i14 %select_ln340_226, i14* %conv_1_input_12_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch11:0  store i14 %select_ln340_226, i14* %conv_1_input_11_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch10:0  store i14 %select_ln340_226, i14* %conv_1_input_10_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch9:0  store i14 %select_ln340_226, i14* %conv_1_input_9_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch8:0  store i14 %select_ln340_226, i14* %conv_1_input_8_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch7:0  store i14 %select_ln340_226, i14* %conv_1_input_7_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch6:0  store i14 %select_ln340_226, i14* %conv_1_input_6_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch5:0  store i14 %select_ln340_226, i14* %conv_1_input_5_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch4:0  store i14 %select_ln340_226, i14* %conv_1_input_4_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch3:0  store i14 %select_ln340_226, i14* %conv_1_input_3_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch2:0  store i14 %select_ln340_226, i14* %conv_1_input_2_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch1:0  store i14 %select_ln340_226, i14* %conv_1_input_1_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch0:0  store i14 %select_ln340_226, i14* %conv_1_input_0_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-1"/>
</and_exp><and_exp><literal name="j_0" val="-2"/>
</and_exp><and_exp><literal name="j_0" val="-3"/>
</and_exp><and_exp><literal name="j_0" val="-4"/>
</and_exp><and_exp><literal name="j_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch27:0  store i14 %select_ln340_226, i14* %conv_1_input_27_V_a, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0" val="-1"/>
</and_exp><and_exp><literal name="j_0" val="-2"/>
</and_exp><and_exp><literal name="j_0" val="-3"/>
</and_exp><and_exp><literal name="j_0" val="-4"/>
</and_exp><and_exp><literal name="j_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %ap_fixed_base.exit32

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="375" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ap_fixed_base.exit32:0  %add_ln28 = add i10 %ix_in_1, 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit32:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="377" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:1  call fastcc void @conv_1([28 x i14]* %conv_1_input_0_V, [28 x i14]* %conv_1_input_1_V, [28 x i14]* %conv_1_input_2_V, [28 x i14]* %conv_1_input_3_V, [28 x i14]* %conv_1_input_4_V, [28 x i14]* %conv_1_input_5_V, [28 x i14]* %conv_1_input_6_V, [28 x i14]* %conv_1_input_7_V, [28 x i14]* %conv_1_input_8_V, [28 x i14]* %conv_1_input_9_V, [28 x i14]* %conv_1_input_10_V, [28 x i14]* %conv_1_input_11_V, [28 x i14]* %conv_1_input_12_V, [28 x i14]* %conv_1_input_13_V, [28 x i14]* %conv_1_input_14_V, [28 x i14]* %conv_1_input_15_V, [28 x i14]* %conv_1_input_16_V, [28 x i14]* %conv_1_input_17_V, [28 x i14]* %conv_1_input_18_V, [28 x i14]* %conv_1_input_19_V, [28 x i14]* %conv_1_input_20_V, [28 x i14]* %conv_1_input_21_V, [28 x i14]* %conv_1_input_22_V, [28 x i14]* %conv_1_input_23_V, [28 x i14]* %conv_1_input_24_V, [28 x i14]* %conv_1_input_25_V, [28 x i14]* %conv_1_input_26_V, [28 x i14]* %conv_1_input_27_V, [4056 x i14]* %conv_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="378" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:1  call fastcc void @conv_1([28 x i14]* %conv_1_input_0_V, [28 x i14]* %conv_1_input_1_V, [28 x i14]* %conv_1_input_2_V, [28 x i14]* %conv_1_input_3_V, [28 x i14]* %conv_1_input_4_V, [28 x i14]* %conv_1_input_5_V, [28 x i14]* %conv_1_input_6_V, [28 x i14]* %conv_1_input_7_V, [28 x i14]* %conv_1_input_8_V, [28 x i14]* %conv_1_input_9_V, [28 x i14]* %conv_1_input_10_V, [28 x i14]* %conv_1_input_11_V, [28 x i14]* %conv_1_input_12_V, [28 x i14]* %conv_1_input_13_V, [28 x i14]* %conv_1_input_14_V, [28 x i14]* %conv_1_input_15_V, [28 x i14]* %conv_1_input_16_V, [28 x i14]* %conv_1_input_17_V, [28 x i14]* %conv_1_input_18_V, [28 x i14]* %conv_1_input_19_V, [28 x i14]* %conv_1_input_20_V, [28 x i14]* %conv_1_input_21_V, [28 x i14]* %conv_1_input_22_V, [28 x i14]* %conv_1_input_23_V, [28 x i14]* %conv_1_input_24_V, [28 x i14]* %conv_1_input_25_V, [28 x i14]* %conv_1_input_26_V, [28 x i14]* %conv_1_input_27_V, [4056 x i14]* %conv_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="379" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:3  call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="380" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:3  call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="381" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="8" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="9" op_13_bw="8" op_14_bw="8" op_15_bw="9" op_16_bw="8" op_17_bw="8" op_18_bw="9" op_19_bw="8" op_20_bw="8" op_21_bw="9" op_22_bw="8" op_23_bw="8" op_24_bw="9" op_25_bw="9" op_26_bw="8" op_27_bw="9" op_28_bw="8" op_29_bw="9" op_30_bw="8" op_31_bw="9" op_32_bw="8" op_33_bw="9" op_34_bw="8" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="8" op_39_bw="9" op_40_bw="8" op_41_bw="9" op_42_bw="9" op_43_bw="8" op_44_bw="8" op_45_bw="9" op_46_bw="8" op_47_bw="9" op_48_bw="9" op_49_bw="8" op_50_bw="8" op_51_bw="9" op_52_bw="7" op_53_bw="8" op_54_bw="9" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="9" op_61_bw="8" op_62_bw="8" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:5  call fastcc void @conv_2([169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V, [1936 x i14]* %conv_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="382" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="8" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="9" op_13_bw="8" op_14_bw="8" op_15_bw="9" op_16_bw="8" op_17_bw="8" op_18_bw="9" op_19_bw="8" op_20_bw="8" op_21_bw="9" op_22_bw="8" op_23_bw="8" op_24_bw="9" op_25_bw="9" op_26_bw="8" op_27_bw="9" op_28_bw="8" op_29_bw="9" op_30_bw="8" op_31_bw="9" op_32_bw="8" op_33_bw="9" op_34_bw="8" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="8" op_39_bw="9" op_40_bw="8" op_41_bw="9" op_42_bw="9" op_43_bw="8" op_44_bw="8" op_45_bw="9" op_46_bw="8" op_47_bw="9" op_48_bw="9" op_49_bw="8" op_50_bw="8" op_51_bw="9" op_52_bw="7" op_53_bw="8" op_54_bw="9" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="9" op_61_bw="8" op_62_bw="8" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:5  call fastcc void @conv_2([169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V, [1936 x i14]* %conv_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="383" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:7  call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="384" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:7  call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:8  %flat_array_0_V_addr = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="flat_array_0_V_addr"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:9  store i14 0, i14* %flat_array_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="387" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:10  call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="388" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="14" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:10  call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="389" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="700" op_0_bw="700" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="9" op_52_bw="6" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:11  %call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @dense_1([8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:62  %dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="13" op_1_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:63  store i13 0, i13* %dense_2_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="392" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="700" op_0_bw="700" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="9" op_52_bw="6" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:11  %call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @dense_1([8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:12  %dense_1_out_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="dense_1_out_0_V"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:13  %dense_1_out_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="dense_1_out_1_V"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:14  %dense_1_out_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="dense_1_out_2_V"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:15  %dense_1_out_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="dense_1_out_3_V"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:16  %dense_1_out_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="dense_1_out_4_V"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:17  %dense_1_out_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="dense_1_out_5_V"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:18  %dense_1_out_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="dense_1_out_6_V"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:19  %dense_1_out_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="dense_1_out_7_V"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:20  %dense_1_out_8_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="dense_1_out_8_V"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:21  %dense_1_out_9_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="dense_1_out_9_V"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:22  %dense_1_out_10_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="dense_1_out_10_V"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:23  %dense_1_out_11_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="dense_1_out_11_V"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:24  %dense_1_out_12_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="dense_1_out_12_V"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:25  %dense_1_out_13_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="dense_1_out_13_V"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:26  %dense_1_out_14_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="dense_1_out_14_V"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:27  %dense_1_out_15_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="dense_1_out_15_V"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:28  %dense_1_out_16_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="dense_1_out_16_V"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:29  %dense_1_out_17_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="dense_1_out_17_V"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:30  %dense_1_out_18_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="dense_1_out_18_V"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:31  %dense_1_out_19_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="dense_1_out_19_V"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:32  %dense_1_out_20_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="dense_1_out_20_V"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:33  %dense_1_out_21_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="dense_1_out_21_V"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:34  %dense_1_out_22_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="dense_1_out_22_V"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:35  %dense_1_out_23_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="dense_1_out_23_V"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:36  %dense_1_out_24_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="dense_1_out_24_V"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:37  %dense_1_out_25_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="dense_1_out_25_V"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:38  %dense_1_out_26_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="dense_1_out_26_V"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:39  %dense_1_out_27_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="dense_1_out_27_V"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:40  %dense_1_out_28_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="dense_1_out_28_V"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:41  %dense_1_out_29_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="dense_1_out_29_V"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:42  %dense_1_out_30_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="dense_1_out_30_V"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:43  %dense_1_out_31_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="dense_1_out_31_V"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:44  %dense_1_out_32_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="dense_1_out_32_V"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:45  %dense_1_out_33_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="dense_1_out_33_V"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:46  %dense_1_out_34_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="dense_1_out_34_V"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:47  %dense_1_out_35_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="dense_1_out_35_V"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:48  %dense_1_out_36_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 36

]]></Node>
<StgValue><ssdm name="dense_1_out_36_V"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:49  %dense_1_out_37_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 37

]]></Node>
<StgValue><ssdm name="dense_1_out_37_V"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:50  %dense_1_out_38_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 38

]]></Node>
<StgValue><ssdm name="dense_1_out_38_V"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:51  %dense_1_out_39_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 39

]]></Node>
<StgValue><ssdm name="dense_1_out_39_V"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:52  %dense_1_out_40_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 40

]]></Node>
<StgValue><ssdm name="dense_1_out_40_V"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:53  %dense_1_out_41_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 41

]]></Node>
<StgValue><ssdm name="dense_1_out_41_V"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:54  %dense_1_out_42_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 42

]]></Node>
<StgValue><ssdm name="dense_1_out_42_V"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:55  %dense_1_out_43_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 43

]]></Node>
<StgValue><ssdm name="dense_1_out_43_V"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:56  %dense_1_out_44_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 44

]]></Node>
<StgValue><ssdm name="dense_1_out_44_V"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:57  %dense_1_out_45_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 45

]]></Node>
<StgValue><ssdm name="dense_1_out_45_V"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:58  %dense_1_out_46_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 46

]]></Node>
<StgValue><ssdm name="dense_1_out_46_V"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:59  %dense_1_out_47_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 47

]]></Node>
<StgValue><ssdm name="dense_1_out_47_V"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:60  %dense_1_out_48_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 48

]]></Node>
<StgValue><ssdm name="dense_1_out_48_V"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="700">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:61  %dense_1_out_49_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 49

]]></Node>
<StgValue><ssdm name="dense_1_out_49_V"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="13" op_52_bw="9" op_53_bw="9" op_54_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:64  call fastcc void @dense_2(i14 %dense_1_out_0_V, i14 %dense_1_out_1_V, i14 %dense_1_out_2_V, i14 %dense_1_out_3_V, i14 %dense_1_out_4_V, i14 %dense_1_out_5_V, i14 %dense_1_out_6_V, i14 %dense_1_out_7_V, i14 %dense_1_out_8_V, i14 %dense_1_out_9_V, i14 %dense_1_out_10_V, i14 %dense_1_out_11_V, i14 %dense_1_out_12_V, i14 %dense_1_out_13_V, i14 %dense_1_out_14_V, i14 %dense_1_out_15_V, i14 %dense_1_out_16_V, i14 %dense_1_out_17_V, i14 %dense_1_out_18_V, i14 %dense_1_out_19_V, i14 %dense_1_out_20_V, i14 %dense_1_out_21_V, i14 %dense_1_out_22_V, i14 %dense_1_out_23_V, i14 %dense_1_out_24_V, i14 %dense_1_out_25_V, i14 %dense_1_out_26_V, i14 %dense_1_out_27_V, i14 %dense_1_out_28_V, i14 %dense_1_out_29_V, i14 %dense_1_out_30_V, i14 %dense_1_out_31_V, i14 %dense_1_out_32_V, i14 %dense_1_out_33_V, i14 %dense_1_out_34_V, i14 %dense_1_out_35_V, i14 %dense_1_out_36_V, i14 %dense_1_out_37_V, i14 %dense_1_out_38_V, i14 %dense_1_out_39_V, i14 %dense_1_out_40_V, i14 %dense_1_out_41_V, i14 %dense_1_out_42_V, i14 %dense_1_out_43_V, i14 %dense_1_out_44_V, i14 %dense_1_out_45_V, i14 %dense_1_out_46_V, i14 %dense_1_out_47_V, i14 %dense_1_out_48_V, i14 %dense_1_out_49_V, [30 x i13]* %dense_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="444" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14" op_25_bw="14" op_26_bw="14" op_27_bw="14" op_28_bw="14" op_29_bw="14" op_30_bw="14" op_31_bw="14" op_32_bw="14" op_33_bw="14" op_34_bw="14" op_35_bw="14" op_36_bw="14" op_37_bw="14" op_38_bw="14" op_39_bw="14" op_40_bw="14" op_41_bw="14" op_42_bw="14" op_43_bw="14" op_44_bw="14" op_45_bw="14" op_46_bw="14" op_47_bw="14" op_48_bw="14" op_49_bw="14" op_50_bw="14" op_51_bw="13" op_52_bw="9" op_53_bw="9" op_54_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:64  call fastcc void @dense_2(i14 %dense_1_out_0_V, i14 %dense_1_out_1_V, i14 %dense_1_out_2_V, i14 %dense_1_out_3_V, i14 %dense_1_out_4_V, i14 %dense_1_out_5_V, i14 %dense_1_out_6_V, i14 %dense_1_out_7_V, i14 %dense_1_out_8_V, i14 %dense_1_out_9_V, i14 %dense_1_out_10_V, i14 %dense_1_out_11_V, i14 %dense_1_out_12_V, i14 %dense_1_out_13_V, i14 %dense_1_out_14_V, i14 %dense_1_out_15_V, i14 %dense_1_out_16_V, i14 %dense_1_out_17_V, i14 %dense_1_out_18_V, i14 %dense_1_out_19_V, i14 %dense_1_out_20_V, i14 %dense_1_out_21_V, i14 %dense_1_out_22_V, i14 %dense_1_out_23_V, i14 %dense_1_out_24_V, i14 %dense_1_out_25_V, i14 %dense_1_out_26_V, i14 %dense_1_out_27_V, i14 %dense_1_out_28_V, i14 %dense_1_out_29_V, i14 %dense_1_out_30_V, i14 %dense_1_out_31_V, i14 %dense_1_out_32_V, i14 %dense_1_out_33_V, i14 %dense_1_out_34_V, i14 %dense_1_out_35_V, i14 %dense_1_out_36_V, i14 %dense_1_out_37_V, i14 %dense_1_out_38_V, i14 %dense_1_out_39_V, i14 %dense_1_out_40_V, i14 %dense_1_out_41_V, i14 %dense_1_out_42_V, i14 %dense_1_out_43_V, i14 %dense_1_out_44_V, i14 %dense_1_out_45_V, i14 %dense_1_out_46_V, i14 %dense_1_out_47_V, i14 %dense_1_out_48_V, i14 %dense_1_out_49_V, [30 x i13]* %dense_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:65  %prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="prediction_V_addr"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:66  store i14 0, i14* %prediction_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="447" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="14" op_3_bw="9" op_4_bw="8" op_5_bw="11" op_6_bw="25" op_7_bw="25" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:67  call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="448" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="14" op_3_bw="9" op_4_bw="8" op_5_bw="11" op_6_bw="25" op_7_bw="25" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:67  call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35:68  br label %3

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i24_0 = phi i4 [ 0, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35 ], [ %i_1, %_ifconv63 ]

]]></Node>
<StgValue><ssdm name="i24_0"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln69 = icmp eq i4 %i24_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i24_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln69, label %4, label %_ifconv63

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="4">
<![CDATA[
_ifconv63:0  %zext_ln70 = zext i4 %i24_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv63:1  %prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="prediction_V_addr_1"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="4">
<![CDATA[
_ifconv63:2  %tmp_V_7 = load i14* %prediction_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln72"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="459" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="4">
<![CDATA[
_ifconv63:2  %tmp_V_7 = load i14* %prediction_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv63:3  %icmp_ln935 = icmp eq i14 %tmp_V_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv63:4  %p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_7, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv63:5  %tmp_V = sub i14 0, %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv63:6  %tmp_V_8 = select i1 %p_Result_54, i14 %tmp_V, i14 %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv63:7  %p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_8, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv63:8  %p_Result_55 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv63:9  %l = call i32 @llvm.cttz.i32(i32 %p_Result_55, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:10  %sub_ln944 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="32">
<![CDATA[
_ifconv63:11  %trunc_ln944 = trunc i32 %sub_ln944 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:12  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv63:13  %tmp_1212 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv63:14  %icmp_ln947 = icmp sgt i31 %tmp_1212, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="32">
<![CDATA[
_ifconv63:15  %trunc_ln947 = trunc i32 %sub_ln944 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv63:16  %sub_ln947 = sub i4 7, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="4">
<![CDATA[
_ifconv63:17  %zext_ln947 = zext i4 %sub_ln947 to i14

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv63:18  %lshr_ln947 = lshr i14 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv63:19  %p_Result_42 = and i14 %tmp_V_8, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv63:20  %icmp_ln947_1 = icmp ne i14 %p_Result_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv63:21  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv63:22  %tmp_1213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv63:23  %xor_ln949 = xor i1 %tmp_1213, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv63:24  %add_ln949 = add i14 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv63:25  %p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_8, i14 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv63:26  %and_ln949 = and i1 %p_Result_43, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv63:27  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv63:28  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:30  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="32">
<![CDATA[
_ifconv63:41  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="488" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="14">
<![CDATA[
_ifconv63:29  %m = zext i14 %tmp_V_8 to i32

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:31  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:32  %lshr_ln958 = lshr i32 %m, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:33  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:34  %shl_ln958 = shl i32 %m, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv63:35  %m_7 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv63:36  %m_8 = add i32 %m_7, %or_ln

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv63:37  %m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="31">
<![CDATA[
_ifconv63:38  %m_11 = zext i31 %m_s to i32

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv63:39  %tmp_1214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv63:40  %select_ln964 = select i1 %tmp_1214, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv63:42  %sub_ln964 = sub i8 6, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv63:43  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv63:44  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_54, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv63:45  %p_Result_56 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_s, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32">
<![CDATA[
_ifconv63:46  %bitcast_ln739 = bitcast i32 %p_Result_56 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv63:47  %select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv63:48  %prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="prediction_output_ad"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv63:49  store float %select_ln935, float* %prediction_output_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
_ifconv63:50  br label %3

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
