
---------- Begin Simulation Statistics ----------
simSeconds                                   2.162882                       # Number of seconds simulated (Second)
simTicks                                 2162882304315                       # Number of ticks simulated (Tick)
finalTick                                31197508780816                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  23625.28                       # Real time elapsed on the host (Second)
hostTickRate                                 91549474                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4055160                       # Number of bytes of host memory used (Byte)
simInsts                                   8569306495                       # Number of instructions simulated (Count)
simOps                                    10529512710                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   362718                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     445688                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    307263662                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.260453                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     1.485372                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   306912830     99.89%     99.89% |      339186      0.11%    100.00% |        9626      0.00%    100.00% |        1944      0.00%    100.00% |          60      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    307263662                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   1267381192                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.891956                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.616916                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.323588                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   611883977     48.28%     48.28% |   553383522     43.66%     91.94% |    83372151      6.58%     98.52% |     9904896      0.78%     99.30% |     3450993      0.27%     99.58% |     1612097      0.13%     99.70% |     1357851      0.11%     99.81% |     1364631      0.11%     99.92% |     1051074      0.08%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   1267381192                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   1273681478                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     7.186797                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.212830                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    37.452496                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  1273084547     99.95%     99.95% |      567190      0.04%    100.00% |       27491      0.00%    100.00% |        1907      0.00%    100.00% |         295      0.00%    100.00% |          45      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   1273681478                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   1221763676                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.021102                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004990                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     1.809634                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  1221760488    100.00%    100.00% |        1878      0.00%    100.00% |         474      0.00%    100.00% |         782      0.00%    100.00% |          39      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   1221763676                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples     51917802                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   152.281971                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   101.147864                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   111.298741                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |    51322181     98.85%     98.85% |      565934      1.09%     99.94% |       27440      0.05%    100.00% |        1905      0.00%    100.00% |         294      0.00%    100.00% |          45      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total     51917802                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    106804355                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.627641                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.289200                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   100145718     93.77%     93.77% |     6356891      5.95%     99.72% |      275502      0.26%     99.98% |       16414      0.02%     99.99% |        4806      0.00%    100.00% |        3140      0.00%    100.00% |        1747      0.00%    100.00% |         101      0.00%    100.00% |          28      0.00%    100.00% |           8      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    106804355                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    179579238                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.072328                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.731322                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   179530152     99.97%     99.97% |       47270      0.03%    100.00% |        1680      0.00%    100.00% |          96      0.00%    100.00% |          24      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    179579238                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     20880069                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000209                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.020444                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    20877887     99.99%     99.99% |           0      0.00%     99.99% |        2182      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     20880069                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch     40319670      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data      6298113      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data     40440383      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack      6628737      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       128321      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE       330624      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     34019509      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch     40319670      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       120713      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE       330624      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       120713      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack       330624      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data      6290515      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ         7598      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     34019509      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data     40319670      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack      6290515      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data         7598      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack         7598      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      128311    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |      330624    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      128311    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |      330624    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      128311    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |      330624    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      128311    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |      330624    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load    554823873      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch    404219424      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store    316475596      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv     20880069      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement     50143518      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive     23757592      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks     28222182      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all           15      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack     26074490      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load     23109489      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch     22172454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store      4861620      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv     16443719      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load       653266      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch      1052096      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store       130850      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement      2598893      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load        52204      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch    380994616      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store           15      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv      1759857      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement     21469155      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load    304802863      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store      2020679      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv      1558122      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement     20178505      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load    226203241      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store    309462246      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv      1116967      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement      5895986      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv          208      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement          686      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive     23757592      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks     23229505      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement          293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks      4992469      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all           15      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks          208      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load         2810      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch          258      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store          186      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv         1196      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack     26073294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack         1196      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     23232898      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     23770773      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX      4997378      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           15      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     26073294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old         2389      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement      5304552      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     35005472      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data     40319670      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack     40317622      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      1117566      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean          597      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     19761906      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     28750076      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        15196      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     18204012      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     17510936      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX      4604722      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         1193      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR      5020135      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS         5163      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           15      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          154      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     18203630      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR          403      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS      6246656      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX       387742      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement      5141052      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     14291808      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv         4693      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     26073294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       163346      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean      2510034      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         2905      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         8140      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS         8018      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX         4909      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack     40317622      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv         4693      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old           85      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       131603      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean           17      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all        34631      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         2905      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         1108      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data       985963      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean          580      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all      1523491      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR          208      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     18203630      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          154      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     17510936      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     18204012      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data      4604722      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     28750056      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    554128710                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     7.603651                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.217387                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    39.329780                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   553868268     99.95%     99.95% |      247651      0.04%    100.00% |       12261      0.00%    100.00% |         448      0.00%    100.00% |          68      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    554128710                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    530393895                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.001130                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000783                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.033605                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   529794959     99.89%     99.89% |      598697      0.11%    100.00% |         237      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    530393895                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     23734815                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   155.147973                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    97.023391                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   115.628017                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    23474373     98.90%     98.90% |      247651      1.04%     99.95% |       12261      0.05%    100.00% |         448      0.00%    100.00% |          68      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     23734815                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    305799497                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     3.549529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.094812                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    24.156430                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   305707470     99.97%     99.97% |       89438      0.03%    100.00% |        2335      0.00%    100.00% |         252      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    305799497                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    301220161                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.044925                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.016989                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     2.220560                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   301219194    100.00%    100.00% |         523      0.00%    100.00% |         136      0.00%    100.00% |         285      0.00%    100.00% |          15      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    301220161                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples      4579336                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   168.297728                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   139.882741                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   105.301046                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |     4487753     98.00%     98.00% |       89017      1.94%     99.94% |        2314      0.05%     99.99% |         251      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total      4579336                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    403553435                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     9.317138                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.301961                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    42.356575                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   403316435     99.94%     99.94% |      223384      0.06%    100.00% |       12290      0.00%    100.00% |        1119      0.00%    100.00% |         182      0.00%    100.00% |          24      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    403553435                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    380355439                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001104                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   380354981    100.00%    100.00% |         456      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    380355439                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     23197996                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   145.685314                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    98.524759                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   107.142050                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    22960996     98.98%     98.98% |      223384      0.96%     99.94% |       12290      0.05%     99.99% |        1119      0.00%    100.00% |         182      0.00%    100.00% |          24      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     23197996                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      8726820                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     9.802980                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.309341                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    46.674679                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     8720508     99.93%     99.93% |        5595      0.06%     99.99% |         577      0.01%    100.00% |          88      0.00%    100.00% |          44      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      8726820                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      8365212                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.374015                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.072719                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    17.152647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |     8363045     99.97%     99.97% |        1316      0.02%     99.99% |         333      0.00%     99.99% |         489      0.01%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      8365212                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples       361608                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   181.659999                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   131.715711                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   122.300873                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |      356147     98.49%     98.49% |        4773      1.32%     99.81% |         549      0.15%     99.96% |          87      0.02%     99.99% |          44      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total       361608                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       736505                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    11.671861                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.357655                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    50.751585                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |      733803     99.63%     99.63% |        1552      0.21%     99.84% |         681      0.09%     99.94% |         441      0.06%    100.00% |          16      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total       736505                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       692458                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.225352                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.006372                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     7.414865                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      691954     99.93%     99.93% |         450      0.06%     99.99% |          29      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       692458                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        44047                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   175.900266                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   150.312620                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   116.265708                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       41399     93.99%     93.99% |        1513      3.43%     97.42% |         676      1.53%     98.96% |         433      0.98%     99.94% |          14      0.03%     99.97% |          12      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        44047                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       736511                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      736511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total       736511                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       736511                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      736511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       736511                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000435                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   152.245282                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.002134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    37.942077                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000866                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    23.117767                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000747                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    23.116847                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.000430                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   139.033737                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    23.093625                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000029                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   138.561749                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   115.468349                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.fullyBusyCycles     11129601                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::samples     98934348                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::mean     0.101247                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::stdev     0.903674                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::0-7     98270811     99.33%     99.33% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::8-15       615146      0.62%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::16-23        40879      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::24-31         5826      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::32-39         1462      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::40-47          157      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::48-55           46      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::56-63           15      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::64-71            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::total     98934348                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_hits    842541233                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_misses     28755240                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_accesses    871296473                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_hits    380994616                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_misses     23224550                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_accesses    404219166                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_buf_msgs     0.014175                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_time    23.150310                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_count         4233                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_buf_msgs     0.001666                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_stall_time    46.233695                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_buf_msgs     0.066362                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_stall_time   115.574675                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_buf_msgs     0.000446                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_stall_time    46.229150                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_buf_msgs     0.000833                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_stall_time   118.757350                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_buf_msgs     0.000307                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_stall_time    23.116847                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles        78850                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    208329314                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.336060                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     1.687761                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-15    208026873     99.85%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::16-31       292481      0.14%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::32-47         8007      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::48-63         1883      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::64-79           54      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::80-95           13      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::96-111            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    208329314                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.000861                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    46.233695                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000223                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    23.114575                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.000837                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   152.564003                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count        22468                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     11660119                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses     40319670                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses     51979789                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.001818                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    39.308131                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.001084                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   116.502380                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000307                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   115.585657                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    184598920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   1476791360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control     41760138                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control    334081104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    197451736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  14216524992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    297862432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   2382899456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     14028298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   1010037456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     41936128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    335489024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_buf_msgs     0.012003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_stall_time  1513.778896                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.003211                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1333.449868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_buf_msgs     0.004421                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_stall_time   999.012628                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.012003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1044.703065                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_buf_msgs     0.003211                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_stall_time   999.025918                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_buf_msgs     0.006200                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_stall_time  1522.263599                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.006200                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1336.980763                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_buf_msgs     0.012402                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_stall_time  1000.663125                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.000071                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time   999.003256                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_buf_msgs     0.000071                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     1.074128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     51979790                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    415838320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     20880069                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    167040552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     51979774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   3742543728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     45836411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     28750076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    366691288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    230000608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      5895986                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1      1118163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    424510992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     80507736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     20178505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0    161428040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000833                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time    95.640504                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000223                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time    92.460097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.001136                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time    81.985549                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000224                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    69.444366                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.000307                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time    46.234570                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     3.958028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     20880069                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    167040552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     51979774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   3742543728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     26074505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    208596040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     1.412610                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0     51979790                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0    415838320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1     19761906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2     28750076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1    158095248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2    230000608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0      5895986                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1      1118163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0    424510992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1     80507736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0     20178505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0    161428040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     1.895563                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     92299460                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    738395680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     20880069                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    167040552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     98597557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   7099024104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1    120181140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     28750076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    961449120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    230000608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      5895986                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1118163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    424510992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     80507736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0     20178505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0    161428040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_buf_msgs     0.000886                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_stall_time   129.177135                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.001092                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time    93.385533                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000307                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time    92.468811                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000887                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    49.406810                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.000223                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time    46.230947                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000667                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time    82.571421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000438                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    69.689975                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     4.512763                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Control::0     51979790                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Control::0    415838320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     40319670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   2903016240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     60087126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::2     28750076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    480697008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::2    230000608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::0      5895986                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::1      1118163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::0    424510992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::1     80507736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Control::0     20178505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Control::0    161428040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     3.958028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2     20880069                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2    167040552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1     51979774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1   3742543728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1     26074505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1    208596040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     1.007025                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     40319670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    322557360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1      6298113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1    453464136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1     34019509                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1    272156072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.824429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     40319670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    322557360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     46746094                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   3365718768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     74344729                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    594757832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0       458935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::1       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0      3671480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::1      2644992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000443                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time   129.128105                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000430                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   115.919162                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time    46.187475                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000867                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time    46.349194                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.010556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     40319670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0    322557360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1      6298113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1    453464136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     34019509                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1    272156072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0       458935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0      3671480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     3.100153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     40319670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   2903016240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     40325220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    322601760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.011433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1      9238392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Writeback_Control::1       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Writeback_Control::1      2644992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.002993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1      9238392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0       458935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      3671480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1      2644992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time    92.374724                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_stall_time   161.655373                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.011433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1       128311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1      9238392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::1       330624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::1      2644992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.003531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Writeback_Control::0       458935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Writeback_Control::0      3671480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  22572                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 22572                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                 43060                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                43060                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port         7756                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total         7756                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio       100556                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio        13848                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port         9104                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total       123508                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    131264                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        15512                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        15512                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        56836                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio         6924                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        18208                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total        81968                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                      97480                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              6547790                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              27661644                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               2918412                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              1836984                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             45988700                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples  46719074.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.003861305126                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds       404014                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds       404014                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState       82881075                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       6213582                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs               40391822                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               6614582                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts             40391822                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             6614582                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            283221                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts             4109                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.46                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.71                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                61997                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry               221980                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6         40391822                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         6614582                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           26236230                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           10337470                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2            2701574                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3             534523                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             125148                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              36140                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              13025                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               7692                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               5130                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               2935                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              2366                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              2269                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12              2213                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              2269                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              2469                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              2664                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              2415                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              2071                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              2011                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              2004                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              1993                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              1987                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              1976                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              1979                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              1972                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              1967                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              2131                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              1993                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              1958                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              1972                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              2006                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31             64049                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              5587                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              7244                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            335351                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            388439                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19            398274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20            398895                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21            397579                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22            395924                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23            394942                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24            394482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25            394628                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26            395742                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27            397694                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28            397351                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29            399514                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30            399344                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31            398767                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32            399505                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33              5210                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              2816                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              2649                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              2607                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              2604                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              2631                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              2628                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              2923                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              2645                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              2598                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              2604                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              2708                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              2757                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              3246                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              2894                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              2634                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              2627                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              2535                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              2531                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              2533                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              2583                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              2827                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              2547                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              2512                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              2532                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              2596                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              2679                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              3025                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              3036                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              3265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63            227229                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples       404014                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    99.275297                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   270.533322                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-2047       403877     99.97%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-4095           38      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-6143           15      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6144-8191           12      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-10239            9      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10240-12287            7      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::12288-14335           15      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::14336-16383            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16384-18431            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::18432-20479            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::20480-22527           12      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::22528-24575            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::24576-26623            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::26624-28671            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::28672-30719            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::36864-38911            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total       404014                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples       404014                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.362005                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.203631                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     3.672505                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-19       399719     98.94%     98.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20-23          512      0.13%     99.06% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24-27          407      0.10%     99.16% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::28-31          445      0.11%     99.27% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-35          523      0.13%     99.40% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::36-39           37      0.01%     99.41% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::40-43           26      0.01%     99.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::44-47           47      0.01%     99.43% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-51          365      0.09%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::52-55           33      0.01%     99.53% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::56-59           27      0.01%     99.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::60-63           80      0.02%     99.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-67         1601      0.40%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::68-71          132      0.03%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::72-75           30      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::76-79            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-83           10      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::84-87            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::92-95            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-99            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::108-111            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-115            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-131            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::132-135            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::236-239            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total       404014                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           18126144                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         2585076608                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys       423333248                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1195199851.07035756                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         195726437.42816722                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2162882256696                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 46012.50                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   2566950464                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers    423070656                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 1186819300.744601249695                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 195605029.065134197474                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers     40391822                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers      6614582                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 1440192779290                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 53283087322549                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     35655.55                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   8055397.50                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   2585076608                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   2585076608                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers    423333248                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total    423333248                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers     40391822                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total     40391822                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers      6614582                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      6614582                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   1195199851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1195199851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    195726437                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    195726437                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1390926288                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1390926288                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        40108601                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        6610479                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      2768035                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      2414920                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      2554953                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      2617715                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      2681796                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      2761971                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      2426710                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      2673664                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      2458878                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      2225485                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      2646846                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      2371825                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      2673858                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      2452721                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      2338919                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      2040305                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0       318722                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1       312140                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2       477080                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3       520859                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4       439261                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5       342611                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6       488572                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7       271573                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8       274634                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9       489272                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10       516846                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11       624511                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12       363064                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13       384093                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14       531825                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15       255416                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       688156510540                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     200543005000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  1440192779290                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17157.33                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      35907.33                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       23459648                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       3996884                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        58.49                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        60.46                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     19262558                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   155.224636                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   106.744759                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   191.353326                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     11343557     58.89%     58.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255      4872063     25.29%     84.18% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      1257240      6.53%     90.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511       571529      2.97%     93.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       340243      1.77%     95.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       214451      1.11%     96.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       136760      0.71%     97.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        89241      0.46%     97.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       437474      2.27%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     19262558                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       2566950464                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten     423070656                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1186.819301                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         195.605029                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.80                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           9.27                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          1.53                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          58.77                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  69797362740                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy  37098178095                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 149224472040                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  16552071900                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 170736543120.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 932772625710                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  45056115840                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 1421237369445                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   657.103425                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 108751044225                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  72223343368                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 1981913028606                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  67737822600                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy  36003506550                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 137151988680                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  17955213120                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 170736543120.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 934243648080                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  43817448960                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 1407646171110                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   650.819588                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 105514841351                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  72223344116                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 1985149462399                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         1962                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes      8036352                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         1962                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages         5163                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     21147648                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs         5163                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2165729902866                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles      6495142055                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded     5014381809                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded      5550222                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued    4786830281                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued      7156290                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined    847124882                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined   1032357248                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved      1849644                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples   4528037038                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     1.057154                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.927350                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0   3159585156     69.78%     69.78% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1    251545951      5.56%     75.33% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2    249095575      5.50%     80.83% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3    229331630      5.06%     85.90% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4    244429414      5.40%     91.30% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5    148385921      3.28%     94.57% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6    131786190      2.91%     97.49% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7     72283719      1.60%     99.08% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8     41593482      0.92%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total   4528037038                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu     47221751     61.96%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt          208      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     61.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd         7300      0.01%     61.97% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu      7985293     10.48%     72.45% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp         1289      0.00%     72.45% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt       285787      0.37%     72.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc      1904936      2.50%     75.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     75.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift       485901      0.64%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd         1962      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            6      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult          164      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     75.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead      5035274      6.61%     82.57% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite      5956965      7.82%     90.38% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead      5752170      7.55%     97.93% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite      1576242      2.07%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass     22561921      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu   3572171822     74.62%     75.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult      2872129      0.06%     75.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv      1891622      0.04%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd      3700440      0.08%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt        92585      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            2      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd      1285685      0.03%     75.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu     46197974      0.97%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp       417472      0.01%     76.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt     18940937      0.40%     76.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc     40999792      0.86%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift      1607577      0.03%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd       264496      0.01%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp         9246      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt       445375      0.01%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv        57234      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult       176770      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt          305      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead    654197094     13.67%     91.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite    347409111      7.26%     98.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead     47110754      0.98%     99.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite     24419938      0.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total   4786830281                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.736986                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy           76215248                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.015922                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads  13764610895                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites   5601479486                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses   4508128388                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads    420458243                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites    266284420                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses    195347532                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses   4621453519                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses    219030089                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numInsts       4735711917                       # Number of executed instructions (Count)
board.processor.cores1.core.numLoadInsts    679444501                       # Number of load instructions executed (Count)
board.processor.cores1.core.numSquashedInsts     35360780                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores1.core.numRefs        1044138438                       # Number of memory reference insts executed (Count)
board.processor.cores1.core.numBranches     449325833                       # Number of branches executed (Count)
board.processor.cores1.core.numStoreInsts    364693937                       # Number of stores executed (Count)
board.processor.cores1.core.numRate          0.729116                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.timesIdled       15349756                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles     1967105017                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.committedInsts   2215942855                       # Number of Instructions Simulated (Count)
board.processor.cores1.core.committedOps   4172807141                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.cpi              2.931096                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores1.core.totalCpi         2.931096                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores1.core.ipc              0.341169                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores1.core.totalIpc         0.341169                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores1.core.intRegfileReads   7490597273                       # Number of integer regfile reads (Count)
board.processor.cores1.core.intRegfileWrites   3732356126                       # Number of integer regfile writes (Count)
board.processor.cores1.core.fpRegfileReads    286911672                       # Number of floating regfile reads (Count)
board.processor.cores1.core.fpRegfileWrites    156383019                       # Number of floating regfile writes (Count)
board.processor.cores1.core.ccRegfileReads   2443331419                       # number of cc regfile reads (Count)
board.processor.cores1.core.ccRegfileWrites   1543357658                       # number of cc regfile writes (Count)
board.processor.cores1.core.miscRegfileReads   1925977851                       # number of misc regfile reads (Count)
board.processor.cores1.core.miscRegfileWrites      1406788                       # number of misc regfile writes (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads    719475192                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores    391885294                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads     53889484                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores     51217369                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups    548933053                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted    359152633                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect     31727076                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups    283997337                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBHits    253565205                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.892844                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed     64859479                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect       959507                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups     24352218                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits     14806767                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses      9545451                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted      2939936                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts    831315672                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls      3700578                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts     26338234                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples   4402614306                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.947802                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     2.150452                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0   3348256832     76.05%     76.05% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1    261909761      5.95%     82.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2    169340881      3.85%     85.85% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3    151217859      3.43%     89.28% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4    112835232      2.56%     91.84% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5     42669719      0.97%     92.81% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6     25854421      0.59%     93.40% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7     25490816      0.58%     93.98% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8    265038785      6.02%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total   4402614306                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.instsCommitted   2215942855                       # Number of instructions committed (Count)
board.processor.cores1.core.commit.opsCommitted   4172807141                       # Number of ops (including micro ops) committed (Count)
board.processor.cores1.core.commit.memRefs    898955932                       # Number of memory references committed (Count)
board.processor.cores1.core.commit.loads    589404452                       # Number of loads committed (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars      1588004                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.branches    407811630                       # Number of branches committed (Count)
board.processor.cores1.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores1.core.commit.floating    158310400                       # Number of committed floating point instructions. (Count)
board.processor.cores1.core.commit.integer   4046454732                       # Number of committed integer instructions. (Count)
board.processor.cores1.core.commit.functionCalls     50517885                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass      5613564      0.13%      0.13% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu   3156832969     75.65%     75.79% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult      2755714      0.07%     75.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv      1740706      0.04%     75.89% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd      3197500      0.08%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt        89200      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd      1156838      0.03%     76.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu     44421401      1.06%     77.07% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp       402092      0.01%     77.08% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt     17694270      0.42%     77.50% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc     37680333      0.90%     78.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     78.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.40% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift      1476278      0.04%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd       225035      0.01%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp         9169      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt       363623      0.01%     78.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv        44433      0.00%     78.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult       147876      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt          208      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead    562203444     13.47%     91.93% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite    300132461      7.19%     99.12% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead     27201008      0.65%     99.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite      9419019      0.23%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total   4172807141                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples    265038785                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.decode.idleCycles   1100365266                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles   2590546534                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles    691943862                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles    117230756                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles     27950620                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved    248023192                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred     10190030                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts   5222573858                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts     50808469                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.fetch.icacheStallCycles   1124468167                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores1.core.fetch.insts    2884627448                       # Number of instructions fetch has processed (Count)
board.processor.cores1.core.fetch.branches    548933053                       # Number of branches that fetch encountered (Count)
board.processor.cores1.core.fetch.predictedBranches    333231451                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles   3250303821                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles     76038882                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.tlbCycles     74199362                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores1.core.fetch.miscStallCycles      2383038                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles     35851189                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.pendingQuiesceStallCycles          393                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles      2811627                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines    407352878                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes     13843555                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.tlbSquashes       648742                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples   4528037038                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     1.221418                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.655821                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0   3616255968     79.86%     79.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1     54435932      1.20%     81.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2     54051174      1.19%     82.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3     55278950      1.22%     83.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4    103606437      2.29%     85.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5     72914806      1.61%     87.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6     49660745      1.10%     88.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7     49375499      1.09%     89.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8    472457527     10.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total   4528037038                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.branchRate     0.084514                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetch.rate       0.444121                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles     27950620                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles   1033752101                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles    256673332                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts   5019932031                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts      2574484                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts    719475192                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts    391885294                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts      2817232                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents      5209275                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents    247237045                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents       737080                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect      7664145                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect     21887258                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts     29551403                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit   4723883359                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount   4703475920                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst   3435199344                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst   6124627203                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.724153                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.560883                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads    103678019                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads    130070732                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses       480601                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation       737080                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores     82333814                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads       308031                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache       489795                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples    588930262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    12.612599                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    53.684630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9    556239602     94.45%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19      5493008      0.93%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29      1156574      0.20%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39       469972      0.08%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49       248475      0.04%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59       309890      0.05%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69       133187      0.02%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79        68168      0.01%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89        75850      0.01%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99       123596      0.02%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109       142567      0.02%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119       213193      0.04%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129       249376      0.04%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139      3274828      0.56%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149      5258045      0.89%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159      1197008      0.20%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169       776239      0.13%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179       415026      0.07%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189      1127916      0.19%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199       595711      0.10%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209       482029      0.08%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219       382712      0.06%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229      2316346      0.39%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239      1966287      0.33%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249      1248901      0.21%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259       441286      0.07%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269       257545      0.04%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279       126064      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289        68547      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299        49050      0.01%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows      4023264      0.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         6590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total    588930262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses    693652163                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses    367272461                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses     13232560                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses      2616947                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses    415113518                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses      5644921                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 31197508780816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles     27950620                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles   1158658126                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles   1751192092                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles    151916728                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles    743535974                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles    694783498                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts   5137559616                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents     20633345                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents    203305546                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents    131890963                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents    365644776                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.fullRegistersEvents          901                       # Number of times there has been no free registers (Count)
board.processor.cores1.core.rename.renamedOperands   5902729551                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups  13401058141                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups   8222164228                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups    312513342                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps   4891881301                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps   1010848239                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing      2254528                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing      2235102                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts    601949999                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads      9130954553                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes    10134283563                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts   2215942855                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps   4172807141                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
