
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    46051500                       # Number of ticks simulated
final_tick                                   46051500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87659                       # Simulator instruction rate (inst/s)
host_op_rate                                   171798                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              225861026                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647036                       # Number of bytes of host memory used
host_seconds                                     0.20                       # Real time elapsed on the host
sim_insts                                       17871                       # Number of instructions simulated
sim_ops                                         35026                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28672                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28672                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              448                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              220                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  668                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          622607298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          305744655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              928351954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     622607298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         622607298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         622607298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         305744655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             928351954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       448.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000596750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1322                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          668                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   42752                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    42752                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                52                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       45967500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    668                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      423                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      181                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       54                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          141                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     291.858156                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    180.109873                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    301.292610                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            49     34.75%     34.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           38     26.95%     61.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     11.35%     73.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            5      3.55%     76.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      8.51%     85.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.84%     87.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      2.84%     90.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.71%     91.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12      8.51%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           141                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28672                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 622607298.350759506226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 305744655.440105140209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          448                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          220                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14728750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      7291000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32876.67                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33140.91                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       9494750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 22019750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3340000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14213.70                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32963.70                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        928.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     928.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          7.25                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      7.25                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.48                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       518                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.54                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       68813.62                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.54                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4415220                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 79200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         14439810                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          1727040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                26563575                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             576.823231                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              36130000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         42500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      4495750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        8538250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     31675000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2570400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4742970                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                114240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         13772340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          1978080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                27227340                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             591.236768                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              35205500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        130500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      5150500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        9271000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     30199500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    6646                       # Number of BP lookups
system.cpu.branchPred.condPredicted              6646                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1103                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1599                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     435                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 31                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1599                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1506                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               93                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        5084                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        3408                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        4060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           168                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        46051500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            92104                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          31417                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        6646                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1941                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         41886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2396                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1475                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                      3930                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   323                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              71963                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.858233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.975490                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    40063     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2039      2.83%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    29861     41.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                71963                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072158                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.341104                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    27300                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 13578                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     29489                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   398                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1198                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  55351                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2622                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1198                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    29656                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5780                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1454                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     27493                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  6382                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  52421                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1326                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    42                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     62                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   6089                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               59042                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                125776                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            72935                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3964                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 40954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    18088                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       802                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5958                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4148                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               216                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               94                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      49337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 178                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     44920                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               590                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            169                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         71963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.624210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.876354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               46236     64.25%     64.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6534      9.08%     73.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               19193     26.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           71963                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250     15.60%     15.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     59      3.68%     19.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      1.06%     20.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      7.24%     27.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  127      7.92%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    901     56.21%     91.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   133      8.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               626      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 34035     75.77%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  303      0.67%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.04%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.03%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.83%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.16%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.24%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 233      0.52%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.41%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5273     11.74%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3186      7.09%     98.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.16%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            425      0.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  44920                       # Type of FU issued
system.cpu.iq.rate                           0.487710                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1603                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035686                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             159434                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             61784                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        39758                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4562                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2223                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1974                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  43333                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2564                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              422                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1120                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1198                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1331                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3085                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               49515                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1028                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5958                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4148                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 72                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3036                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             54                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1311                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1365                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 42412                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  5083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2508                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         8491                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4142                       # Number of branches executed
system.cpu.iew.exec_stores                       3408                       # Number of stores executed
system.cpu.iew.exec_rate                     0.460479                       # Inst execution rate
system.cpu.iew.wb_sent                          42103                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         41732                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     29896                       # num instructions producing a value
system.cpu.iew.wb_consumers                     47084                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.453096                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634950                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12952                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1194                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        70428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.497331                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.827579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        50716     72.01%     72.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4398      6.24%     78.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        15314     21.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        70428                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                17871                       # Number of instructions committed
system.cpu.commit.committedOps                  35026                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           7334                       # Number of memory references committed
system.cpu.commit.loads                          4306                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3709                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     33504                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  555                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          101      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            26325     75.16%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             292      0.83%     76.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.04%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.03%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      1.07%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.19%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.31%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.61%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.53%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4250     12.13%     91.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2613      7.46%     98.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.16%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      1.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35026                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 15314                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       103092                       # The number of ROB reads
system.cpu.rob.rob_writes                       97491                       # The number of ROB writes
system.cpu.timesIdled                             243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       17871                       # Number of Instructions Simulated
system.cpu.committedOps                         35026                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.153825                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.153825                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.194031                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.194031                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    56712                       # number of integer regfile reads
system.cpu.int_regfile_writes                   32755                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3800                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1486                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     18801                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    13736                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   18461                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           133.984758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7483                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.707207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   133.984758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.523378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.523378                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             61022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            61022                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         4350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4350                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         2911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2911                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         7261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7261                       # number of overall hits
system.cpu.dcache.overall_hits::total            7261                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           222                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          117                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          339                       # number of overall misses
system.cpu.dcache.overall_misses::total           339                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17027500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9613500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9613500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     26641000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26641000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26641000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26641000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         3028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         7600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7600                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048556                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038639                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044605                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044605                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044605                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76700.450450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76700.450450                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82166.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82166.666667                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78587.020649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78587.020649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78587.020649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78587.020649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8822000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8822000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18250500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18250500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029211                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029211                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029211                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83226.415094                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83226.415094                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81280.172414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81280.172414                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82209.459459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82209.459459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82209.459459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82209.459459                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.874501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3801                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.245119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.874501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.749510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.749510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             31901                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            31901                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         3340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3340                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         3340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3340                       # number of overall hits
system.cpu.icache.overall_hits::total            3340                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           590                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          590                       # number of overall misses
system.cpu.icache.overall_misses::total           590                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44846000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     44846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44846000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         3930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3930                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.150127                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.150127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.150127                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76010.169492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76010.169492                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76010.169492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76010.169492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76010.169492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76010.169492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37146500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37146500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37146500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.117557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.117557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.117557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.117557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.117557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.117557                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80403.679654                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80403.679654                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80403.679654                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80403.679654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80403.679654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80403.679654                       # average overall mshr miss latency
system.cpu.icache.replacements                    205                       # number of replacements
system.l2bus.snoop_filter.tot_requests            898                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 567                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             3                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               211                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                116                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               116                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            568                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1127                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          453                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1580                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    43840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                684                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001462                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.038236                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      683     99.85%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  684                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               455000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1152500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              555000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              387.879272                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    685                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  668                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.025449                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   252.362566                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   135.516706                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.123224                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.066170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.189394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.326172                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6156                       # Number of tag accesses
system.l2cache.tags.data_accesses                6156                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks            3                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           14                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  14                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              2                       # number of overall hits
system.l2cache.overall_hits::total                 14                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          116                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            116                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          449                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          553                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           449                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           220                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               669                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          449                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          220                       # number of overall misses
system.l2cache.overall_misses::total              669                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      9254500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9254500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     36329000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8642500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     44971500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     36329000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     17897000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     54226000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     36329000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     17897000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     54226000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          116                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          461                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          567                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          461                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          222                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             683                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          461                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          222                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            683                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.973970                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.981132                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.975309                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.973970                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.990991                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.979502                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.973970                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.990991                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.979502                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79780.172414                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 79780.172414                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80910.913140                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83100.961538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81322.784810                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 80910.913140                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        81350                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81055.306428                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 80910.913140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        81350                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81055.306428                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          116                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          116                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          449                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          553                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          449                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          220                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          669                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          449                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          220                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          669                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9022500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      9022500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35433000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8434500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     43867500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     35433000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     17457000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     52890000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     35433000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     17457000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     52890000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.973970                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.981132                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.975309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.973970                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.990991                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.979502                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.973970                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.990991                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.979502                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77780.172414                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77780.172414                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78915.367483                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81100.961538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79326.401447                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78915.367483                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        79350                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79058.295964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78915.367483                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        79350                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79058.295964                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            668                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 552                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                116                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               116                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            552                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1336                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        42752                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                668                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      668    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  668                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               334000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1670000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               3.6                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              387.922788                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    668                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  668                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   252.391750                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   135.531038                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.015405                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.008272                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.023677                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.040771                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                11356                       # Number of tag accesses
system.l3cache.tags.data_accesses               11356                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          116                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            116                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          448                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          552                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           448                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           220                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               668                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          448                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          220                       # number of overall misses
system.l3cache.overall_misses::total              668                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data      7978500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      7978500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     31401000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      7498500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     38899500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     31401000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     15477000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     46878000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     31401000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     15477000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     46878000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          116                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          116                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          448                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          552                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          448                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          220                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             668                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          448                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          220                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            668                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 68780.172414                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 68780.172414                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70091.517857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72100.961538                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70470.108696                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70091.517857                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data        70350                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70176.646707                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70091.517857                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data        70350                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70176.646707                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          116                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          116                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          448                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          552                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          448                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          220                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          668                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          448                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          220                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          668                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      7746500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      7746500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30505000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7290500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     37795500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     30505000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     15037000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     45542000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     30505000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     15037000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     45542000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66780.172414                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66780.172414                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68091.517857                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70100.961538                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68470.108696                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68091.517857                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data        68350                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68176.646707                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68091.517857                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data        68350                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68176.646707                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     46051500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                552                       # Transaction distribution
system.membus.trans_dist::ReadExReq               116                       # Transaction distribution
system.membus.trans_dist::ReadExResp              116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           552                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        42752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        42752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 668                       # Request fanout histogram
system.membus.reqLayer0.occupancy              334000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1812250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
