

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_1'
================================================================
* Date:           Tue Apr 23 18:56:41 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.095|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  262174|    5|  262174|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    3|  262172|        30|          1|          1| 0 ~ 262144 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     393|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     10|     950|     760|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      93|
|Register         |        0|      -|     627|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     10|    1577|    1374|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_ocq_U187  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fadd_32ns_ocq_U188  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_fmul_32ns_pcA_U189  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    |sample_fmul_32ns_pcA_U190  |sample_fmul_32ns_pcA  |        0|      3|  151|  144|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     10|  950|  760|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_464_p2                    |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten31_op_fu_329_p2     |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten65_op_fu_293_p2     |     +    |      0|  0|  21|          14|           1|
    |indvar_flatten_next6_fu_281_p2    |     +    |      0|  0|  26|           1|          19|
    |indvar_flatten_op_fu_380_p2       |     +    |      0|  0|  13|           4|           1|
    |jj_1_fu_534_p2                    |     +    |      0|  0|  10|           2|           1|
    |exitcond_flatten33_m_fu_318_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_4_fu_364_p2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_349_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_39_mid1_fu_427_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_39_mid2_fu_458_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_39_mid_fu_422_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten3_fu_343_p2       |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_flatten4_fu_312_p2       |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten6_fu_276_p2       |   icmp   |      0|  0|  18|          19|          19|
    |exitcond_flatten_fu_287_p2        |   icmp   |      0|  0|  13|          14|          13|
    |sel_tmp2_i_fu_550_p2              |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_i_fu_545_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_55_fu_416_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |not_exitcond_flatten_3_fu_359_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_103_fu_375_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_104_fu_475_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_31_fu_324_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_370_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_35_fu_470_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_563_p2                   |    or    |      0|  0|   2|           1|           1|
    |ii_mid2_fu_526_p3                 |  select  |      0|  0|   2|           1|           2|
    |ii_mid3_fu_432_p3                 |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next4_fu_335_p3    |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next5_fu_299_p3    |  select  |      0|  0|  14|           1|           1|
    |indvar_flatten_next_fu_386_p3     |  select  |      0|  0|   4|           1|           1|
    |jj_mid2_fu_480_p3                 |  select  |      0|  0|   2|           1|           1|
    |newIndex8_cast_mid2_fu_500_p3     |  select  |      0|  0|   5|           1|           5|
    |newIndex8_cast_mid3_fu_439_p3     |  select  |      0|  0|   5|           1|           1|
    |newIndex_cast_mid2_fu_518_p3      |  select  |      0|  0|   6|           1|           6|
    |newIndex_cast_mid4_fu_446_p3      |  select  |      0|  0|   6|           1|           1|
    |sel_tmp1_i2_fu_577_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_i_fu_555_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i2_fu_585_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_569_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |exitcond_flatten33_n_fu_354_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_4_fu_453_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_307_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 393|         116|         243|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter29  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4   |   9|          2|    1|          2|
    |ii_reg_220                |   9|          2|    2|          4|
    |indvar_flatten4_reg_176   |   9|          2|   19|         38|
    |indvar_flatten5_reg_187   |   9|          2|   14|         28|
    |indvar_flatten6_reg_198   |   9|          2|   10|         20|
    |indvar_flatten_reg_209    |   9|          2|    4|          8|
    |jj_reg_231                |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   54|        110|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |A8_load_reg_726                             |  32|   0|   32|          0|
    |A_load_reg_716                              |  32|   0|   32|          0|
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |exitcond_flatten33_m_reg_641                |   1|   0|    1|          0|
    |exitcond_flatten4_reg_636                   |   1|   0|    1|          0|
    |exitcond_flatten6_reg_608                   |   1|   0|    1|          0|
    |exitcond_flatten_mid_4_reg_661              |   1|   0|    1|          0|
    |exitcond_flatten_reg_617                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_617_pp0_iter1_reg      |   1|   0|    1|          0|
    |ii_reg_220                                  |   2|   0|    2|          0|
    |indvar_flatten4_reg_176                     |  19|   0|   19|          0|
    |indvar_flatten5_reg_187                     |  14|   0|   14|          0|
    |indvar_flatten6_reg_198                     |  10|   0|   10|          0|
    |indvar_flatten_reg_209                      |   4|   0|    4|          0|
    |jj_mid2_reg_679                             |   2|   0|    2|          0|
    |jj_reg_231                                  |   2|   0|    2|          0|
    |newIndex8_cast_mid2_reg_686                 |   1|   0|    5|          4|
    |newIndex_cast_mid2_reg_691                  |   1|   0|    6|          5|
    |not_exitcond_flatten_3_reg_656              |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_630                |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_630_pp0_iter2_reg  |   1|   0|    1|          0|
    |sel_tmp5_i2_reg_731                         |  18|   0|   32|         14|
    |sel_tmp5_i_reg_721                          |  22|   0|   32|         10|
    |sum_6_1_reg_761                             |  32|   0|   32|          0|
    |sum_6_reg_756                               |  32|   0|   32|          0|
    |sum_reg_741                                 |  32|   0|   32|          0|
    |tmp_103_reg_667                             |   1|   0|    1|          0|
    |tmp_28_reg_603                              |   7|   0|   19|         12|
    |tmp_31_reg_646                              |   1|   0|    1|          0|
    |tmp_31_reg_646_pp0_iter2_reg                |   1|   0|    1|          0|
    |tmp_40_reg_746                              |  32|   0|   32|          0|
    |tmp_53_1_reg_751                            |  32|   0|   32|          0|
    |exitcond_flatten6_reg_608                   |  64|  32|    1|          0|
    |jj_mid2_reg_679                             |  64|  32|    2|          0|
    |newIndex_cast_mid2_reg_691                  |  64|  32|    6|          5|
    |tmp_53_1_reg_751                            |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 627| 128|  457|         50|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_done      | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|C_address0   | out |    2|  ap_memory |          C          |     array    |
|C_ce0        | out |    1|  ap_memory |          C          |     array    |
|C_we0        | out |    1|  ap_memory |          C          |     array    |
|C_d0         | out |   32|  ap_memory |          C          |     array    |
|C1_address0  | out |    2|  ap_memory |          C1         |     array    |
|C1_ce0       | out |    1|  ap_memory |          C1         |     array    |
|C1_we0       | out |    1|  ap_memory |          C1         |     array    |
|C1_d0        | out |   32|  ap_memory |          C1         |     array    |
|C7_address0  | out |    2|  ap_memory |          C7         |     array    |
|C7_ce0       | out |    1|  ap_memory |          C7         |     array    |
|C7_we0       | out |    1|  ap_memory |          C7         |     array    |
|C7_d0        | out |   32|  ap_memory |          C7         |     array    |
|A_address0   | out |    4|  ap_memory |          A          |     array    |
|A_ce0        | out |    1|  ap_memory |          A          |     array    |
|A_q0         |  in |   32|  ap_memory |          A          |     array    |
|A8_address0  | out |    4|  ap_memory |          A8         |     array    |
|A8_ce0       | out |    1|  ap_memory |          A8         |     array    |
|A8_q0        |  in |   32|  ap_memory |          A8         |     array    |
|d_address0   | out |    5|  ap_memory |          d          |     array    |
|d_ce0        | out |    1|  ap_memory |          d          |     array    |
|d_q0         |  in |   32|  ap_memory |          d          |     array    |
|outrows      |  in |    8|   ap_none  |       outrows       |    scalar    |
+-------------+-----+-----+------------+---------------------+--------------+

