Classic Timing Analyzer report for key_led
Tue Oct 26 09:40:53 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.428 ns                                       ; key[3]          ; key_temp[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.464 ns                                       ; dataout[1]~reg0 ; dataout[1]  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.233 ns                                      ; key[0]          ; key_temp[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0]     ; en[3]~reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; dataout[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; en[0]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; en[1]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; en[2]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[0] ; en[3]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; dataout[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; en[0]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; en[1]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; en[2]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[2] ; en[3]~reg0      ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; dataout[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; en[0]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; en[1]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; en[2]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[1] ; en[3]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; dataout[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; dataout[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; dataout[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; dataout[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; en[0]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; en[1]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; en[2]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; key_temp[3] ; en[3]~reg0      ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
+-------+------------------------------------------------+-------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 1.428 ns   ; key[3] ; key_temp[3] ; clk      ;
; N/A   ; None         ; 1.172 ns   ; key[2] ; key_temp[2] ; clk      ;
; N/A   ; None         ; 0.505 ns   ; key[1] ; key_temp[1] ; clk      ;
; N/A   ; None         ; 0.499 ns   ; key[0] ; key_temp[0] ; clk      ;
+-------+--------------+------------+--------+-------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 8.464 ns   ; dataout[1]~reg0 ; dataout[1] ; clk        ;
; N/A   ; None         ; 8.086 ns   ; en[2]~reg0      ; en[2]      ; clk        ;
; N/A   ; None         ; 8.084 ns   ; en[3]~reg0      ; en[3]      ; clk        ;
; N/A   ; None         ; 7.719 ns   ; en[0]~reg0      ; en[0]      ; clk        ;
; N/A   ; None         ; 7.711 ns   ; en[1]~reg0      ; en[1]      ; clk        ;
; N/A   ; None         ; 7.384 ns   ; dataout[4]~reg0 ; dataout[4] ; clk        ;
; N/A   ; None         ; 7.383 ns   ; dataout[5]~reg0 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.377 ns   ; dataout[6]~reg0 ; dataout[6] ; clk        ;
+-------+--------------+------------+-----------------+------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; -0.233 ns ; key[0] ; key_temp[0] ; clk      ;
; N/A           ; None        ; -0.239 ns ; key[1] ; key_temp[1] ; clk      ;
; N/A           ; None        ; -0.906 ns ; key[2] ; key_temp[2] ; clk      ;
; N/A           ; None        ; -1.162 ns ; key[3] ; key_temp[3] ; clk      ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 26 09:40:52 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_led -c key_led --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "key_temp[0]" and destination register "dataout[1]~reg0"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 7; REG Node = 'key_temp[0]'
            Info: 2: + IC(0.488 ns) + CELL(0.650 ns) = 1.138 ns; Loc. = LCCOMB_X14_Y1_N28; Fanout = 8; COMB Node = 'dataout[1]~0'
            Info: 3: + IC(0.321 ns) + CELL(0.855 ns) = 2.314 ns; Loc. = LCFF_X14_Y1_N25; Fanout = 1; REG Node = 'dataout[1]~reg0'
            Info: Total cell delay = 1.505 ns ( 65.04 % )
            Info: Total interconnect delay = 0.809 ns ( 34.96 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.884 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X14_Y1_N25; Fanout = 1; REG Node = 'dataout[1]~reg0'
                Info: Total cell delay = 1.806 ns ( 62.62 % )
                Info: Total interconnect delay = 1.078 ns ( 37.38 % )
            Info: - Longest clock path from clock "clk" to source register is 2.884 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 7; REG Node = 'key_temp[0]'
                Info: Total cell delay = 1.806 ns ( 62.62 % )
                Info: Total interconnect delay = 1.078 ns ( 37.38 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "key_temp[3]" (data pin = "key[3]", clock pin = "clk") is 1.428 ns
    Info: + Longest pin to register delay is 4.352 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 1; PIN Node = 'key[3]'
        Info: 2: + IC(2.742 ns) + CELL(0.460 ns) = 4.352 ns; Loc. = LCFF_X14_Y1_N29; Fanout = 1; REG Node = 'key_temp[3]'
        Info: Total cell delay = 1.610 ns ( 36.99 % )
        Info: Total interconnect delay = 2.742 ns ( 63.01 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.884 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X14_Y1_N29; Fanout = 1; REG Node = 'key_temp[3]'
        Info: Total cell delay = 1.806 ns ( 62.62 % )
        Info: Total interconnect delay = 1.078 ns ( 37.38 % )
Info: tco from clock "clk" to destination pin "dataout[1]" through register "dataout[1]~reg0" is 8.464 ns
    Info: + Longest clock path from clock "clk" to source register is 2.884 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X14_Y1_N25; Fanout = 1; REG Node = 'dataout[1]~reg0'
        Info: Total cell delay = 1.806 ns ( 62.62 % )
        Info: Total interconnect delay = 1.078 ns ( 37.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N25; Fanout = 1; REG Node = 'dataout[1]~reg0'
        Info: 2: + IC(1.980 ns) + CELL(3.296 ns) = 5.276 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'dataout[1]'
        Info: Total cell delay = 3.296 ns ( 62.47 % )
        Info: Total interconnect delay = 1.980 ns ( 37.53 % )
Info: th for register "key_temp[0]" (data pin = "key[0]", clock pin = "clk") is -0.233 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.884 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 2.884 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 7; REG Node = 'key_temp[0]'
        Info: Total cell delay = 1.806 ns ( 62.62 % )
        Info: Total interconnect delay = 1.078 ns ( 37.38 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.423 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'key[0]'
        Info: 2: + IC(1.979 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X14_Y1_N10; Fanout = 1; COMB Node = 'key_temp[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.423 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 7; REG Node = 'key_temp[0]'
        Info: Total cell delay = 1.444 ns ( 42.19 % )
        Info: Total interconnect delay = 1.979 ns ( 57.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Tue Oct 26 09:40:53 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


