Loading plugins phase: Elapsed time ==> 0s.735ms
Initializing data phase: Elapsed time ==> 3s.902ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -d CY8C5868LTI-LP039 -s C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.551ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.142ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LineCook Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -dcpsoc3 LineCook Control.v -verilog
======================================================================

======================================================================
Compiling:  LineCook Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -dcpsoc3 LineCook Control.v -verilog
======================================================================

======================================================================
Compiling:  LineCook Control.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -dcpsoc3 -verilog LineCook Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Sep 26 23:18:23 2014


======================================================================
Compiling:  LineCook Control.v
Program  :   vpp
Options  :    -yv2 -q10 LineCook Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Sep 26 23:18:23 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LineCook Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LineCook Control.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -dcpsoc3 -verilog LineCook Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Sep 26 23:18:24 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\codegentemp\LineCook Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\codegentemp\LineCook Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  LineCook Control.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -dcpsoc3 -verilog LineCook Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Sep 26 23:18:25 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\codegentemp\LineCook Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\codegentemp\LineCook Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ShiftReg_1:Net_1\
	\ShiftReg_1:Net_2\
	\ShiftReg_1:bSR:ctrl_f0_full\
	\ShiftReg_2:Net_1\
	\ShiftReg_2:Net_2\
	\ShiftReg_2:bSR:ctrl_f0_full\
	\ShiftReg_3:Net_1\
	\ShiftReg_3:Net_2\
	\ShiftReg_3:bSR:ctrl_f0_full\
	Net_93
	\I2C:udb_clk\
	Net_150
	\I2C:Net_973\
	Net_151
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_156
	\I2C:Net_975\
	Net_154
	Net_155
	\USBUART:dma_nrq_0\
	\USBUART:Net_1800\
	\USBUART:dma_nrq_3\
	\USBUART:Net_1803\
	\USBUART:Net_1801\
	\USBUART:dma_nrq_1\
	\USBUART:dma_nrq_4\
	\USBUART:Net_1804\
	\USBUART:dma_nrq_5\
	\USBUART:Net_1805\
	\USBUART:dma_nrq_6\
	\USBUART:Net_1806\
	\USBUART:dma_nrq_7\
	\USBUART:Net_1807\
	\USBUART:dma_nrq_2\
	\USBUART:Net_1802\


Deleted 36 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ShiftReg_1:bSR:status_2\ to zero
Aliasing \ShiftReg_1:bSR:final_load\ to zero
Aliasing \ShiftReg_1:bSR:status_1\ to zero
Aliasing \ShiftReg_1:bSR:reset\ to zero
Aliasing \ShiftReg_1:bSR:store\ to zero
Aliasing \ShiftReg_2:bSR:status_2\ to zero
Aliasing \ShiftReg_2:bSR:final_load\ to zero
Aliasing \ShiftReg_2:bSR:status_1\ to zero
Aliasing \ShiftReg_2:bSR:reset\ to zero
Aliasing \ShiftReg_2:bSR:store\ to zero
Aliasing \ShiftReg_3:bSR:status_2\ to zero
Aliasing \ShiftReg_3:bSR:final_load\ to zero
Aliasing \ShiftReg_3:bSR:status_1\ to zero
Aliasing \ShiftReg_3:bSR:reset\ to zero
Aliasing \ShiftReg_3:bSR:store\ to zero
Aliasing tmpOE__VFD_Data_net_0 to one
Aliasing tmpOE__VFD_Strobe_net_0 to one
Aliasing tmpOE__VFD_CLOCK_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing tmpOE__Enable_Pullup_R22_net_0 to one
Aliasing tmpOE__Enable_Pullup_R23_net_0 to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \ShiftReg_1:bSR:load_reg\\D\ to zero
Aliasing \ShiftReg_2:bSR:load_reg\\D\ to zero
Aliasing \ShiftReg_3:bSR:load_reg\\D\ to zero
Removing Lhs of wire \ShiftReg_1:Net_350\[4] = Net_62[5]
Removing Rhs of wire \ShiftReg_1:bSR:ctrl_clk_enable\[8] = \ShiftReg_1:bSR:control_0\[9]
Removing Lhs of wire \ShiftReg_1:bSR:status_2\[23] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:status_0\[24] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:final_load\[25] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:status_1\[26] = zero[2]
Removing Rhs of wire \ShiftReg_1:bSR:status_3\[27] = \ShiftReg_1:bSR:f0_blk_stat_final\[28]
Removing Rhs of wire \ShiftReg_1:bSR:status_3\[27] = \ShiftReg_1:bSR:f0_blk_stat_16_1\[38]
Removing Rhs of wire \ShiftReg_1:bSR:status_4\[29] = \ShiftReg_1:bSR:f0_bus_stat_final\[30]
Removing Rhs of wire \ShiftReg_1:bSR:status_4\[29] = \ShiftReg_1:bSR:f0_bus_stat_16_1\[39]
Removing Rhs of wire \ShiftReg_1:bSR:status_5\[31] = \ShiftReg_1:bSR:f1_blk_stat_final\[32]
Removing Rhs of wire \ShiftReg_1:bSR:status_5\[31] = \ShiftReg_1:bSR:f1_blk_stat_16_1\[40]
Removing Rhs of wire \ShiftReg_1:bSR:status_6\[33] = \ShiftReg_1:bSR:f1_bus_stat_final\[34]
Removing Rhs of wire \ShiftReg_1:bSR:status_6\[33] = \ShiftReg_1:bSR:f1_bus_stat_16_1\[41]
Removing Lhs of wire \ShiftReg_1:bSR:reset\[43] = zero[2]
Removing Lhs of wire \ShiftReg_1:bSR:store\[44] = zero[2]
Removing Rhs of wire Net_60[121] = \ShiftReg_1:bSR:so_16_0\[56]
Removing Lhs of wire \ShiftReg_2:Net_350\[122] = Net_60[121]
Removing Rhs of wire \ShiftReg_2:bSR:ctrl_clk_enable\[125] = \ShiftReg_2:bSR:control_0\[126]
Removing Lhs of wire \ShiftReg_2:bSR:status_2\[138] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:status_0\[139] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:final_load\[140] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:status_1\[141] = zero[2]
Removing Rhs of wire \ShiftReg_2:bSR:status_3\[142] = \ShiftReg_2:bSR:f0_blk_stat_final\[143]
Removing Rhs of wire \ShiftReg_2:bSR:status_3\[142] = \ShiftReg_2:bSR:f0_blk_stat_16_1\[153]
Removing Rhs of wire \ShiftReg_2:bSR:status_4\[144] = \ShiftReg_2:bSR:f0_bus_stat_final\[145]
Removing Rhs of wire \ShiftReg_2:bSR:status_4\[144] = \ShiftReg_2:bSR:f0_bus_stat_16_1\[154]
Removing Rhs of wire \ShiftReg_2:bSR:status_5\[146] = \ShiftReg_2:bSR:f1_blk_stat_final\[147]
Removing Rhs of wire \ShiftReg_2:bSR:status_5\[146] = \ShiftReg_2:bSR:f1_blk_stat_16_1\[155]
Removing Rhs of wire \ShiftReg_2:bSR:status_6\[148] = \ShiftReg_2:bSR:f1_bus_stat_final\[149]
Removing Rhs of wire \ShiftReg_2:bSR:status_6\[148] = \ShiftReg_2:bSR:f1_bus_stat_16_1\[156]
Removing Lhs of wire \ShiftReg_2:bSR:reset\[158] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:store\[159] = zero[2]
Removing Rhs of wire Net_35[236] = \ShiftReg_2:bSR:so_16_0\[171]
Removing Lhs of wire \ShiftReg_3:Net_350\[237] = Net_35[236]
Removing Rhs of wire \ShiftReg_3:bSR:ctrl_clk_enable\[240] = \ShiftReg_3:bSR:control_0\[241]
Removing Lhs of wire \ShiftReg_3:bSR:status_2\[253] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:status_0\[254] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:final_load\[255] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:status_1\[256] = zero[2]
Removing Rhs of wire \ShiftReg_3:bSR:status_3\[257] = \ShiftReg_3:bSR:f0_blk_stat_final\[258]
Removing Rhs of wire \ShiftReg_3:bSR:status_3\[257] = \ShiftReg_3:bSR:f0_blk_stat_16_1\[268]
Removing Rhs of wire \ShiftReg_3:bSR:status_4\[259] = \ShiftReg_3:bSR:f0_bus_stat_final\[260]
Removing Rhs of wire \ShiftReg_3:bSR:status_4\[259] = \ShiftReg_3:bSR:f0_bus_stat_16_1\[269]
Removing Rhs of wire \ShiftReg_3:bSR:status_5\[261] = \ShiftReg_3:bSR:f1_blk_stat_final\[262]
Removing Rhs of wire \ShiftReg_3:bSR:status_5\[261] = \ShiftReg_3:bSR:f1_blk_stat_16_1\[270]
Removing Rhs of wire \ShiftReg_3:bSR:status_6\[263] = \ShiftReg_3:bSR:f1_bus_stat_final\[264]
Removing Rhs of wire \ShiftReg_3:bSR:status_6\[263] = \ShiftReg_3:bSR:f1_bus_stat_16_1\[271]
Removing Lhs of wire \ShiftReg_3:bSR:reset\[273] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:store\[274] = zero[2]
Removing Lhs of wire tmpOE__VFD_Data_net_0[353] = one[14]
Removing Lhs of wire tmpOE__VFD_Strobe_net_0[358] = one[14]
Removing Lhs of wire tmpOE__VFD_CLOCK_net_0[364] = one[14]
Removing Lhs of wire tmpOE__SDA_1_net_0[369] = one[14]
Removing Lhs of wire tmpOE__SCL_1_net_0[375] = one[14]
Removing Rhs of wire \I2C:sda_x_wire\[380] = \I2C:Net_643_1\[381]
Removing Rhs of wire \I2C:Net_697\[383] = \I2C:Net_643_2\[389]
Removing Rhs of wire \I2C:Net_1109_0\[386] = \I2C:scl_yfb\[399]
Removing Rhs of wire \I2C:Net_1109_1\[387] = \I2C:sda_yfb\[400]
Removing Lhs of wire \I2C:scl_x_wire\[390] = \I2C:Net_643_0\[388]
Removing Lhs of wire \I2C:Net_969\[391] = one[14]
Removing Lhs of wire \I2C:Net_968\[392] = one[14]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[402] = one[14]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[404] = one[14]
Removing Lhs of wire tmpOE__Enable_Pullup_R22_net_0[411] = one[14]
Removing Lhs of wire tmpOE__Enable_Pullup_R23_net_0[417] = one[14]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[453] = one[14]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[460] = one[14]
Removing Lhs of wire \ShiftReg_1:bSR:load_reg\\D\[485] = zero[2]
Removing Lhs of wire \ShiftReg_2:bSR:load_reg\\D\[486] = zero[2]
Removing Lhs of wire \ShiftReg_3:bSR:load_reg\\D\[487] = zero[2]

------------------------------------------------------
Aliased 0 equations, 71 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj" -dcpsoc3 "LineCook Control.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.677ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Friday, 26 September 2014 23:18:26
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\Design05\LineCook Control.cydsn\LineCook Control.cyprj -d CY8C5868LTI-LP039 LineCook Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \ShiftReg_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_3:bSR:load_reg\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\ShiftReg_1:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\ShiftReg_2:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\ShiftReg_3:bSR:load_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: VFD_CLOCK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: VFD_CLOCK(0):iocell.fb
    UDB Clk/Enable \ShiftReg_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: VFD_CLOCK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: VFD_CLOCK(0):iocell.fb
    UDB Clk/Enable \ShiftReg_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: VFD_CLOCK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: VFD_CLOCK(0):iocell.fb
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Enable_Pullup_R22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Pullup_R22(0)__PA ,
            pad => Enable_Pullup_R22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_Pullup_R23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Pullup_R23(0)__PA ,
            pad => Enable_Pullup_R23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VFD_CLOCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VFD_CLOCK(0)__PA ,
            fb => Net_45 ,
            pad => VFD_CLOCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VFD_Data(0)
        Attributes:
            Alias: Data_In
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VFD_Data(0)__PA ,
            fb => Net_62 ,
            pad => VFD_Data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VFD_Strobe(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VFD_Strobe(0)__PA ,
            fb => Net_104 ,
            pad => VFD_Strobe(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_101, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104
        );
        Output = Net_101 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_62 ,
            so_comb => Net_60 ,
            chain_out => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Next in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_62 ,
            f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\ ,
            chain_in => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Previous in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_60 ,
            so_comb => Net_35 ,
            chain_out => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Next in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_60 ,
            f0_bus_stat_comb => \ShiftReg_2:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_2:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_2:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_2:bSR:status_5\ ,
            chain_in => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Previous in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u0\

    datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_35 ,
            chain_out => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Next in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_35 ,
            f0_bus_stat_comb => \ShiftReg_3:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_3:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_3:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_3:bSR:status_5\ ,
            chain_in => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
            clk_en => Net_45 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
        Previous in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_1:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_1:bSR:status_6\ ,
            status_5 => \ShiftReg_1:bSR:status_5\ ,
            status_4 => \ShiftReg_1:bSR:status_4\ ,
            status_3 => \ShiftReg_1:bSR:status_3\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    statusicell: Name =\ShiftReg_2:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_2:bSR:status_6\ ,
            status_5 => \ShiftReg_2:bSR:status_5\ ,
            status_4 => \ShiftReg_2:bSR:status_4\ ,
            status_3 => \ShiftReg_2:bSR:status_3\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    statusicell: Name =\ShiftReg_3:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_3:bSR:status_6\ ,
            status_5 => \ShiftReg_3:bSR:status_5\ ,
            status_4 => \ShiftReg_3:bSR:status_4\ ,
            status_3 => \ShiftReg_3:bSR:status_3\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_1:bSR:control_7\ ,
            control_6 => \ShiftReg_1:bSR:control_6\ ,
            control_5 => \ShiftReg_1:bSR:control_5\ ,
            control_4 => \ShiftReg_1:bSR:control_4\ ,
            control_3 => \ShiftReg_1:bSR:control_3\ ,
            control_2 => \ShiftReg_1:bSR:control_2\ ,
            control_1 => \ShiftReg_1:bSR:control_1\ ,
            control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    controlcell: Name =\ShiftReg_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_2:bSR:control_7\ ,
            control_6 => \ShiftReg_2:bSR:control_6\ ,
            control_5 => \ShiftReg_2:bSR:control_5\ ,
            control_4 => \ShiftReg_2:bSR:control_4\ ,
            control_3 => \ShiftReg_2:bSR:control_3\ ,
            control_2 => \ShiftReg_2:bSR:control_2\ ,
            control_1 => \ShiftReg_2:bSR:control_1\ ,
            control_0 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)

    controlcell: Name =\ShiftReg_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_3:bSR:control_7\ ,
            control_6 => \ShiftReg_3:bSR:control_6\ ,
            control_5 => \ShiftReg_3:bSR:control_5\ ,
            control_4 => \ShiftReg_3:bSR:control_4\ ,
            control_3 => \ShiftReg_3:bSR:control_3\ ,
            control_2 => \ShiftReg_3:bSR:control_2\ ,
            control_1 => \ShiftReg_3:bSR:control_1\ ,
            control_0 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_45 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_45)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_101 ,
            termin => zero ,
            termout => Net_103 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_162 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    8 :    8 :   0.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   12 :   36 :   48 :  25.00%
UDB Macrocells                :    1 :  191 :  192 :   0.52%
UDB Unique Pterms             :    1 :  383 :  384 :   0.26%
UDB Total Pterms              :    1 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    3 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    3 
DMA Channels                  :    1 :   23 :   24 :   4.17%
Interrupts                    :    9 :   23 :   32 :  28.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.305ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.607ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(12)][IoId=(2)] : Enable_Pullup_R22(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Enable_Pullup_R23(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : VFD_CLOCK(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : VFD_Data(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : VFD_Strobe(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.475ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            1.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 288, final cost is 288 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       0.17 :       0.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_35 ,
        chain_out => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Next in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_3:bSR:control_7\ ,
        control_6 => \ShiftReg_3:bSR:control_6\ ,
        control_5 => \ShiftReg_3:bSR:control_5\ ,
        control_4 => \ShiftReg_3:bSR:control_4\ ,
        control_3 => \ShiftReg_3:bSR:control_3\ ,
        control_2 => \ShiftReg_3:bSR:control_2\ ,
        control_1 => \ShiftReg_3:bSR:control_1\ ,
        control_0 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(0,1)] contents:
datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_60 ,
        f0_bus_stat_comb => \ShiftReg_2:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_2:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_2:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_2:bSR:status_5\ ,
        chain_in => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Previous in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ShiftReg_2:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_2:bSR:status_6\ ,
        status_5 => \ShiftReg_2:bSR:status_5\ ,
        status_4 => \ShiftReg_2:bSR:status_4\ ,
        status_3 => \ShiftReg_2:bSR:status_3\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\ShiftReg_3:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_35 ,
        f0_bus_stat_comb => \ShiftReg_3:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_3:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_3:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_3:bSR:status_5\ ,
        chain_in => \ShiftReg_3:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Previous in chain : \ShiftReg_3:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ShiftReg_3:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_3:bSR:status_6\ ,
        status_5 => \ShiftReg_3:bSR:status_5\ ,
        status_4 => \ShiftReg_3:bSR:status_4\ ,
        status_3 => \ShiftReg_3:bSR:status_3\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(1,1)] contents:
datapathcell: Name =\ShiftReg_2:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_60 ,
        so_comb => Net_35 ,
        chain_out => \ShiftReg_2:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Next in chain : \ShiftReg_2:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_2:bSR:control_7\ ,
        control_6 => \ShiftReg_2:bSR:control_6\ ,
        control_5 => \ShiftReg_2:bSR:control_5\ ,
        control_4 => \ShiftReg_2:bSR:control_4\ ,
        control_3 => \ShiftReg_2:bSR:control_3\ ,
        control_2 => \ShiftReg_2:bSR:control_2\ ,
        control_1 => \ShiftReg_2:bSR:control_1\ ,
        control_0 => \ShiftReg_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_62 ,
        so_comb => Net_60 ,
        chain_out => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Next in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_1:bSR:control_7\ ,
        control_6 => \ShiftReg_1:bSR:control_6\ ,
        control_5 => \ShiftReg_1:bSR:control_5\ ,
        control_4 => \ShiftReg_1:bSR:control_4\ ,
        control_3 => \ShiftReg_1:bSR:control_3\ ,
        control_2 => \ShiftReg_1:bSR:control_2\ ,
        control_1 => \ShiftReg_1:bSR:control_1\ ,
        control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_101, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_104
        );
        Output = Net_101 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_1:bSR:sC16:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_62 ,
        f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\ ,
        chain_in => \ShiftReg_1:bSR:sC16:BShiftRegDp:carry\ ,
        clk_en => Net_45 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)
    Previous in chain : \ShiftReg_1:bSR:sC16:BShiftRegDp:u0\

statusicell: Name =\ShiftReg_1:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_1:bSR:status_6\ ,
        status_5 => \ShiftReg_1:bSR:status_5\ ,
        status_4 => \ShiftReg_1:bSR:status_4\ ,
        status_3 => \ShiftReg_1:bSR:status_3\ ,
        clk_en => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_45)

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_162 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_101 ,
            termin => zero ,
            termout => Net_103 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = VFD_Data(0)
    Attributes:
        Alias: Data_In
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VFD_Data(0)__PA ,
        fb => Net_62 ,
        pad => VFD_Data(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VFD_Strobe(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VFD_Strobe(0)__PA ,
        fb => Net_104 ,
        pad => VFD_Strobe(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Enable_Pullup_R22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Pullup_R22(0)__PA ,
        pad => Enable_Pullup_R22(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Enable_Pullup_R23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Pullup_R23(0)__PA ,
        pad => Enable_Pullup_R23(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VFD_CLOCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VFD_CLOCK(0)__PA ,
        fb => Net_45 ,
        pad => VFD_CLOCK(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_162 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |          VFD_Data(0) | FB(Net_62)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        VFD_Strobe(0) | FB(Net_104)
-----+-----+-------+-----------+------------------+----------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |             SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |             SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |      NONE |         CMOS_OUT | Enable_Pullup_R22(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | Enable_Pullup_R23(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |         VFD_CLOCK(0) | FB(Net_45)
-----+-----+-------+-----------+------------------+----------------------+-------------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |      \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |      \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
---------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.445ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.890ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LineCook Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.506ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.651ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.755ms
API generation phase: Elapsed time ==> 2s.832ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.005ms
