{
  "name": "core_arch::x86::avx512fp16::_mm512_maskz_cvtx_roundph_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_setzero_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type `__m512` with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_setzero_ps&expand=5021)\n",
      "adt": {
        "core_arch::x86::__m512": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm512_mask_cvtx_roundph_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed single-precision (32-bit)\n floating-point elements, and store the results in dst using writemask k (elements are copied from src to\n dst when the corresponding mask bit is not set).\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtx_roundph_ps)\n",
      "adt": {
        "core_arch::x86::__m512": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::x86::__m256h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm512_maskz_cvtx_roundph_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:15926:1: 15929:2",
  "src": "pub fn _mm512_maskz_cvtx_roundph_ps<const SAE: i32>(k: __mmask16, a: __m256h) -> __m512 {\n    static_assert_sae!(SAE);\n    _mm512_mask_cvtx_roundph_ps::<SAE>(_mm512_setzero_ps(), k, a)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm512_maskz_cvtx_roundph_ps(_1: u16, _2: core_arch::x86::__m256h) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let mut _3: core_arch::x86::__m512;\n    debug k => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx512f::_mm512_setzero_ps() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512fp16::_mm512_mask_cvtx_roundph_ps::<SAE>(move _3, _1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed single-precision (32-bit)\n floating-point elements, and store the results in dst using zeromask k (elements are zeroed out when the\n corresponding mask bit is not set).\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtx_roundph_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}