module sll #(parameter n = 3)
				(input  logic [n-1:0] a, b,
				 output logic [n-1:0] r_sll);

logic [n-1:0] r;

always_comb begin
	r = a << b;
end

assign r_sll = r;
	
endmodule 