Analysis & Synthesis report for HDMI_Display
Mon Feb 27 16:29:13 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state
 11. State Machine - |ov5640_hdmi|uart_rx:u_uart|state
 12. State Machine - |ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 20. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_677:rdptr_g1p
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_8271:fifo_ram
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_brp
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_bwp
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_677:rdptr_g1p
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|altsyncram_8271:fifo_ram
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_brp
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_bwp
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8
 41. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component
 42. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated
 43. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p
 44. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 45. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram
 46. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp
 47. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp
 48. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 49. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5
 50. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp
 51. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp
 52. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 53. Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8
 54. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 55. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 56. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 57. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 58. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 59. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 60. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 61. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 62. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 63. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 64. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 65. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 66. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 67. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 68. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 69. Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 70. Source assignments for sld_signaltap:auto_signaltap_0
 71. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_hdmi
 72. Parameter Settings for User Entity Instance: sdram_PLL:u_pll|altpll:altpll_component
 73. Parameter Settings for User Entity Instance: MyPLL:pll_hdmi_inst|altpll:altpll_component
 74. Parameter Settings for User Entity Instance: pll_sd:pll_sd_inst|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: debounce:u_debounce
 76. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr
 77. Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data
 78. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 81. Parameter Settings for User Entity Instance: uart_rx:u_uart
 82. Parameter Settings for User Entity Instance: SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init
 83. Parameter Settings for User Entity Instance: SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write
 84. Parameter Settings for User Entity Instance: SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component
 85. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver
 86. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b
 87. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g
 88. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r
 89. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 90. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 91. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 92. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 93. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 94. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 95. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 96. Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 97. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 98. altpll Parameter Settings by Entity Instance
 99. dcfifo Parameter Settings by Entity Instance
100. Port Connectivity Checks: "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk"
101. Port Connectivity Checks: "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r"
102. Port Connectivity Checks: "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g"
103. Port Connectivity Checks: "hdmi_top:u_hdmi_top"
104. Port Connectivity Checks: "SD_top:u_SD_top|fifo_sd:fifo_sd_inst"
105. Port Connectivity Checks: "SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top"
106. Port Connectivity Checks: "sdram_top:u_sdram_top"
107. Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data"
108. Port Connectivity Checks: "i2c_dri:u_i2c_dr"
109. Port Connectivity Checks: "i2c_ov5640_rgb565_cfg:u_i2c_cfg"
110. Port Connectivity Checks: "pll_sd:pll_sd_inst"
111. Port Connectivity Checks: "MyPLL:pll_hdmi_inst"
112. Signal Tap Logic Analyzer Settings
113. Post-Synthesis Netlist Statistics for Top Partition
114. Elapsed Time Per Partition
115. Connections to In-System Debugging Instance "auto_signaltap_0"
116. Analysis & Synthesis Messages
117. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 27 16:29:13 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; HDMI_Display                                ;
; Top-level Entity Name              ; ov5640_hdmi                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,414                                       ;
;     Total combinational functions  ; 2,577                                       ;
;     Dedicated logic registers      ; 1,925                                       ;
; Total registers                    ; 1941                                        ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 88,064                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ov5640_hdmi        ; HDMI_Display       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; src/SDcard/SD_top.v                                                ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v                                                ;             ;
; src/debounce.v                                                     ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/debounce.v                                                     ;             ;
; myip_core/PLL_ip/MyPLL.v                                           ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v                                           ;             ;
; myip_core/ddio_ip/Myddio.v                                         ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v                                         ;             ;
; src/HDMI_encoder.v                                                 ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_encoder.v                                                 ;             ;
; src/serializer_10_to_1.v                                           ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/serializer_10_to_1.v                                           ;             ;
; src/HDMI_transmitter_top.v                                         ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v                                         ;             ;
; src/hdmi_top.v                                                     ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v                                                     ;             ;
; src/HDMI_driver.v                                                  ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_driver.v                                                  ;             ;
; src/OV5640/cmos_capture_data.v                                     ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/cmos_capture_data.v                                     ;             ;
; src/OV5640/i2c_dri.v                                               ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v                                               ;             ;
; src/OV5640/i2c_ov5640_rgb565_cfg.v                                 ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_ov5640_rgb565_cfg.v                                 ;             ;
; myip_core/PLL_sdram/sdram_PLL.v                                    ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v                                    ;             ;
; myip_core/rdfifo/rdfifo.v                                          ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v                                          ;             ;
; myip_core/wrfifo/wrfifo.v                                          ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v                                          ;             ;
; src/SDRAM/sdram_cmd.v                                              ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_cmd.v                                              ;             ;
; src/SDRAM/sdram_controller.v                                       ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v                                       ;             ;
; src/SDRAM/sdram_ctrl.v                                             ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_ctrl.v                                             ;             ;
; src/SDRAM/sdram_data.v                                             ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_data.v                                             ;             ;
; src/SDRAM/sdram_fifo_ctrl.v                                        ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v                                        ;             ;
; src/SDRAM/sdram_para.v                                             ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_para.v                                             ;             ;
; src/SDRAM/sdram_top.v                                              ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v                                              ;             ;
; src/ov5640_hdmi.v                                                  ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v                                                  ;             ;
; src/display_ctrl.v                                                 ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/display_ctrl.v                                                 ;             ;
; src/uart/uart_rx.v                                                 ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v                                                 ;             ;
; src/data_ctrl.v                                                    ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/data_ctrl.v                                                    ;             ;
; src/SDcard/sd_init.v                                               ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v                                               ;             ;
; src/SDcard/sd_read.v                                               ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_read.v                                               ;             ;
; src/SDcard/sd_write.v                                              ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_write.v                                              ;             ;
; src/SDcard/sd_ctrl_top.v                                           ; yes             ; User Verilog HDL File                        ; D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v                                           ;             ;
; myip_core/PLL_SD/pll_sd.v                                          ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v                                          ;             ;
; myip_core/fiif_sd/fifo_sd.v                                        ; yes             ; User Wizard-Generated File                   ; D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/aglobal171.inc                      ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/stratix_pll.inc                     ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                   ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;             ;
; db/sdram_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v                                              ;             ;
; db/mypll_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v                                                  ;             ;
; db/pll_sd_altpll.v                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v                                                 ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_counter.inc                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altdpram.inc                        ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/a_graycounter.inc                   ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/a_fefifo.inc                        ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                      ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dffpipe.inc                         ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_compare.inc                     ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                 ;             ;
; db/dcfifo_klj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf                                                 ;             ;
; db/a_gray2bin_7ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/a_gray2bin_7ib.tdf                                              ;             ;
; db/a_graycounter_677.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_677.tdf                                           ;             ;
; db/a_graycounter_2lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_2lc.tdf                                           ;             ;
; db/altsyncram_8271.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/altsyncram_8271.tdf                                             ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_qe9.tdf                                                 ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_re9.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_o76.tdf                                                    ;             ;
; db/dcfifo_7mj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_se9.tdf                                                 ;             ;
; db/alt_synch_pipe_cpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_cpl.tdf                                          ;             ;
; db/dffpipe_te9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_te9.tdf                                                 ;             ;
; db/dcfifo_5fk1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf                                                 ;             ;
; db/alt_synch_pipe_hpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_hpl.tdf                                          ;             ;
; db/dffpipe_3f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_3f9.tdf                                                 ;             ;
; db/alt_synch_pipe_ipl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_ipl.tdf                                          ;             ;
; db/dffpipe_4f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_4f9.tdf                                                 ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altddio_out.tdf                     ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/stratix_ddio.inc                    ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/cyclone_ddio.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_mux.inc                         ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/stratix_lcell.inc                   ;             ;
; db/ddio_out_p9j.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/ddio_out_p9j.tdf                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_constant.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dffeea.inc                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_transition_detector.vhd         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_gap_detector.vhd                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altsyncram.tdf                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_decode.inc                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altrom.inc                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altram.inc                          ;             ;
; db/altsyncram_6b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/altsyncram_6b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altdpram.tdf                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/others/maxplus2/memmodes.inc                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/a_hdffe.inc                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altsyncram.inc                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/muxlut.inc                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/bypassff.inc                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altshift.inc                        ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/declut.inc                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/cmpconst.inc                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_hub.vhd                         ; altera_sld  ;
; db/ip/sldad65b171/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,414 ;
;                                             ;       ;
; Total combinational functions               ; 2577  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1245  ;
;     -- 3 input functions                    ; 606   ;
;     -- <=2 input functions                  ; 726   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2097  ;
;     -- arithmetic mode                      ; 480   ;
;                                             ;       ;
; Total registers                             ; 1941  ;
;     -- Dedicated logic registers            ; 1925  ;
;     -- I/O registers                        ; 32    ;
;                                             ;       ;
; I/O pins                                    ; 72    ;
; Total memory bits                           ; 88064 ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 3     ;
;     -- PLLs                                 ; 3     ;
;                                             ;       ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 1097  ;
; Total fan-out                               ; 16534 ;
; Average fan-out                             ; 3.48  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ov5640_hdmi                                                                                                                            ; 2577 (3)            ; 1925 (0)                  ; 88064       ; 0            ; 0       ; 0         ; 72   ; 0            ; |ov5640_hdmi                                                                                                                                                                                                                                                                                                                                            ; ov5640_hdmi                       ; work         ;
;    |MyPLL:pll_hdmi_inst|                                                                                                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|MyPLL:pll_hdmi_inst                                                                                                                                                                                                                                                                                                                        ; MyPLL                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|MyPLL:pll_hdmi_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; altpll                            ; work         ;
;          |MyPLL_altpll:auto_generated|                                                                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|MyPLL:pll_hdmi_inst|altpll:altpll_component|MyPLL_altpll:auto_generated                                                                                                                                                                                                                                                                    ; MyPLL_altpll                      ; work         ;
;    |SD_top:u_SD_top|                                                                                                                    ; 405 (41)            ; 369 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top                                                                                                                                                                                                                                                                                                                            ; SD_top                            ; work         ;
;       |fifo_sd:fifo_sd_inst|                                                                                                            ; 98 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst                                                                                                                                                                                                                                                                                                       ; fifo_sd                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 98 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;             |dcfifo_5fk1:auto_generated|                                                                                                ; 98 (18)             ; 127 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated                                                                                                                                                                                                                                                    ; dcfifo_5fk1                       ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                    ; a_gray2bin_7ib                    ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                    ; a_gray2bin_7ib                    ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 26 (26)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                        ; a_graycounter_2lc                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                        ; a_graycounter_677                 ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                         ; alt_synch_pipe_hpl                ; work         ;
;                   |dffpipe_3f9:dffpipe5|                                                                                                ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5                                                                                                                                                                                                    ; dffpipe_3f9                       ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                         ; alt_synch_pipe_ipl                ; work         ;
;                   |dffpipe_4f9:dffpipe8|                                                                                                ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8                                                                                                                                                                                                    ; dffpipe_4f9                       ; work         ;
;                |altsyncram_8271:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram                                                                                                                                                                                                                           ; altsyncram_8271                   ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                           ; cmpr_o76                          ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                            ; cmpr_o76                          ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;       |sd_ctrl_top:u_sd_ctrl_top|                                                                                                       ; 266 (4)             ; 206 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top                                                                                                                                                                                                                                                                                                  ; sd_ctrl_top                       ; work         ;
;          |sd_init:u_sd_init|                                                                                                            ; 120 (120)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init                                                                                                                                                                                                                                                                                ; sd_init                           ; work         ;
;          |sd_write:u_sd_write|                                                                                                          ; 142 (142)           ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write                                                                                                                                                                                                                                                                              ; sd_write                          ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|                                                                                              ; 35 (35)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|cmos_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                                                      ; cmos_capture_data                 ; work         ;
;    |data_ctrl:u_data|                                                                                                                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|data_ctrl:u_data                                                                                                                                                                                                                                                                                                                           ; data_ctrl                         ; work         ;
;    |debounce:u_debounce|                                                                                                                ; 36 (36)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|debounce:u_debounce                                                                                                                                                                                                                                                                                                                        ; debounce                          ; work         ;
;    |display_ctrl:u_display|                                                                                                             ; 60 (60)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|display_ctrl:u_display                                                                                                                                                                                                                                                                                                                     ; display_ctrl                      ; work         ;
;    |hdmi_top:u_hdmi_top|                                                                                                                ; 423 (0)             ; 170 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top                                                                                                                                                                                                                                                                                                                        ; hdmi_top                          ; work         ;
;       |HDMI_driver:u_video_driver|                                                                                                      ; 116 (116)           ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver                                                                                                                                                                                                                                                                                             ; HDMI_driver                       ; work         ;
;       |HDMI_transmitter_top:u_rgb2dvi_0|                                                                                                ; 307 (0)             ; 148 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0                                                                                                                                                                                                                                                                                       ; HDMI_transmitter_top              ; work         ;
;          |HDMI_encoder:encoder_b|                                                                                                       ; 86 (86)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b                                                                                                                                                                                                                                                                ; HDMI_encoder                      ; work         ;
;          |HDMI_encoder:encoder_g|                                                                                                       ; 95 (95)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g                                                                                                                                                                                                                                                                ; HDMI_encoder                      ; work         ;
;          |HDMI_encoder:encoder_r|                                                                                                       ; 85 (85)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r                                                                                                                                                                                                                                                                ; HDMI_encoder                      ; work         ;
;          |serializer_10_to_1:serializer_b|                                                                                              ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                                                                                                                                                                                       ; serializer_10_to_1                ; work         ;
;             |Myddio:u_ddio_out_n|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n                                                                                                                                                                                                                                   ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                 ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                     ; ddio_out_p9j                      ; work         ;
;             |Myddio:u_ddio_out_p|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p                                                                                                                                                                                                                                   ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                 ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                     ; ddio_out_p9j                      ; work         ;
;          |serializer_10_to_1:serializer_clk|                                                                                            ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                                                                                                                                                                                     ; serializer_10_to_1                ; work         ;
;             |Myddio:u_ddio_out_n|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n                                                                                                                                                                                                                                 ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                               ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                   ; ddio_out_p9j                      ; work         ;
;             |Myddio:u_ddio_out_p|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p                                                                                                                                                                                                                                 ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                               ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                   ; ddio_out_p9j                      ; work         ;
;          |serializer_10_to_1:serializer_g|                                                                                              ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                                                                                                                                                                                       ; serializer_10_to_1                ; work         ;
;             |Myddio:u_ddio_out_n|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n                                                                                                                                                                                                                                   ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                 ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                     ; ddio_out_p9j                      ; work         ;
;             |Myddio:u_ddio_out_p|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p                                                                                                                                                                                                                                   ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                 ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                     ; ddio_out_p9j                      ; work         ;
;          |serializer_10_to_1:serializer_r|                                                                                              ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                                                                                                                                                                                       ; serializer_10_to_1                ; work         ;
;             |Myddio:u_ddio_out_n|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n                                                                                                                                                                                                                                   ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                 ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                     ; ddio_out_p9j                      ; work         ;
;             |Myddio:u_ddio_out_p|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p                                                                                                                                                                                                                                   ; Myddio                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                 ; altddio_out                       ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                     ; ddio_out_p9j                      ; work         ;
;    |i2c_dri:u_i2c_dr|                                                                                                                   ; 109 (109)           ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|i2c_dri:u_i2c_dr                                                                                                                                                                                                                                                                                                                           ; i2c_dri                           ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                                                                                    ; 409 (409)           ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                                                            ; i2c_ov5640_rgb565_cfg             ; work         ;
;    |pll_sd:pll_sd_inst|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|pll_sd:pll_sd_inst                                                                                                                                                                                                                                                                                                                         ; pll_sd                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|pll_sd:pll_sd_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |pll_sd_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|pll_sd:pll_sd_inst|altpll:altpll_component|pll_sd_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_sd_altpll                     ; work         ;
;    |sdram_PLL:u_pll|                                                                                                                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_PLL:u_pll                                                                                                                                                                                                                                                                                                                            ; sdram_PLL                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_PLL:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;          |sdram_PLL_altpll:auto_generated|                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_PLL:u_pll|altpll:altpll_component|sdram_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                    ; sdram_PLL_altpll                  ; work         ;
;    |sdram_top:u_sdram_top|                                                                                                              ; 438 (0)             ; 396 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                                      ; sdram_top                         ; work         ;
;       |sdram_controller:u_sdram_controller|                                                                                             ; 172 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                                  ; sdram_controller                  ; work         ;
;          |sdram_cmd:u_sdram_cmd|                                                                                                        ; 62 (62)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                            ; sdram_cmd                         ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                                                      ; 107 (107)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                          ; sdram_ctrl                        ; work         ;
;          |sdram_data:u_sdram_data|                                                                                                      ; 3 (3)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                          ; sdram_data                        ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                                                               ; 266 (76)            ; 294 (40)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                                    ; sdram_fifo_ctrl                   ; work         ;
;          |rdfifo:u_rdfifo|                                                                                                              ; 93 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                                    ; rdfifo                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 93 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                            ; dcfifo                            ; work         ;
;                |dcfifo_7mj1:auto_generated|                                                                                             ; 93 (14)             ; 127 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated                                                                                                                                                                                                                 ; dcfifo_7mj1                       ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                 ; a_gray2bin_7ib                    ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                 ; a_gray2bin_7ib                    ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                     ; a_graycounter_2lc                 ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                                                         ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                     ; a_graycounter_677                 ; work         ;
;                   |alt_synch_pipe_bpl:rs_dgwp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                      ; alt_synch_pipe_bpl                ; work         ;
;                      |dffpipe_se9:dffpipe5|                                                                                             ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5                                                                                                                                                                 ; dffpipe_se9                       ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                      ; alt_synch_pipe_cpl                ; work         ;
;                      |dffpipe_te9:dffpipe8|                                                                                             ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8                                                                                                                                                                 ; dffpipe_te9                       ; work         ;
;                   |altsyncram_8271:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|altsyncram_8271:fifo_ram                                                                                                                                                                                        ; altsyncram_8271                   ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                        ; cmpr_o76                          ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                         ; cmpr_o76                          ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                              ; dffpipe_pe9                       ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                              ; dffpipe_pe9                       ; work         ;
;          |wrfifo:u_wrfifo|                                                                                                              ; 97 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                                    ; wrfifo                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 97 (0)              ; 127 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                            ; dcfifo                            ; work         ;
;                |dcfifo_klj1:auto_generated|                                                                                             ; 97 (15)             ; 127 (33)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated                                                                                                                                                                                                                 ; dcfifo_klj1                       ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                 ; a_gray2bin_7ib                    ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                 ; a_gray2bin_7ib                    ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                                                         ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                     ; a_graycounter_2lc                 ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                                                         ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                     ; a_graycounter_677                 ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                      ; alt_synch_pipe_9pl                ; work         ;
;                      |dffpipe_qe9:dffpipe13|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                ; dffpipe_qe9                       ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                                                                                          ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                      ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_re9:dffpipe16|                                                                                            ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                ; dffpipe_re9                       ; work         ;
;                   |altsyncram_8271:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_8271:fifo_ram                                                                                                                                                                                        ; altsyncram_8271                   ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                        ; cmpr_o76                          ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                         ; cmpr_o76                          ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                              ; dffpipe_pe9                       ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                              ; dffpipe_pe9                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 457 (2)             ; 626 (36)                  ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 455 (0)             ; 590 (0)                   ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 455 (86)            ; 590 (154)                 ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6b24:auto_generated                                                                                                                                                 ; altsyncram_6b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 91 (91)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 87 (2)              ; 164 (4)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 36 (0)              ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 36 (0)              ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 42 (6)              ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 103 (10)            ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                             ; cntr_mgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_rx:u_uart|                                                                                                                     ; 54 (54)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_hdmi|uart_rx:u_uart                                                                                                                                                                                                                                                                                                                             ; uart_rx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 19           ; 2048         ; 19           ; 38912 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ov5640_hdmi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                 ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|MyPLL:pll_hdmi_inst                                                                                                                                                                                                                                                 ; myip_core/PLL_ip/MyPLL.v        ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|pll_sd:pll_sd_inst                                                                                                                                                                                                                                                  ; myip_core/PLL_SD/pll_sd.v       ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|SD_top:u_SD_top|fifo_sd:fifo_sd_inst                                                                                                                                                                                                                                ; myip_core/fiif_sd/fifo_sd.v     ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n                                                                                                                                                            ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p                                                                                                                                                            ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n                                                                                                                                                          ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p                                                                                                                                                          ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n                                                                                                                                                            ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p                                                                                                                                                            ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n                                                                                                                                                            ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p                                                                                                                                                            ; myip_core/ddio_ip/Myddio.v      ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|sdram_PLL:u_pll                                                                                                                                                                                                                                                     ; myip_core/PLL_sdram/sdram_PLL.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                             ; myip_core/rdfifo/rdfifo.v       ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                             ; myip_core/wrfifo/wrfifo.v       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state                                                                                                    ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; Name                     ; cur_state.st_init_done ; cur_state.st_send_acmd41 ; cur_state.st_send_cmd55 ; cur_state.st_send_cmd8 ; cur_state.st_wait_cmd0 ; cur_state.st_send_cmd0 ; cur_state.st_idle ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; cur_state.st_idle        ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 0                 ;
; cur_state.st_send_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 1                      ; 1                 ;
; cur_state.st_wait_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 1                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd8   ; 0                      ; 0                        ; 0                       ; 1                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd55  ; 0                      ; 0                        ; 1                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_acmd41 ; 0                      ; 1                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_init_done   ; 1                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi|uart_rx:u_uart|state                                        ;
+------------------+-----------------+----------------+------------------+-----------------+
; Name             ; state.UART_STOP ; state.UART_REC ; state.UART_START ; state.UART_IDLE ;
+------------------+-----------------+----------------+------------------+-----------------+
; state.UART_IDLE  ; 0               ; 0              ; 0                ; 0               ;
; state.UART_START ; 0               ; 0              ; 1                ; 1               ;
; state.UART_REC   ; 0               ; 1              ; 0                ; 1               ;
; state.UART_STOP  ; 1               ; 0              ; 0                ; 1               ;
+------------------+-----------------+----------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state                                                                                                                                            ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[10]                                     ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[8]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[9]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[6]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[7]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[4]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[5]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[2]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[3]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[0]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe10a[1]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[10]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[8]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[9]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[6]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[7]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[4]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[5]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[2]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[3]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[0]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe7a[1]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[10]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[8]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[9]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[6]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[7]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[4]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[5]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[2]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[3]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[0]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8|dffe9a[1]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[10]                                      ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[8]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[9]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[6]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[7]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[4]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[5]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[2]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[3]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[0]                                       ; yes                                                              ; yes                                        ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5|dffe6a[1]                                       ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]   ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 132                                                                                                                                              ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|din_q[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|q_m_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c1_q                                                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c0_q                                                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|din_q[1,2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|din_q[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|q_m_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c1_q                                                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c0_q                                                                          ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|din_q[1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|din_q[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|q_m_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|din_q[1,2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                                                                  ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14,23]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c1_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|q_m_reg[2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c0_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c1_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c0_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|q_m_reg[2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                  ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                       ; Stuck at GND due to stuck port data_in                                                                                  ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                        ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                                      ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0..5]                                                                             ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                                       ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0..3]                                                                              ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0..8]                                                                             ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                                  ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                  ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                         ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                       ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0..3]                                                                             ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0..47]                                                                                 ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0..5]                                                                             ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[40..42,45,47]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; i2c_dri:u_i2c_dr|addr_t[6,15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                  ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                    ; Lost fanout                                                                                                             ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                    ; Lost fanout                                                                                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10] ; Lost fanout                                                                                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10] ; Lost fanout                                                                                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                                             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n1q_m[3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n1d[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|n1d[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n1q_m[3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n1d[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[4]                                               ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|q_m_reg[1]                                                                    ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|q_m_reg[8]                      ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|de_q                                                                          ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|de_q                            ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|de_q                                                                          ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|de_q                            ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|q_m_reg[1]                                                                    ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|q_m_reg[8]                      ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|de_reg                                                                        ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|de_reg                          ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|de_reg                                                                        ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|de_reg                          ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|q_m_reg[1]                                                                    ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|q_m_reg[8]                      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                    ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                    ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[1..7,43,44,46]                                                                       ; Merged with SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]                                     ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                          ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[2]                                                         ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[2]                                                           ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[2]                                                           ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[1]                                                         ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[1]                                                           ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[1]                                                           ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[0]                                                         ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[0]                                                           ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[0]                                                           ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|dout[9]                                                                       ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|dout[2]                         ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[3]                                               ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                  ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n1q_m[0]                                                                      ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n0q_m[0]                        ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|n1q_m[0]                                                                      ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|n0q_m[0]                        ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n1q_m[0]                                                                      ; Merged with hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n0q_m[0]                        ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n1d[0,1]                                                                      ; Lost fanout                                                                                                             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|n1d[0,1]                                                                      ; Lost fanout                                                                                                             ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n1d[0,1]                                                                      ; Lost fanout                                                                                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                                                                  ;
; uart_rx:u_uart|state~4                                                                                                                                    ; Lost fanout                                                                                                             ;
; uart_rx:u_uart|state~5                                                                                                                                    ; Lost fanout                                                                                                             ;
; Total Number of Removed Registers = 192                                                                                                                   ;                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                ;
+--------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+--------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; Stuck at GND              ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy,                    ;
;                                                                                      ; due to stuck port data_in ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en,                     ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en,               ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs,                      ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi,                    ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3],             ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2],             ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1],             ;
;                                                                                      ;                           ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]              ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|din_q[0] ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|q_m_reg[0], ;
;                                                                                      ; due to stuck port data_in ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|q_m_reg[2], ;
;                                                                                      ;                           ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n1d[0],     ;
;                                                                                      ;                           ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|n1d[1]      ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|din_q[0] ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|q_m_reg[0], ;
;                                                                                      ; due to stuck port data_in ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|q_m_reg[2], ;
;                                                                                      ;                           ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n1d[0],     ;
;                                                                                      ;                           ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|n1d[1]      ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|din_q[0] ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|q_m_reg[0], ;
;                                                                                      ; due to stuck port data_in ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|n1d[0],     ;
;                                                                                      ;                           ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|n1d[1]      ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c1_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c1_reg      ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c0_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|c0_reg      ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c1_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c1_reg      ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c0_q     ; Stuck at GND              ; hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|c0_reg      ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[23]                                         ; Stuck at GND              ; i2c_dri:u_i2c_dr|addr_t[15]                                                             ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[14]                                         ; Stuck at GND              ; i2c_dri:u_i2c_dr|addr_t[6]                                                              ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                   ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                      ;
;                                                                                      ; due to stuck port data_in ;                                                                                         ;
+--------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1925  ;
; Number of registers using Synchronous Clear  ; 167   ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 1338  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 946   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SD_top:u_SD_top|wr_sec_addr[5]                                                                                                                                                                                                                                                                                                  ; 2       ;
; SD_top:u_SD_top|wr_sec_addr[9]                                                                                                                                                                                                                                                                                                  ; 2       ;
; SD_top:u_SD_top|wr_sec_addr[14]                                                                                                                                                                                                                                                                                                 ; 2       ;
; SD_top:u_SD_top|wr_sec_addr[10]                                                                                                                                                                                                                                                                                                 ; 2       ;
; SD_top:u_SD_top|wr_sec_addr[11]                                                                                                                                                                                                                                                                                                 ; 2       ;
; i2c_dri:u_i2c_dr|scl                                                                                                                                                                                                                                                                                                            ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                                                                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                                                                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                                                                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                                                                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                                                                                                                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                                                                                                                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                                                                                                                                                                   ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                                                                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                                                                                                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                                                                                                                                                                  ; 1       ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                                                                                                                                                                                                                                                               ; 2       ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                                                                                                                                             ; 3       ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                                                                                                                                                                                                                                                             ; 1       ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                                                                                                                                                           ; 3       ;
; i2c_dri:u_i2c_dr|dri_clk                                                                                                                                                                                                                                                                                                        ; 90      ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                  ; 7       ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                               ; 7       ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                                     ; 4       ;
; i2c_dri:u_i2c_dr|sda_out                                                                                                                                                                                                                                                                                                        ; 14      ;
; i2c_dri:u_i2c_dr|sda_dir                                                                                                                                                                                                                                                                                                        ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                                                                                                                                                                                                       ; 2       ;
; SD_top:u_SD_top|wr_busy_d1                                                                                                                                                                                                                                                                                                      ; 2       ;
; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                               ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                               ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                               ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 59                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ov5640_hdmi|uart_rx:u_uart|bit_cnt[2]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|dout[5]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|dout[5]              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|dout[5]              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver|cnt_h[7]                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver|cnt_v[4]                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[2]                                                                          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]      ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_cs                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver|video_rgb[13]                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b|Add16                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g|Add16                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov5640_hdmi|hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r|Add16                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------+
; Assignment                      ; Value ; From ; To                                 ;
+---------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                  ;
+---------------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                 ;
+---------------------------------------+-------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                   ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                  ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                               ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                   ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                  ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                               ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_hdmi ;
+----------------+-----------------------------+------------------------------+
; Parameter Name ; Value                       ; Type                         ;
+----------------+-----------------------------+------------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary              ;
; BIT_CTRL       ; 1                           ; Unsigned Binary              ;
; CLK_FREQ       ; 010111110101111000010000000 ; Unsigned Binary              ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary              ;
; V_CMOS_DISP    ; 00111100000                 ; Unsigned Binary              ;
; H_CMOS_DISP    ; 01100100000                 ; Unsigned Binary              ;
; TOTAL_H_PIXEL  ; 0011100001000               ; Unsigned Binary              ;
; TOTAL_V_PIXEL  ; 0001111101000               ; Unsigned Binary              ;
+----------------+-----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_PLL:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -2083                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; sdram_PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyPLL:pll_hdmi_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+--------------------------------+
; Parameter Name                ; Value                   ; Type                           ;
+-------------------------------+-------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                        ;
; PLL_TYPE                      ; AUTO                    ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MyPLL ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                        ;
; LOCK_HIGH                     ; 1                       ; Untyped                        ;
; LOCK_LOW                      ; 1                       ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                        ;
; SKIP_VCO                      ; OFF                     ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                        ;
; BANDWIDTH                     ; 0                       ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                        ;
; DOWN_SPREAD                   ; 0                       ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 2                       ; Signed Integer                 ;
; CLK2_MULTIPLY_BY              ; 2                       ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 4                       ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 4                       ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                       ; Signed Integer                 ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; -2083                   ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                      ; Signed Integer                 ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                        ;
; DPA_DIVIDER                   ; 0                       ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                        ;
; VCO_MIN                       ; 0                       ; Untyped                        ;
; VCO_MAX                       ; 0                       ; Untyped                        ;
; VCO_CENTER                    ; 0                       ; Untyped                        ;
; PFD_MIN                       ; 0                       ; Untyped                        ;
; PFD_MAX                       ; 0                       ; Untyped                        ;
; M_INITIAL                     ; 0                       ; Untyped                        ;
; M                             ; 0                       ; Untyped                        ;
; N                             ; 1                       ; Untyped                        ;
; M2                            ; 1                       ; Untyped                        ;
; N2                            ; 1                       ; Untyped                        ;
; SS                            ; 1                       ; Untyped                        ;
; C0_HIGH                       ; 0                       ; Untyped                        ;
; C1_HIGH                       ; 0                       ; Untyped                        ;
; C2_HIGH                       ; 0                       ; Untyped                        ;
; C3_HIGH                       ; 0                       ; Untyped                        ;
; C4_HIGH                       ; 0                       ; Untyped                        ;
; C5_HIGH                       ; 0                       ; Untyped                        ;
; C6_HIGH                       ; 0                       ; Untyped                        ;
; C7_HIGH                       ; 0                       ; Untyped                        ;
; C8_HIGH                       ; 0                       ; Untyped                        ;
; C9_HIGH                       ; 0                       ; Untyped                        ;
; C0_LOW                        ; 0                       ; Untyped                        ;
; C1_LOW                        ; 0                       ; Untyped                        ;
; C2_LOW                        ; 0                       ; Untyped                        ;
; C3_LOW                        ; 0                       ; Untyped                        ;
; C4_LOW                        ; 0                       ; Untyped                        ;
; C5_LOW                        ; 0                       ; Untyped                        ;
; C6_LOW                        ; 0                       ; Untyped                        ;
; C7_LOW                        ; 0                       ; Untyped                        ;
; C8_LOW                        ; 0                       ; Untyped                        ;
; C9_LOW                        ; 0                       ; Untyped                        ;
; C0_INITIAL                    ; 0                       ; Untyped                        ;
; C1_INITIAL                    ; 0                       ; Untyped                        ;
; C2_INITIAL                    ; 0                       ; Untyped                        ;
; C3_INITIAL                    ; 0                       ; Untyped                        ;
; C4_INITIAL                    ; 0                       ; Untyped                        ;
; C5_INITIAL                    ; 0                       ; Untyped                        ;
; C6_INITIAL                    ; 0                       ; Untyped                        ;
; C7_INITIAL                    ; 0                       ; Untyped                        ;
; C8_INITIAL                    ; 0                       ; Untyped                        ;
; C9_INITIAL                    ; 0                       ; Untyped                        ;
; C0_MODE                       ; BYPASS                  ; Untyped                        ;
; C1_MODE                       ; BYPASS                  ; Untyped                        ;
; C2_MODE                       ; BYPASS                  ; Untyped                        ;
; C3_MODE                       ; BYPASS                  ; Untyped                        ;
; C4_MODE                       ; BYPASS                  ; Untyped                        ;
; C5_MODE                       ; BYPASS                  ; Untyped                        ;
; C6_MODE                       ; BYPASS                  ; Untyped                        ;
; C7_MODE                       ; BYPASS                  ; Untyped                        ;
; C8_MODE                       ; BYPASS                  ; Untyped                        ;
; C9_MODE                       ; BYPASS                  ; Untyped                        ;
; C0_PH                         ; 0                       ; Untyped                        ;
; C1_PH                         ; 0                       ; Untyped                        ;
; C2_PH                         ; 0                       ; Untyped                        ;
; C3_PH                         ; 0                       ; Untyped                        ;
; C4_PH                         ; 0                       ; Untyped                        ;
; C5_PH                         ; 0                       ; Untyped                        ;
; C6_PH                         ; 0                       ; Untyped                        ;
; C7_PH                         ; 0                       ; Untyped                        ;
; C8_PH                         ; 0                       ; Untyped                        ;
; C9_PH                         ; 0                       ; Untyped                        ;
; L0_HIGH                       ; 1                       ; Untyped                        ;
; L1_HIGH                       ; 1                       ; Untyped                        ;
; G0_HIGH                       ; 1                       ; Untyped                        ;
; G1_HIGH                       ; 1                       ; Untyped                        ;
; G2_HIGH                       ; 1                       ; Untyped                        ;
; G3_HIGH                       ; 1                       ; Untyped                        ;
; E0_HIGH                       ; 1                       ; Untyped                        ;
; E1_HIGH                       ; 1                       ; Untyped                        ;
; E2_HIGH                       ; 1                       ; Untyped                        ;
; E3_HIGH                       ; 1                       ; Untyped                        ;
; L0_LOW                        ; 1                       ; Untyped                        ;
; L1_LOW                        ; 1                       ; Untyped                        ;
; G0_LOW                        ; 1                       ; Untyped                        ;
; G1_LOW                        ; 1                       ; Untyped                        ;
; G2_LOW                        ; 1                       ; Untyped                        ;
; G3_LOW                        ; 1                       ; Untyped                        ;
; E0_LOW                        ; 1                       ; Untyped                        ;
; E1_LOW                        ; 1                       ; Untyped                        ;
; E2_LOW                        ; 1                       ; Untyped                        ;
; E3_LOW                        ; 1                       ; Untyped                        ;
; L0_INITIAL                    ; 1                       ; Untyped                        ;
; L1_INITIAL                    ; 1                       ; Untyped                        ;
; G0_INITIAL                    ; 1                       ; Untyped                        ;
; G1_INITIAL                    ; 1                       ; Untyped                        ;
; G2_INITIAL                    ; 1                       ; Untyped                        ;
; G3_INITIAL                    ; 1                       ; Untyped                        ;
; E0_INITIAL                    ; 1                       ; Untyped                        ;
; E1_INITIAL                    ; 1                       ; Untyped                        ;
; E2_INITIAL                    ; 1                       ; Untyped                        ;
; E3_INITIAL                    ; 1                       ; Untyped                        ;
; L0_MODE                       ; BYPASS                  ; Untyped                        ;
; L1_MODE                       ; BYPASS                  ; Untyped                        ;
; G0_MODE                       ; BYPASS                  ; Untyped                        ;
; G1_MODE                       ; BYPASS                  ; Untyped                        ;
; G2_MODE                       ; BYPASS                  ; Untyped                        ;
; G3_MODE                       ; BYPASS                  ; Untyped                        ;
; E0_MODE                       ; BYPASS                  ; Untyped                        ;
; E1_MODE                       ; BYPASS                  ; Untyped                        ;
; E2_MODE                       ; BYPASS                  ; Untyped                        ;
; E3_MODE                       ; BYPASS                  ; Untyped                        ;
; L0_PH                         ; 0                       ; Untyped                        ;
; L1_PH                         ; 0                       ; Untyped                        ;
; G0_PH                         ; 0                       ; Untyped                        ;
; G1_PH                         ; 0                       ; Untyped                        ;
; G2_PH                         ; 0                       ; Untyped                        ;
; G3_PH                         ; 0                       ; Untyped                        ;
; E0_PH                         ; 0                       ; Untyped                        ;
; E1_PH                         ; 0                       ; Untyped                        ;
; E2_PH                         ; 0                       ; Untyped                        ;
; E3_PH                         ; 0                       ; Untyped                        ;
; M_PH                          ; 0                       ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                        ;
; CLK0_COUNTER                  ; G0                      ; Untyped                        ;
; CLK1_COUNTER                  ; G0                      ; Untyped                        ;
; CLK2_COUNTER                  ; G0                      ; Untyped                        ;
; CLK3_COUNTER                  ; G0                      ; Untyped                        ;
; CLK4_COUNTER                  ; G0                      ; Untyped                        ;
; CLK5_COUNTER                  ; G0                      ; Untyped                        ;
; CLK6_COUNTER                  ; E0                      ; Untyped                        ;
; CLK7_COUNTER                  ; E1                      ; Untyped                        ;
; CLK8_COUNTER                  ; E2                      ; Untyped                        ;
; CLK9_COUNTER                  ; E3                      ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                        ;
; M_TIME_DELAY                  ; 0                       ; Untyped                        ;
; N_TIME_DELAY                  ; 0                       ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                        ;
; VCO_POST_SCALE                ; 0                       ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                        ;
; PORT_CLK3                     ; PORT_USED               ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                        ;
; CBXI_PARAMETER                ; MyPLL_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sd:pll_sd_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_sd ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 10000                    ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; pll_sd_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:u_debounce ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; TIME1          ; 1000000 ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr  ;
+----------------+-----------------------------+-----------------+
; Parameter Name ; Value                       ; Type            ;
+----------------+-----------------------------+-----------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary ;
; CLK_FREQ       ; 010111110101111000010000000 ; Unsigned Binary ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary ;
+----------------+-----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_klj1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_7mj1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:u_uart ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; UART_BPS       ; 115200 ; Signed Integer                    ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init ;
+----------------+--------------------------------------------------+--------------------------------------+
; Parameter Name ; Value                                            ; Type                                 ;
+----------------+--------------------------------------------------+--------------------------------------+
; CMD0           ; 010000000000000000000000000000000000000010010101 ; Unsigned Binary                      ;
; CMD8           ; 010010000000000000000000000000011010101010000111 ; Unsigned Binary                      ;
; CMD55          ; 011101110000000000000000000000000000000011111111 ; Unsigned Binary                      ;
; ACMD41         ; 011010010100000000000000000000000000000011111111 ; Unsigned Binary                      ;
; DIV_FREQ       ; 200                                              ; Signed Integer                       ;
; POWER_ON_NUM   ; 5000                                             ; Signed Integer                       ;
; OVER_TIME_NUM  ; 25000                                            ; Signed Integer                       ;
; st_idle        ; 0000001                                          ; Unsigned Binary                      ;
; st_send_cmd0   ; 0000010                                          ; Unsigned Binary                      ;
; st_wait_cmd0   ; 0000100                                          ; Unsigned Binary                      ;
; st_send_cmd8   ; 0001000                                          ; Unsigned Binary                      ;
; st_send_cmd55  ; 0010000                                          ; Unsigned Binary                      ;
; st_send_acmd41 ; 0100000                                          ; Unsigned Binary                      ;
; st_init_done   ; 1000000                                          ; Unsigned Binary                      ;
+----------------+--------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; HEAD_BYTE      ; 11111110 ; Unsigned Binary                                                                ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                             ;
+-------------------------+--------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_5fk1  ; Untyped                                                          ;
+-------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver ;
+----------------+-------------+--------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                         ;
+----------------+-------------+--------------------------------------------------------------+
; H_SYNC         ; 00010000000 ; Unsigned Binary                                              ;
; H_BACK         ; 00001011000 ; Unsigned Binary                                              ;
; H_DISP         ; 01100100000 ; Unsigned Binary                                              ;
; H_FRONT        ; 00000101000 ; Unsigned Binary                                              ;
; H_TOTAL        ; 10000100000 ; Unsigned Binary                                              ;
; V_SYNC         ; 00000000100 ; Unsigned Binary                                              ;
; V_BACK         ; 00000010111 ; Unsigned Binary                                              ;
; V_DISP         ; 01001011000 ; Unsigned Binary                                              ;
; V_FRONT        ; 00000000001 ; Unsigned Binary                                              ;
; V_TOTAL        ; 01001110100 ; Unsigned Binary                                              ;
+----------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b ;
+----------------+------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                       ;
+----------------+------------+--------------------------------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                                            ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                                            ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                                            ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                                            ;
+----------------+------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g ;
+----------------+------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                       ;
+----------------+------------+--------------------------------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                                            ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                                            ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                                            ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                                            ;
+----------------+------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r ;
+----------------+------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                       ;
+----------------+------------+--------------------------------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                                            ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                                            ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                                            ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                                            ;
+----------------+------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                           ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                           ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                           ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Myddio:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                           ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                                           ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                                                           ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                               ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 98                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                                                                                 ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                  ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 19                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 3                                           ;
; Entity Instance               ; sdram_PLL:u_pll|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; MyPLL:pll_hdmi_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; pll_sd:pll_sd_inst|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component                                    ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk" ;
+---------------------+-------+----------+---------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                   ;
+---------------------+-------+----------+---------------------------------------------------------------------------+
; paralell_data[9..5] ; Input ; Info     ; Stuck at VCC                                                              ;
; paralell_data[4..0] ; Input ; Info     ; Stuck at GND                                                              ;
+---------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_r" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                                                  ;
; c1   ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_g" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                                                  ;
; c1   ; Input ; Info     ; Stuck at GND                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:u_hdmi_top"       ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; h_disp   ; Output ; Info     ; Explicitly unconnected ;
; v_disp   ; Output ; Info     ; Explicitly unconnected ;
; video_vs ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SD_top:u_SD_top|fifo_sd:fifo_sd_inst" ;
+---------+--------+----------+------------------------------------+
; Port    ; Type   ; Severity ; Details                            ;
+---------+--------+----------+------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected             ;
+---------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top" ;
+-------------+--------+----------+-------------------------------------+
; Port        ; Type   ; Severity ; Details                             ;
+-------------+--------+----------+-------------------------------------+
; rd_start_en ; Input  ; Info     ; Explicitly unconnected              ;
; rd_sec_addr ; Input  ; Info     ; Explicitly unconnected              ;
; rd_busy     ; Output ; Info     ; Explicitly unconnected              ;
; rd_val_en   ; Output ; Info     ; Explicitly unconnected              ;
; rd_val_data ; Output ; Info     ; Explicitly unconnected              ;
+-------------+--------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"                                                                                                                                                                           ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_max_addr[16..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[12..11] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[9..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_max_addr[17]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[13]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_max_addr[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_len[8..0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_len[9]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_max_addr[16..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[12..11] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[9..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_max_addr[17]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[13]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_max_addr[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_len[8..0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_len[9]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_read_valid    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_pingpang_en   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dr" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; bit_ctrl ; Input ; Info     ; Stuck at VCC   ;
+----------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_ov5640_rgb565_cfg:u_i2c_cfg"                                                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_h_pixel          ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "cmos_h_pixel[12..11]" will be connected to GND. ;
; cmos_h_pixel[9..8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; cmos_h_pixel[7..6]    ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; cmos_h_pixel[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; cmos_h_pixel[12]      ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; cmos_h_pixel[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; cmos_v_pixel          ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "cmos_v_pixel[12..11]" will be connected to GND. ;
; cmos_v_pixel[8..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; cmos_v_pixel[10..9]   ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; cmos_v_pixel[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_h_pixel[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; total_h_pixel[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_h_pixel[7..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_h_pixel[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_h_pixel[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; total_v_pixel[9..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; total_v_pixel[12..10] ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_v_pixel[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_v_pixel[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; total_v_pixel[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_sd:pll_sd_inst"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "MyPLL:pll_hdmi_inst"   ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; c2   ; Output ; Info     ; Explicitly unconnected ;
; c3   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 91                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 1208                        ;
;     CLR               ; 457                         ;
;     CLR SCLR          ; 68                          ;
;     CLR SLD           ; 14                          ;
;     ENA CLR           ; 513                         ;
;     ENA CLR SCLR      ; 29                          ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 11                          ;
;     plain             ; 105                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 2016                        ;
;     arith             ; 399                         ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 128                         ;
;     normal            ; 1617                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 212                         ;
;         3 data inputs ; 280                         ;
;         4 data inputs ; 1039                        ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                              ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                        ; Details ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; SD_top:u_SD_top|clk_ref                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_sd:pll_sd_inst|altpll:altpll_component|pll_sd_altpll:auto_generated|wire_pll1_clk[0]                                 ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[10] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[10] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[10] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[11] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[11] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[11] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[12] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[12] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[12] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[13] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[13] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[13] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[14] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[14] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[14] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[15] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[15] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[15] ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[9]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[9]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|altsyncram_8271:fifo_ram|q_b[9]  ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_req      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req                                                     ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_req      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req                                                     ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_req      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_req                                                     ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_start_en ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|Equal0~2                                                                                                 ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_start_en ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|Equal0~2                                                                                                 ; N/A     ;
; SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|wr_start_en ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_top:u_SD_top|Equal0~2                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                      ; N/A     ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Feb 27 16:28:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_Display -c HDMI_Display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/sdcard/sd_top.v
    Info (12023): Found entity 1: SD_top File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/debounce.v
    Info (12023): Found entity 1: debounce File: D:/FPGAProject/tuxiangxianshi_SD/src/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/pll_ip/mypll.v
    Info (12023): Found entity 1: MyPLL File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/ddio_ip/myddio.v
    Info (12023): Found entity 1: Myddio File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/hdmi_encoder.v
    Info (12023): Found entity 1: HDMI_encoder File: D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serializer_10_to_1.v
    Info (12023): Found entity 1: serializer_10_to_1 File: D:/FPGAProject/tuxiangxianshi_SD/src/serializer_10_to_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/hdmi_transmitter_top.v
    Info (12023): Found entity 1: HDMI_transmitter_top File: D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/hdmi_top.v
    Info (12023): Found entity 1: hdmi_top File: D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/hdmi_driver.v
    Info (12023): Found entity 1: HDMI_driver File: D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data File: D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/cmos_capture_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri File: D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/i2c_ov5640_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov5640_rgb565_cfg File: D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_ov5640_rgb565_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/pll_sdram/sdram_pll.v
    Info (12023): Found entity 1: sdram_PLL File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/rdfifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/wrfifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_cmd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file src/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640_hdmi.v
    Info (12023): Found entity 1: ov5640_hdmi File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/display_ctrl.v
    Info (12023): Found entity 1: display_ctrl File: D:/FPGAProject/tuxiangxianshi_SD/src/display_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_ctrl.v
    Info (12023): Found entity 1: data_ctrl File: D:/FPGAProject/tuxiangxianshi_SD/src/data_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdcard/sd_init.v
    Info (12023): Found entity 1: sd_init File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdcard/sd_read.v
    Info (12023): Found entity 1: sd_read File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_read.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdcard/sd_write.v
    Info (12023): Found entity 1: sd_write File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_write.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdcard/sd_ctrl_top.v
    Info (12023): Found entity 1: sd_ctrl_top File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/pll_sd/pll_sd.v
    Info (12023): Found entity 1: pll_sd File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file myip_core/fiif_sd/fifo_sd.v
    Info (12023): Found entity 1: fifo_sd File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at ov5640_hdmi.v(189): created implicit net for "cmos_frame_vsync" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at ov5640_hdmi.v(190): created implicit net for "cmos_frame_href" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 190
Info (12127): Elaborating entity "ov5640_hdmi" for the top level hierarchy
Info (12128): Elaborating entity "sdram_PLL" for hierarchy "sdram_PLL:u_pll" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 112
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_PLL:u_pll|altpll:altpll_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v Line: 111
Info (12130): Elaborated megafunction instantiation "sdram_PLL:u_pll|altpll:altpll_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v Line: 111
Info (12133): Instantiated megafunction "sdram_PLL:u_pll|altpll:altpll_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_PLL_altpll File: D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_PLL_altpll" for hierarchy "sdram_PLL:u_pll|altpll:altpll_component|sdram_PLL_altpll:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "MyPLL" for hierarchy "MyPLL:pll_hdmi_inst" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 122
Info (12128): Elaborating entity "altpll" for hierarchy "MyPLL:pll_hdmi_inst|altpll:altpll_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v Line: 115
Info (12130): Elaborated megafunction instantiation "MyPLL:pll_hdmi_inst|altpll:altpll_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v Line: 115
Info (12133): Instantiated megafunction "MyPLL:pll_hdmi_inst|altpll:altpll_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "-2083"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MyPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: MyPLL_altpll File: D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v Line: 30
Info (12128): Elaborating entity "MyPLL_altpll" for hierarchy "MyPLL:pll_hdmi_inst|altpll:altpll_component|MyPLL_altpll:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_sd" for hierarchy "pll_sd:pll_sd_inst" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 130
Info (12128): Elaborating entity "altpll" for hierarchy "pll_sd:pll_sd_inst|altpll:altpll_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll_sd:pll_sd_inst|altpll:altpll_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v Line: 107
Info (12133): Instantiated megafunction "pll_sd:pll_sd_inst|altpll:altpll_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_sd"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sd_altpll.v
    Info (12023): Found entity 1: pll_sd_altpll File: D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v Line: 30
Info (12128): Elaborating entity "pll_sd_altpll" for hierarchy "pll_sd:pll_sd_inst|altpll:altpll_component|pll_sd_altpll:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:u_debounce" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 137
Info (12128): Elaborating entity "i2c_ov5640_rgb565_cfg" for hierarchy "i2c_ov5640_rgb565_cfg:u_i2c_cfg" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 156
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dr" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 178
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(60): truncated value with size 27 to match size of target (9) File: D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v Line: 60
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_capture_data:u_cmos_capture_data" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 193
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 237
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v Line: 98
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v Line: 242
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v Line: 84
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_klj1.tdf
    Info (12023): Found entity 1: dcfifo_klj1 File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_klj1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: D:/FPGAProject/tuxiangxianshi_SD/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_677:rdptr_g1p" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: D:/FPGAProject/tuxiangxianshi_SD/db/altsyncram_8271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|altsyncram_8271:fifo_ram" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|dffpipe_pe9:rs_brp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_klj1:auto_generated|cmpr_o76:rdempty_eq_comp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf Line: 70
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v Line: 258
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v Line: 84
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7mj1.tdf
    Info (12023): Found entity 1: dcfifo_7mj1 File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_7mj1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5" File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_7mj1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8" File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v Line: 130
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v Line: 59
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v Line: 83
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v Line: 96
Info (12128): Elaborating entity "data_ctrl" for hierarchy "data_ctrl:u_data" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 248
Info (12128): Elaborating entity "display_ctrl" for hierarchy "display_ctrl:u_display" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 261
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:u_uart" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 269
Warning (10230): Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 4 to match size of target (3) File: D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v Line: 82
Warning (10230): Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 4 to match size of target (3) File: D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v Line: 88
Info (12128): Elaborating entity "SD_top" for hierarchy "SD_top:u_SD_top" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 287
Warning (10240): Verilog HDL Always Construct warning at SD_top.v(68): inferring latch(es) for variable "wr_done", which holds its previous value in one or more paths through the always construct File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v Line: 68
Info (10041): Inferred latch for "wr_done" at SD_top.v(68) File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v Line: 68
Info (12128): Elaborating entity "sd_ctrl_top" for hierarchy "SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v Line: 101
Info (12128): Elaborating entity "sd_init" for hierarchy "SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v Line: 74
Info (12128): Elaborating entity "sd_write" for hierarchy "SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v Line: 91
Info (12128): Elaborating entity "sd_read" for hierarchy "SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v Line: 108
Info (12128): Elaborating entity "fifo_sd" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst" File: D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v Line: 117
Info (12128): Elaborating entity "dcfifo" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v Line: 88
Info (12130): Elaborated megafunction instantiation "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v Line: 88
Info (12133): Instantiated megafunction "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5fk1.tdf
    Info (12023): Found entity 1: dcfifo_5fk1 File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_5fk1" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_3f9:dffpipe5" File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_ipl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf
    Info (12023): Found entity 1: dffpipe_4f9 File: D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_4f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_4f9" for hierarchy "SD_top:u_SD_top|fifo_sd:fifo_sd_inst|dcfifo:dcfifo_component|dcfifo_5fk1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_4f9:dffpipe8" File: D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_ipl.tdf Line: 34
Info (12128): Elaborating entity "hdmi_top" for hierarchy "hdmi_top:u_hdmi_top" File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 306
Info (12128): Elaborating entity "HDMI_driver" for hierarchy "hdmi_top:u_hdmi_top|HDMI_driver:u_video_driver" File: D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v Line: 44
Info (12128): Elaborating entity "HDMI_transmitter_top" for hierarchy "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0" File: D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v Line: 61
Info (12128): Elaborating entity "HDMI_encoder" for hierarchy "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|HDMI_encoder:encoder_b" File: D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v Line: 44
Info (12128): Elaborating entity "serializer_10_to_1" for hierarchy "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b" File: D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v Line: 75
Info (12128): Elaborating entity "Myddio" for hierarchy "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p" File: D:/FPGAProject/tuxiangxianshi_SD/src/serializer_10_to_1.v Line: 58
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v Line: 64
Info (12130): Elaborated megafunction instantiation "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v Line: 64
Info (12133): Instantiated megafunction "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: D:/FPGAProject/tuxiangxianshi_SD/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "hdmi_top:u_hdmi_top|HDMI_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|Myddio:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6b24.tdf
    Info (12023): Found entity 1: altsyncram_6b24 File: D:/FPGAProject/tuxiangxianshi_SD/db/altsyncram_6b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/FPGAProject/tuxiangxianshi_SD/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/FPGAProject/tuxiangxianshi_SD/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: D:/FPGAProject/tuxiangxianshi_SD/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/FPGAProject/tuxiangxianshi_SD/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/FPGAProject/tuxiangxianshi_SD/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/FPGAProject/tuxiangxianshi_SD/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.02.27.16:28:54 Progress: Loading sldad65b171/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 9
    Warning (13410): Pin "cam_pwdn" is stuck at GND File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 10
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 21
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 98 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/FPGAProject/tuxiangxianshi_SD/output_files/HDMI_Display.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "MyPLL:pll_hdmi_inst|altpll:altpll_component|MyPLL_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v Line: 50
Info (21057): Implemented 3648 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 3493 logic cells
    Info (21064): Implemented 67 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Mon Feb 27 16:29:13 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGAProject/tuxiangxianshi_SD/output_files/HDMI_Display.map.smsg.


