{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "50331",
    "Latency": "50330"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114462047",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_1_46_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_48_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_seq_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_1_46_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_48_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_seq_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "A_1_46_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U C_1_47_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U C_8_U C_9_U C_10_U C_11_U C_12_U C_13_U C_14_U C_15_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U tmp_14_U tmp_15_U tmp_16_U tmp_17_U tmp_18_U tmp_19_U tmp_20_U tmp_21_U tmp_22_U tmp_23_U tmp_24_U tmp_25_U tmp_26_U tmp_27_U tmp_28_U tmp_29_U tmp_30_U tmp_31_U tmp_32_U tmp_33_U tmp_34_U tmp_35_U tmp_36_U tmp_37_U tmp_38_U tmp_39_U tmp_40_U tmp_41_U tmp_42_U tmp_43_U tmp_44_U tmp_45_U tmp_46_U tmp_47_U tmp_48_U tmp_49_U tmp_50_U tmp_51_U tmp_52_U tmp_53_U tmp_54_U tmp_55_U tmp_56_U tmp_57_U tmp_58_U tmp_59_U tmp_60_U tmp_61_U tmp_62_U tmp_63_U tmp_64_U tmp_65_U tmp_66_U tmp_67_U tmp_68_U tmp_69_U tmp_70_U tmp_71_U tmp_72_U tmp_73_U tmp_74_U tmp_75_U tmp_76_U tmp_77_U tmp_78_U tmp_79_U tmp_80_U tmp_81_U tmp_82_U tmp_83_U tmp_84_U tmp_85_U tmp_86_U tmp_87_U tmp_88_U tmp_89_U tmp_90_U tmp_91_U tmp_92_U tmp_93_U tmp_94_U tmp_95_U tmp_96_U tmp_97_U tmp_98_U tmp_99_U tmp_100_U tmp_101_U tmp_102_U tmp_103_U tmp_104_U tmp_105_U tmp_106_U tmp_107_U tmp_108_U tmp_109_U tmp_110_U tmp_111_U tmp_112_U tmp_113_U tmp_114_U tmp_115_U tmp_116_U tmp_117_U tmp_118_U tmp_119_U tmp_120_U tmp_121_U tmp_122_U tmp_123_U tmp_124_U tmp_125_U tmp_126_U tmp_127_U tmp_128_U tmp_129_U tmp_130_U tmp_131_U tmp_132_U tmp_133_U tmp_134_U tmp_135_U tmp_136_U tmp_137_U tmp_138_U tmp_139_U tmp_140_U tmp_141_U tmp_142_U tmp_143_U tmp_144_U tmp_145_U tmp_146_U tmp_147_U tmp_148_U tmp_149_U tmp_150_U tmp_151_U tmp_152_U tmp_153_U tmp_154_U tmp_155_U tmp_156_U tmp_157_U tmp_158_U tmp_159_U tmp_160_U tmp_161_U tmp_162_U tmp_163_U tmp_164_U tmp_165_U tmp_166_U tmp_167_U tmp_168_U tmp_169_U tmp_170_U tmp_171_U tmp_172_U tmp_173_U tmp_174_U tmp_175_U tmp_176_U tmp_177_U tmp_178_U tmp_179_U tmp_180_U tmp_181_U tmp_182_U tmp_183_U tmp_184_U tmp_185_U tmp_186_U tmp_187_U tmp_188_U tmp_189_U tmp_190_U tmp_191_U tmp_192_U tmp_193_U tmp_194_U tmp_195_U tmp_196_U tmp_197_U tmp_198_U tmp_199_U tmp_200_U tmp_201_U tmp_202_U tmp_203_U tmp_204_U tmp_205_U tmp_206_U tmp_207_U tmp_208_U tmp_209_U tmp_210_U tmp_211_U tmp_212_U tmp_213_U tmp_214_U tmp_215_U tmp_216_U tmp_217_U tmp_218_U tmp_219_U tmp_220_U tmp_221_U tmp_222_U tmp_223_U tmp_224_U tmp_225_U tmp_226_U tmp_227_U tmp_228_U tmp_229_U tmp_230_U tmp_231_U tmp_232_U tmp_233_U tmp_234_U tmp_235_U tmp_236_U tmp_237_U tmp_238_U tmp_239_U tmp_240_U tmp_241_U tmp_242_U tmp_243_U tmp_244_U tmp_245_U tmp_246_U tmp_247_U tmp_248_U tmp_249_U tmp_250_U tmp_251_U tmp_252_U tmp_253_U tmp_254_U tmp_255_U icmp_ln29_fu_2262_p2 add_ln29_fu_2268_p2 add_ln40_fu_2310_p2 xor_ln40_fu_2336_p2 and_ln40_fu_2342_p2 xor_ln40_1_fu_2348_p2 select_ln40_fu_2354_p3 denom_1_fu_2362_p3 icmp_ln51_fu_2374_p2 add_ln51_fu_2380_p2 sub_ln62_fu_2439_p2 sub_ln62_1_fu_2459_p2 scale_fu_2479_p3 control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_1343",
          "BindInstances": "icmp_ln21_fu_379_p2 add_ln21_1_fu_385_p2 add_ln21_fu_412_p2 icmp_ln22_fu_418_p2 select_ln21_fu_424_p3 select_ln21_1_fu_432_p3 add_ln22_fu_520_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_33_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_1366",
          "BindInstances": "add_ln36_fu_384_p2 add_ln36_1_fu_389_p2 xor_ln36_fu_411_p2 and_ln36_fu_417_p2 xor_ln36_1_fu_423_p2 select_ln36_fu_429_p3 select_ln36_1_fu_437_p3 add_ln36_2_fu_453_p2 add_ln36_3_fu_459_p2 xor_ln36_2_fu_481_p2 and_ln36_1_fu_487_p2 xor_ln36_3_fu_493_p2 select_ln36_2_fu_499_p3 select_ln36_3_fu_507_p3 add_ln36_4_fu_523_p2 add_ln36_5_fu_529_p2 xor_ln36_4_fu_551_p2 and_ln36_2_fu_557_p2 xor_ln36_5_fu_563_p2 select_ln36_4_fu_569_p3 select_ln36_5_fu_577_p3 add_ln36_6_fu_593_p2 add_ln36_7_fu_599_p2 xor_ln36_6_fu_621_p2 and_ln36_3_fu_627_p2 xor_ln36_7_fu_633_p2 select_ln36_6_fu_639_p3 select_ln36_7_fu_647_p3 add_ln36_8_fu_663_p2 add_ln36_9_fu_669_p2 xor_ln36_8_fu_691_p2 and_ln36_4_fu_697_p2 xor_ln36_9_fu_703_p2 select_ln36_8_fu_709_p3 select_ln36_9_fu_717_p3 add_ln36_10_fu_733_p2 add_ln36_11_fu_739_p2 xor_ln36_10_fu_761_p2 and_ln36_5_fu_767_p2 xor_ln36_11_fu_773_p2 select_ln36_10_fu_779_p3 select_ln36_11_fu_787_p3 add_ln36_12_fu_803_p2 add_ln36_13_fu_809_p2 xor_ln36_12_fu_831_p2 and_ln36_6_fu_837_p2 xor_ln36_13_fu_843_p2 select_ln36_12_fu_849_p3 select_ln36_13_fu_857_p3 add_ln36_14_fu_873_p2 add_ln36_15_fu_879_p2 xor_ln36_14_fu_901_p2 and_ln36_7_fu_907_p2 xor_ln36_15_fu_913_p2 select_ln36_14_fu_919_p3 select_ln36_15_fu_927_p3 add_ln36_16_fu_943_p2 add_ln36_17_fu_949_p2 xor_ln36_16_fu_971_p2 and_ln36_8_fu_977_p2 xor_ln36_17_fu_983_p2 select_ln36_16_fu_989_p3 select_ln36_17_fu_997_p3 add_ln36_18_fu_1013_p2 add_ln36_19_fu_1019_p2 xor_ln36_18_fu_1041_p2 and_ln36_9_fu_1047_p2 xor_ln36_19_fu_1053_p2 select_ln36_18_fu_1059_p3 select_ln36_19_fu_1067_p3 add_ln36_20_fu_1083_p2 add_ln36_21_fu_1089_p2 xor_ln36_20_fu_1111_p2 and_ln36_10_fu_1117_p2 xor_ln36_21_fu_1123_p2 select_ln36_20_fu_1129_p3 select_ln36_21_fu_1137_p3 add_ln36_22_fu_1153_p2 add_ln36_23_fu_1159_p2 xor_ln36_22_fu_1181_p2 and_ln36_11_fu_1187_p2 xor_ln36_23_fu_1193_p2 select_ln36_22_fu_1199_p3 select_ln36_23_fu_1207_p3 add_ln36_24_fu_1223_p2 add_ln36_25_fu_1229_p2 xor_ln36_24_fu_1251_p2 and_ln36_12_fu_1257_p2 xor_ln36_25_fu_1263_p2 select_ln36_24_fu_1269_p3 select_ln36_25_fu_1277_p3 add_ln36_26_fu_1293_p2 add_ln36_27_fu_1299_p2 xor_ln36_26_fu_1321_p2 and_ln36_13_fu_1327_p2 xor_ln36_27_fu_1333_p2 select_ln36_26_fu_1339_p3 select_ln36_27_fu_1347_p3 add_ln36_28_fu_1363_p2 add_ln36_29_fu_1369_p2 xor_ln36_28_fu_1391_p2 and_ln36_14_fu_1397_p2 xor_ln36_29_fu_1403_p2 select_ln36_28_fu_1409_p3 select_ln36_29_fu_1417_p3 add_ln36_30_fu_1433_p2 add_ln36_31_fu_1439_p2 xor_ln36_30_fu_1461_p2 and_ln36_15_fu_1467_p2 xor_ln36_31_fu_1473_p2 select_ln36_30_fu_1479_p3 select_ln36_31_fu_1487_p3 add_ln33_fu_363_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_43_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_1388",
          "BindInstances": "sdiv_38ns_24s_38_42_1_U37 icmp_ln46_fu_4817_p2 icmp_ln46_1_fu_4823_p2 or_ln46_fu_4829_p2 xor_ln46_fu_4835_p2 and_ln46_fu_4841_p2 xor_ln46_1_fu_4847_p2 or_ln46_1_fu_4853_p2 and_ln46_1_fu_4859_p2 select_ln46_fu_4865_p3 or_ln46_2_fu_4873_p2 select_ln46_1_fu_4879_p3 sdiv_38ns_24s_38_42_1_U38 icmp_ln46_2_fu_4933_p2 icmp_ln46_3_fu_4939_p2 or_ln46_3_fu_4945_p2 xor_ln46_2_fu_4951_p2 and_ln46_2_fu_4957_p2 xor_ln46_3_fu_4963_p2 or_ln46_4_fu_4969_p2 and_ln46_3_fu_4975_p2 select_ln46_2_fu_4981_p3 or_ln46_5_fu_4989_p2 select_ln46_3_fu_4995_p3 sdiv_38ns_24s_38_42_1_U39 icmp_ln46_4_fu_5049_p2 icmp_ln46_5_fu_5055_p2 or_ln46_6_fu_5061_p2 xor_ln46_4_fu_5067_p2 and_ln46_4_fu_5073_p2 xor_ln46_5_fu_5079_p2 or_ln46_7_fu_5085_p2 and_ln46_5_fu_5091_p2 select_ln46_4_fu_5097_p3 or_ln46_8_fu_5105_p2 select_ln46_5_fu_5111_p3 sdiv_38ns_24s_38_42_1_U40 icmp_ln46_6_fu_5165_p2 icmp_ln46_7_fu_5171_p2 or_ln46_9_fu_5177_p2 xor_ln46_6_fu_5183_p2 and_ln46_6_fu_5189_p2 xor_ln46_7_fu_5195_p2 or_ln46_10_fu_5201_p2 and_ln46_7_fu_5207_p2 select_ln46_6_fu_5213_p3 or_ln46_11_fu_5221_p2 select_ln46_7_fu_5227_p3 sdiv_38ns_24s_38_42_1_U41 icmp_ln46_8_fu_5281_p2 icmp_ln46_9_fu_5287_p2 or_ln46_12_fu_5293_p2 xor_ln46_8_fu_5299_p2 and_ln46_8_fu_5305_p2 xor_ln46_9_fu_5311_p2 or_ln46_13_fu_5317_p2 and_ln46_9_fu_5323_p2 select_ln46_8_fu_5329_p3 or_ln46_14_fu_5337_p2 select_ln46_9_fu_5343_p3 sdiv_38ns_24s_38_42_1_U42 icmp_ln46_10_fu_5397_p2 icmp_ln46_11_fu_5403_p2 or_ln46_15_fu_5409_p2 xor_ln46_10_fu_5415_p2 and_ln46_10_fu_5421_p2 xor_ln46_11_fu_5427_p2 or_ln46_16_fu_5433_p2 and_ln46_11_fu_5439_p2 select_ln46_10_fu_5445_p3 or_ln46_17_fu_5453_p2 select_ln46_11_fu_5459_p3 sdiv_38ns_24s_38_42_1_U43 icmp_ln46_12_fu_5513_p2 icmp_ln46_13_fu_5519_p2 or_ln46_18_fu_5525_p2 xor_ln46_12_fu_5531_p2 and_ln46_12_fu_5537_p2 xor_ln46_13_fu_5543_p2 or_ln46_19_fu_5549_p2 and_ln46_13_fu_5555_p2 select_ln46_12_fu_5561_p3 or_ln46_20_fu_5569_p2 select_ln46_13_fu_5575_p3 sdiv_38ns_24s_38_42_1_U44 icmp_ln46_14_fu_5629_p2 icmp_ln46_15_fu_5635_p2 or_ln46_21_fu_5641_p2 xor_ln46_14_fu_5647_p2 and_ln46_14_fu_5653_p2 xor_ln46_15_fu_5659_p2 or_ln46_22_fu_5665_p2 and_ln46_15_fu_5671_p2 select_ln46_14_fu_5677_p3 or_ln46_23_fu_5685_p2 select_ln46_15_fu_5691_p3 sdiv_38ns_24s_38_42_1_U45 icmp_ln46_16_fu_5745_p2 icmp_ln46_17_fu_5751_p2 or_ln46_24_fu_5757_p2 xor_ln46_16_fu_5763_p2 and_ln46_16_fu_5769_p2 xor_ln46_17_fu_5775_p2 or_ln46_25_fu_5781_p2 and_ln46_17_fu_5787_p2 select_ln46_16_fu_5793_p3 or_ln46_26_fu_5801_p2 select_ln46_17_fu_5807_p3 sdiv_38ns_24s_38_42_1_U46 icmp_ln46_18_fu_5861_p2 icmp_ln46_19_fu_5867_p2 or_ln46_27_fu_5873_p2 xor_ln46_18_fu_5879_p2 and_ln46_18_fu_5885_p2 xor_ln46_19_fu_5891_p2 or_ln46_28_fu_5897_p2 and_ln46_19_fu_5903_p2 select_ln46_18_fu_5909_p3 or_ln46_29_fu_5917_p2 select_ln46_19_fu_5923_p3 sdiv_38ns_24s_38_42_1_U47 icmp_ln46_20_fu_5977_p2 icmp_ln46_21_fu_5983_p2 or_ln46_30_fu_5989_p2 xor_ln46_20_fu_5995_p2 and_ln46_20_fu_6001_p2 xor_ln46_21_fu_6007_p2 or_ln46_31_fu_6013_p2 and_ln46_21_fu_6019_p2 select_ln46_20_fu_6025_p3 or_ln46_32_fu_6033_p2 select_ln46_21_fu_6039_p3 sdiv_38ns_24s_38_42_1_U48 icmp_ln46_22_fu_6093_p2 icmp_ln46_23_fu_6099_p2 or_ln46_33_fu_6105_p2 xor_ln46_22_fu_6111_p2 and_ln46_22_fu_6117_p2 xor_ln46_23_fu_6123_p2 or_ln46_34_fu_6129_p2 and_ln46_23_fu_6135_p2 select_ln46_22_fu_6141_p3 or_ln46_35_fu_6149_p2 select_ln46_23_fu_6155_p3 sdiv_38ns_24s_38_42_1_U49 icmp_ln46_24_fu_6209_p2 icmp_ln46_25_fu_6215_p2 or_ln46_36_fu_6221_p2 xor_ln46_24_fu_6227_p2 and_ln46_24_fu_6233_p2 xor_ln46_25_fu_6239_p2 or_ln46_37_fu_6245_p2 and_ln46_25_fu_6251_p2 select_ln46_24_fu_6257_p3 or_ln46_38_fu_6265_p2 select_ln46_25_fu_6271_p3 sdiv_38ns_24s_38_42_1_U50 icmp_ln46_26_fu_6325_p2 icmp_ln46_27_fu_6331_p2 or_ln46_39_fu_6337_p2 xor_ln46_26_fu_6343_p2 and_ln46_26_fu_6349_p2 xor_ln46_27_fu_6355_p2 or_ln46_40_fu_6361_p2 and_ln46_27_fu_6367_p2 select_ln46_26_fu_6373_p3 or_ln46_41_fu_6381_p2 select_ln46_27_fu_6387_p3 sdiv_38ns_24s_38_42_1_U51 icmp_ln46_28_fu_6441_p2 icmp_ln46_29_fu_6447_p2 or_ln46_42_fu_6453_p2 xor_ln46_28_fu_6459_p2 and_ln46_28_fu_6465_p2 xor_ln46_29_fu_6471_p2 or_ln46_43_fu_6477_p2 and_ln46_29_fu_6483_p2 select_ln46_28_fu_6489_p3 or_ln46_44_fu_6497_p2 select_ln46_29_fu_6503_p3 sdiv_38ns_24s_38_42_1_U52 icmp_ln46_30_fu_6557_p2 icmp_ln46_31_fu_6563_p2 or_ln46_45_fu_6569_p2 xor_ln46_30_fu_6575_p2 and_ln46_30_fu_6581_p2 xor_ln46_31_fu_6587_p2 or_ln46_46_fu_6593_p2 and_ln46_31_fu_6599_p2 select_ln46_30_fu_6605_p3 or_ln46_47_fu_6613_p2 select_ln46_31_fu_6619_p3 add_ln43_fu_4302_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_55_7",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_1668",
          "BindInstances": "sparsemux_33_4_24_1_1_U330 add_ln58_fu_4203_p2 add_ln58_1_fu_4208_p2 xor_ln58_fu_4230_p2 and_ln58_fu_4236_p2 xor_ln58_1_fu_4242_p2 select_ln58_fu_4248_p3 select_ln58_1_fu_4256_p3 sparsemux_33_4_24_1_1_U331 add_ln58_2_fu_4271_p2 add_ln58_3_fu_4276_p2 xor_ln58_2_fu_4298_p2 and_ln58_1_fu_4304_p2 xor_ln58_3_fu_4310_p2 select_ln58_2_fu_4316_p3 select_ln58_3_fu_4324_p3 sparsemux_33_4_24_1_1_U332 add_ln58_4_fu_4411_p2 add_ln58_5_fu_4417_p2 xor_ln58_4_fu_4439_p2 and_ln58_2_fu_4445_p2 xor_ln58_5_fu_4451_p2 select_ln58_4_fu_4457_p3 select_ln58_5_fu_4465_p3 sparsemux_33_4_24_1_1_U333 add_ln58_6_fu_4552_p2 add_ln58_7_fu_4558_p2 xor_ln58_6_fu_4580_p2 and_ln58_3_fu_4586_p2 xor_ln58_7_fu_4592_p2 select_ln58_6_fu_4598_p3 select_ln58_7_fu_4606_p3 sparsemux_33_4_24_1_1_U334 add_ln58_8_fu_4693_p2 add_ln58_9_fu_4699_p2 xor_ln58_8_fu_4721_p2 and_ln58_4_fu_4727_p2 xor_ln58_9_fu_4733_p2 select_ln58_8_fu_4739_p3 select_ln58_9_fu_4747_p3 sparsemux_33_4_24_1_1_U335 add_ln58_10_fu_4834_p2 add_ln58_11_fu_4840_p2 xor_ln58_10_fu_4862_p2 and_ln58_5_fu_4868_p2 xor_ln58_11_fu_4874_p2 select_ln58_10_fu_4880_p3 select_ln58_11_fu_4888_p3 sparsemux_33_4_24_1_1_U336 add_ln58_12_fu_4975_p2 add_ln58_13_fu_4981_p2 xor_ln58_12_fu_5003_p2 and_ln58_6_fu_5009_p2 xor_ln58_13_fu_5015_p2 select_ln58_12_fu_5021_p3 select_ln58_13_fu_5029_p3 sparsemux_33_4_24_1_1_U337 add_ln58_14_fu_5116_p2 add_ln58_15_fu_5122_p2 xor_ln58_14_fu_5144_p2 and_ln58_7_fu_5150_p2 xor_ln58_15_fu_5156_p2 select_ln58_14_fu_5162_p3 select_ln58_15_fu_5170_p3 sparsemux_33_4_24_1_1_U338 add_ln58_16_fu_5257_p2 add_ln58_17_fu_5263_p2 xor_ln58_16_fu_5285_p2 and_ln58_8_fu_5291_p2 xor_ln58_17_fu_5297_p2 select_ln58_16_fu_5303_p3 select_ln58_17_fu_5311_p3 sparsemux_33_4_24_1_1_U339 add_ln58_18_fu_5398_p2 add_ln58_19_fu_5404_p2 xor_ln58_18_fu_5426_p2 and_ln58_9_fu_5432_p2 xor_ln58_19_fu_5438_p2 select_ln58_18_fu_5444_p3 select_ln58_19_fu_5452_p3 sparsemux_33_4_24_1_1_U340 add_ln58_20_fu_5539_p2 add_ln58_21_fu_5545_p2 xor_ln58_20_fu_5567_p2 and_ln58_10_fu_5573_p2 xor_ln58_21_fu_5579_p2 select_ln58_20_fu_5585_p3 select_ln58_21_fu_5593_p3 sparsemux_33_4_24_1_1_U341 add_ln58_22_fu_5680_p2 add_ln58_23_fu_5686_p2 xor_ln58_22_fu_5708_p2 and_ln58_11_fu_5714_p2 xor_ln58_23_fu_5720_p2 select_ln58_22_fu_5726_p3 select_ln58_23_fu_5734_p3 sparsemux_33_4_24_1_1_U342 add_ln58_24_fu_5821_p2 add_ln58_25_fu_5827_p2 xor_ln58_24_fu_5849_p2 and_ln58_12_fu_5855_p2 xor_ln58_25_fu_5861_p2 select_ln58_24_fu_5867_p3 select_ln58_25_fu_5875_p3 sparsemux_33_4_24_1_1_U343 add_ln58_26_fu_5962_p2 add_ln58_27_fu_5968_p2 xor_ln58_26_fu_5990_p2 and_ln58_13_fu_5996_p2 xor_ln58_27_fu_6002_p2 select_ln58_26_fu_6008_p3 select_ln58_27_fu_6016_p3 sparsemux_33_4_24_1_1_U344 add_ln58_28_fu_6103_p2 add_ln58_29_fu_6109_p2 xor_ln58_28_fu_6131_p2 and_ln58_14_fu_6137_p2 xor_ln58_29_fu_6143_p2 select_ln58_28_fu_6149_p3 select_ln58_29_fu_6157_p3 sparsemux_33_4_24_1_1_U345 add_ln58_30_fu_6244_p2 add_ln58_31_fu_6250_p2 xor_ln58_30_fu_6272_p2 and_ln58_15_fu_6278_p2 xor_ln58_31_fu_6284_p2 select_ln58_30_fu_6290_p3 select_ln58_31_fu_6298_p3 add_ln55_fu_4040_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_65_8",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_1931",
          "BindInstances": "sparsemux_33_4_24_1_1_U606 mul_24s_17s_41_1_1_U622 add_ln68_fu_5755_p2 xor_ln68_fu_5769_p2 and_ln68_fu_5775_p2 icmp_ln68_fu_5799_p2 icmp_ln68_1_fu_5815_p2 icmp_ln68_2_fu_5821_p2 select_ln68_fu_5827_p3 xor_ln68_1_fu_5835_p2 and_ln68_1_fu_5841_p2 select_ln68_1_fu_5847_p3 and_ln68_2_fu_5855_p2 xor_ln68_2_fu_5861_p2 or_ln68_fu_5867_p2 xor_ln68_3_fu_5873_p2 and_ln68_3_fu_5879_p2 and_ln68_4_fu_5885_p2 or_ln68_32_fu_5891_p2 xor_ln68_4_fu_5897_p2 and_ln68_5_fu_5903_p2 select_ln68_2_fu_5909_p3 or_ln68_1_fu_5917_p2 select_ln68_3_fu_5923_p3 sparsemux_33_4_24_1_1_U607 mul_24s_17s_41_1_1_U623 add_ln68_1_fu_5982_p2 xor_ln68_5_fu_5996_p2 and_ln68_6_fu_6002_p2 icmp_ln68_3_fu_6026_p2 icmp_ln68_4_fu_6042_p2 icmp_ln68_5_fu_6048_p2 select_ln68_4_fu_6054_p3 xor_ln68_6_fu_6062_p2 and_ln68_7_fu_6068_p2 select_ln68_5_fu_6074_p3 and_ln68_8_fu_6082_p2 xor_ln68_7_fu_6088_p2 or_ln68_2_fu_6094_p2 xor_ln68_8_fu_6100_p2 and_ln68_9_fu_6106_p2 and_ln68_10_fu_6112_p2 or_ln68_33_fu_6118_p2 xor_ln68_9_fu_6124_p2 and_ln68_11_fu_6130_p2 select_ln68_6_fu_6136_p3 or_ln68_3_fu_6144_p2 select_ln68_7_fu_6150_p3 sparsemux_33_4_24_1_1_U608 mul_24s_17s_41_1_1_U624 add_ln68_2_fu_6209_p2 xor_ln68_10_fu_6223_p2 and_ln68_12_fu_6229_p2 icmp_ln68_6_fu_6253_p2 icmp_ln68_7_fu_6269_p2 icmp_ln68_8_fu_6275_p2 select_ln68_8_fu_6281_p3 xor_ln68_11_fu_6289_p2 and_ln68_13_fu_6295_p2 select_ln68_9_fu_6301_p3 and_ln68_14_fu_6309_p2 xor_ln68_12_fu_6315_p2 or_ln68_4_fu_6321_p2 xor_ln68_13_fu_6327_p2 and_ln68_15_fu_6333_p2 and_ln68_16_fu_6339_p2 or_ln68_34_fu_6345_p2 xor_ln68_14_fu_6351_p2 and_ln68_17_fu_6357_p2 select_ln68_10_fu_6363_p3 or_ln68_5_fu_6371_p2 select_ln68_11_fu_6377_p3 sparsemux_33_4_24_1_1_U609 mul_24s_17s_41_1_1_U625 add_ln68_3_fu_6436_p2 xor_ln68_15_fu_6450_p2 and_ln68_18_fu_6456_p2 icmp_ln68_9_fu_6480_p2 icmp_ln68_10_fu_6496_p2 icmp_ln68_11_fu_6502_p2 select_ln68_12_fu_6508_p3 xor_ln68_16_fu_6516_p2 and_ln68_19_fu_6522_p2 select_ln68_13_fu_6528_p3 and_ln68_20_fu_6536_p2 xor_ln68_17_fu_6542_p2 or_ln68_6_fu_6548_p2 xor_ln68_18_fu_6554_p2 and_ln68_21_fu_6560_p2 and_ln68_22_fu_6566_p2 or_ln68_35_fu_6572_p2 xor_ln68_19_fu_6578_p2 and_ln68_23_fu_6584_p2 select_ln68_14_fu_6590_p3 or_ln68_7_fu_6598_p2 select_ln68_15_fu_6604_p3 sparsemux_33_4_24_1_1_U610 mul_24s_17s_41_1_1_U626 add_ln68_4_fu_6663_p2 xor_ln68_20_fu_6677_p2 and_ln68_24_fu_6683_p2 icmp_ln68_12_fu_6707_p2 icmp_ln68_13_fu_6723_p2 icmp_ln68_14_fu_6729_p2 select_ln68_16_fu_6735_p3 xor_ln68_21_fu_6743_p2 and_ln68_25_fu_6749_p2 select_ln68_17_fu_6755_p3 and_ln68_26_fu_6763_p2 xor_ln68_22_fu_6769_p2 or_ln68_8_fu_6775_p2 xor_ln68_23_fu_6781_p2 and_ln68_27_fu_6787_p2 and_ln68_28_fu_6793_p2 or_ln68_36_fu_6799_p2 xor_ln68_24_fu_6805_p2 and_ln68_29_fu_6811_p2 select_ln68_18_fu_6817_p3 or_ln68_9_fu_6825_p2 select_ln68_19_fu_6831_p3 sparsemux_33_4_24_1_1_U611 mul_24s_17s_41_1_1_U627 add_ln68_5_fu_6890_p2 xor_ln68_25_fu_6904_p2 and_ln68_30_fu_6910_p2 icmp_ln68_15_fu_6934_p2 icmp_ln68_16_fu_6950_p2 icmp_ln68_17_fu_6956_p2 select_ln68_20_fu_6962_p3 xor_ln68_26_fu_6970_p2 and_ln68_31_fu_6976_p2 select_ln68_21_fu_6982_p3 and_ln68_32_fu_6990_p2 xor_ln68_27_fu_6996_p2 or_ln68_10_fu_7002_p2 xor_ln68_28_fu_7008_p2 and_ln68_33_fu_7014_p2 and_ln68_34_fu_7020_p2 or_ln68_37_fu_7026_p2 xor_ln68_29_fu_7032_p2 and_ln68_35_fu_7038_p2 select_ln68_22_fu_7044_p3 or_ln68_11_fu_7052_p2 select_ln68_23_fu_7058_p3 sparsemux_33_4_24_1_1_U612 mul_24s_17s_41_1_1_U628 add_ln68_6_fu_7117_p2 xor_ln68_30_fu_7131_p2 and_ln68_36_fu_7137_p2 icmp_ln68_18_fu_7161_p2 icmp_ln68_19_fu_7177_p2 icmp_ln68_20_fu_7183_p2 select_ln68_24_fu_7189_p3 xor_ln68_31_fu_7197_p2 and_ln68_37_fu_7203_p2 select_ln68_25_fu_7209_p3 and_ln68_38_fu_7217_p2 xor_ln68_32_fu_7223_p2 or_ln68_12_fu_7229_p2 xor_ln68_33_fu_7235_p2 and_ln68_39_fu_7241_p2 and_ln68_40_fu_7247_p2 or_ln68_38_fu_7253_p2 xor_ln68_34_fu_7259_p2 and_ln68_41_fu_7265_p2 select_ln68_26_fu_7271_p3 or_ln68_13_fu_7279_p2 select_ln68_27_fu_7285_p3 sparsemux_33_4_24_1_1_U613 mul_24s_17s_41_1_1_U629 add_ln68_7_fu_7344_p2 xor_ln68_35_fu_7358_p2 and_ln68_42_fu_7364_p2 icmp_ln68_21_fu_7388_p2 icmp_ln68_22_fu_7404_p2 icmp_ln68_23_fu_7410_p2 select_ln68_28_fu_7416_p3 xor_ln68_36_fu_7424_p2 and_ln68_43_fu_7430_p2 select_ln68_29_fu_7436_p3 and_ln68_44_fu_7444_p2 xor_ln68_37_fu_7450_p2 or_ln68_14_fu_7456_p2 xor_ln68_38_fu_7462_p2 and_ln68_45_fu_7468_p2 and_ln68_46_fu_7474_p2 or_ln68_39_fu_7480_p2 xor_ln68_39_fu_7486_p2 and_ln68_47_fu_7492_p2 select_ln68_30_fu_7498_p3 or_ln68_15_fu_7506_p2 select_ln68_31_fu_7512_p3 sparsemux_33_4_24_1_1_U614 mul_24s_17s_41_1_1_U630 add_ln68_8_fu_7571_p2 xor_ln68_40_fu_7585_p2 and_ln68_48_fu_7591_p2 icmp_ln68_24_fu_7615_p2 icmp_ln68_25_fu_7631_p2 icmp_ln68_26_fu_7637_p2 select_ln68_32_fu_7643_p3 xor_ln68_41_fu_7651_p2 and_ln68_49_fu_7657_p2 select_ln68_33_fu_7663_p3 and_ln68_50_fu_7671_p2 xor_ln68_42_fu_7677_p2 or_ln68_16_fu_7683_p2 xor_ln68_43_fu_7689_p2 and_ln68_51_fu_7695_p2 and_ln68_52_fu_7701_p2 or_ln68_40_fu_7707_p2 xor_ln68_44_fu_7713_p2 and_ln68_53_fu_7719_p2 select_ln68_34_fu_7725_p3 or_ln68_17_fu_7733_p2 select_ln68_35_fu_7739_p3 sparsemux_33_4_24_1_1_U615 mul_24s_17s_41_1_1_U631 add_ln68_9_fu_7798_p2 xor_ln68_45_fu_7812_p2 and_ln68_54_fu_7818_p2 icmp_ln68_27_fu_7842_p2 icmp_ln68_28_fu_7858_p2 icmp_ln68_29_fu_7864_p2 select_ln68_36_fu_7870_p3 xor_ln68_46_fu_7878_p2 and_ln68_55_fu_7884_p2 select_ln68_37_fu_7890_p3 and_ln68_56_fu_7898_p2 xor_ln68_47_fu_7904_p2 or_ln68_18_fu_7910_p2 xor_ln68_48_fu_7916_p2 and_ln68_57_fu_7922_p2 and_ln68_58_fu_7928_p2 or_ln68_41_fu_7934_p2 xor_ln68_49_fu_7940_p2 and_ln68_59_fu_7946_p2 select_ln68_38_fu_7952_p3 or_ln68_19_fu_7960_p2 select_ln68_39_fu_7966_p3 sparsemux_33_4_24_1_1_U616 mul_24s_17s_41_1_1_U632 add_ln68_10_fu_8025_p2 xor_ln68_50_fu_8039_p2 and_ln68_60_fu_8045_p2 icmp_ln68_30_fu_8069_p2 icmp_ln68_31_fu_8085_p2 icmp_ln68_32_fu_8091_p2 select_ln68_40_fu_8097_p3 xor_ln68_51_fu_8105_p2 and_ln68_61_fu_8111_p2 select_ln68_41_fu_8117_p3 and_ln68_62_fu_8125_p2 xor_ln68_52_fu_8131_p2 or_ln68_20_fu_8137_p2 xor_ln68_53_fu_8143_p2 and_ln68_63_fu_8149_p2 and_ln68_64_fu_8155_p2 or_ln68_42_fu_8161_p2 xor_ln68_54_fu_8167_p2 and_ln68_65_fu_8173_p2 select_ln68_42_fu_8179_p3 or_ln68_21_fu_8187_p2 select_ln68_43_fu_8193_p3 sparsemux_33_4_24_1_1_U617 mul_24s_17s_41_1_1_U633 add_ln68_11_fu_8252_p2 xor_ln68_55_fu_8266_p2 and_ln68_66_fu_8272_p2 icmp_ln68_33_fu_8296_p2 icmp_ln68_34_fu_8312_p2 icmp_ln68_35_fu_8318_p2 select_ln68_44_fu_8324_p3 xor_ln68_56_fu_8332_p2 and_ln68_67_fu_8338_p2 select_ln68_45_fu_8344_p3 and_ln68_68_fu_8352_p2 xor_ln68_57_fu_8358_p2 or_ln68_22_fu_8364_p2 xor_ln68_58_fu_8370_p2 and_ln68_69_fu_8376_p2 and_ln68_70_fu_8382_p2 or_ln68_43_fu_8388_p2 xor_ln68_59_fu_8394_p2 and_ln68_71_fu_8400_p2 select_ln68_46_fu_8406_p3 or_ln68_23_fu_8414_p2 select_ln68_47_fu_8420_p3 sparsemux_33_4_24_1_1_U618 mul_24s_17s_41_1_1_U634 add_ln68_12_fu_8479_p2 xor_ln68_60_fu_8493_p2 and_ln68_72_fu_8499_p2 icmp_ln68_36_fu_8523_p2 icmp_ln68_37_fu_8539_p2 icmp_ln68_38_fu_8545_p2 select_ln68_48_fu_8551_p3 xor_ln68_61_fu_8559_p2 and_ln68_73_fu_8565_p2 select_ln68_49_fu_8571_p3 and_ln68_74_fu_8579_p2 xor_ln68_62_fu_8585_p2 or_ln68_24_fu_8591_p2 xor_ln68_63_fu_8597_p2 and_ln68_75_fu_8603_p2 and_ln68_76_fu_8609_p2 or_ln68_44_fu_8615_p2 xor_ln68_64_fu_8621_p2 and_ln68_77_fu_8627_p2 select_ln68_50_fu_8633_p3 or_ln68_25_fu_8641_p2 select_ln68_51_fu_8647_p3 sparsemux_33_4_24_1_1_U619 mul_24s_17s_41_1_1_U635 add_ln68_13_fu_8706_p2 xor_ln68_65_fu_8720_p2 and_ln68_78_fu_8726_p2 icmp_ln68_39_fu_8750_p2 icmp_ln68_40_fu_8766_p2 icmp_ln68_41_fu_8772_p2 select_ln68_52_fu_8778_p3 xor_ln68_66_fu_8786_p2 and_ln68_79_fu_8792_p2 select_ln68_53_fu_8798_p3 and_ln68_80_fu_8806_p2 xor_ln68_67_fu_8812_p2 or_ln68_26_fu_8818_p2 xor_ln68_68_fu_8824_p2 and_ln68_81_fu_8830_p2 and_ln68_82_fu_8836_p2 or_ln68_45_fu_8842_p2 xor_ln68_69_fu_8848_p2 and_ln68_83_fu_8854_p2 select_ln68_54_fu_8860_p3 or_ln68_27_fu_8868_p2 select_ln68_55_fu_8874_p3 sparsemux_33_4_24_1_1_U620 mul_24s_17s_41_1_1_U636 add_ln68_14_fu_8933_p2 xor_ln68_70_fu_8947_p2 and_ln68_84_fu_8953_p2 icmp_ln68_42_fu_8977_p2 icmp_ln68_43_fu_8993_p2 icmp_ln68_44_fu_8999_p2 select_ln68_56_fu_9005_p3 xor_ln68_71_fu_9013_p2 and_ln68_85_fu_9019_p2 select_ln68_57_fu_9025_p3 and_ln68_86_fu_9033_p2 xor_ln68_72_fu_9039_p2 or_ln68_28_fu_9045_p2 xor_ln68_73_fu_9051_p2 and_ln68_87_fu_9057_p2 and_ln68_88_fu_9063_p2 or_ln68_46_fu_9069_p2 xor_ln68_74_fu_9075_p2 and_ln68_89_fu_9081_p2 select_ln68_58_fu_9087_p3 or_ln68_29_fu_9095_p2 select_ln68_59_fu_9101_p3 sparsemux_33_4_24_1_1_U621 mul_24s_17s_41_1_1_U637 add_ln68_15_fu_9160_p2 xor_ln68_75_fu_9174_p2 and_ln68_90_fu_9180_p2 icmp_ln68_45_fu_9204_p2 icmp_ln68_46_fu_9220_p2 icmp_ln68_47_fu_9226_p2 select_ln68_60_fu_9232_p3 xor_ln68_76_fu_9240_p2 and_ln68_91_fu_9246_p2 select_ln68_61_fu_9252_p3 and_ln68_92_fu_9260_p2 xor_ln68_77_fu_9266_p2 or_ln68_30_fu_9272_p2 xor_ln68_78_fu_9278_p2 and_ln68_93_fu_9284_p2 and_ln68_94_fu_9290_p2 or_ln68_47_fu_9296_p2 xor_ln68_79_fu_9302_p2 and_ln68_95_fu_9308_p2 select_ln68_62_fu_9314_p3 or_ln68_31_fu_9322_p2 select_ln68_63_fu_9328_p3 add_ln65_fu_4532_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_2211",
          "BindInstances": "icmp_ln72_fu_390_p2 add_ln72_1_fu_396_p2 add_ln72_fu_408_p2 icmp_ln73_fu_414_p2 select_ln72_fu_420_p3 select_ln72_1_fu_428_p3 add_ln75_fu_462_p2 sparsemux_33_4_24_1_1_U915 add_ln73_fu_488_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_33_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_43_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_55_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_65_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1_VITIS_LOOP_22_2",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_33_4": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_4",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "71",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_43_5": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_5",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51220",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_55_7": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_7",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2975",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_65_8": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_65_8",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "447",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "3958",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_9_VITIS_LOOP_73_10",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "64",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "272",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "50330",
          "LatencyAvg": "50330",
          "LatencyWorst": "50330",
          "PipelineII": "50331",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_29_3",
            "TripCount": "256",
            "Latency": "14848",
            "PipelineII": "",
            "PipelineDepth": "58"
          },
          {
            "Name": "VITIS_LOOP_51_6",
            "TripCount": "64",
            "Latency": "2688",
            "PipelineII": "",
            "PipelineDepth": "42"
          }
        ],
        "Area": {
          "BRAM_18K": "322",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "74",
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "53720",
          "AVAIL_FF": "141120",
          "UTIL_FF": "38",
          "LUT": "66050",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "93",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-01 20:07:10 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
