 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:49:38 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[8] (input port clocked by clk)
  Endpoint: mac_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  in_b[8] (in)                            0.000      0.000 r
  U219/ZN (AND2_X2)                       0.050      0.050 r
  U321/ZN (OAI21_X1)                      0.036      0.086 f
  U270/ZN (OAI211_X1)                     0.056      0.142 r
  U378/ZN (INV_X1)                        0.027      0.169 f
  U316/ZN (OAI21_X1)                      0.058      0.228 r
  U215/ZN (OR2_X2)                        0.053      0.281 r
  U254/ZN (AND2_X1)                       0.065      0.346 r
  U389/ZN (NAND2_X1)                      0.044      0.391 f
  U390/ZN (AND2_X1)                       0.043      0.434 f
  U296/ZN (NOR3_X1)                       0.046      0.480 r
  U415/ZN (NAND4_X1)                      0.063      0.543 f
  U333/ZN (OAI211_X1)                     0.084      0.626 r
  U268/Z (BUF_X1)                         0.052      0.678 r
  U480/Z (MUX2_X1)                        0.094      0.772 f
  U507/ZN (OAI21_X1)                      0.053      0.825 r
  U351/ZN (AND2_X1)                       0.050      0.875 r
  U528/ZN (XNOR2_X1)                      0.068      0.943 r
  U529/ZN (INV_X1)                        0.044      0.986 f
  U588/ZN (NAND3_X1)                      0.037      1.024 r
  U229/ZN (AND2_X1)                       0.049      1.073 r
  U234/ZN (AND3_X2)                       0.074      1.147 r
  U628/ZN (OAI211_X1)                     0.047      1.194 f
  U343/ZN (NAND3_X1)                      0.043      1.237 r
  U661/ZN (NOR3_X1)                       0.033      1.269 f
  U662/ZN (OR2_X2)                        0.078      1.347 f
  U742/ZN (OR2_X1)                        0.071      1.418 f
  U743/ZN (OAI21_X1)                      0.030      1.449 r
  mac_out[0] (out)                        0.002      1.450 r
  data arrival time                                  1.450

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.450
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.450


1
