/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jun 18 03:52:59 2010
 *                 MD5 Checksum         f68c8d1869eaf4c070ec2a58d018b385
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_AON_CTRL_H__
#define BCHP_AON_CTRL_H__

/***************************************************************************
 *AON_CTRL - AON Control Registers
 ***************************************************************************/
#define BCHP_AON_CTRL_RESET_CTRL                 0x00401000 /* Reset Control register for AON */
#define BCHP_AON_CTRL_PM_CTRL                    0x00401004 /* Control register for Power Controller */
#define BCHP_AON_CTRL_PM_STATUS                  0x00401008 /* Status register for Power Controller */
#define BCHP_AON_CTRL_PM_IRQ_INPUT_STATUS        0x0040100c /* Power Management IRQ input status */
#define BCHP_AON_CTRL_PM_MIPS_WAIT_COUNT         0x00401010 /* Power Management Wait counter in place of Wait for MIPS IRQ */
#define BCHP_AON_CTRL_PM_S3_STANDBY_TIMER        0x00401014 /* Deep Standby Assertion Timer */
#define BCHP_AON_CTRL_PM_S3_WAKEUP_TIMER         0x00401018 /* Deep Standby Wakeup Timer */
#define BCHP_AON_CTRL_HASH_VALUE_0               0x0040101c /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_1               0x00401020 /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_2               0x00401024 /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_3               0x00401028 /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_4               0x0040102c /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_5               0x00401030 /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_6               0x00401034 /* DRAM Hash Value */
#define BCHP_AON_CTRL_HASH_VALUE_7               0x00401038 /* DRAM Hash Value */
#define BCHP_AON_CTRL_DRAM_START_0               0x0040103c /* DRAM Start Address 0 */
#define BCHP_AON_CTRL_DRAM_END_0                 0x00401040 /* DRAM End Address 0 */
#define BCHP_AON_CTRL_DRAM_START_1               0x00401044 /* DRAM Start Address 1 */
#define BCHP_AON_CTRL_DRAM_END_1                 0x00401048 /* DRAM End Address 1 */
#define BCHP_AON_CTRL_DRAM_START_2               0x0040104c /* DRAM Start Address 2 */
#define BCHP_AON_CTRL_DRAM_END_2                 0x00401050 /* DRAM End Address 2 */
#define BCHP_AON_CTRL_DRAM_START_3               0x00401054 /* DRAM Start Address 3 */
#define BCHP_AON_CTRL_DRAM_END_3                 0x00401058 /* DRAM End Address 3 */
#define BCHP_AON_CTRL_DRAM_START_4               0x0040105c /* DRAM Start Address 4 */
#define BCHP_AON_CTRL_DRAM_END_4                 0x00401060 /* DRAM End Address 4 */
#define BCHP_AON_CTRL_DRAM_START_5               0x00401064 /* DRAM Start Address 5 */
#define BCHP_AON_CTRL_DRAM_END_5                 0x00401068 /* DRAM End Address 5 */
#define BCHP_AON_CTRL_DRAM_START_6               0x0040106c /* DRAM Start Address 6 */
#define BCHP_AON_CTRL_DRAM_END_6                 0x00401070 /* DRAM End Address 6 */
#define BCHP_AON_CTRL_DRAM_START_7               0x00401074 /* DRAM Start Address 7 */
#define BCHP_AON_CTRL_DRAM_END_7                 0x00401078 /* DRAM End Address 7 */
#define BCHP_AON_CTRL_RESET_HISTORY              0x0040107c /* Reset History Register For AON */
#define BCHP_AON_CTRL_STRAP_VALUE_0              0x00401080 /* Strapping values */
#define BCHP_AON_CTRL_STRAP_VALUE_1              0x00401084 /* Strapping values */
#define BCHP_AON_CTRL_TEST_MODE_CTRL             0x00401088 /* Test_mode control register */
#define BCHP_AON_CTRL_TEST_MODE                  0x0040108c /* Register source for test_mode */
#define BCHP_AON_CTRL_SUB_TEST_MODE              0x00401090 /* Register source for sub_test_mode */
#define BCHP_AON_CTRL_LATCHED_TEST_MODE          0x00401094 /* Final latched testmode value */
#define BCHP_AON_CTRL_LATCHED_SUB_TEST_MODE      0x00401098 /* Final latched sub-testmode value */
#define BCHP_AON_CTRL_HLCD_CTRL                  0x0040109c /* HW LED Clock Driver Control */
#define BCHP_AON_CTRL_SECOND_FRACTION_COUNTER    0x004010a0 /* Second Fraction Counter Initial value */
#define BCHP_AON_CTRL_TIME_COUNTER               0x004010a4 /* Hour/Minute Counter Initial value */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0           0x004010a8 /* Digit Code for digit 0, 1, 2, 3 */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1           0x004010ac /* Digit Code for digit 4, 5, 6, 7 */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2           0x004010b0 /* Digit Code for digit 8, 9 */
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET      0x004010b4 /* Hour MSD/LSD and minute MSD/LSD address offset */
#define BCHP_AON_CTRL_LED_STATUS_CTRL            0x004010b8 /* LED status control */
#define BCHP_AON_CTRL_SPARE_CTRL_0               0x004010bc /* Spare control bits reserved for future use */
#define BCHP_AON_CTRL_SPARE_CTRL_1               0x004010c0 /* Spare control bits reserved for future use */
#define BCHP_AON_CTRL_PM_FAST_PWRDN_PRECHARGE    0x004010c4 /* Control register for Power Controller */

/***************************************************************************
 *RESET_CTRL - Reset Control register for AON
 ***************************************************************************/
/* AON_CTRL :: RESET_CTRL :: reserved0 [31:01] */
#define BCHP_AON_CTRL_RESET_CTRL_reserved0_MASK                    0xfffffffe
#define BCHP_AON_CTRL_RESET_CTRL_reserved0_SHIFT                   1

/* AON_CTRL :: RESET_CTRL :: clear_reset_history [00:00] */
#define BCHP_AON_CTRL_RESET_CTRL_clear_reset_history_MASK          0x00000001
#define BCHP_AON_CTRL_RESET_CTRL_clear_reset_history_SHIFT         0

/***************************************************************************
 *PM_CTRL - Control register for Power Controller
 ***************************************************************************/
/* AON_CTRL :: PM_CTRL :: reserved0 [31:07] */
#define BCHP_AON_CTRL_PM_CTRL_reserved0_MASK                       0xffffff80
#define BCHP_AON_CTRL_PM_CTRL_reserved0_SHIFT                      7

/* AON_CTRL :: PM_CTRL :: pm_fast_power_down [06:06] */
#define BCHP_AON_CTRL_PM_CTRL_pm_fast_power_down_MASK              0x00000040
#define BCHP_AON_CTRL_PM_CTRL_pm_fast_power_down_SHIFT             6

/* AON_CTRL :: PM_CTRL :: pm_warm_boot [05:05] */
#define BCHP_AON_CTRL_PM_CTRL_pm_warm_boot_MASK                    0x00000020
#define BCHP_AON_CTRL_PM_CTRL_pm_warm_boot_SHIFT                   5

/* AON_CTRL :: PM_CTRL :: pm_deep_standby [04:04] */
#define BCHP_AON_CTRL_PM_CTRL_pm_deep_standby_MASK                 0x00000010
#define BCHP_AON_CTRL_PM_CTRL_pm_deep_standby_SHIFT                4

/* AON_CTRL :: PM_CTRL :: pm_clk_divider_reset_en [03:03] */
#define BCHP_AON_CTRL_PM_CTRL_pm_clk_divider_reset_en_MASK         0x00000008
#define BCHP_AON_CTRL_PM_CTRL_pm_clk_divider_reset_en_SHIFT        3

/* AON_CTRL :: PM_CTRL :: pm_use_mips_ready_ctrl [02:02] */
#define BCHP_AON_CTRL_PM_CTRL_pm_use_mips_ready_ctrl_MASK          0x00000004
#define BCHP_AON_CTRL_PM_CTRL_pm_use_mips_ready_ctrl_SHIFT         2

/* AON_CTRL :: PM_CTRL :: pm_enable_pll_pwrdn [01:01] */
#define BCHP_AON_CTRL_PM_CTRL_pm_enable_pll_pwrdn_MASK             0x00000002
#define BCHP_AON_CTRL_PM_CTRL_pm_enable_pll_pwrdn_SHIFT            1

/* AON_CTRL :: PM_CTRL :: pm_start_pwrdn [00:00] */
#define BCHP_AON_CTRL_PM_CTRL_pm_start_pwrdn_MASK                  0x00000001
#define BCHP_AON_CTRL_PM_CTRL_pm_start_pwrdn_SHIFT                 0

/***************************************************************************
 *PM_STATUS - Status register for Power Controller
 ***************************************************************************/
/* AON_CTRL :: PM_STATUS :: pm_wait_count_upper_bits [31:22] */
#define BCHP_AON_CTRL_PM_STATUS_pm_wait_count_upper_bits_MASK      0xffc00000
#define BCHP_AON_CTRL_PM_STATUS_pm_wait_count_upper_bits_SHIFT     22

/* AON_CTRL :: PM_STATUS :: pm_wait_counter_active [21:21] */
#define BCHP_AON_CTRL_PM_STATUS_pm_wait_counter_active_MASK        0x00200000
#define BCHP_AON_CTRL_PM_STATUS_pm_wait_counter_active_SHIFT       21

/* AON_CTRL :: PM_STATUS :: pm_led_out [20:20] */
#define BCHP_AON_CTRL_PM_STATUS_pm_led_out_MASK                    0x00100000
#define BCHP_AON_CTRL_PM_STATUS_pm_led_out_SHIFT                   20

/* AON_CTRL :: PM_STATUS :: pm_standby [19:19] */
#define BCHP_AON_CTRL_PM_STATUS_pm_standby_MASK                    0x00080000
#define BCHP_AON_CTRL_PM_STATUS_pm_standby_SHIFT                   19

/* AON_CTRL :: PM_STATUS :: pm_ignore_inputs [18:18] */
#define BCHP_AON_CTRL_PM_STATUS_pm_ignore_inputs_MASK              0x00040000
#define BCHP_AON_CTRL_PM_STATUS_pm_ignore_inputs_SHIFT             18

/* AON_CTRL :: PM_STATUS :: pm_rst_clock_div [17:17] */
#define BCHP_AON_CTRL_PM_STATUS_pm_rst_clock_div_MASK              0x00020000
#define BCHP_AON_CTRL_PM_STATUS_pm_rst_clock_div_SHIFT             17

/* AON_CTRL :: PM_STATUS :: pm_pwrdn_pll_req [16:16] */
#define BCHP_AON_CTRL_PM_STATUS_pm_pwrdn_pll_req_MASK              0x00010000
#define BCHP_AON_CTRL_PM_STATUS_pm_pwrdn_pll_req_SHIFT             16

/* AON_CTRL :: PM_STATUS :: pm_dis_osc_clocks [15:15] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_osc_clocks_MASK             0x00008000
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_osc_clocks_SHIFT            15

/* AON_CTRL :: PM_STATUS :: pm_dis_cml_clocks [14:14] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_cml_clocks_MASK             0x00004000
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_cml_clocks_SHIFT            14

/* AON_CTRL :: PM_STATUS :: pm_dis_all_clocks [13:13] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_all_clocks_MASK             0x00002000
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_all_clocks_SHIFT            13

/* AON_CTRL :: PM_STATUS :: pm_dphy_standby [12:12] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dphy_standby_MASK               0x00001000
#define BCHP_AON_CTRL_PM_STATUS_pm_dphy_standby_SHIFT              12

/* AON_CTRL :: PM_STATUS :: pm_dis_cpu_clock [11:11] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_cpu_clock_MASK              0x00000800
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_cpu_clock_SHIFT             11

/* AON_CTRL :: PM_STATUS :: pm_dis_avd_rptd_clock [10:10] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_avd_rptd_clock_MASK         0x00000400
#define BCHP_AON_CTRL_PM_STATUS_pm_dis_avd_rptd_clock_SHIFT        10

/* AON_CTRL :: PM_STATUS :: pm_power_ctrl_disable [09:09] */
#define BCHP_AON_CTRL_PM_STATUS_pm_power_ctrl_disable_MASK         0x00000200
#define BCHP_AON_CTRL_PM_STATUS_pm_power_ctrl_disable_SHIFT        9

/* AON_CTRL :: PM_STATUS :: pm_pll_lock [08:08] */
#define BCHP_AON_CTRL_PM_STATUS_pm_pll_lock_MASK                   0x00000100
#define BCHP_AON_CTRL_PM_STATUS_pm_pll_lock_SHIFT                  8

/* AON_CTRL :: PM_STATUS :: pm_dram_ready_for_pwrdn [07:07] */
#define BCHP_AON_CTRL_PM_STATUS_pm_dram_ready_for_pwrdn_MASK       0x00000080
#define BCHP_AON_CTRL_PM_STATUS_pm_dram_ready_for_pwrdn_SHIFT      7

/* AON_CTRL :: PM_STATUS :: pm_bsp_ready_for_pwrdn [06:06] */
#define BCHP_AON_CTRL_PM_STATUS_pm_bsp_ready_for_pwrdn_MASK        0x00000040
#define BCHP_AON_CTRL_PM_STATUS_pm_bsp_ready_for_pwrdn_SHIFT       6

/* AON_CTRL :: PM_STATUS :: pm_mips_ready_for_pwrdn [05:05] */
#define BCHP_AON_CTRL_PM_STATUS_pm_mips_ready_for_pwrdn_MASK       0x00000020
#define BCHP_AON_CTRL_PM_STATUS_pm_mips_ready_for_pwrdn_SHIFT      5

/* AON_CTRL :: PM_STATUS :: pm_sec_avd_rptd_clk_disable [04:04] */
#define BCHP_AON_CTRL_PM_STATUS_pm_sec_avd_rptd_clk_disable_MASK   0x00000010
#define BCHP_AON_CTRL_PM_STATUS_pm_sec_avd_rptd_clk_disable_SHIFT  4

/* AON_CTRL :: PM_STATUS :: pm_state [03:00] */
#define BCHP_AON_CTRL_PM_STATUS_pm_state_MASK                      0x0000000f
#define BCHP_AON_CTRL_PM_STATUS_pm_state_SHIFT                     0
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_ACTIVE                 0
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_PWRDN_RDY              1
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DISABLE_AVD_RPTD       2
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DISABLE_CPU            3
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_FAST_PWRDN             4
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_ASSERT_DPHY_STANDBY    5
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_TRANSITION_TO_STANDBY  6
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_STANDBY                7
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_STANDBY_WITH_PLLS_ON   8
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_RESET_216_108_CLKS     9
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_TRANSITION_TO_ACTIVE   10
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DEEP_STANDBY_ENTRY_S1  11
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DEEP_STANDBY_ENTRY_S2  12
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DEEP_STANDBY           13
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DEEP_STANDBY_EXIT_S1   14
#define BCHP_AON_CTRL_PM_STATUS_pm_state_PM_DEEP_STANDBY_EXIT_S2   15

/***************************************************************************
 *PM_IRQ_INPUT_STATUS - Power Management IRQ input status
 ***************************************************************************/
/* AON_CTRL :: PM_IRQ_INPUT_STATUS :: pm_irq_input_status [31:00] */
#define BCHP_AON_CTRL_PM_IRQ_INPUT_STATUS_pm_irq_input_status_MASK 0xffffffff
#define BCHP_AON_CTRL_PM_IRQ_INPUT_STATUS_pm_irq_input_status_SHIFT 0

/***************************************************************************
 *PM_MIPS_WAIT_COUNT - Power Management Wait counter in place of Wait for MIPS IRQ
 ***************************************************************************/
/* AON_CTRL :: PM_MIPS_WAIT_COUNT :: reserved0 [31:16] */
#define BCHP_AON_CTRL_PM_MIPS_WAIT_COUNT_reserved0_MASK            0xffff0000
#define BCHP_AON_CTRL_PM_MIPS_WAIT_COUNT_reserved0_SHIFT           16

/* AON_CTRL :: PM_MIPS_WAIT_COUNT :: counter_start_value [15:00] */
#define BCHP_AON_CTRL_PM_MIPS_WAIT_COUNT_counter_start_value_MASK  0x0000ffff
#define BCHP_AON_CTRL_PM_MIPS_WAIT_COUNT_counter_start_value_SHIFT 0

/***************************************************************************
 *PM_S3_STANDBY_TIMER - Deep Standby Assertion Timer
 ***************************************************************************/
/* AON_CTRL :: PM_S3_STANDBY_TIMER :: reserved0 [31:27] */
#define BCHP_AON_CTRL_PM_S3_STANDBY_TIMER_reserved0_MASK           0xf8000000
#define BCHP_AON_CTRL_PM_S3_STANDBY_TIMER_reserved0_SHIFT          27

/* AON_CTRL :: PM_S3_STANDBY_TIMER :: counter_start_value [26:00] */
#define BCHP_AON_CTRL_PM_S3_STANDBY_TIMER_counter_start_value_MASK 0x07ffffff
#define BCHP_AON_CTRL_PM_S3_STANDBY_TIMER_counter_start_value_SHIFT 0

/***************************************************************************
 *PM_S3_WAKEUP_TIMER - Deep Standby Wakeup Timer
 ***************************************************************************/
/* AON_CTRL :: PM_S3_WAKEUP_TIMER :: reserved0 [31:27] */
#define BCHP_AON_CTRL_PM_S3_WAKEUP_TIMER_reserved0_MASK            0xf8000000
#define BCHP_AON_CTRL_PM_S3_WAKEUP_TIMER_reserved0_SHIFT           27

/* AON_CTRL :: PM_S3_WAKEUP_TIMER :: counter_start_value [26:00] */
#define BCHP_AON_CTRL_PM_S3_WAKEUP_TIMER_counter_start_value_MASK  0x07ffffff
#define BCHP_AON_CTRL_PM_S3_WAKEUP_TIMER_counter_start_value_SHIFT 0

/***************************************************************************
 *HASH_VALUE_0 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_0 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_0_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_0_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_1 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_1 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_1_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_1_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_2 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_2 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_2_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_2_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_3 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_3 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_3_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_3_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_4 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_4 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_4_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_4_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_5 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_5 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_5_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_5_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_6 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_6 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_6_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_6_hash_value_SHIFT                0

/***************************************************************************
 *HASH_VALUE_7 - DRAM Hash Value
 ***************************************************************************/
/* AON_CTRL :: HASH_VALUE_7 :: hash_value [31:00] */
#define BCHP_AON_CTRL_HASH_VALUE_7_hash_value_MASK                 0xffffffff
#define BCHP_AON_CTRL_HASH_VALUE_7_hash_value_SHIFT                0

/***************************************************************************
 *DRAM_START_0 - DRAM Start Address 0
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_0 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_0_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_0_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_0 - DRAM End Address 0
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_0 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_0_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_0_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_1 - DRAM Start Address 1
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_1 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_1_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_1_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_1 - DRAM End Address 1
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_1 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_1_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_1_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_2 - DRAM Start Address 2
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_2 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_2_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_2_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_2 - DRAM End Address 2
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_2 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_2_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_2_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_3 - DRAM Start Address 3
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_3 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_3_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_3_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_3 - DRAM End Address 3
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_3 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_3_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_3_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_4 - DRAM Start Address 4
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_4 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_4_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_4_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_4 - DRAM End Address 4
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_4 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_4_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_4_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_5 - DRAM Start Address 5
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_5 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_5_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_5_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_5 - DRAM End Address 5
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_5 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_5_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_5_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_6 - DRAM Start Address 6
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_6 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_6_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_6_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_6 - DRAM End Address 6
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_6 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_6_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_6_dram_end_SHIFT                    0

/***************************************************************************
 *DRAM_START_7 - DRAM Start Address 7
 ***************************************************************************/
/* AON_CTRL :: DRAM_START_7 :: dram_start [31:00] */
#define BCHP_AON_CTRL_DRAM_START_7_dram_start_MASK                 0xffffffff
#define BCHP_AON_CTRL_DRAM_START_7_dram_start_SHIFT                0

/***************************************************************************
 *DRAM_END_7 - DRAM End Address 7
 ***************************************************************************/
/* AON_CTRL :: DRAM_END_7 :: dram_end [31:00] */
#define BCHP_AON_CTRL_DRAM_END_7_dram_end_MASK                     0xffffffff
#define BCHP_AON_CTRL_DRAM_END_7_dram_end_SHIFT                    0

/***************************************************************************
 *RESET_HISTORY - Reset History Register For AON
 ***************************************************************************/
/* AON_CTRL :: RESET_HISTORY :: reserved0 [31:04] */
#define BCHP_AON_CTRL_RESET_HISTORY_reserved0_MASK                 0xfffffff0
#define BCHP_AON_CTRL_RESET_HISTORY_reserved0_SHIFT                4

/* AON_CTRL :: RESET_HISTORY :: s3_wakeup_reset [03:03] */
#define BCHP_AON_CTRL_RESET_HISTORY_s3_wakeup_reset_MASK           0x00000008
#define BCHP_AON_CTRL_RESET_HISTORY_s3_wakeup_reset_SHIFT          3

/* AON_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_AON_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK    0x00000004
#define BCHP_AON_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT   2

/* AON_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_AON_CTRL_RESET_HISTORY_main_chip_reset_input_MASK     0x00000002
#define BCHP_AON_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT    1

/* AON_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_AON_CTRL_RESET_HISTORY_power_on_reset_MASK            0x00000001
#define BCHP_AON_CTRL_RESET_HISTORY_power_on_reset_SHIFT           0

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_14 [31:31] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_14_MASK            0x80000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_14_SHIFT           31

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_13 [30:30] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_13_MASK            0x40000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_13_SHIFT           30

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_12 [29:29] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_12_MASK            0x20000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_12_SHIFT           29

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_11 [28:28] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_11_MASK            0x10000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_11_SHIFT           28

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_10 [27:27] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_10_MASK            0x08000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_10_SHIFT           27

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_9 [26:26] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_9_MASK             0x04000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_9_SHIFT            26

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_8 [25:25] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_8_MASK             0x02000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_8_SHIFT            25

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_7 [24:24] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_7_MASK             0x01000000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_7_SHIFT            24

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_6 [23:23] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_6_MASK             0x00800000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_6_SHIFT            23

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_5 [22:22] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_5_MASK             0x00400000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_5_SHIFT            22

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_4 [21:21] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_4_MASK             0x00200000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_4_SHIFT            21

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_3 [20:20] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_3_MASK             0x00100000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_3_SHIFT            20

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_2 [19:19] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_2_MASK             0x00080000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_2_SHIFT            19

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_1 [18:18] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_1_MASK             0x00040000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_1_SHIFT            18

/* AON_CTRL :: STRAP_VALUE_0 :: strap_spare_0 [17:17] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_0_MASK             0x00020000
#define BCHP_AON_CTRL_STRAP_VALUE_0_strap_spare_0_SHIFT            17

/* AON_CTRL :: STRAP_VALUE_0 :: reset_outb_def_val [16:16] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_reset_outb_def_val_MASK        0x00010000
#define BCHP_AON_CTRL_STRAP_VALUE_0_reset_outb_def_val_SHIFT       16

/* AON_CTRL :: STRAP_VALUE_0 :: ebi_boot_memory [15:15] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_ebi_boot_memory_MASK           0x00008000
#define BCHP_AON_CTRL_STRAP_VALUE_0_ebi_boot_memory_SHIFT          15

/* AON_CTRL :: STRAP_VALUE_0 :: boot_shape [14:11] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_boot_shape_MASK                0x00007800
#define BCHP_AON_CTRL_STRAP_VALUE_0_boot_shape_SHIFT               11

/* AON_CTRL :: STRAP_VALUE_0 :: system_big_endian [10:10] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_system_big_endian_MASK         0x00000400
#define BCHP_AON_CTRL_STRAP_VALUE_0_system_big_endian_SHIFT        10

/* AON_CTRL :: STRAP_VALUE_0 :: xcore_bias [09:06] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_xcore_bias_MASK                0x000003c0
#define BCHP_AON_CTRL_STRAP_VALUE_0_xcore_bias_SHIFT               6

/* AON_CTRL :: STRAP_VALUE_0 :: rsvd [05:02] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_rsvd_MASK                      0x0000003c
#define BCHP_AON_CTRL_STRAP_VALUE_0_rsvd_SHIFT                     2

/* AON_CTRL :: STRAP_VALUE_0 :: docsis_spi_passthru [01:01] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_docsis_spi_passthru_MASK       0x00000002
#define BCHP_AON_CTRL_STRAP_VALUE_0_docsis_spi_passthru_SHIFT      1

/* AON_CTRL :: STRAP_VALUE_0 :: xtal_highpass_up [00:00] */
#define BCHP_AON_CTRL_STRAP_VALUE_0_xtal_highpass_up_MASK          0x00000001
#define BCHP_AON_CTRL_STRAP_VALUE_0_xtal_highpass_up_SHIFT         0

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_31 [31:31] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_31_MASK            0x80000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_31_SHIFT           31

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_30 [30:30] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_30_MASK            0x40000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_30_SHIFT           30

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_29 [29:29] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_29_MASK            0x20000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_29_SHIFT           29

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_28 [28:28] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_28_MASK            0x10000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_28_SHIFT           28

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_27 [27:27] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_27_MASK            0x08000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_27_SHIFT           27

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_26 [26:26] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_26_MASK            0x04000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_26_SHIFT           26

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_25 [25:25] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_25_MASK            0x02000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_25_SHIFT           25

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_24 [24:24] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_24_MASK            0x01000000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_24_SHIFT           24

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_23 [23:23] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_23_MASK            0x00800000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_23_SHIFT           23

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_22 [22:22] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_22_MASK            0x00400000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_22_SHIFT           22

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_21 [21:21] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_21_MASK            0x00200000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_21_SHIFT           21

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_20 [20:20] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_20_MASK            0x00100000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_20_SHIFT           20

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_19 [19:19] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_19_MASK            0x00080000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_19_SHIFT           19

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_18 [18:18] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_18_MASK            0x00040000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_18_SHIFT           18

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_17 [17:17] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_17_MASK            0x00020000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_17_SHIFT           17

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_16 [16:16] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_16_MASK            0x00010000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_16_SHIFT           16

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_15 [15:15] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_15_MASK            0x00008000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_15_SHIFT           15

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_14 [14:14] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_14_MASK            0x00004000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_14_SHIFT           14

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_13 [13:13] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_13_MASK            0x00002000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_13_SHIFT           13

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_12 [12:12] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_12_MASK            0x00001000
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_12_SHIFT           12

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_11 [11:11] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_11_MASK            0x00000800
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_11_SHIFT           11

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_10 [10:10] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_10_MASK            0x00000400
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_10_SHIFT           10

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_9 [09:09] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_9_MASK             0x00000200
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_9_SHIFT            9

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_8 [08:08] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_8_MASK             0x00000100
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_8_SHIFT            8

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_7 [07:07] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_7_MASK             0x00000080
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_7_SHIFT            7

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_6 [06:06] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_6_MASK             0x00000040
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_6_SHIFT            6

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_5 [05:05] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_5_MASK             0x00000020
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_5_SHIFT            5

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_4 [04:04] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_4_MASK             0x00000010
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_4_SHIFT            4

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_3 [03:03] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_3_MASK             0x00000008
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_3_SHIFT            3

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_2 [02:02] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_2_MASK             0x00000004
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_2_SHIFT            2

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_1 [01:01] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_1_MASK             0x00000002
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_1_SHIFT            1

/* AON_CTRL :: STRAP_VALUE_1 :: strap_spare_0 [00:00] */
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_0_MASK             0x00000001
#define BCHP_AON_CTRL_STRAP_VALUE_1_strap_spare_0_SHIFT            0

/***************************************************************************
 *TEST_MODE_CTRL - Test_mode control register
 ***************************************************************************/
/* AON_CTRL :: TEST_MODE_CTRL :: reserved0 [31:01] */
#define BCHP_AON_CTRL_TEST_MODE_CTRL_reserved0_MASK                0xfffffffe
#define BCHP_AON_CTRL_TEST_MODE_CTRL_reserved0_SHIFT               1

/* AON_CTRL :: TEST_MODE_CTRL :: use_test_mode_reg_src [00:00] */
#define BCHP_AON_CTRL_TEST_MODE_CTRL_use_test_mode_reg_src_MASK    0x00000001
#define BCHP_AON_CTRL_TEST_MODE_CTRL_use_test_mode_reg_src_SHIFT   0

/***************************************************************************
 *TEST_MODE - Register source for test_mode
 ***************************************************************************/
/* AON_CTRL :: TEST_MODE :: reserved0 [31:04] */
#define BCHP_AON_CTRL_TEST_MODE_reserved0_MASK                     0xfffffff0
#define BCHP_AON_CTRL_TEST_MODE_reserved0_SHIFT                    4

/* AON_CTRL :: TEST_MODE :: test_mode [03:00] */
#define BCHP_AON_CTRL_TEST_MODE_test_mode_MASK                     0x0000000f
#define BCHP_AON_CTRL_TEST_MODE_test_mode_SHIFT                    0

/***************************************************************************
 *SUB_TEST_MODE - Register source for sub_test_mode
 ***************************************************************************/
/* AON_CTRL :: SUB_TEST_MODE :: reserved0 [31:09] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_reserved0_MASK                 0xfffffe00
#define BCHP_AON_CTRL_SUB_TEST_MODE_reserved0_SHIFT                9

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_spare_1 [08:08] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_spare_1_MASK     0x00000100
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_spare_1_SHIFT    8

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_spare_0 [07:07] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_spare_0_MASK     0x00000080
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_spare_0_SHIFT    7

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_ecc_disable [06:06] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_ecc_disable_MASK 0x00000040
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_ecc_disable_SHIFT 6

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_fast_tspi [05:05] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_fast_tspi_MASK   0x00000020
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_fast_tspi_SHIFT  5

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_hold_mips_in_reset [04:04] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_hold_mips_in_reset_MASK 0x00000010
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_hold_mips_in_reset_SHIFT 4

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_spi_slave_enable [03:03] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_spi_slave_enable_MASK 0x00000008
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_spi_slave_enable_SHIFT 3

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_extend_reset [02:02] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_extend_reset_MASK 0x00000004
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_extend_reset_SHIFT 2

/* AON_CTRL :: SUB_TEST_MODE :: sub_test_mode_bsp_debug [01:00] */
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_bsp_debug_MASK   0x00000003
#define BCHP_AON_CTRL_SUB_TEST_MODE_sub_test_mode_bsp_debug_SHIFT  0

/***************************************************************************
 *LATCHED_TEST_MODE - Final latched testmode value
 ***************************************************************************/
/* AON_CTRL :: LATCHED_TEST_MODE :: latched_test_mode [31:00] */
#define BCHP_AON_CTRL_LATCHED_TEST_MODE_latched_test_mode_MASK     0xffffffff
#define BCHP_AON_CTRL_LATCHED_TEST_MODE_latched_test_mode_SHIFT    0

/***************************************************************************
 *LATCHED_SUB_TEST_MODE - Final latched sub-testmode value
 ***************************************************************************/
/* AON_CTRL :: LATCHED_SUB_TEST_MODE :: latched_sub_test_mode [31:00] */
#define BCHP_AON_CTRL_LATCHED_SUB_TEST_MODE_latched_sub_test_mode_MASK 0xffffffff
#define BCHP_AON_CTRL_LATCHED_SUB_TEST_MODE_latched_sub_test_mode_SHIFT 0

/***************************************************************************
 *HLCD_CTRL - HW LED Clock Driver Control
 ***************************************************************************/
/* AON_CTRL :: HLCD_CTRL :: reserved0 [31:02] */
#define BCHP_AON_CTRL_HLCD_CTRL_reserved0_MASK                     0xfffffffc
#define BCHP_AON_CTRL_HLCD_CTRL_reserved0_SHIFT                    2

/* AON_CTRL :: HLCD_CTRL :: hlcd_enable_status [01:01] */
#define BCHP_AON_CTRL_HLCD_CTRL_hlcd_enable_status_MASK            0x00000002
#define BCHP_AON_CTRL_HLCD_CTRL_hlcd_enable_status_SHIFT           1

/* AON_CTRL :: HLCD_CTRL :: hlcd_enable [00:00] */
#define BCHP_AON_CTRL_HLCD_CTRL_hlcd_enable_MASK                   0x00000001
#define BCHP_AON_CTRL_HLCD_CTRL_hlcd_enable_SHIFT                  0

/***************************************************************************
 *SECOND_FRACTION_COUNTER - Second Fraction Counter Initial value
 ***************************************************************************/
/* AON_CTRL :: SECOND_FRACTION_COUNTER :: reserved0 [31:25] */
#define BCHP_AON_CTRL_SECOND_FRACTION_COUNTER_reserved0_MASK       0xfe000000
#define BCHP_AON_CTRL_SECOND_FRACTION_COUNTER_reserved0_SHIFT      25

/* AON_CTRL :: SECOND_FRACTION_COUNTER :: second_fraction_counter_init [24:00] */
#define BCHP_AON_CTRL_SECOND_FRACTION_COUNTER_second_fraction_counter_init_MASK 0x01ffffff
#define BCHP_AON_CTRL_SECOND_FRACTION_COUNTER_second_fraction_counter_init_SHIFT 0

/***************************************************************************
 *TIME_COUNTER - Hour/Minute Counter Initial value
 ***************************************************************************/
/* AON_CTRL :: TIME_COUNTER :: reserved0 [31:19] */
#define BCHP_AON_CTRL_TIME_COUNTER_reserved0_MASK                  0xfff80000
#define BCHP_AON_CTRL_TIME_COUNTER_reserved0_SHIFT                 19

/* AON_CTRL :: TIME_COUNTER :: mode_12h_24h_init [18:18] */
#define BCHP_AON_CTRL_TIME_COUNTER_mode_12h_24h_init_MASK          0x00040000
#define BCHP_AON_CTRL_TIME_COUNTER_mode_12h_24h_init_SHIFT         18

/* AON_CTRL :: TIME_COUNTER :: am_pm_counter_init [17:17] */
#define BCHP_AON_CTRL_TIME_COUNTER_am_pm_counter_init_MASK         0x00020000
#define BCHP_AON_CTRL_TIME_COUNTER_am_pm_counter_init_SHIFT        17

/* AON_CTRL :: TIME_COUNTER :: hour_counter_init [16:12] */
#define BCHP_AON_CTRL_TIME_COUNTER_hour_counter_init_MASK          0x0001f000
#define BCHP_AON_CTRL_TIME_COUNTER_hour_counter_init_SHIFT         12

/* AON_CTRL :: TIME_COUNTER :: minute_counter_init [11:06] */
#define BCHP_AON_CTRL_TIME_COUNTER_minute_counter_init_MASK        0x00000fc0
#define BCHP_AON_CTRL_TIME_COUNTER_minute_counter_init_SHIFT       6

/* AON_CTRL :: TIME_COUNTER :: second_counter_init [05:00] */
#define BCHP_AON_CTRL_TIME_COUNTER_second_counter_init_MASK        0x0000003f
#define BCHP_AON_CTRL_TIME_COUNTER_second_counter_init_SHIFT       0

/***************************************************************************
 *LED_DIGIT_CODE_0 - Digit Code for digit 0, 1, 2, 3
 ***************************************************************************/
/* AON_CTRL :: LED_DIGIT_CODE_0 :: digit_code_3 [31:24] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_3_MASK           0xff000000
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_3_SHIFT          24

/* AON_CTRL :: LED_DIGIT_CODE_0 :: digit_code_2 [23:16] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_2_MASK           0x00ff0000
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_2_SHIFT          16

/* AON_CTRL :: LED_DIGIT_CODE_0 :: digit_code_1 [15:08] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_1_MASK           0x0000ff00
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_1_SHIFT          8

/* AON_CTRL :: LED_DIGIT_CODE_0 :: digit_code_0 [07:00] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_0_MASK           0x000000ff
#define BCHP_AON_CTRL_LED_DIGIT_CODE_0_digit_code_0_SHIFT          0

/***************************************************************************
 *LED_DIGIT_CODE_1 - Digit Code for digit 4, 5, 6, 7
 ***************************************************************************/
/* AON_CTRL :: LED_DIGIT_CODE_1 :: digit_code_7 [31:24] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_7_MASK           0xff000000
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_7_SHIFT          24

/* AON_CTRL :: LED_DIGIT_CODE_1 :: digit_code_6 [23:16] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_6_MASK           0x00ff0000
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_6_SHIFT          16

/* AON_CTRL :: LED_DIGIT_CODE_1 :: digit_code_5 [15:08] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_5_MASK           0x0000ff00
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_5_SHIFT          8

/* AON_CTRL :: LED_DIGIT_CODE_1 :: digit_code_4 [07:00] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_4_MASK           0x000000ff
#define BCHP_AON_CTRL_LED_DIGIT_CODE_1_digit_code_4_SHIFT          0

/***************************************************************************
 *LED_DIGIT_CODE_2 - Digit Code for digit 8, 9
 ***************************************************************************/
/* AON_CTRL :: LED_DIGIT_CODE_2 :: reserved0 [31:16] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2_reserved0_MASK              0xffff0000
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2_reserved0_SHIFT             16

/* AON_CTRL :: LED_DIGIT_CODE_2 :: digit_code_9 [15:08] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2_digit_code_9_MASK           0x0000ff00
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2_digit_code_9_SHIFT          8

/* AON_CTRL :: LED_DIGIT_CODE_2 :: digit_code_8 [07:00] */
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2_digit_code_8_MASK           0x000000ff
#define BCHP_AON_CTRL_LED_DIGIT_CODE_2_digit_code_8_SHIFT          0

/***************************************************************************
 *LED_DIGIT_ADDR_OFFSET - Hour MSD/LSD and minute MSD/LSD address offset
 ***************************************************************************/
/* AON_CTRL :: LED_DIGIT_ADDR_OFFSET :: hour_msd_addr_offset [31:24] */
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_hour_msd_addr_offset_MASK 0xff000000
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_hour_msd_addr_offset_SHIFT 24

/* AON_CTRL :: LED_DIGIT_ADDR_OFFSET :: hour_lsd_addr_offset [23:16] */
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_hour_lsd_addr_offset_MASK 0x00ff0000
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_hour_lsd_addr_offset_SHIFT 16

/* AON_CTRL :: LED_DIGIT_ADDR_OFFSET :: minute_msd_addr_offset [15:08] */
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_minute_msd_addr_offset_MASK 0x0000ff00
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_minute_msd_addr_offset_SHIFT 8

/* AON_CTRL :: LED_DIGIT_ADDR_OFFSET :: minute_lsd_addr_offset [07:00] */
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_minute_lsd_addr_offset_MASK 0x000000ff
#define BCHP_AON_CTRL_LED_DIGIT_ADDR_OFFSET_minute_lsd_addr_offset_SHIFT 0

/***************************************************************************
 *LED_STATUS_CTRL - LED status control
 ***************************************************************************/
/* AON_CTRL :: LED_STATUS_CTRL :: reserved0 [31:23] */
#define BCHP_AON_CTRL_LED_STATUS_CTRL_reserved0_MASK               0xff800000
#define BCHP_AON_CTRL_LED_STATUS_CTRL_reserved0_SHIFT              23

/* AON_CTRL :: LED_STATUS_CTRL :: hlcd_state [22:20] */
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_MASK              0x00700000
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_SHIFT             20
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_IDLE         0
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_COUNT        1
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_PROGRAM_MINUTE_LSD 2
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_PROGRAM_MINUTE_MSD 3
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_PROGRAM_HOUR_LSD 4
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_PROGRAM_HOUR_MSD 5
#define BCHP_AON_CTRL_LED_STATUS_CTRL_hlcd_state_HLCD_PROGRAM_STATUS 6

/* AON_CTRL :: LED_STATUS_CTRL :: status_update_enable [19:19] */
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_update_enable_MASK    0x00080000
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_update_enable_SHIFT   19

/* AON_CTRL :: LED_STATUS_CTRL :: status_mask [18:11] */
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_mask_MASK             0x0007f800
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_mask_SHIFT            11

/* AON_CTRL :: LED_STATUS_CTRL :: status_bit_offset [10:08] */
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_bit_offset_MASK       0x00000700
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_bit_offset_SHIFT      8

/* AON_CTRL :: LED_STATUS_CTRL :: status_addr_offset [07:00] */
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_addr_offset_MASK      0x000000ff
#define BCHP_AON_CTRL_LED_STATUS_CTRL_status_addr_offset_SHIFT     0

/***************************************************************************
 *SPARE_CTRL_0 - Spare control bits reserved for future use
 ***************************************************************************/
/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_31 [31:31] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_31_MASK              0x80000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_31_SHIFT             31

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_30 [30:30] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_30_MASK              0x40000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_30_SHIFT             30

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_29 [29:29] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_29_MASK              0x20000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_29_SHIFT             29

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_28 [28:28] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_28_MASK              0x10000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_28_SHIFT             28

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_27 [27:27] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_27_MASK              0x08000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_27_SHIFT             27

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_26 [26:26] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_26_MASK              0x04000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_26_SHIFT             26

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_25 [25:25] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_25_MASK              0x02000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_25_SHIFT             25

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_24 [24:24] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_24_MASK              0x01000000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_24_SHIFT             24

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_23 [23:23] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_23_MASK              0x00800000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_23_SHIFT             23

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_22 [22:22] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_22_MASK              0x00400000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_22_SHIFT             22

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_21 [21:21] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_21_MASK              0x00200000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_21_SHIFT             21

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_20 [20:20] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_20_MASK              0x00100000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_20_SHIFT             20

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_19 [19:19] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_19_MASK              0x00080000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_19_SHIFT             19

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_18 [18:18] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_18_MASK              0x00040000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_18_SHIFT             18

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_17 [17:17] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_17_MASK              0x00020000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_17_SHIFT             17

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_16 [16:16] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_16_MASK              0x00010000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_16_SHIFT             16

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_15 [15:15] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_15_MASK              0x00008000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_15_SHIFT             15

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_14 [14:14] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_14_MASK              0x00004000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_14_SHIFT             14

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_13 [13:13] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_13_MASK              0x00002000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_13_SHIFT             13

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_12 [12:12] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_12_MASK              0x00001000
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_12_SHIFT             12

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_11 [11:11] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_11_MASK              0x00000800
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_11_SHIFT             11

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_10 [10:10] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_10_MASK              0x00000400
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_10_SHIFT             10

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_09 [09:09] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_09_MASK              0x00000200
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_09_SHIFT             9

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_08 [08:08] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_08_MASK              0x00000100
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_08_SHIFT             8

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_07 [07:07] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_07_MASK              0x00000080
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_07_SHIFT             7

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_06 [06:06] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_06_MASK              0x00000040
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_06_SHIFT             6

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_05 [05:05] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_05_MASK              0x00000020
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_05_SHIFT             5

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_04 [04:04] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_04_MASK              0x00000010
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_04_SHIFT             4

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_03 [03:03] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_03_MASK              0x00000008
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_03_SHIFT             3

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_02 [02:02] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_02_MASK              0x00000004
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_02_SHIFT             2

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_01 [01:01] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_01_MASK              0x00000002
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_01_SHIFT             1

/* AON_CTRL :: SPARE_CTRL_0 :: spare_ctrl_00 [00:00] */
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_00_MASK              0x00000001
#define BCHP_AON_CTRL_SPARE_CTRL_0_spare_ctrl_00_SHIFT             0

/***************************************************************************
 *SPARE_CTRL_1 - Spare control bits reserved for future use
 ***************************************************************************/
/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_31 [31:31] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_31_MASK              0x80000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_31_SHIFT             31

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_30 [30:30] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_30_MASK              0x40000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_30_SHIFT             30

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_29 [29:29] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_29_MASK              0x20000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_29_SHIFT             29

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_28 [28:28] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_28_MASK              0x10000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_28_SHIFT             28

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_27 [27:27] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_27_MASK              0x08000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_27_SHIFT             27

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_26 [26:26] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_26_MASK              0x04000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_26_SHIFT             26

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_25 [25:25] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_25_MASK              0x02000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_25_SHIFT             25

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_24 [24:24] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_24_MASK              0x01000000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_24_SHIFT             24

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_23 [23:23] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_23_MASK              0x00800000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_23_SHIFT             23

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_22 [22:22] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_22_MASK              0x00400000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_22_SHIFT             22

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_21 [21:21] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_21_MASK              0x00200000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_21_SHIFT             21

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_20 [20:20] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_20_MASK              0x00100000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_20_SHIFT             20

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_19 [19:19] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_19_MASK              0x00080000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_19_SHIFT             19

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_18 [18:18] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_18_MASK              0x00040000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_18_SHIFT             18

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_17 [17:17] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_17_MASK              0x00020000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_17_SHIFT             17

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_16 [16:16] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_16_MASK              0x00010000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_16_SHIFT             16

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_15 [15:15] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_15_MASK              0x00008000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_15_SHIFT             15

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_14 [14:14] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_14_MASK              0x00004000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_14_SHIFT             14

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_13 [13:13] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_13_MASK              0x00002000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_13_SHIFT             13

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_12 [12:12] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_12_MASK              0x00001000
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_12_SHIFT             12

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_11 [11:11] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_11_MASK              0x00000800
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_11_SHIFT             11

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_10 [10:10] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_10_MASK              0x00000400
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_10_SHIFT             10

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_09 [09:09] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_09_MASK              0x00000200
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_09_SHIFT             9

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_08 [08:08] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_08_MASK              0x00000100
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_08_SHIFT             8

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_07 [07:07] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_07_MASK              0x00000080
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_07_SHIFT             7

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_06 [06:06] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_06_MASK              0x00000040
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_06_SHIFT             6

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_05 [05:05] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_05_MASK              0x00000020
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_05_SHIFT             5

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_04 [04:04] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_04_MASK              0x00000010
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_04_SHIFT             4

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_03 [03:03] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_03_MASK              0x00000008
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_03_SHIFT             3

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_02 [02:02] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_02_MASK              0x00000004
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_02_SHIFT             2

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_01 [01:01] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_01_MASK              0x00000002
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_01_SHIFT             1

/* AON_CTRL :: SPARE_CTRL_1 :: spare_ctrl_00 [00:00] */
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_00_MASK              0x00000001
#define BCHP_AON_CTRL_SPARE_CTRL_1_spare_ctrl_00_SHIFT             0

/***************************************************************************
 *PM_FAST_PWRDN_PRECHARGE - Control register for Power Controller
 ***************************************************************************/
/* AON_CTRL :: PM_FAST_PWRDN_PRECHARGE :: reserved0 [31:01] */
#define BCHP_AON_CTRL_PM_FAST_PWRDN_PRECHARGE_reserved0_MASK       0xfffffffe
#define BCHP_AON_CTRL_PM_FAST_PWRDN_PRECHARGE_reserved0_SHIFT      1

/* AON_CTRL :: PM_FAST_PWRDN_PRECHARGE :: pm_fast_power_down_precharge [00:00] */
#define BCHP_AON_CTRL_PM_FAST_PWRDN_PRECHARGE_pm_fast_power_down_precharge_MASK 0x00000001
#define BCHP_AON_CTRL_PM_FAST_PWRDN_PRECHARGE_pm_fast_power_down_precharge_SHIFT 0

#endif /* #ifndef BCHP_AON_CTRL_H__ */

/* End of File */
