<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ComSquare: ComSquare::CPU::InternalRegisters Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ComSquare
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceComSquare.html">ComSquare</a></li><li class="navelem"><a class="el" href="namespaceComSquare_1_1CPU.html">CPU</a></li><li class="navelem"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html">InternalRegisters</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structComSquare_1_1CPU_1_1InternalRegisters-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ComSquare::CPU::InternalRegisters Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Struct containing internal registers of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>.  
 <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="CPU_8hpp_source.html">CPU.hpp</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for ComSquare::CPU::InternalRegisters:</div>
<div class="dyncontent">
<div class="center"><img src="structComSquare_1_1CPU_1_1InternalRegisters__coll__graph.png" border="0" usemap="#ComSquare_1_1CPU_1_1InternalRegisters_coll__map" alt="Collaboration graph"/></div>
<map name="ComSquare_1_1CPU_1_1InternalRegisters_coll__map" id="ComSquare_1_1CPU_1_1InternalRegisters_coll__map">
<area shape="rect" title="Struct containing internal registers of the CPU." alt="" coords="5,5,196,244"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a45c471c6c5cef4d6a117e223b8a19ed1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">nmitimen</a></td></tr>
<tr class="memdesc:a45c471c6c5cef4d6a117e223b8a19ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">More...</a><br /></td></tr>
<tr class="separator:a45c471c6c5cef4d6a117e223b8a19ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac8a1b505dff6a6aa9416392e469471"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">wrio</a></td></tr>
<tr class="memdesc:afac8a1b505dff6a6aa9416392e469471"><td class="mdescLeft">&#160;</td><td class="mdescRight">IO Port Write Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">More...</a><br /></td></tr>
<tr class="separator:afac8a1b505dff6a6aa9416392e469471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec804218ae29f8ad4b8019dd78dc38f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">wrmpya</a></td></tr>
<tr class="memdesc:a0ec804218ae29f8ad4b8019dd78dc38f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplicand Register A.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">More...</a><br /></td></tr>
<tr class="separator:a0ec804218ae29f8ad4b8019dd78dc38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258f0d486b05d1d77f39b3c10f6eaaf5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">wrmpyb</a></td></tr>
<tr class="memdesc:a258f0d486b05d1d77f39b3c10f6eaaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplicand Register B.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">More...</a><br /></td></tr>
<tr class="separator:a258f0d486b05d1d77f39b3c10f6eaaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98022af2fc7c80062444e9cecf95f0e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">wrdivl</a></td></tr>
<tr class="memdesc:ae98022af2fc7c80062444e9cecf95f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor &amp; Dividend <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (A - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">More...</a><br /></td></tr>
<tr class="separator:ae98022af2fc7c80062444e9cecf95f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa315eec822cf92ec586c2ba918a36e00"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">wrdivh</a></td></tr>
<tr class="memdesc:aa315eec822cf92ec586c2ba918a36e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor &amp; Dividend <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (A - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">More...</a><br /></td></tr>
<tr class="separator:aa315eec822cf92ec586c2ba918a36e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1466fa14182549898886e3eb3074f36"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">wrdivb</a></td></tr>
<tr class="memdesc:aa1466fa14182549898886e3eb3074f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor &amp; Dividend <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (B)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">More...</a><br /></td></tr>
<tr class="separator:aa1466fa14182549898886e3eb3074f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030f0f2142ee49187735f82876bd12e8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">htimel</a></td></tr>
<tr class="memdesc:a030f0f2142ee49187735f82876bd12e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Horizontal - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">More...</a><br /></td></tr>
<tr class="separator:a030f0f2142ee49187735f82876bd12e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538141acc2e0eeac8f1e801940929539"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">htimeh</a></td></tr>
<tr class="memdesc:a538141acc2e0eeac8f1e801940929539"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Horizontal - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">More...</a><br /></td></tr>
<tr class="separator:a538141acc2e0eeac8f1e801940929539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6262d0ba292853c4232d24b6142e1acf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">vtimel</a></td></tr>
<tr class="memdesc:a6262d0ba292853c4232d24b6142e1acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Vertical - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">More...</a><br /></td></tr>
<tr class="separator:a6262d0ba292853c4232d24b6142e1acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e773242680bd43e8d6a0fcd2e1ea48"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">vtimeh</a></td></tr>
<tr class="memdesc:a24e773242680bd43e8d6a0fcd2e1ea48"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Vertical - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">More...</a><br /></td></tr>
<tr class="separator:a24e773242680bd43e8d6a0fcd2e1ea48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51577c6d3509770c1144e45932ee38c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab51577c6d3509770c1144e45932ee38c">mdmaen</a></td></tr>
<tr class="memdesc:ab51577c6d3509770c1144e45932ee38c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Enable Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab51577c6d3509770c1144e45932ee38c">More...</a><br /></td></tr>
<tr class="separator:ab51577c6d3509770c1144e45932ee38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f3e7f51a783a517b71639de897fc3c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">hdmaen</a></td></tr>
<tr class="memdesc:af2f3e7f51a783a517b71639de897fc3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HDMA Enable Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">More...</a><br /></td></tr>
<tr class="separator:af2f3e7f51a783a517b71639de897fc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dda181d78b6bcd50057d83c97ecb2c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">memsel</a></td></tr>
<tr class="memdesc:aa3dda181d78b6bcd50057d83c97ecb2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM Speed Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">More...</a><br /></td></tr>
<tr class="separator:aa3dda181d78b6bcd50057d83c97ecb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49c0aaf5eb44afe572930b1bfe13c00"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">rdnmi</a></td></tr>
<tr class="memdesc:ac49c0aaf5eb44afe572930b1bfe13c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Flag <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a>.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">More...</a><br /></td></tr>
<tr class="separator:ac49c0aaf5eb44afe572930b1bfe13c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0058417dd2f115ffd67c909b227552f8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">timeup</a></td></tr>
<tr class="memdesc:a0058417dd2f115ffd67c909b227552f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Flag <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> - TimeUp.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">More...</a><br /></td></tr>
<tr class="separator:a0058417dd2f115ffd67c909b227552f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04e82f935ec316b6d2433dea7df36f0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">hvbjoy</a></td></tr>
<tr class="memdesc:ac04e82f935ec316b6d2433dea7df36f0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceComSquare_1_1PPU.html">PPU</a> Status Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">More...</a><br /></td></tr>
<tr class="separator:ac04e82f935ec316b6d2433dea7df36f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1644bf64088f00ebeb2d62fe90fbe2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">rdio</a></td></tr>
<tr class="memdesc:acd1644bf64088f00ebeb2d62fe90fbe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IO Port Read Register.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">More...</a><br /></td></tr>
<tr class="separator:acd1644bf64088f00ebeb2d62fe90fbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18401a7dbfe4784b6367623cac251a5e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">rddivl</a></td></tr>
<tr class="memdesc:a18401a7dbfe4784b6367623cac251a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divide Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as multiplication result register) - LOW.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">More...</a><br /></td></tr>
<tr class="separator:a18401a7dbfe4784b6367623cac251a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70602e356a792a14a1b638d692556e8c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">rddivh</a></td></tr>
<tr class="memdesc:a70602e356a792a14a1b638d692556e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divide Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as multiplication result register) - HIGH.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">More...</a><br /></td></tr>
<tr class="separator:a70602e356a792a14a1b638d692556e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87261625195bb3f38db9354a29334ddf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">rdmpyl</a></td></tr>
<tr class="memdesc:a87261625195bb3f38db9354a29334ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplication Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as divide result register) - LOW.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">More...</a><br /></td></tr>
<tr class="separator:a87261625195bb3f38db9354a29334ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c946893be3148b0c72d9da2c8f3428"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">rdmpyh</a></td></tr>
<tr class="memdesc:a79c946893be3148b0c72d9da2c8f3428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplication Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as divide result register) - HIGH.  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">More...</a><br /></td></tr>
<tr class="separator:a79c946893be3148b0c72d9da2c8f3428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17acbbf524b6bfb9a8006ce87e9148b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">joy1l</a></td></tr>
<tr class="memdesc:ab17acbbf524b6bfb9a8006ce87e9148b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 1 - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">More...</a><br /></td></tr>
<tr class="separator:ab17acbbf524b6bfb9a8006ce87e9148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a252a845daf5137bb251933a5812265"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">joy1h</a></td></tr>
<tr class="memdesc:a5a252a845daf5137bb251933a5812265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 1 - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">More...</a><br /></td></tr>
<tr class="separator:a5a252a845daf5137bb251933a5812265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d9e842e61f9c4ef519b42b4b8748be"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">joy2l</a></td></tr>
<tr class="memdesc:a85d9e842e61f9c4ef519b42b4b8748be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 2 - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">More...</a><br /></td></tr>
<tr class="separator:a85d9e842e61f9c4ef519b42b4b8748be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37f63c18abd719f6a7f6b2cd009b9e5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">joy2h</a></td></tr>
<tr class="memdesc:af37f63c18abd719f6a7f6b2cd009b9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 2 - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">More...</a><br /></td></tr>
<tr class="separator:af37f63c18abd719f6a7f6b2cd009b9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64b7d047996ea04e65e4e84f341af37"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">joy3l</a></td></tr>
<tr class="memdesc:ad64b7d047996ea04e65e4e84f341af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 3 - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">More...</a><br /></td></tr>
<tr class="separator:ad64b7d047996ea04e65e4e84f341af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a1939600968d066561ea8056cfca9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">joy3h</a></td></tr>
<tr class="memdesc:aaa5a1939600968d066561ea8056cfca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 3 - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">More...</a><br /></td></tr>
<tr class="separator:aaa5a1939600968d066561ea8056cfca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85afe00843e4f9616fa106c3ae610919"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">joy4l</a></td></tr>
<tr class="memdesc:a85afe00843e4f9616fa106c3ae610919"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 4 - Low)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">More...</a><br /></td></tr>
<tr class="separator:a85afe00843e4f9616fa106c3ae610919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb83a780752963fefbe50be5d3a026d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">joy4h</a></td></tr>
<tr class="memdesc:a6bb83a780752963fefbe50be5d3a026d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 4 - High)  <a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">More...</a><br /></td></tr>
<tr class="separator:a6bb83a780752963fefbe50be5d3a026d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Struct containing internal registers of the <a class="el" href="classComSquare_1_1CPU_1_1CPU.html" title="The main CPU.">CPU</a>. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="af2f3e7f51a783a517b71639de897fc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f3e7f51a783a517b71639de897fc3c">&#9670;&nbsp;</a></span>hdmaen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::hdmaen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HDMA Enable Register. </p>

</div>
</div>
<a id="a538141acc2e0eeac8f1e801940929539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538141acc2e0eeac8f1e801940929539">&#9670;&nbsp;</a></span>htimeh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::htimeh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Horizontal - High) </p>

</div>
</div>
<a id="a030f0f2142ee49187735f82876bd12e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030f0f2142ee49187735f82876bd12e8">&#9670;&nbsp;</a></span>htimel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::htimel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Horizontal - Low) </p>

</div>
</div>
<a id="ac04e82f935ec316b6d2433dea7df36f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04e82f935ec316b6d2433dea7df36f0">&#9670;&nbsp;</a></span>hvbjoy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::hvbjoy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceComSquare_1_1PPU.html">PPU</a> Status Register. </p>

</div>
</div>
<a id="a5a252a845daf5137bb251933a5812265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a252a845daf5137bb251933a5812265">&#9670;&nbsp;</a></span>joy1h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy1h</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 1 - High) </p>

</div>
</div>
<a id="ab17acbbf524b6bfb9a8006ce87e9148b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17acbbf524b6bfb9a8006ce87e9148b">&#9670;&nbsp;</a></span>joy1l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy1l</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 1 - Low) </p>

</div>
</div>
<a id="af37f63c18abd719f6a7f6b2cd009b9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37f63c18abd719f6a7f6b2cd009b9e5">&#9670;&nbsp;</a></span>joy2h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy2h</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 2 - High) </p>

</div>
</div>
<a id="a85d9e842e61f9c4ef519b42b4b8748be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85d9e842e61f9c4ef519b42b4b8748be">&#9670;&nbsp;</a></span>joy2l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy2l</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 2 - Low) </p>

</div>
</div>
<a id="aaa5a1939600968d066561ea8056cfca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5a1939600968d066561ea8056cfca9">&#9670;&nbsp;</a></span>joy3h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy3h</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 3 - High) </p>

</div>
</div>
<a id="ad64b7d047996ea04e65e4e84f341af37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64b7d047996ea04e65e4e84f341af37">&#9670;&nbsp;</a></span>joy3l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy3l</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 3 - Low) </p>

</div>
</div>
<a id="a6bb83a780752963fefbe50be5d3a026d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bb83a780752963fefbe50be5d3a026d">&#9670;&nbsp;</a></span>joy4h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy4h</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 4 - High) </p>

</div>
</div>
<a id="a85afe00843e4f9616fa106c3ae610919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85afe00843e4f9616fa106c3ae610919">&#9670;&nbsp;</a></span>joy4l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::joy4l</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Port Data <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Pad 4 - Low) </p>

</div>
</div>
<a id="ab51577c6d3509770c1144e45932ee38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51577c6d3509770c1144e45932ee38c">&#9670;&nbsp;</a></span>mdmaen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::mdmaen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Enable Register. </p>

</div>
</div>
<a id="aa3dda181d78b6bcd50057d83c97ecb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dda181d78b6bcd50057d83c97ecb2c">&#9670;&nbsp;</a></span>memsel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::memsel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ROM Speed Register. </p>

</div>
</div>
<a id="a45c471c6c5cef4d6a117e223b8a19ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c471c6c5cef4d6a117e223b8a19ed1">&#9670;&nbsp;</a></span>nmitimen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::nmitimen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register. </p>

</div>
</div>
<a id="a70602e356a792a14a1b638d692556e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70602e356a792a14a1b638d692556e8c">&#9670;&nbsp;</a></span>rddivh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::rddivh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divide Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as multiplication result register) - HIGH. </p>

</div>
</div>
<a id="a18401a7dbfe4784b6367623cac251a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18401a7dbfe4784b6367623cac251a5e">&#9670;&nbsp;</a></span>rddivl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::rddivl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divide Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as multiplication result register) - LOW. </p>

</div>
</div>
<a id="acd1644bf64088f00ebeb2d62fe90fbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd1644bf64088f00ebeb2d62fe90fbe2">&#9670;&nbsp;</a></span>rdio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::rdio</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IO Port Read Register. </p>

</div>
</div>
<a id="a79c946893be3148b0c72d9da2c8f3428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c946893be3148b0c72d9da2c8f3428">&#9670;&nbsp;</a></span>rdmpyh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::rdmpyh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplication Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as divide result register) - HIGH. </p>

</div>
</div>
<a id="a87261625195bb3f38db9354a29334ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87261625195bb3f38db9354a29334ddf">&#9670;&nbsp;</a></span>rdmpyl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::rdmpyl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplication Result <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (can sometimes be used as divide result register) - LOW. </p>

</div>
</div>
<a id="ac49c0aaf5eb44afe572930b1bfe13c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49c0aaf5eb44afe572930b1bfe13c00">&#9670;&nbsp;</a></span>rdnmi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::rdnmi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Flag <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a>. </p>

</div>
</div>
<a id="a0058417dd2f115ffd67c909b227552f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0058417dd2f115ffd67c909b227552f8">&#9670;&nbsp;</a></span>timeup</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::timeup</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Flag <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> - TimeUp. </p>

</div>
</div>
<a id="a24e773242680bd43e8d6a0fcd2e1ea48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e773242680bd43e8d6a0fcd2e1ea48">&#9670;&nbsp;</a></span>vtimeh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::vtimeh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Vertical - High) </p>

</div>
</div>
<a id="a6262d0ba292853c4232d24b6142e1acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6262d0ba292853c4232d24b6142e1acf">&#9670;&nbsp;</a></span>vtimel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::vtimel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Timer <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (Vertical - Low) </p>

</div>
</div>
<a id="aa1466fa14182549898886e3eb3074f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1466fa14182549898886e3eb3074f36">&#9670;&nbsp;</a></span>wrdivb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::wrdivb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor &amp; Dividend <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (B) </p>

</div>
</div>
<a id="aa315eec822cf92ec586c2ba918a36e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa315eec822cf92ec586c2ba918a36e00">&#9670;&nbsp;</a></span>wrdivh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::wrdivh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor &amp; Dividend <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (A - High) </p>

</div>
</div>
<a id="ae98022af2fc7c80062444e9cecf95f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98022af2fc7c80062444e9cecf95f0e">&#9670;&nbsp;</a></span>wrdivl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::wrdivl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor &amp; Dividend <a class="el" href="structComSquare_1_1CPU_1_1Registers.html" title="Struct containing registers for the main CPU.">Registers</a> (A - Low) </p>

</div>
</div>
<a id="afac8a1b505dff6a6aa9416392e469471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac8a1b505dff6a6aa9416392e469471">&#9670;&nbsp;</a></span>wrio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::wrio</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IO Port Write Register. </p>

</div>
</div>
<a id="a0ec804218ae29f8ad4b8019dd78dc38f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec804218ae29f8ad4b8019dd78dc38f">&#9670;&nbsp;</a></span>wrmpya</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::wrmpya</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplicand Register A. </p>

</div>
</div>
<a id="a258f0d486b05d1d77f39b3c10f6eaaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258f0d486b05d1d77f39b3c10f6eaaf5">&#9670;&nbsp;</a></span>wrmpyb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ComSquare::CPU::InternalRegisters::wrmpyb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplicand Register B. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sources/CPU/<a class="el" href="CPU_8hpp_source.html">CPU.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
