version 3
C:/Documents and Settings/s169s4b1/Desktop/Lab8/proc3.vhd
proc3
VHDL
VHDL
C:/Documents and Settings/s169s4b1/Desktop/Lab8/proc3test.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
AN
CLK
CACG
CLK
DP
CLK
SW
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
AN_DIFF
CACG_DIFF
DP_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
SW
DP
AN
CACG
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
