// Seed: 3935987830
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    output tri1 id_3
);
  id_5[1] (
      id_1, 1'b0 - 1
  );
  assign id_3 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wor id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input logic id_6,
    input supply1 id_7
);
  module_0(
      id_4, id_5, id_5, id_4
  );
  assign id_4 = id_2;
  always id_1 <= id_6;
endmodule
