// Seed: 2527441839
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    output wor id_5,
    output supply0 id_6,
    output wor id_7,
    output wire id_8,
    input wor id_9
);
  id_11(
      .id_0(1), .id_1(id_8 * 1)
  );
  assign id_6 = id_0;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  module_0(
      id_3, id_1, id_5, id_0, id_5, id_1, id_0, id_1, id_0, id_2
  );
endmodule
