// Seed: 3596849177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5(1 ? (-1 - 1) : 1))
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_4 = 32'd7
) (
    output logic id_0,
    input wire _id_1,
    input supply1 id_2
);
  always id_0 <= -1'd0;
  logic [7:0][id_1  +  1 'b0] _id_4;
  ;
  generate
    wire [id_1 : id_4] id_5;
  endgenerate
  assign id_0 = id_1 != id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
