{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 14:58:32 2019 " "Info: Processing started: Sat Jan 05 14:58:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.start_reset_180 " "Warning: Node \"state_controller:u12\|next_state.start_reset_180\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[13\] " "Warning: Node \"or2total:u16\|total\[13\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[12\] " "Warning: Node \"or2total:u16\|total\[12\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hl:u1\|ceout " "Warning: Node \"hl:u1\|ceout\" is a latch" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.beyond_starting_price_123 " "Warning: Node \"state_controller:u12\|next_state.beyond_starting_price_123\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[11\] " "Warning: Node \"or2total:u16\|total\[11\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[10\] " "Warning: Node \"or2total:u16\|total\[10\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[9\] " "Warning: Node \"or2total:u16\|total\[9\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[8\] " "Warning: Node \"or2total:u16\|total\[8\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[7\] " "Warning: Node \"or2total:u16\|total\[7\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[5\] " "Warning: Node \"or2total:u16\|total\[5\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[4\] " "Warning: Node \"or2total:u16\|total\[4\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[3\] " "Warning: Node \"or2total:u16\|total\[3\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[2\] " "Warning: Node \"or2total:u16\|total\[2\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[6\] " "Warning: Node \"or2total:u16\|total\[6\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[1\] " "Warning: Node \"or2total:u16\|total\[1\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[0\] " "Warning: Node \"or2total:u16\|total\[0\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfh\[1\] " "Warning: Node \"or2time:u30\|rfh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfen\[1\] " "Warning: Node \"or2time:u30\|rsfen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfh\[2\] " "Warning: Node \"or2time:u30\|rfh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffen\[2\] " "Warning: Node \"or2time:u30\|rffen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfen\[2\] " "Warning: Node \"or2time:u30\|rsfen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsh\[2\] " "Warning: Node \"or2time:u30\|rsh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsh\[1\] " "Warning: Node \"or2time:u30\|rsh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffen\[1\] " "Warning: Node \"or2time:u30\|rffen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffen\[3\] " "Warning: Node \"or2time:u30\|rffen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfh\[3\] " "Warning: Node \"or2time:u30\|rfh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsh\[3\] " "Warning: Node \"or2time:u30\|rsh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfen\[3\] " "Warning: Node \"or2time:u30\|rsfen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffen\[0\] " "Warning: Node \"or2time:u30\|rffen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsh\[0\] " "Warning: Node \"or2time:u30\|rsh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfen\[0\] " "Warning: Node \"or2time:u30\|rsfen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfh\[0\] " "Warning: Node \"or2time:u30\|rfh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rshtemp\[2\] " "Warning: Node \"or2time:u30\|rshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfhtemp\[2\] " "Warning: Node \"or2time:u30\|rfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffentemp\[2\] " "Warning: Node \"or2time:u30\|rffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfentemp\[2\] " "Warning: Node \"or2time:u30\|rsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfhtemp\[1\] " "Warning: Node \"or2time:u30\|rfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rshtemp\[1\] " "Warning: Node \"or2time:u30\|rshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffentemp\[1\] " "Warning: Node \"or2time:u30\|rffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfentemp\[1\] " "Warning: Node \"or2time:u30\|rsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rshtemp\[3\] " "Warning: Node \"or2time:u30\|rshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfhtemp\[3\] " "Warning: Node \"or2time:u30\|rfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffentemp\[3\] " "Warning: Node \"or2time:u30\|rffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfentemp\[3\] " "Warning: Node \"or2time:u30\|rsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rfhtemp\[0\] " "Warning: Node \"or2time:u30\|rfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rshtemp\[0\] " "Warning: Node \"or2time:u30\|rshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rffentemp\[0\] " "Warning: Node \"or2time:u30\|rffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|rsfentemp\[0\] " "Warning: Node \"or2time:u30\|rsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.stop_161 " "Warning: Node \"state_controller:u12\|next_state.stop_161\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|state_start " "Warning: Node \"state_controller:u12\|state_start\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.within_starting_price_142 " "Warning: Node \"state_controller:u12\|next_state.within_starting_price_142\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[3\] " "Warning: Node \"starting_price:u14\|total_price\[3\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[2\] " "Warning: Node \"starting_price:u14\|total_price\[2\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[0\] " "Warning: Node \"starting_price:u14\|total_price\[0\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[1\] " "Warning: Node \"starting_price:u14\|total_price\[1\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[4\] " "Warning: Node \"starting_price:u14\|total_price\[4\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[6\] " "Warning: Node \"starting_price:u14\|total_price\[6\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[5\] " "Warning: Node \"starting_price:u14\|total_price\[5\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[7\] " "Warning: Node \"starting_price:u14\|total_price\[7\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[7\] " "Warning: Node \"or5price:u29\|price\[7\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[6\] " "Warning: Node \"or5price:u29\|price\[6\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[5\] " "Warning: Node \"or5price:u29\|price\[5\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[4\] " "Warning: Node \"or5price:u29\|price\[4\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[3\] " "Warning: Node \"or5price:u29\|price\[3\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[2\] " "Warning: Node \"or5price:u29\|price\[2\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[1\] " "Warning: Node \"or5price:u29\|price\[1\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u29\|price\[0\] " "Warning: Node \"or5price:u29\|price\[0\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vshtemp\[2\] " "Warning: Node \"or2time:u30\|vshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vfhtemp\[2\] " "Warning: Node \"or2time:u30\|vfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vffentemp\[2\] " "Warning: Node \"or2time:u30\|vffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vsfentemp\[2\] " "Warning: Node \"or2time:u30\|vsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vfhtemp\[1\] " "Warning: Node \"or2time:u30\|vfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vshtemp\[1\] " "Warning: Node \"or2time:u30\|vshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vffentemp\[1\] " "Warning: Node \"or2time:u30\|vffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vsfentemp\[1\] " "Warning: Node \"or2time:u30\|vsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vshtemp\[3\] " "Warning: Node \"or2time:u30\|vshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vfhtemp\[3\] " "Warning: Node \"or2time:u30\|vfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vffentemp\[3\] " "Warning: Node \"or2time:u30\|vffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vsfentemp\[3\] " "Warning: Node \"or2time:u30\|vsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vfhtemp\[0\] " "Warning: Node \"or2time:u30\|vfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vshtemp\[0\] " "Warning: Node \"or2time:u30\|vshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vffentemp\[0\] " "Warning: Node \"or2time:u30\|vffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u30\|vsfentemp\[0\] " "Warning: Node \"or2time:u30\|vsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "53 " "Warning: Found 53 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[7\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[7\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[5\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[5\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[6\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[6\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[4\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[4\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[1\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[1\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[0\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[0\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[2\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[2\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[3\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[3\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|state_start " "Info: Detected ripple clock \"state_controller:u12\|state_start\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u29\|price\[13\]~67 " "Info: Detected gated clock \"or5price:u29\|price\[13\]~67\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u29\|price\[13\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u29\|price\[13\]~66 " "Info: Detected gated clock \"or5price:u29\|price\[13\]~66\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u29\|price\[13\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "starting_price:u14\|Equal1~0 " "Info: Detected gated clock \"starting_price:u14\|Equal1~0\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~10 " "Info: Detected gated clock \"or2total:u16\|process_0~10\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~9 " "Info: Detected gated clock \"or2total:u16\|process_0~9\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~8 " "Info: Detected gated clock \"or2total:u16\|process_0~8\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~7 " "Info: Detected gated clock \"or2total:u16\|process_0~7\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~6 " "Info: Detected gated clock \"or2total:u16\|process_0~6\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u27\|pricesel\[31\] " "Info: Detected ripple clock \"set_price:u27\|pricesel\[31\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u27\|pricesel\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u27\|pricesel\[0\] " "Info: Detected ripple clock \"set_price:u27\|pricesel\[0\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u27\|pricesel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~5 " "Info: Detected gated clock \"or2total:u16\|process_0~5\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~4 " "Info: Detected gated clock \"or2total:u16\|process_0~4\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|state_start~0 " "Info: Detected gated clock \"state_controller:u12\|state_start~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2time:u30\|rshtemp\[0\]~0 " "Info: Detected gated clock \"or2time:u30\|rshtemp\[0\]~0\" as buffer" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2time:u30\|rshtemp\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~1 " "Info: Detected gated clock \"state_controller:u12\|Selector3~1\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.within_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.within_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.within_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~0 " "Info: Detected gated clock \"state_controller:u12\|Selector3~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.stop " "Info: Detected ripple clock \"state_controller:u12\|current_state.stop\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u27\|pricesel\[1\] " "Info: Detected ripple clock \"set_price:u27\|pricesel\[1\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u27\|pricesel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u27\|pricesel\[2\] " "Info: Detected ripple clock \"set_price:u27\|pricesel\[2\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u27\|pricesel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SetInit:u25\|timesel " "Info: Detected ripple clock \"SetInit:u25\|timesel\" as buffer" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 15 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetInit:u25\|timesel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[12\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[12\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[11\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[11\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[10\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[10\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[9\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[9\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[8\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[8\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[7\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[7\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[6\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[6\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[5\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[5\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[4\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[4\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[3\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[3\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[2\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[2\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[1\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[1\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[0\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[0\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.beyond_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.beyond_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.beyond_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[13\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[13\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "drivetime:u5\|dout " "Info: Detected ripple clock \"drivetime:u5\|dout\" as buffer" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "drivetime:u5\|dout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "licheng:u2\|twofive\[2\] " "Info: Detected ripple clock \"licheng:u2\|twofive\[2\]\" as buffer" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "licheng:u2\|twofive\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~13 " "Info: Detected gated clock \"or2total:u16\|process_0~13\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~32 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~32\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~33 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~33\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "total_run:u4\|dp_total " "Info: Detected ripple clock \"total_run:u4\|dp_total\" as buffer" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "total_run:u4\|dp_total" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.start_reset " "Info: Detected ripple clock \"state_controller:u12\|current_state.start_reset\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.start_reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "remove_jitter:u19\|key_out " "Info: Detected ripple clock \"remove_jitter:u19\|key_out\" as buffer" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 18 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "remove_jitter:u19\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register or2total:u16\|total\[5\] register separateprice:u17\|combb\[3\] 20.06 MHz 49.84 ns Internal " "Info: Clock \"clk\" has Internal fmax of 20.06 MHz between source register \"or2total:u16\|total\[5\]\" and destination register \"separateprice:u17\|combb\[3\]\" (period= 49.84 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.661 ns + Longest register register " "Info: + Longest register to register delay is 6.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2total:u16\|total\[5\] 1 REG LC_X24_Y19_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y19_N3; Fanout = 3; REG Node = 'or2total:u16\|total\[5\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2total:u16|total[5] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.564 ns) 1.668 ns separateprice:u17\|LessThan0~42 2 COMB LC_X26_Y19_N8 1 " "Info: 2: + IC(1.104 ns) + CELL(0.564 ns) = 1.668 ns; Loc. = LC_X26_Y19_N8; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~42'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { or2total:u16|total[5] separateprice:u17|LessThan0~42 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 1.939 ns separateprice:u17\|LessThan0~37 3 COMB LC_X26_Y19_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.271 ns) = 1.939 ns; Loc. = LC_X26_Y19_N9; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~37'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { separateprice:u17|LessThan0~42 separateprice:u17|LessThan0~37 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.075 ns separateprice:u17\|LessThan0~12 4 COMB LC_X26_Y18_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.136 ns) = 2.075 ns; Loc. = LC_X26_Y18_N4; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.696 ns separateprice:u17\|LessThan0~0 5 COMB LC_X26_Y18_N6 17 " "Info: 5: + IC(0.000 ns) + CELL(0.621 ns) = 2.696 ns; Loc. = LC_X26_Y18_N6; Fanout = 17; COMB Node = 'separateprice:u17\|LessThan0~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 3.246 ns separateprice:u17\|combc\[1\]~16 6 COMB LC_X26_Y18_N9 10 " "Info: 6: + IC(0.436 ns) + CELL(0.114 ns) = 3.246 ns; Loc. = LC_X26_Y18_N9; Fanout = 10; COMB Node = 'separateprice:u17\|combc\[1\]~16'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { separateprice:u17|LessThan0~0 separateprice:u17|combc[1]~16 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.867 ns) 6.661 ns separateprice:u17\|combb\[3\] 7 REG LC_X46_Y18_N8 3 " "Info: 7: + IC(2.548 ns) + CELL(0.867 ns) = 6.661 ns; Loc. = LC_X46_Y18_N8; Fanout = 3; REG Node = 'separateprice:u17\|combb\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { separateprice:u17|combc[1]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 38.63 % ) " "Info: Total cell delay = 2.573 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 61.37 % ) " "Info: Total interconnect delay = 4.088 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.661 ns" { or2total:u16|total[5] separateprice:u17|LessThan0~42 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|combc[1]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.661 ns" { or2total:u16|total[5] {} separateprice:u17|LessThan0~42 {} separateprice:u17|LessThan0~37 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|combc[1]~16 {} separateprice:u17|combb[3] {} } { 0.000ns 1.104ns 0.000ns 0.000ns 0.000ns 0.436ns 2.548ns } { 0.000ns 0.564ns 0.271ns 0.136ns 0.621ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.222 ns - Smallest " "Info: - Smallest clock skew is -18.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns separateprice:u17\|combb\[3\] 2 REG LC_X46_Y18_N8 3 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X46_Y18_N8; Fanout = 3; REG Node = 'separateprice:u17\|combb\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} separateprice:u17|combb[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.333 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 21.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns state_controller:u12\|current_state.start_reset 2 REG LC_X46_Y18_N9 249 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X46_Y18_N9; Fanout = 249; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.114 ns) 4.208 ns starting_price:u14\|Equal1~0 3 COMB LC_X45_Y18_N7 8 " "Info: 3: + IC(0.759 ns) + CELL(0.114 ns) = 4.208 ns; Loc. = LC_X45_Y18_N7; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.132 ns) + CELL(0.114 ns) 10.454 ns starting_price:u14\|total_price\[4\] 4 REG LC_X35_Y19_N9 2 " "Info: 4: + IC(6.132 ns) + CELL(0.114 ns) = 10.454 ns; Loc. = LC_X35_Y19_N9; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[4\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[4] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.590 ns) 12.251 ns or2total:u16\|process_0~5 5 COMB LC_X34_Y19_N9 2 " "Info: 5: + IC(1.207 ns) + CELL(0.590 ns) = 12.251 ns; Loc. = LC_X34_Y19_N9; Fanout = 2; COMB Node = 'or2total:u16\|process_0~5'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { starting_price:u14|total_price[4] or2total:u16|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(0.292 ns) 16.263 ns or2total:u16\|process_0~13 6 COMB LC_X61_Y16_N7 9 " "Info: 6: + IC(3.720 ns) + CELL(0.292 ns) = 16.263 ns; Loc. = LC_X61_Y16_N7; Fanout = 9; COMB Node = 'or2total:u16\|process_0~13'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { or2total:u16|process_0~5 or2total:u16|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 16.993 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N3 14 " "Info: 7: + IC(0.438 ns) + CELL(0.292 ns) = 16.993 ns; Loc. = LC_X61_Y16_N3; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { or2total:u16|process_0~13 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.226 ns) + CELL(0.114 ns) 21.333 ns or2total:u16\|total\[5\] 8 REG LC_X24_Y19_N3 3 " "Info: 8: + IC(4.226 ns) + CELL(0.114 ns) = 21.333 ns; Loc. = LC_X24_Y19_N3; Fanout = 3; REG Node = 'or2total:u16\|total\[5\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.340 ns" { or2total:u16|total[13]~33 or2total:u16|total[5] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.920 ns ( 18.38 % ) " "Info: Total cell delay = 3.920 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.413 ns ( 81.62 % ) " "Info: Total interconnect delay = 17.413 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.333 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[5] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.333 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[5] {} } { 0.000ns 0.000ns 0.931ns 0.759ns 6.132ns 1.207ns 3.720ns 0.438ns 4.226ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} separateprice:u17|combb[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.333 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[5] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.333 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[5] {} } { 0.000ns 0.000ns 0.931ns 0.759ns 6.132ns 1.207ns 3.720ns 0.438ns 4.226ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.661 ns" { or2total:u16|total[5] separateprice:u17|LessThan0~42 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|combc[1]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.661 ns" { or2total:u16|total[5] {} separateprice:u17|LessThan0~42 {} separateprice:u17|LessThan0~37 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|combc[1]~16 {} separateprice:u17|combb[3] {} } { 0.000ns 1.104ns 0.000ns 0.000ns 0.000ns 0.436ns 2.548ns } { 0.000ns 0.564ns 0.271ns 0.136ns 0.621ns 0.114ns 0.867ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~out0 {} separateprice:u17|combb[3] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.333 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[5] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.333 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[5] {} } { 0.000ns 0.000ns 0.931ns 0.759ns 6.132ns 1.207ns 3.720ns 0.438ns 4.226ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "unit_price:u15\|total_price\[12\] or2total:u16\|total\[12\] clk 16.099 ns " "Info: Found hold time violation between source  pin or register \"unit_price:u15\|total_price\[12\]\" and destination pin or register \"or2total:u16\|total\[12\]\" for clock \"clk\" (Hold time is 16.099 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "18.132 ns + Largest " "Info: + Largest clock skew is 18.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.345 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.935 ns) 3.335 ns state_controller:u12\|current_state.start_reset 2 REG LC_X46_Y18_N9 249 " "Info: 2: + IC(0.931 ns) + CELL(0.935 ns) = 3.335 ns; Loc. = LC_X46_Y18_N9; Fanout = 249; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.114 ns) 4.208 ns starting_price:u14\|Equal1~0 3 COMB LC_X45_Y18_N7 8 " "Info: 3: + IC(0.759 ns) + CELL(0.114 ns) = 4.208 ns; Loc. = LC_X45_Y18_N7; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.132 ns) + CELL(0.114 ns) 10.454 ns starting_price:u14\|total_price\[4\] 4 REG LC_X35_Y19_N9 2 " "Info: 4: + IC(6.132 ns) + CELL(0.114 ns) = 10.454 ns; Loc. = LC_X35_Y19_N9; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[4\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[4] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.590 ns) 12.251 ns or2total:u16\|process_0~5 5 COMB LC_X34_Y19_N9 2 " "Info: 5: + IC(1.207 ns) + CELL(0.590 ns) = 12.251 ns; Loc. = LC_X34_Y19_N9; Fanout = 2; COMB Node = 'or2total:u16\|process_0~5'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { starting_price:u14|total_price[4] or2total:u16|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(0.292 ns) 16.263 ns or2total:u16\|process_0~13 6 COMB LC_X61_Y16_N7 9 " "Info: 6: + IC(3.720 ns) + CELL(0.292 ns) = 16.263 ns; Loc. = LC_X61_Y16_N7; Fanout = 9; COMB Node = 'or2total:u16\|process_0~13'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { or2total:u16|process_0~5 or2total:u16|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 16.993 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N3 14 " "Info: 7: + IC(0.438 ns) + CELL(0.292 ns) = 16.993 ns; Loc. = LC_X61_Y16_N3; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { or2total:u16|process_0~13 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.238 ns) + CELL(0.114 ns) 21.345 ns or2total:u16\|total\[12\] 8 REG LC_X27_Y20_N7 3 " "Info: 8: + IC(4.238 ns) + CELL(0.114 ns) = 21.345 ns; Loc. = LC_X27_Y20_N7; Fanout = 3; REG Node = 'or2total:u16\|total\[12\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { or2total:u16|total[13]~33 or2total:u16|total[12] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.920 ns ( 18.36 % ) " "Info: Total cell delay = 3.920 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.425 ns ( 81.64 % ) " "Info: Total interconnect delay = 17.425 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.345 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.345 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[12] {} } { 0.000ns 0.000ns 0.931ns 0.759ns 6.132ns 1.207ns 3.720ns 0.438ns 4.238ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.213 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.711 ns) 3.213 ns unit_price:u15\|total_price\[12\] 2 REG LC_X27_Y20_N5 2 " "Info: 2: + IC(1.033 ns) + CELL(0.711 ns) = 3.213 ns; Loc. = LC_X27_Y20_N5; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[12\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clk unit_price:u15|total_price[12] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.85 % ) " "Info: Total cell delay = 2.180 ns ( 67.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 32.15 % ) " "Info: Total interconnect delay = 1.033 ns ( 32.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk unit_price:u15|total_price[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} unit_price:u15|total_price[12] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.345 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.345 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[12] {} } { 0.000ns 0.000ns 0.931ns 0.759ns 6.132ns 1.207ns 3.720ns 0.438ns 4.238ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk unit_price:u15|total_price[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} unit_price:u15|total_price[12] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.809 ns - Shortest register register " "Info: - Shortest register to register delay is 1.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unit_price:u15\|total_price\[12\] 1 REG LC_X27_Y20_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y20_N5; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[12\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unit_price:u15|total_price[12] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.442 ns) 0.956 ns or2total:u16\|total\[12\]~34 2 COMB LC_X27_Y20_N8 1 " "Info: 2: + IC(0.514 ns) + CELL(0.442 ns) = 0.956 ns; Loc. = LC_X27_Y20_N8; Fanout = 1; COMB Node = 'or2total:u16\|total\[12\]~34'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { unit_price:u15|total_price[12] or2total:u16|total[12]~34 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.442 ns) 1.809 ns or2total:u16\|total\[12\] 3 REG LC_X27_Y20_N7 3 " "Info: 3: + IC(0.411 ns) + CELL(0.442 ns) = 1.809 ns; Loc. = LC_X27_Y20_N7; Fanout = 3; REG Node = 'or2total:u16\|total\[12\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { or2total:u16|total[12]~34 or2total:u16|total[12] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.884 ns ( 48.87 % ) " "Info: Total cell delay = 0.884 ns ( 48.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 51.13 % ) " "Info: Total interconnect delay = 0.925 ns ( 51.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { unit_price:u15|total_price[12] or2total:u16|total[12]~34 or2total:u16|total[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.809 ns" { unit_price:u15|total_price[12] {} or2total:u16|total[12]~34 {} or2total:u16|total[12] {} } { 0.000ns 0.514ns 0.411ns } { 0.000ns 0.442ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.345 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[4] or2total:u16|process_0~5 or2total:u16|process_0~13 or2total:u16|total[13]~33 or2total:u16|total[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.345 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[4] {} or2total:u16|process_0~5 {} or2total:u16|process_0~13 {} or2total:u16|total[13]~33 {} or2total:u16|total[12] {} } { 0.000ns 0.000ns 0.931ns 0.759ns 6.132ns 1.207ns 3.720ns 0.438ns 4.238ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk unit_price:u15|total_price[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} unit_price:u15|total_price[12] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { unit_price:u15|total_price[12] or2total:u16|total[12]~34 or2total:u16|total[12] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.809 ns" { unit_price:u15|total_price[12] {} or2total:u16|total[12]~34 {} or2total:u16|total[12] {} } { 0.000ns 0.514ns 0.411ns } { 0.000ns 0.442ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "licheng:u2\|twofive\[0\] din clk 20.112 ns register " "Info: tsu for register \"licheng:u2\|twofive\[0\]\" (data pin = \"din\", clock pin = \"clk\") is 20.112 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.191 ns + Longest pin register " "Info: + Longest pin to register delay is 23.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns din 1 PIN PIN_J18 23 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J18; Fanout = 23; PIN Node = 'din'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.247 ns) + CELL(0.114 ns) 8.830 ns licheng:u2\|run~104 2 COMB LC_X51_Y21_N4 13 " "Info: 2: + IC(7.247 ns) + CELL(0.114 ns) = 8.830 ns; Loc. = LC_X51_Y21_N4; Fanout = 13; COMB Node = 'licheng:u2\|run~104'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.361 ns" { din licheng:u2|run~104 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.590 ns) 10.771 ns licheng:u2\|Add1~17 3 COMB LC_X52_Y20_N0 6 " "Info: 3: + IC(1.351 ns) + CELL(0.590 ns) = 10.771 ns; Loc. = LC_X52_Y20_N0; Fanout = 6; COMB Node = 'licheng:u2\|Add1~17'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { licheng:u2|run~104 licheng:u2|Add1~17 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.590 ns) 13.080 ns licheng:u2\|LessThan4~1 4 COMB LC_X48_Y19_N5 4 " "Info: 4: + IC(1.719 ns) + CELL(0.590 ns) = 13.080 ns; Loc. = LC_X48_Y19_N5; Fanout = 4; COMB Node = 'licheng:u2\|LessThan4~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { licheng:u2|Add1~17 licheng:u2|LessThan4~1 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.292 ns) 14.594 ns licheng:u2\|LessThan4~2 5 COMB LC_X48_Y19_N4 5 " "Info: 5: + IC(1.222 ns) + CELL(0.292 ns) = 14.594 ns; Loc. = LC_X48_Y19_N4; Fanout = 5; COMB Node = 'licheng:u2\|LessThan4~2'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { licheng:u2|LessThan4~1 licheng:u2|LessThan4~2 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.442 ns) 16.717 ns licheng:u2\|twofive\[0\]~70 6 COMB LC_X51_Y20_N4 2 " "Info: 6: + IC(1.681 ns) + CELL(0.442 ns) = 16.717 ns; Loc. = LC_X51_Y20_N4; Fanout = 2; COMB Node = 'licheng:u2\|twofive\[0\]~70'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { licheng:u2|LessThan4~2 licheng:u2|twofive[0]~70 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.292 ns) 18.655 ns licheng:u2\|twofive\[0\]~78 7 COMB LC_X48_Y18_N0 1 " "Info: 7: + IC(1.646 ns) + CELL(0.292 ns) = 18.655 ns; Loc. = LC_X48_Y18_N0; Fanout = 1; COMB Node = 'licheng:u2\|twofive\[0\]~78'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { licheng:u2|twofive[0]~70 licheng:u2|twofive[0]~78 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.442 ns) 20.355 ns licheng:u2\|twofive\[0\]~79 8 COMB LC_X48_Y21_N0 1 " "Info: 8: + IC(1.258 ns) + CELL(0.442 ns) = 20.355 ns; Loc. = LC_X48_Y21_N0; Fanout = 1; COMB Node = 'licheng:u2\|twofive\[0\]~79'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { licheng:u2|twofive[0]~78 licheng:u2|twofive[0]~79 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 20.651 ns licheng:u2\|twofive\[0\]~80 9 COMB LC_X48_Y21_N1 2 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 20.651 ns; Loc. = LC_X48_Y21_N1; Fanout = 2; COMB Node = 'licheng:u2\|twofive\[0\]~80'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { licheng:u2|twofive[0]~79 licheng:u2|twofive[0]~80 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.867 ns) 23.191 ns licheng:u2\|twofive\[0\] 10 REG LC_X51_Y22_N5 5 " "Info: 10: + IC(1.673 ns) + CELL(0.867 ns) = 23.191 ns; Loc. = LC_X51_Y22_N5; Fanout = 5; REG Node = 'licheng:u2\|twofive\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { licheng:u2|twofive[0]~80 licheng:u2|twofive[0] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.212 ns ( 22.47 % ) " "Info: Total cell delay = 5.212 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.979 ns ( 77.53 % ) " "Info: Total interconnect delay = 17.979 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.191 ns" { din licheng:u2|run~104 licheng:u2|Add1~17 licheng:u2|LessThan4~1 licheng:u2|LessThan4~2 licheng:u2|twofive[0]~70 licheng:u2|twofive[0]~78 licheng:u2|twofive[0]~79 licheng:u2|twofive[0]~80 licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.191 ns" { din {} din~out0 {} licheng:u2|run~104 {} licheng:u2|Add1~17 {} licheng:u2|LessThan4~1 {} licheng:u2|LessThan4~2 {} licheng:u2|twofive[0]~70 {} licheng:u2|twofive[0]~78 {} licheng:u2|twofive[0]~79 {} licheng:u2|twofive[0]~80 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 7.247ns 1.351ns 1.719ns 1.222ns 1.681ns 1.646ns 1.258ns 0.182ns 1.673ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.590ns 0.292ns 0.442ns 0.292ns 0.442ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns licheng:u2\|twofive\[0\] 2 REG LC_X51_Y22_N5 5 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X51_Y22_N5; Fanout = 5; REG Node = 'licheng:u2\|twofive\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk licheng:u2|twofive[0] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.191 ns" { din licheng:u2|run~104 licheng:u2|Add1~17 licheng:u2|LessThan4~1 licheng:u2|LessThan4~2 licheng:u2|twofive[0]~70 licheng:u2|twofive[0]~78 licheng:u2|twofive[0]~79 licheng:u2|twofive[0]~80 licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.191 ns" { din {} din~out0 {} licheng:u2|run~104 {} licheng:u2|Add1~17 {} licheng:u2|LessThan4~1 {} licheng:u2|LessThan4~2 {} licheng:u2|twofive[0]~70 {} licheng:u2|twofive[0]~78 {} licheng:u2|twofive[0]~79 {} licheng:u2|twofive[0]~80 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 7.247ns 1.351ns 1.719ns 1.222ns 1.681ns 1.646ns 1.258ns 0.182ns 1.673ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.590ns 0.292ns 0.442ns 0.292ns 0.442ns 0.114ns 0.867ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outpdistance\[0\] displaydistance:u11\|outp\[0\] 10.292 ns register " "Info: tco from clock \"clk\" to destination pin \"outpdistance\[0\]\" through register \"displaydistance:u11\|outp\[0\]\" is 10.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns displaydistance:u11\|outp\[0\] 2 REG LC_X42_Y20_N9 1 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X42_Y20_N9; Fanout = 1; REG Node = 'displaydistance:u11\|outp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk displaydistance:u11|outp[0] } "NODE_NAME" } } { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk displaydistance:u11|outp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} displaydistance:u11|outp[0] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.952 ns + Longest register pin " "Info: + Longest register to pin delay is 6.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns displaydistance:u11\|outp\[0\] 1 REG LC_X42_Y20_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y20_N9; Fanout = 1; REG Node = 'displaydistance:u11\|outp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { displaydistance:u11|outp[0] } "NODE_NAME" } } { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.828 ns) + CELL(2.124 ns) 6.952 ns outpdistance\[0\] 2 PIN PIN_J5 0 " "Info: 2: + IC(4.828 ns) + CELL(2.124 ns) = 6.952 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'outpdistance\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { displaydistance:u11|outp[0] outpdistance[0] } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 30.55 % ) " "Info: Total cell delay = 2.124 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.828 ns ( 69.45 % ) " "Info: Total interconnect delay = 4.828 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { displaydistance:u11|outp[0] outpdistance[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { displaydistance:u11|outp[0] {} outpdistance[0] {} } { 0.000ns 4.828ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk displaydistance:u11|outp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} displaydistance:u11|outp[0] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { displaydistance:u11|outp[0] outpdistance[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { displaydistance:u11|outp[0] {} outpdistance[0] {} } { 0.000ns 4.828ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "remove_jitter:u23\|key_out key_set clk -3.677 ns register " "Info: th for register \"remove_jitter:u23\|key_out\" (data pin = \"key_set\", clock pin = \"clk\") is -3.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 934 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 934; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns remove_jitter:u23\|key_out 2 REG LC_X48_Y30_N7 12 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X48_Y30_N7; Fanout = 12; REG Node = 'remove_jitter:u23\|key_out'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk remove_jitter:u23|key_out } "NODE_NAME" } } { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk remove_jitter:u23|key_out } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} remove_jitter:u23|key_out {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.808 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns key_set 1 PIN PIN_D14 5 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_D14; Fanout = 5; PIN Node = 'key_set'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_set } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.024 ns) + CELL(0.309 ns) 6.808 ns remove_jitter:u23\|key_out 2 REG LC_X48_Y30_N7 12 " "Info: 2: + IC(5.024 ns) + CELL(0.309 ns) = 6.808 ns; Loc. = LC_X48_Y30_N7; Fanout = 12; REG Node = 'remove_jitter:u23\|key_out'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { key_set remove_jitter:u23|key_out } "NODE_NAME" } } { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 26.20 % ) " "Info: Total cell delay = 1.784 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.024 ns ( 73.80 % ) " "Info: Total interconnect delay = 5.024 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { key_set remove_jitter:u23|key_out } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.808 ns" { key_set {} key_set~out0 {} remove_jitter:u23|key_out {} } { 0.000ns 0.000ns 5.024ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk remove_jitter:u23|key_out } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} remove_jitter:u23|key_out {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { key_set remove_jitter:u23|key_out } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.808 ns" { key_set {} key_set~out0 {} remove_jitter:u23|key_out {} } { 0.000ns 0.000ns 5.024ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 88 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 14:58:33 2019 " "Info: Processing ended: Sat Jan 05 14:58:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
