INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inst_mem_0_0/sim/design_1_inst_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inst_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg_file_0_0/sim/design_1_reg_file_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg_file_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sign_extend_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_tags_and_ready_0_0/sim/design_1_tags_and_ready_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_tags_and_ready_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reorder_buffer_0_0/sim/design_1_reorder_buffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reorder_buffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_rs_table_0_0/sim/design_1_rs_table_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rs_table_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_5_0/sim/design_1_xlslice_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputA_0/sim/design_1_inputA_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputA_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputA_0_0/sim/design_1_inputA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputA_0_1/sim/design_1_inputA_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputA_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputA_0_2/sim/design_1_inputA_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputA_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputB_0_0/sim/design_1_inputB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputB_0_1/sim/design_1_inputB_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputB_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_inputB_0_2/sim/design_1_inputB_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_inputB_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux4_0_0/sim/design_1_mux4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux4_0_1/sim/design_1_mux4_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux4_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_data_mem_0_0/sim/design_1_data_mem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_mem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_adder_1_0/sim/design_1_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_5_1/sim/design_1_xlslice_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_sign_extend_1_0/sim/design_1_sign_extend_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sign_extend_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_alu0_0_0/sim/design_1_alu0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alu0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_7_0/sim/design_1_xlslice_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_instr_translator_0_0/sim/design_1_instr_translator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_instr_translator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mult_div_0_0/sim/design_1_mult_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mult_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_cdb_0_0/sim/design_1_cdb_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cdb_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_1_0/sim/design_1_mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_2_0/sim/design_1_mux_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_8_0/sim/design_1_xlslice_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_cm_sel_1_0/sim/design_1_cm_sel_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cm_sel_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_add4_0_0/sim/design_1_add4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_add4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_0/sim/design_1_reg0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_1/sim/design_1_reg0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_2/sim/design_1_reg0_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_3/sim/design_1_reg0_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_4/sim/design_1_reg0_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_5/sim/design_1_reg0_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_6/sim/design_1_reg0_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_7/sim/design_1_reg0_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_8/sim/design_1_reg0_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_9/sim/design_1_reg0_0_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_10/sim/design_1_reg0_0_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_stage_controller_0_0/sim/design_1_stage_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stage_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_stage_controller_1_0/sim/design_1_stage_controller_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stage_controller_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_stage_controller_2_0/sim/design_1_stage_controller_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stage_controller_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_OutputRAM_0_0/sim/design_1_OutputRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_OutputRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_OutputRAM_0_1/sim/design_1_OutputRAM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_OutputRAM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_OutputRAM_1_0/sim/design_1_OutputRAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_OutputRAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_11/sim/design_1_reg0_0_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_rt_stage_controller_0_0/sim/design_1_rt_stage_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rt_stage_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_reg0_0_12/sim/design_1_reg0_0_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg0_0_12
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_add4_1_0/sim/design_1_add4_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_add4_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_adder_2_0/sim/design_1_adder_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adder_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_3_0/sim/design_1_mux_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_4_0/sim/design_1_mux_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_unsigned_extend_0_0/sim/design_1_unsigned_extend_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_unsigned_extend_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_3_1/sim/design_1_mux_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/ip/design_1_mux_3_2/sim/design_1_mux_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mux_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/connor/Documents/mips/mips-core/mips-core.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/connor/Documents/mips/mips-core/mips-core.srcs/sources_1/imports/new/inst_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inst_mem'
