
Radio_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1ac  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800e460  0800e460  0000f460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e964  0800e964  0000f964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e96c  0800e96c  0000f96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e970  0800e970  0000f970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0800e974  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004ca0  240001dc  0800eb50  000101dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004e7c  0800eb50  00010e7c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a609  00000000  00000000  0001020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004e48  00000000  00000000  0003a813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001cb0  00000000  00000000  0003f660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001646  00000000  00000000  00041310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036927  00000000  00000000  00042956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027332  00000000  00000000  0007927d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00150d80  00000000  00000000  000a05af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f132f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c8c  00000000  00000000  001f1374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  001fa000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001dc 	.word	0x240001dc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800e444 	.word	0x0800e444

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	0800e444 	.word	0x0800e444

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b9a2 	b.w	8000a74 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f83e 	bl	80007b8 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__aeabi_d2lz>:
 8000748:	b508      	push	{r3, lr}
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	ec43 2b17 	vmov	d7, r2, r3
 8000752:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d403      	bmi.n	8000764 <__aeabi_d2lz+0x1c>
 800075c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000760:	f000 b80a 	b.w	8000778 <__aeabi_d2ulz>
 8000764:	eeb1 7b47 	vneg.f64	d7, d7
 8000768:	ec51 0b17 	vmov	r0, r1, d7
 800076c:	f000 f804 	bl	8000778 <__aeabi_d2ulz>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	bd08      	pop	{r3, pc}

08000778 <__aeabi_d2ulz>:
 8000778:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007a8 <__aeabi_d2ulz+0x30>
 800077c:	ec41 0b17 	vmov	d7, r0, r1
 8000780:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007b0 <__aeabi_d2ulz+0x38>
 8000784:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000788:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800078c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000790:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000794:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000798:	ee16 1a10 	vmov	r1, s12
 800079c:	ee17 0a90 	vmov	r0, s15
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	f3af 8000 	nop.w
 80007a8:	00000000 	.word	0x00000000
 80007ac:	3df00000 	.word	0x3df00000
 80007b0:	00000000 	.word	0x00000000
 80007b4:	41f00000 	.word	0x41f00000

080007b8 <__udivmoddi4>:
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007bc:	9d08      	ldr	r5, [sp, #32]
 80007be:	460c      	mov	r4, r1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14e      	bne.n	8000862 <__udivmoddi4+0xaa>
 80007c4:	4694      	mov	ip, r2
 80007c6:	458c      	cmp	ip, r1
 80007c8:	4686      	mov	lr, r0
 80007ca:	fab2 f282 	clz	r2, r2
 80007ce:	d962      	bls.n	8000896 <__udivmoddi4+0xde>
 80007d0:	b14a      	cbz	r2, 80007e6 <__udivmoddi4+0x2e>
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	4091      	lsls	r1, r2
 80007d8:	fa20 f303 	lsr.w	r3, r0, r3
 80007dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e0:	4319      	orrs	r1, r3
 80007e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ea:	fa1f f68c 	uxth.w	r6, ip
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f6:	fb07 1114 	mls	r1, r7, r4, r1
 80007fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007fe:	fb04 f106 	mul.w	r1, r4, r6
 8000802:	4299      	cmp	r1, r3
 8000804:	d90a      	bls.n	800081c <__udivmoddi4+0x64>
 8000806:	eb1c 0303 	adds.w	r3, ip, r3
 800080a:	f104 30ff 	add.w	r0, r4, #4294967295
 800080e:	f080 8112 	bcs.w	8000a36 <__udivmoddi4+0x27e>
 8000812:	4299      	cmp	r1, r3
 8000814:	f240 810f 	bls.w	8000a36 <__udivmoddi4+0x27e>
 8000818:	3c02      	subs	r4, #2
 800081a:	4463      	add	r3, ip
 800081c:	1a59      	subs	r1, r3, r1
 800081e:	fa1f f38e 	uxth.w	r3, lr
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800082e:	fb00 f606 	mul.w	r6, r0, r6
 8000832:	429e      	cmp	r6, r3
 8000834:	d90a      	bls.n	800084c <__udivmoddi4+0x94>
 8000836:	eb1c 0303 	adds.w	r3, ip, r3
 800083a:	f100 31ff 	add.w	r1, r0, #4294967295
 800083e:	f080 80fc 	bcs.w	8000a3a <__udivmoddi4+0x282>
 8000842:	429e      	cmp	r6, r3
 8000844:	f240 80f9 	bls.w	8000a3a <__udivmoddi4+0x282>
 8000848:	4463      	add	r3, ip
 800084a:	3802      	subs	r0, #2
 800084c:	1b9b      	subs	r3, r3, r6
 800084e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	b11d      	cbz	r5, 800085e <__udivmoddi4+0xa6>
 8000856:	40d3      	lsrs	r3, r2
 8000858:	2200      	movs	r2, #0
 800085a:	e9c5 3200 	strd	r3, r2, [r5]
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	428b      	cmp	r3, r1
 8000864:	d905      	bls.n	8000872 <__udivmoddi4+0xba>
 8000866:	b10d      	cbz	r5, 800086c <__udivmoddi4+0xb4>
 8000868:	e9c5 0100 	strd	r0, r1, [r5]
 800086c:	2100      	movs	r1, #0
 800086e:	4608      	mov	r0, r1
 8000870:	e7f5      	b.n	800085e <__udivmoddi4+0xa6>
 8000872:	fab3 f183 	clz	r1, r3
 8000876:	2900      	cmp	r1, #0
 8000878:	d146      	bne.n	8000908 <__udivmoddi4+0x150>
 800087a:	42a3      	cmp	r3, r4
 800087c:	d302      	bcc.n	8000884 <__udivmoddi4+0xcc>
 800087e:	4290      	cmp	r0, r2
 8000880:	f0c0 80f0 	bcc.w	8000a64 <__udivmoddi4+0x2ac>
 8000884:	1a86      	subs	r6, r0, r2
 8000886:	eb64 0303 	sbc.w	r3, r4, r3
 800088a:	2001      	movs	r0, #1
 800088c:	2d00      	cmp	r5, #0
 800088e:	d0e6      	beq.n	800085e <__udivmoddi4+0xa6>
 8000890:	e9c5 6300 	strd	r6, r3, [r5]
 8000894:	e7e3      	b.n	800085e <__udivmoddi4+0xa6>
 8000896:	2a00      	cmp	r2, #0
 8000898:	f040 8090 	bne.w	80009bc <__udivmoddi4+0x204>
 800089c:	eba1 040c 	sub.w	r4, r1, ip
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa1f f78c 	uxth.w	r7, ip
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ba:	fb07 f006 	mul.w	r0, r7, r6
 80008be:	4298      	cmp	r0, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x11c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x11a>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	f200 80cd 	bhi.w	8000a6c <__udivmoddi4+0x2b4>
 80008d2:	4626      	mov	r6, r4
 80008d4:	1a1c      	subs	r4, r3, r0
 80008d6:	fa1f f38e 	uxth.w	r3, lr
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008e6:	fb00 f707 	mul.w	r7, r0, r7
 80008ea:	429f      	cmp	r7, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x148>
 80008ee:	eb1c 0303 	adds.w	r3, ip, r3
 80008f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008f6:	d202      	bcs.n	80008fe <__udivmoddi4+0x146>
 80008f8:	429f      	cmp	r7, r3
 80008fa:	f200 80b0 	bhi.w	8000a5e <__udivmoddi4+0x2a6>
 80008fe:	4620      	mov	r0, r4
 8000900:	1bdb      	subs	r3, r3, r7
 8000902:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000906:	e7a5      	b.n	8000854 <__udivmoddi4+0x9c>
 8000908:	f1c1 0620 	rsb	r6, r1, #32
 800090c:	408b      	lsls	r3, r1
 800090e:	fa22 f706 	lsr.w	r7, r2, r6
 8000912:	431f      	orrs	r7, r3
 8000914:	fa20 fc06 	lsr.w	ip, r0, r6
 8000918:	fa04 f301 	lsl.w	r3, r4, r1
 800091c:	ea43 030c 	orr.w	r3, r3, ip
 8000920:	40f4      	lsrs	r4, r6
 8000922:	fa00 f801 	lsl.w	r8, r0, r1
 8000926:	0c38      	lsrs	r0, r7, #16
 8000928:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800092c:	fbb4 fef0 	udiv	lr, r4, r0
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fb00 441e 	mls	r4, r0, lr, r4
 8000938:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800093c:	fb0e f90c 	mul.w	r9, lr, ip
 8000940:	45a1      	cmp	r9, r4
 8000942:	fa02 f201 	lsl.w	r2, r2, r1
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x1a6>
 8000948:	193c      	adds	r4, r7, r4
 800094a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800094e:	f080 8084 	bcs.w	8000a5a <__udivmoddi4+0x2a2>
 8000952:	45a1      	cmp	r9, r4
 8000954:	f240 8081 	bls.w	8000a5a <__udivmoddi4+0x2a2>
 8000958:	f1ae 0e02 	sub.w	lr, lr, #2
 800095c:	443c      	add	r4, r7
 800095e:	eba4 0409 	sub.w	r4, r4, r9
 8000962:	fa1f f983 	uxth.w	r9, r3
 8000966:	fbb4 f3f0 	udiv	r3, r4, r0
 800096a:	fb00 4413 	mls	r4, r0, r3, r4
 800096e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000972:	fb03 fc0c 	mul.w	ip, r3, ip
 8000976:	45a4      	cmp	ip, r4
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x1d2>
 800097a:	193c      	adds	r4, r7, r4
 800097c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000980:	d267      	bcs.n	8000a52 <__udivmoddi4+0x29a>
 8000982:	45a4      	cmp	ip, r4
 8000984:	d965      	bls.n	8000a52 <__udivmoddi4+0x29a>
 8000986:	3b02      	subs	r3, #2
 8000988:	443c      	add	r4, r7
 800098a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800098e:	fba0 9302 	umull	r9, r3, r0, r2
 8000992:	eba4 040c 	sub.w	r4, r4, ip
 8000996:	429c      	cmp	r4, r3
 8000998:	46ce      	mov	lr, r9
 800099a:	469c      	mov	ip, r3
 800099c:	d351      	bcc.n	8000a42 <__udivmoddi4+0x28a>
 800099e:	d04e      	beq.n	8000a3e <__udivmoddi4+0x286>
 80009a0:	b155      	cbz	r5, 80009b8 <__udivmoddi4+0x200>
 80009a2:	ebb8 030e 	subs.w	r3, r8, lr
 80009a6:	eb64 040c 	sbc.w	r4, r4, ip
 80009aa:	fa04 f606 	lsl.w	r6, r4, r6
 80009ae:	40cb      	lsrs	r3, r1
 80009b0:	431e      	orrs	r6, r3
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	e9c5 6400 	strd	r6, r4, [r5]
 80009b8:	2100      	movs	r1, #0
 80009ba:	e750      	b.n	800085e <__udivmoddi4+0xa6>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f103 	lsr.w	r1, r0, r3
 80009c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c8:	fa24 f303 	lsr.w	r3, r4, r3
 80009cc:	4094      	lsls	r4, r2
 80009ce:	430c      	orrs	r4, r1
 80009d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d8:	fa1f f78c 	uxth.w	r7, ip
 80009dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009e0:	fb08 3110 	mls	r1, r8, r0, r3
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x24c>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29e>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29e>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b2a4      	uxth	r4, r4
 8000a08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x276>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x296>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x296>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e739      	b.n	80008aa <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f0      	b.n	800081c <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e706      	b.n	800084c <__udivmoddi4+0x94>
 8000a3e:	45c8      	cmp	r8, r9
 8000a40:	d2ae      	bcs.n	80009a0 <__udivmoddi4+0x1e8>
 8000a42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a8      	b.n	80009a0 <__udivmoddi4+0x1e8>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x276>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e799      	b.n	800098a <__udivmoddi4+0x1d2>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x24c>
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	e77f      	b.n	800095e <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74d      	b.n	8000900 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e70f      	b.n	800088c <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e730      	b.n	80008d4 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000aa4:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <_Z16MX_FREERTOS_Initv+0x18>)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4804      	ldr	r0, [pc, #16]	@ (8000abc <_Z16MX_FREERTOS_Initv+0x1c>)
 8000aaa:	f006 f98b 	bl	8006dc4 <osThreadNew>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4a03      	ldr	r2, [pc, #12]	@ (8000ac0 <_Z16MX_FREERTOS_Initv+0x20>)
 8000ab2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	0800e4d8 	.word	0x0800e4d8
 8000abc:	08000ac5 	.word	0x08000ac5
 8000ac0:	240001f8 	.word	0x240001f8

08000ac4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f006 fa0b 	bl	8006ee8 <osDelay>
 8000ad2:	e7fb      	b.n	8000acc <_Z16StartDefaultTaskPv+0x8>

08000ad4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]
 8000ae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000aec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000af0:	4a19      	ldr	r2, [pc, #100]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000af2:	f043 0302 	orr.w	r3, r3, #2
 8000af6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000afa:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000afc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b00:	f003 0302 	and.w	r3, r3, #2
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b08:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000b26:	2320      	movs	r3, #32
 8000b28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4808      	ldr	r0, [pc, #32]	@ (8000b5c <MX_GPIO_Init+0x88>)
 8000b3c:	f000 fe20 	bl	8001780 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2105      	movs	r1, #5
 8000b44:	2017      	movs	r0, #23
 8000b46:	f000 fdf3 	bl	8001730 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b4a:	2017      	movs	r0, #23
 8000b4c:	f000 fe0a 	bl	8001764 <HAL_NVIC_EnableIRQ>

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	58020400 	.word	0x58020400

08000b60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b64:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b66:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd8 <MX_I2C1_Init+0x78>)
 8000b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 8000b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bdc <MX_I2C1_Init+0x7c>)
 8000b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b70:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b76:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b82:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b9c:	480d      	ldr	r0, [pc, #52]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b9e:	f000 ffb9 	bl	8001b14 <HAL_I2C_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ba8:	f000 f930 	bl	8000e0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bac:	2100      	movs	r1, #0
 8000bae:	4809      	ldr	r0, [pc, #36]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000bb0:	f001 fc8c 	bl	80024cc <HAL_I2CEx_ConfigAnalogFilter>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000bba:	f000 f927 	bl	8000e0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000bc2:	f001 fcce 	bl	8002562 <HAL_I2CEx_ConfigDigitalFilter>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000bcc:	f000 f91e 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	240001fc 	.word	0x240001fc
 8000bd8:	40005400 	.word	0x40005400
 8000bdc:	20b0ccff 	.word	0x20b0ccff

08000be0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0ba      	sub	sp, #232	@ 0xe8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	22c0      	movs	r2, #192	@ 0xc0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f00a fa31 	bl	800b068 <memset>
  if(i2cHandle->Instance==I2C1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a27      	ldr	r2, [pc, #156]	@ (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d146      	bne.n	8000c9e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c10:	f04f 0208 	mov.w	r2, #8
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	4618      	mov	r0, r3
 8000c28:	f002 fd22 	bl	8003670 <HAL_RCCEx_PeriphCLKConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000c32:	f000 f8eb 	bl	8000e0c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c38:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c3e:	f043 0302 	orr.w	r3, r3, #2
 8000c42:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c46:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c48:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c54:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c5c:	2312      	movs	r3, #18
 8000c5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c78:	4619      	mov	r1, r3
 8000c7a:	480d      	ldr	r0, [pc, #52]	@ (8000cb0 <HAL_I2C_MspInit+0xd0>)
 8000c7c:	f000 fd80 	bl	8001780 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c82:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000c86:	4a09      	ldr	r2, [pc, #36]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c8c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c92:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	37e8      	adds	r7, #232	@ 0xe8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40005400 	.word	0x40005400
 8000cac:	58024400 	.word	0x58024400
 8000cb0:	58020400 	.word	0x58020400

08000cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cb8:	f000 fc26 	bl	8001508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cbc:	f000 f810 	bl	8000ce0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc0:	f7ff ff08 	bl	8000ad4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000cc4:	f000 fb40 	bl	8001348 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000cc8:	f7ff ff4a 	bl	8000b60 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  //printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
  initTaskFunctions();
 8000ccc:	f000 fab0 	bl	8001230 <_Z17initTaskFunctionsv>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000cd0:	f006 f82e 	bl	8006d30 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000cd4:	f7ff fee4 	bl	8000aa0 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 8000cd8:	f006 f84e 	bl	8006d78 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <main+0x28>

08000ce0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b09c      	sub	sp, #112	@ 0x70
 8000ce4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cea:	224c      	movs	r2, #76	@ 0x4c
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f00a f9ba 	bl	800b068 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2220      	movs	r2, #32
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f00a f9b4 	bl	800b068 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000d00:	4b37      	ldr	r3, [pc, #220]	@ (8000de0 <_Z18SystemClock_Configv+0x100>)
 8000d02:	f04f 32ff 	mov.w	r2, #4294967295
 8000d06:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000d0a:	2002      	movs	r0, #2
 8000d0c:	f001 fc76 	bl	80025fc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d10:	2300      	movs	r3, #0
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	4b33      	ldr	r3, [pc, #204]	@ (8000de4 <_Z18SystemClock_Configv+0x104>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	4a32      	ldr	r2, [pc, #200]	@ (8000de4 <_Z18SystemClock_Configv+0x104>)
 8000d1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d1e:	6193      	str	r3, [r2, #24]
 8000d20:	4b30      	ldr	r3, [pc, #192]	@ (8000de4 <_Z18SystemClock_Configv+0x104>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d28:	603b      	str	r3, [r7, #0]
 8000d2a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d2c:	bf00      	nop
 8000d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000de4 <_Z18SystemClock_Configv+0x104>)
 8000d30:	699b      	ldr	r3, [r3, #24]
 8000d32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d3a:	bf14      	ite	ne
 8000d3c:	2301      	movne	r3, #1
 8000d3e:	2300      	moveq	r3, #0
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d1f3      	bne.n	8000d2e <_Z18SystemClock_Configv+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d46:	2302      	movs	r3, #2
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000d4e:	2340      	movs	r3, #64	@ 0x40
 8000d50:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d52:	2302      	movs	r3, #2
 8000d54:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d56:	2300      	movs	r3, #0
 8000d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8000d5e:	2323      	movs	r3, #35	@ 0x23
 8000d60:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d62:	2302      	movs	r3, #2
 8000d64:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d66:	2302      	movs	r3, #2
 8000d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d6e:	230c      	movs	r3, #12
 8000d70:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f001 fc76 	bl	8002670 <HAL_RCC_OscConfig>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	bf14      	ite	ne
 8000d8a:	2301      	movne	r3, #1
 8000d8c:	2300      	moveq	r3, #0
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8000d94:	f000 f83a 	bl	8000e0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d98:	233f      	movs	r3, #63	@ 0x3f
 8000d9a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000da4:	2300      	movs	r3, #0
 8000da6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000da8:	2340      	movs	r3, #64	@ 0x40
 8000daa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000dac:	2340      	movs	r3, #64	@ 0x40
 8000dae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000db0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000db4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000db6:	2340      	movs	r3, #64	@ 0x40
 8000db8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	2106      	movs	r1, #6
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f002 f888 	bl	8002ed4 <HAL_RCC_ClockConfig>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	bf14      	ite	ne
 8000dca:	2301      	movne	r3, #1
 8000dcc:	2300      	moveq	r3, #0
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 8000dd4:	f000 f81a 	bl	8000e0c <Error_Handler>
  }
}
 8000dd8:	bf00      	nop
 8000dda:	3770      	adds	r7, #112	@ 0x70
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	58024400 	.word	0x58024400
 8000de4:	58024800 	.word	0x58024800

08000de8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a04      	ldr	r2, [pc, #16]	@ (8000e08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d101      	bne.n	8000dfe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dfa:	f000 fbc1 	bl	8001580 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	40010000 	.word	0x40010000

08000e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e10:	b672      	cpsid	i
}
 8000e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <Error_Handler+0x8>

08000e18 <__io_putchar>:

#include <printfRedirect.h>


//printf to uart redirection
void __io_putchar(uint8_t ch) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 8000e22:	1df9      	adds	r1, r7, #7
 8000e24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e28:	2201      	movs	r2, #1
 8000e2a:	4803      	ldr	r0, [pc, #12]	@ (8000e38 <__io_putchar+0x20>)
 8000e2c:	f004 fd1e 	bl	800586c <HAL_UART_Transmit>
}
 8000e30:	bf00      	nop
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	240002a4 	.word	0x240002a4

08000e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e42:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <HAL_MspInit+0x38>)
 8000e44:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000e48:	4a0a      	ldr	r2, [pc, #40]	@ (8000e74 <HAL_MspInit+0x38>)
 8000e4a:	f043 0302 	orr.w	r3, r3, #2
 8000e4e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000e52:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <HAL_MspInit+0x38>)
 8000e54:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000e58:	f003 0302 	and.w	r3, r3, #2
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	210f      	movs	r1, #15
 8000e64:	f06f 0001 	mvn.w	r0, #1
 8000e68:	f000 fc62 	bl	8001730 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	58024400 	.word	0x58024400

08000e78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08e      	sub	sp, #56	@ 0x38
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2b0f      	cmp	r3, #15
 8000e84:	d844      	bhi.n	8000f10 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8000e86:	2200      	movs	r2, #0
 8000e88:	6879      	ldr	r1, [r7, #4]
 8000e8a:	2019      	movs	r0, #25
 8000e8c:	f000 fc50 	bl	8001730 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000e90:	2019      	movs	r0, #25
 8000e92:	f000 fc67 	bl	8001764 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000e96:	4a24      	ldr	r2, [pc, #144]	@ (8000f28 <HAL_InitTick+0xb0>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e9c:	4b23      	ldr	r3, [pc, #140]	@ (8000f2c <HAL_InitTick+0xb4>)
 8000e9e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000ea2:	4a22      	ldr	r2, [pc, #136]	@ (8000f2c <HAL_InitTick+0xb4>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8000eac:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <HAL_InitTick+0xb4>)
 8000eae:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000eba:	f107 020c 	add.w	r2, r7, #12
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	4611      	mov	r1, r2
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f002 fb91 	bl	80035ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000eca:	f002 fb79 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ed6:	4a16      	ldr	r2, [pc, #88]	@ (8000f30 <HAL_InitTick+0xb8>)
 8000ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8000edc:	0c9b      	lsrs	r3, r3, #18
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ee2:	4b14      	ldr	r3, [pc, #80]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000ee4:	4a14      	ldr	r2, [pc, #80]	@ (8000f38 <HAL_InitTick+0xc0>)
 8000ee6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ee8:	4b12      	ldr	r3, [pc, #72]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000eea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000eee:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000ef0:	4a10      	ldr	r2, [pc, #64]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ef4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efc:	4b0d      	ldr	r3, [pc, #52]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000f02:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000f04:	f004 f994 	bl	8005230 <HAL_TIM_Base_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d107      	bne.n	8000f1e <HAL_InitTick+0xa6>
 8000f0e:	e001      	b.n	8000f14 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e005      	b.n	8000f20 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000f14:	4807      	ldr	r0, [pc, #28]	@ (8000f34 <HAL_InitTick+0xbc>)
 8000f16:	f004 f9ed 	bl	80052f4 <HAL_TIM_Base_Start_IT>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	e000      	b.n	8000f20 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3738      	adds	r7, #56	@ 0x38
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	24000008 	.word	0x24000008
 8000f2c:	58024400 	.word	0x58024400
 8000f30:	431bde83 	.word	0x431bde83
 8000f34:	24000250 	.word	0x24000250
 8000f38:	40010000 	.word	0x40010000

08000f3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <NMI_Handler+0x4>

08000f44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <HardFault_Handler+0x4>

08000f4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <MemManage_Handler+0x4>

08000f54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <BusFault_Handler+0x4>

08000f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <UsageFault_Handler+0x4>

08000f64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 8000f76:	2020      	movs	r0, #32
 8000f78:	f000 fdb2 	bl	8001ae0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f84:	4802      	ldr	r0, [pc, #8]	@ (8000f90 <TIM1_UP_IRQHandler+0x10>)
 8000f86:	f004 fa2d 	bl	80053e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	24000250 	.word	0x24000250

08000f94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return 1;
 8000f98:	2301      	movs	r3, #1
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <_kill>:

int _kill(int pid, int sig)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fae:	f00a f957 	bl	800b260 <__errno>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2216      	movs	r2, #22
 8000fb6:	601a      	str	r2, [r3, #0]
  return -1;
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <_exit>:

void _exit (int status)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ffe7 	bl	8000fa4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fd6:	bf00      	nop
 8000fd8:	e7fd      	b.n	8000fd6 <_exit+0x12>

08000fda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	60f8      	str	r0, [r7, #12]
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	e00a      	b.n	8001002 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fec:	f3af 8000 	nop.w
 8000ff0:	4601      	mov	r1, r0
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	1c5a      	adds	r2, r3, #1
 8000ff6:	60ba      	str	r2, [r7, #8]
 8000ff8:	b2ca      	uxtb	r2, r1
 8000ffa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	3301      	adds	r3, #1
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	697a      	ldr	r2, [r7, #20]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	429a      	cmp	r2, r3
 8001008:	dbf0      	blt.n	8000fec <_read+0x12>
  }

  return len;
 800100a:	687b      	ldr	r3, [r7, #4]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]
 8001024:	e009      	b.n	800103a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	60ba      	str	r2, [r7, #8]
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fef2 	bl	8000e18 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	3301      	adds	r3, #1
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	697a      	ldr	r2, [r7, #20]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	429a      	cmp	r2, r3
 8001040:	dbf1      	blt.n	8001026 <_write+0x12>
  }
  return len;
 8001042:	687b      	ldr	r3, [r7, #4]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <_close>:

int _close(int file)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001058:	4618      	mov	r0, r3
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001074:	605a      	str	r2, [r3, #4]
  return 0;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <_isatty>:

int _isatty(int file)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800108c:	2301      	movs	r3, #1
}
 800108e:	4618      	mov	r0, r3
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800109a:	b480      	push	{r7}
 800109c:	b085      	sub	sp, #20
 800109e:	af00      	add	r7, sp, #0
 80010a0:	60f8      	str	r0, [r7, #12]
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010bc:	4a14      	ldr	r2, [pc, #80]	@ (8001110 <_sbrk+0x5c>)
 80010be:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <_sbrk+0x60>)
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c8:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d102      	bne.n	80010d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <_sbrk+0x64>)
 80010d2:	4a12      	ldr	r2, [pc, #72]	@ (800111c <_sbrk+0x68>)
 80010d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d6:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <_sbrk+0x64>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4413      	add	r3, r2
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d207      	bcs.n	80010f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e4:	f00a f8bc 	bl	800b260 <__errno>
 80010e8:	4603      	mov	r3, r0
 80010ea:	220c      	movs	r2, #12
 80010ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	e009      	b.n	8001108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f4:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <_sbrk+0x64>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	4a05      	ldr	r2, [pc, #20]	@ (8001118 <_sbrk+0x64>)
 8001104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001106:	68fb      	ldr	r3, [r7, #12]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	24100000 	.word	0x24100000
 8001114:	00000400 	.word	0x00000400
 8001118:	2400029c 	.word	0x2400029c
 800111c:	24004e80 	.word	0x24004e80

08001120 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001124:	4b32      	ldr	r3, [pc, #200]	@ (80011f0 <SystemInit+0xd0>)
 8001126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800112a:	4a31      	ldr	r2, [pc, #196]	@ (80011f0 <SystemInit+0xd0>)
 800112c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001134:	4b2f      	ldr	r3, [pc, #188]	@ (80011f4 <SystemInit+0xd4>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 030f 	and.w	r3, r3, #15
 800113c:	2b02      	cmp	r3, #2
 800113e:	d807      	bhi.n	8001150 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001140:	4b2c      	ldr	r3, [pc, #176]	@ (80011f4 <SystemInit+0xd4>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f023 030f 	bic.w	r3, r3, #15
 8001148:	4a2a      	ldr	r2, [pc, #168]	@ (80011f4 <SystemInit+0xd4>)
 800114a:	f043 0303 	orr.w	r3, r3, #3
 800114e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001150:	4b29      	ldr	r3, [pc, #164]	@ (80011f8 <SystemInit+0xd8>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a28      	ldr	r2, [pc, #160]	@ (80011f8 <SystemInit+0xd8>)
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800115c:	4b26      	ldr	r3, [pc, #152]	@ (80011f8 <SystemInit+0xd8>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001162:	4b25      	ldr	r3, [pc, #148]	@ (80011f8 <SystemInit+0xd8>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4924      	ldr	r1, [pc, #144]	@ (80011f8 <SystemInit+0xd8>)
 8001168:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <SystemInit+0xdc>)
 800116a:	4013      	ands	r3, r2
 800116c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800116e:	4b21      	ldr	r3, [pc, #132]	@ (80011f4 <SystemInit+0xd4>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 030c 	and.w	r3, r3, #12
 8001176:	2b00      	cmp	r3, #0
 8001178:	d007      	beq.n	800118a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800117a:	4b1e      	ldr	r3, [pc, #120]	@ (80011f4 <SystemInit+0xd4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f023 030f 	bic.w	r3, r3, #15
 8001182:	4a1c      	ldr	r2, [pc, #112]	@ (80011f4 <SystemInit+0xd4>)
 8001184:	f043 0303 	orr.w	r3, r3, #3
 8001188:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800118a:	4b1b      	ldr	r3, [pc, #108]	@ (80011f8 <SystemInit+0xd8>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001190:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <SystemInit+0xd8>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001196:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <SystemInit+0xd8>)
 8001198:	2200      	movs	r2, #0
 800119a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800119c:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <SystemInit+0xd8>)
 800119e:	4a18      	ldr	r2, [pc, #96]	@ (8001200 <SystemInit+0xe0>)
 80011a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <SystemInit+0xd8>)
 80011a4:	4a17      	ldr	r2, [pc, #92]	@ (8001204 <SystemInit+0xe4>)
 80011a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <SystemInit+0xd8>)
 80011aa:	4a17      	ldr	r2, [pc, #92]	@ (8001208 <SystemInit+0xe8>)
 80011ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <SystemInit+0xd8>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80011b4:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <SystemInit+0xd8>)
 80011b6:	4a14      	ldr	r2, [pc, #80]	@ (8001208 <SystemInit+0xe8>)
 80011b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <SystemInit+0xd8>)
 80011bc:	2200      	movs	r2, #0
 80011be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <SystemInit+0xd8>)
 80011c2:	4a11      	ldr	r2, [pc, #68]	@ (8001208 <SystemInit+0xe8>)
 80011c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <SystemInit+0xd8>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <SystemInit+0xd8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a09      	ldr	r2, [pc, #36]	@ (80011f8 <SystemInit+0xd8>)
 80011d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011d8:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <SystemInit+0xd8>)
 80011da:	2200      	movs	r2, #0
 80011dc:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011de:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <SystemInit+0xec>)
 80011e0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80011e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80011e6:	bf00      	nop
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00
 80011f4:	52002000 	.word	0x52002000
 80011f8:	58024400 	.word	0x58024400
 80011fc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001200:	02020200 	.word	0x02020200
 8001204:	01ff0000 	.word	0x01ff0000
 8001208:	01010280 	.word	0x01010280
 800120c:	52004000 	.word	0x52004000

08001210 <_Z29esp32IntrrruptRequestCallbackPv>:
#include "i2c.h"
#include <cstring>

TaskHandle_t taskHandle_esp32IntrrruptRequest = NULL;

void esp32IntrrruptRequestCallback(void *pNothing){
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

	//uint32_t taskNotifierVal;
	while(1){
		/*if(pdPASS ==*/ xTaskNotifyWait(0x0, 0xffff, NULL, portMAX_DELAY);/*)*/
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
 800121c:	2200      	movs	r2, #0
 800121e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001222:	2000      	movs	r0, #0
 8001224:	f007 fbfc 	bl	8008a20 <xTaskNotifyWait>
 8001228:	e7f6      	b.n	8001218 <_Z29esp32IntrrruptRequestCallbackPv+0x8>
 800122a:	0000      	movs	r0, r0
 800122c:	0000      	movs	r0, r0
	...

08001230 <_Z17initTaskFunctionsv>:
}




void initTaskFunctions(void){
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af02      	add	r7, sp, #8
	printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
 8001236:	a324      	add	r3, pc, #144	@ (adr r3, 80012c8 <_Z17initTaskFunctionsv+0x98>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	481c      	ldr	r0, [pc, #112]	@ (80012b0 <_Z17initTaskFunctionsv+0x80>)
 800123e:	f009 fdab 	bl	800ad98 <iprintf>

	//tworzy task callback na przerwanie od ESP32 informujc, e ESP32 ma jakie dane do wysania
	configASSERT(xTaskCreate(esp32IntrrruptRequestCallback, "esp32IntReq", 3*128, NULL, tskIDLE_PRIORITY, &taskHandle_esp32IntrrruptRequest));
 8001242:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <_Z17initTaskFunctionsv+0x84>)
 8001244:	9301      	str	r3, [sp, #4]
 8001246:	2300      	movs	r3, #0
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2300      	movs	r3, #0
 800124c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001250:	4919      	ldr	r1, [pc, #100]	@ (80012b8 <_Z17initTaskFunctionsv+0x88>)
 8001252:	481a      	ldr	r0, [pc, #104]	@ (80012bc <_Z17initTaskFunctionsv+0x8c>)
 8001254:	f006 fca6 	bl	8007ba4 <xTaskCreate>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	bf0c      	ite	eq
 800125e:	2301      	moveq	r3, #1
 8001260:	2300      	movne	r3, #0
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d00b      	beq.n	8001280 <_Z17initTaskFunctionsv+0x50>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800126c:	f383 8811 	msr	BASEPRI, r3
 8001270:	f3bf 8f6f 	isb	sy
 8001274:	f3bf 8f4f 	dsb	sy
 8001278:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800127a:	bf00      	nop
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <_Z17initTaskFunctionsv+0x4c>


	if(HAL_I2C_IsDeviceReady(&hi2c1, I2C_SLAVE_ADDRESS<<1, 100, 5000)==HAL_OK){
 8001280:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001284:	2264      	movs	r2, #100	@ 0x64
 8001286:	2178      	movs	r1, #120	@ 0x78
 8001288:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <_Z17initTaskFunctionsv+0x90>)
 800128a:	f000 fdd5 	bl	8001e38 <HAL_I2C_IsDeviceReady>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	bf0c      	ite	eq
 8001294:	2301      	moveq	r3, #1
 8001296:	2300      	movne	r3, #0
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d002      	beq.n	80012a4 <_Z17initTaskFunctionsv+0x74>
		printf("ESP32 i2c slave avaliable\r\n");
 800129e:	4809      	ldr	r0, [pc, #36]	@ (80012c4 <_Z17initTaskFunctionsv+0x94>)
 80012a0:	f009 fde2 	bl	800ae68 <puts>
	}


}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	f3af 8000 	nop.w
 80012b0:	0800e46c 	.word	0x0800e46c
 80012b4:	240002a0 	.word	0x240002a0
 80012b8:	0800e490 	.word	0x0800e490
 80012bc:	08001211 	.word	0x08001211
 80012c0:	240001fc 	.word	0x240001fc
 80012c4:	0800e49c 	.word	0x0800e49c
 80012c8:	9999999a 	.word	0x9999999a
 80012cc:	3fb99999 	.word	0x3fb99999

080012d0 <HAL_GPIO_EXTI_Callback>:


#define I2C_SLAVE_TRANSMIT_REQUEST_STARTED		GPIO_PIN_RESET
#define I2C_SLAVE_TRANSMIT_REQUEST_STOPPED		GPIO_PIN_SET
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08c      	sub	sp, #48	@ 0x30
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	4603      	mov	r3, r0
 80012d8:	80fb      	strh	r3, [r7, #6]
  //static bool esp32i2cRequestState;
	//GPIO_PinState state = 	HAL_GPIO_ReadPin(esp32i2cInterruptReqest_GPIO_Port, esp32i2cInterruptReqest_Pin);

	//if (state == I2C_SLAVE_TRANSMIT_REQUEST_STARTED){
  		BaseType_t passArg = pdTRUE;
 80012da:	2301      	movs	r3, #1
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
  		vTaskNotifyGiveFromISR(taskHandle_esp32IntrrruptRequest, &passArg); //informuje task, e przyszo powiadaomienie z ESP32 i powinien odczyta dane z esp32 po slave
 80012de:	4b17      	ldr	r3, [pc, #92]	@ (800133c <HAL_GPIO_EXTI_Callback+0x6c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f007 fbf9 	bl	8008ae0 <vTaskNotifyGiveFromISR>
  		i2cFrame_transmitQueue frameFromESP;

  		HAL_I2C_Master_Receive(&hi2c1, I2C_SLAVE_ADDRESS<<1, (uint8_t*) &frameFromESP.dataSize, sizeof(frameFromESP.dataSize), 500);
 80012ee:	f107 021c 	add.w	r2, r7, #28
 80012f2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	2304      	movs	r3, #4
 80012fa:	2178      	movs	r1, #120	@ 0x78
 80012fc:	4810      	ldr	r0, [pc, #64]	@ (8001340 <HAL_GPIO_EXTI_Callback+0x70>)
 80012fe:	f000 fca5 	bl	8001c4c <HAL_I2C_Master_Receive>
  		printf("tak\r\n");
 8001302:	4810      	ldr	r0, [pc, #64]	@ (8001344 <HAL_GPIO_EXTI_Callback+0x74>)
 8001304:	f009 fdb0 	bl	800ae68 <puts>

  		char wartosc[5];
  		HAL_I2C_Master_Receive(&hi2c1, I2C_SLAVE_ADDRESS<<1, (uint8_t*) &wartosc, 5, 500);
 8001308:	f107 0214 	add.w	r2, r7, #20
 800130c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2305      	movs	r3, #5
 8001314:	2178      	movs	r1, #120	@ 0x78
 8001316:	480a      	ldr	r0, [pc, #40]	@ (8001340 <HAL_GPIO_EXTI_Callback+0x70>)
 8001318:	f000 fc98 	bl	8001c4c <HAL_I2C_Master_Receive>
  		i2cFrame_keyboardFrame ramkaKlawiatury;
  		memcpy(&ramkaKlawiatury, &wartosc, 5 );
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	f107 0214 	add.w	r2, r7, #20
 8001324:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001328:	6018      	str	r0, [r3, #0]
 800132a:	3304      	adds	r3, #4
 800132c:	7019      	strb	r1, [r3, #0]
  		printf("tak\r\n");
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <HAL_GPIO_EXTI_Callback+0x74>)
 8001330:	f009 fd9a 	bl	800ae68 <puts>
  }*/

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001334:	bf00      	nop
 8001336:	3728      	adds	r7, #40	@ 0x28
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	240002a0 	.word	0x240002a0
 8001340:	240001fc 	.word	0x240001fc
 8001344:	0800e4b8 	.word	0x0800e4b8

08001348 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800134c:	4b22      	ldr	r3, [pc, #136]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 800134e:	4a23      	ldr	r2, [pc, #140]	@ (80013dc <MX_USART1_UART_Init+0x94>)
 8001350:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001352:	4b21      	ldr	r3, [pc, #132]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001354:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001358:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800135a:	4b1f      	ldr	r3, [pc, #124]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001360:	4b1d      	ldr	r3, [pc, #116]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001366:	4b1c      	ldr	r3, [pc, #112]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800136c:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 800136e:	220c      	movs	r2, #12
 8001370:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001372:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001378:	4b17      	ldr	r3, [pc, #92]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800137e:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001384:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001386:	2200      	movs	r2, #0
 8001388:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800138a:	4b13      	ldr	r3, [pc, #76]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001390:	4811      	ldr	r0, [pc, #68]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 8001392:	f004 fa1b 	bl	80057cc <HAL_UART_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800139c:	f7ff fd36 	bl	8000e0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013a0:	2100      	movs	r1, #0
 80013a2:	480d      	ldr	r0, [pc, #52]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 80013a4:	f005 fbb5 	bl	8006b12 <HAL_UARTEx_SetTxFifoThreshold>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013ae:	f7ff fd2d 	bl	8000e0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b2:	2100      	movs	r1, #0
 80013b4:	4808      	ldr	r0, [pc, #32]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 80013b6:	f005 fbea 	bl	8006b8e <HAL_UARTEx_SetRxFifoThreshold>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013c0:	f7ff fd24 	bl	8000e0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013c4:	4804      	ldr	r0, [pc, #16]	@ (80013d8 <MX_USART1_UART_Init+0x90>)
 80013c6:	f005 fb6b 	bl	8006aa0 <HAL_UARTEx_DisableFifoMode>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013d0:	f7ff fd1c 	bl	8000e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	240002a4 	.word	0x240002a4
 80013dc:	40011000 	.word	0x40011000

080013e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b0ba      	sub	sp, #232	@ 0xe8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	22c0      	movs	r2, #192	@ 0xc0
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f009 fe31 	bl	800b068 <memset>
  if(uartHandle->Instance==USART1)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a27      	ldr	r2, [pc, #156]	@ (80014a8 <HAL_UART_MspInit+0xc8>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d146      	bne.n	800149e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001410:	f04f 0201 	mov.w	r2, #1
 8001414:	f04f 0300 	mov.w	r3, #0
 8001418:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800141c:	2300      	movs	r3, #0
 800141e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001422:	f107 0310 	add.w	r3, r7, #16
 8001426:	4618      	mov	r0, r3
 8001428:	f002 f922 	bl	8003670 <HAL_RCCEx_PeriphCLKConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001432:	f7ff fceb 	bl	8000e0c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001436:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <HAL_UART_MspInit+0xcc>)
 8001438:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800143c:	4a1b      	ldr	r2, [pc, #108]	@ (80014ac <HAL_UART_MspInit+0xcc>)
 800143e:	f043 0310 	orr.w	r3, r3, #16
 8001442:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001446:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <HAL_UART_MspInit+0xcc>)
 8001448:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800144c:	f003 0310 	and.w	r3, r3, #16
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001454:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_UART_MspInit+0xcc>)
 8001456:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800145a:	4a14      	ldr	r2, [pc, #80]	@ (80014ac <HAL_UART_MspInit+0xcc>)
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <HAL_UART_MspInit+0xcc>)
 8001466:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 8001472:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001476:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2300      	movs	r3, #0
 8001488:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800148c:	2304      	movs	r3, #4
 800148e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001492:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <HAL_UART_MspInit+0xd0>)
 800149a:	f000 f971 	bl	8001780 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800149e:	bf00      	nop
 80014a0:	37e8      	adds	r7, #232	@ 0xe8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40011000 	.word	0x40011000
 80014ac:	58024400 	.word	0x58024400
 80014b0:	58020400 	.word	0x58020400

080014b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014b8:	f7ff fe32 	bl	8001120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014bc:	480c      	ldr	r0, [pc, #48]	@ (80014f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014be:	490d      	ldr	r1, [pc, #52]	@ (80014f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014c0:	4a0d      	ldr	r2, [pc, #52]	@ (80014f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c4:	e002      	b.n	80014cc <LoopCopyDataInit>

080014c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ca:	3304      	adds	r3, #4

080014cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d0:	d3f9      	bcc.n	80014c6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014d2:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001500 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014d8:	e001      	b.n	80014de <LoopFillZerobss>

080014da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014dc:	3204      	adds	r2, #4

080014de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e0:	d3fb      	bcc.n	80014da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014e2:	f009 fec3 	bl	800b26c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014e6:	f7ff fbe5 	bl	8000cb4 <main>
  bx  lr
 80014ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014ec:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80014f0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014f4:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80014f8:	0800e974 	.word	0x0800e974
  ldr r2, =_sbss
 80014fc:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001500:	24004e7c 	.word	0x24004e7c

08001504 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001504:	e7fe      	b.n	8001504 <ADC_IRQHandler>
	...

08001508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800150e:	2003      	movs	r0, #3
 8001510:	f000 f903 	bl	800171a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001514:	f001 fe94 	bl	8003240 <HAL_RCC_GetSysClockFreq>
 8001518:	4602      	mov	r2, r0
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <HAL_Init+0x68>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	0a1b      	lsrs	r3, r3, #8
 8001520:	f003 030f 	and.w	r3, r3, #15
 8001524:	4913      	ldr	r1, [pc, #76]	@ (8001574 <HAL_Init+0x6c>)
 8001526:	5ccb      	ldrb	r3, [r1, r3]
 8001528:	f003 031f 	and.w	r3, r3, #31
 800152c:	fa22 f303 	lsr.w	r3, r2, r3
 8001530:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001532:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <HAL_Init+0x68>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	4a0e      	ldr	r2, [pc, #56]	@ (8001574 <HAL_Init+0x6c>)
 800153c:	5cd3      	ldrb	r3, [r2, r3]
 800153e:	f003 031f 	and.w	r3, r3, #31
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	fa22 f303 	lsr.w	r3, r2, r3
 8001548:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <HAL_Init+0x70>)
 800154a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800154c:	4a0b      	ldr	r2, [pc, #44]	@ (800157c <HAL_Init+0x74>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001552:	200f      	movs	r0, #15
 8001554:	f7ff fc90 	bl	8000e78 <HAL_InitTick>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e002      	b.n	8001568 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001562:	f7ff fc6b 	bl	8000e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	58024400 	.word	0x58024400
 8001574:	0800e4fc 	.word	0x0800e4fc
 8001578:	24000004 	.word	0x24000004
 800157c:	24000000 	.word	0x24000000

08001580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001584:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_IncTick+0x20>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <HAL_IncTick+0x24>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4a04      	ldr	r2, [pc, #16]	@ (80015a4 <HAL_IncTick+0x24>)
 8001592:	6013      	str	r3, [r2, #0]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	2400000c 	.word	0x2400000c
 80015a4:	24000338 	.word	0x24000338

080015a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return uwTick;
 80015ac:	4b03      	ldr	r3, [pc, #12]	@ (80015bc <HAL_GetTick+0x14>)
 80015ae:	681b      	ldr	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	24000338 	.word	0x24000338

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <__NVIC_SetPriorityGrouping+0x40>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ee:	4a04      	ldr	r2, [pc, #16]	@ (8001600 <__NVIC_SetPriorityGrouping+0x40>)
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	60d3      	str	r3, [r2, #12]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00
 8001604:	05fa0000 	.word	0x05fa0000

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800162e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	4907      	ldr	r1, [pc, #28]	@ (800165c <__NVIC_EnableIRQ+0x38>)
 800163e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	2001      	movs	r0, #1
 8001646:	fa00 f202 	lsl.w	r2, r0, r2
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000e100 	.word	0xe000e100

08001660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800166c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001670:	2b00      	cmp	r3, #0
 8001672:	db0a      	blt.n	800168a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	490c      	ldr	r1, [pc, #48]	@ (80016ac <__NVIC_SetPriority+0x4c>)
 800167a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	440b      	add	r3, r1
 8001684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001688:	e00a      	b.n	80016a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4908      	ldr	r1, [pc, #32]	@ (80016b0 <__NVIC_SetPriority+0x50>)
 8001690:	88fb      	ldrh	r3, [r7, #6]
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	3b04      	subs	r3, #4
 8001698:	0112      	lsls	r2, r2, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	440b      	add	r3, r1
 800169e:	761a      	strb	r2, [r3, #24]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	@ 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f1c3 0307 	rsb	r3, r3, #7
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	bf28      	it	cs
 80016d2:	2304      	movcs	r3, #4
 80016d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3304      	adds	r3, #4
 80016da:	2b06      	cmp	r3, #6
 80016dc:	d902      	bls.n	80016e4 <NVIC_EncodePriority+0x30>
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3b03      	subs	r3, #3
 80016e2:	e000      	b.n	80016e6 <NVIC_EncodePriority+0x32>
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43da      	mvns	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43d9      	mvns	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	4313      	orrs	r3, r2
         );
}
 800170e:	4618      	mov	r0, r3
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff ff4c 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
 800173c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800173e:	f7ff ff63 	bl	8001608 <__NVIC_GetPriorityGrouping>
 8001742:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	68b9      	ldr	r1, [r7, #8]
 8001748:	6978      	ldr	r0, [r7, #20]
 800174a:	f7ff ffb3 	bl	80016b4 <NVIC_EncodePriority>
 800174e:	4602      	mov	r2, r0
 8001750:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001754:	4611      	mov	r1, r2
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ff82 	bl	8001660 <__NVIC_SetPriority>
}
 800175c:	bf00      	nop
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800176e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff ff56 	bl	8001624 <__NVIC_EnableIRQ>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001780:	b480      	push	{r7}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800178e:	4b89      	ldr	r3, [pc, #548]	@ (80019b4 <HAL_GPIO_Init+0x234>)
 8001790:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001792:	e194      	b.n	8001abe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	2101      	movs	r1, #1
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	fa01 f303 	lsl.w	r3, r1, r3
 80017a0:	4013      	ands	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f000 8186 	beq.w	8001ab8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d005      	beq.n	80017c4 <HAL_GPIO_Init+0x44>
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 0303 	and.w	r3, r3, #3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d130      	bne.n	8001826 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	2203      	movs	r2, #3
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	68da      	ldr	r2, [r3, #12]
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017fa:	2201      	movs	r2, #1
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	091b      	lsrs	r3, r3, #4
 8001810:	f003 0201 	and.w	r2, r3, #1
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	2b03      	cmp	r3, #3
 8001830:	d017      	beq.n	8001862 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	2203      	movs	r2, #3
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4013      	ands	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	689a      	ldr	r2, [r3, #8]
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	4313      	orrs	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d123      	bne.n	80018b6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	08da      	lsrs	r2, r3, #3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3208      	adds	r2, #8
 8001876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800187a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	220f      	movs	r2, #15
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43db      	mvns	r3, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4013      	ands	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	691a      	ldr	r2, [r3, #16]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	08da      	lsrs	r2, r3, #3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3208      	adds	r2, #8
 80018b0:	69b9      	ldr	r1, [r7, #24]
 80018b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	2203      	movs	r2, #3
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4013      	ands	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f003 0203 	and.w	r2, r3, #3
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f000 80e0 	beq.w	8001ab8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f8:	4b2f      	ldr	r3, [pc, #188]	@ (80019b8 <HAL_GPIO_Init+0x238>)
 80018fa:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80018fe:	4a2e      	ldr	r2, [pc, #184]	@ (80019b8 <HAL_GPIO_Init+0x238>)
 8001900:	f043 0302 	orr.w	r3, r3, #2
 8001904:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001908:	4b2b      	ldr	r3, [pc, #172]	@ (80019b8 <HAL_GPIO_Init+0x238>)
 800190a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001916:	4a29      	ldr	r2, [pc, #164]	@ (80019bc <HAL_GPIO_Init+0x23c>)
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	089b      	lsrs	r3, r3, #2
 800191c:	3302      	adds	r3, #2
 800191e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	220f      	movs	r2, #15
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a20      	ldr	r2, [pc, #128]	@ (80019c0 <HAL_GPIO_Init+0x240>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d052      	beq.n	80019e8 <HAL_GPIO_Init+0x268>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a1f      	ldr	r2, [pc, #124]	@ (80019c4 <HAL_GPIO_Init+0x244>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d031      	beq.n	80019ae <HAL_GPIO_Init+0x22e>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a1e      	ldr	r2, [pc, #120]	@ (80019c8 <HAL_GPIO_Init+0x248>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d02b      	beq.n	80019aa <HAL_GPIO_Init+0x22a>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a1d      	ldr	r2, [pc, #116]	@ (80019cc <HAL_GPIO_Init+0x24c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d025      	beq.n	80019a6 <HAL_GPIO_Init+0x226>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a1c      	ldr	r2, [pc, #112]	@ (80019d0 <HAL_GPIO_Init+0x250>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d01f      	beq.n	80019a2 <HAL_GPIO_Init+0x222>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a1b      	ldr	r2, [pc, #108]	@ (80019d4 <HAL_GPIO_Init+0x254>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d019      	beq.n	800199e <HAL_GPIO_Init+0x21e>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a1a      	ldr	r2, [pc, #104]	@ (80019d8 <HAL_GPIO_Init+0x258>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d013      	beq.n	800199a <HAL_GPIO_Init+0x21a>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a19      	ldr	r2, [pc, #100]	@ (80019dc <HAL_GPIO_Init+0x25c>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00d      	beq.n	8001996 <HAL_GPIO_Init+0x216>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a18      	ldr	r2, [pc, #96]	@ (80019e0 <HAL_GPIO_Init+0x260>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d007      	beq.n	8001992 <HAL_GPIO_Init+0x212>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a17      	ldr	r2, [pc, #92]	@ (80019e4 <HAL_GPIO_Init+0x264>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d101      	bne.n	800198e <HAL_GPIO_Init+0x20e>
 800198a:	2309      	movs	r3, #9
 800198c:	e02d      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 800198e:	230a      	movs	r3, #10
 8001990:	e02b      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 8001992:	2308      	movs	r3, #8
 8001994:	e029      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 8001996:	2307      	movs	r3, #7
 8001998:	e027      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 800199a:	2306      	movs	r3, #6
 800199c:	e025      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 800199e:	2305      	movs	r3, #5
 80019a0:	e023      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 80019a2:	2304      	movs	r3, #4
 80019a4:	e021      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 80019a6:	2303      	movs	r3, #3
 80019a8:	e01f      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 80019aa:	2302      	movs	r3, #2
 80019ac:	e01d      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e01b      	b.n	80019ea <HAL_GPIO_Init+0x26a>
 80019b2:	bf00      	nop
 80019b4:	58000080 	.word	0x58000080
 80019b8:	58024400 	.word	0x58024400
 80019bc:	58000400 	.word	0x58000400
 80019c0:	58020000 	.word	0x58020000
 80019c4:	58020400 	.word	0x58020400
 80019c8:	58020800 	.word	0x58020800
 80019cc:	58020c00 	.word	0x58020c00
 80019d0:	58021000 	.word	0x58021000
 80019d4:	58021400 	.word	0x58021400
 80019d8:	58021800 	.word	0x58021800
 80019dc:	58021c00 	.word	0x58021c00
 80019e0:	58022000 	.word	0x58022000
 80019e4:	58022400 	.word	0x58022400
 80019e8:	2300      	movs	r3, #0
 80019ea:	69fa      	ldr	r2, [r7, #28]
 80019ec:	f002 0203 	and.w	r2, r2, #3
 80019f0:	0092      	lsls	r2, r2, #2
 80019f2:	4093      	lsls	r3, r2
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019fa:	4938      	ldr	r1, [pc, #224]	@ (8001adc <HAL_GPIO_Init+0x35c>)
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	089b      	lsrs	r3, r3, #2
 8001a00:	3302      	adds	r3, #2
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4013      	ands	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001a2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001a36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001a5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4013      	ands	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	3301      	adds	r3, #1
 8001abc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f47f ae63 	bne.w	8001794 <HAL_GPIO_Init+0x14>
  }
}
 8001ace:	bf00      	nop
 8001ad0:	bf00      	nop
 8001ad2:	3724      	adds	r7, #36	@ 0x24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	58000400 	.word	0x58000400

08001ae0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8001aea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001af2:	88fb      	ldrh	r3, [r7, #6]
 8001af4:	4013      	ands	r3, r2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d008      	beq.n	8001b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001afa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001afe:	88fb      	ldrh	r3, [r7, #6]
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b04:	88fb      	ldrh	r3, [r7, #6]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fbe2 	bl	80012d0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e08b      	b.n	8001c3e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d106      	bne.n	8001b40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff f850 	bl	8000be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2224      	movs	r2, #36	@ 0x24
 8001b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0201 	bic.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b64:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	689a      	ldr	r2, [r3, #8]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b74:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d107      	bne.n	8001b8e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	e006      	b.n	8001b9c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689a      	ldr	r2, [r3, #8]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001b9a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d108      	bne.n	8001bb6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	685a      	ldr	r2, [r3, #4]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	e007      	b.n	8001bc6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bc4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	6859      	ldr	r1, [r3, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c48 <HAL_I2C_Init+0x134>)
 8001bd2:	430b      	orrs	r3, r1
 8001bd4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001be4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691a      	ldr	r2, [r3, #16]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69d9      	ldr	r1, [r3, #28]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1a      	ldr	r2, [r3, #32]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0201 	orr.w	r2, r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2220      	movs	r2, #32
 8001c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	02008000 	.word	0x02008000

08001c4c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af02      	add	r7, sp, #8
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	461a      	mov	r2, r3
 8001c58:	460b      	mov	r3, r1
 8001c5a:	817b      	strh	r3, [r7, #10]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b20      	cmp	r3, #32
 8001c6a:	f040 80db 	bne.w	8001e24 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d101      	bne.n	8001c7c <HAL_I2C_Master_Receive+0x30>
 8001c78:	2302      	movs	r3, #2
 8001c7a:	e0d4      	b.n	8001e26 <HAL_I2C_Master_Receive+0x1da>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c84:	f7ff fc90 	bl	80015a8 <HAL_GetTick>
 8001c88:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2319      	movs	r3, #25
 8001c90:	2201      	movs	r2, #1
 8001c92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c96:	68f8      	ldr	r0, [r7, #12]
 8001c98:	f000 f9de 	bl	8002058 <I2C_WaitOnFlagUntilTimeout>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e0bf      	b.n	8001e26 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2222      	movs	r2, #34	@ 0x22
 8001caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2210      	movs	r2, #16
 8001cb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	893a      	ldrh	r2, [r7, #8]
 8001cc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	2bff      	cmp	r3, #255	@ 0xff
 8001cd6:	d90e      	bls.n	8001cf6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	22ff      	movs	r2, #255	@ 0xff
 8001cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce2:	b2da      	uxtb	r2, r3
 8001ce4:	8979      	ldrh	r1, [r7, #10]
 8001ce6:	4b52      	ldr	r3, [pc, #328]	@ (8001e30 <HAL_I2C_Master_Receive+0x1e4>)
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f000 fbba 	bl	8002468 <I2C_TransferConfig>
 8001cf4:	e06d      	b.n	8001dd2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	8979      	ldrh	r1, [r7, #10]
 8001d08:	4b49      	ldr	r3, [pc, #292]	@ (8001e30 <HAL_I2C_Master_Receive+0x1e4>)
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	f000 fba9 	bl	8002468 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001d16:	e05c      	b.n	8001dd2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	6a39      	ldr	r1, [r7, #32]
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	f000 fa37 	bl	8002190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e07c      	b.n	8001e26 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3e:	1c5a      	adds	r2, r3, #1
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	3b01      	subs	r3, #1
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d034      	beq.n	8001dd2 <HAL_I2C_Master_Receive+0x186>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d130      	bne.n	8001dd2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	6a3b      	ldr	r3, [r7, #32]
 8001d76:	2200      	movs	r2, #0
 8001d78:	2180      	movs	r1, #128	@ 0x80
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 f96c 	bl	8002058 <I2C_WaitOnFlagUntilTimeout>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e04d      	b.n	8001e26 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	2bff      	cmp	r3, #255	@ 0xff
 8001d92:	d90e      	bls.n	8001db2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	22ff      	movs	r2, #255	@ 0xff
 8001d98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	8979      	ldrh	r1, [r7, #10]
 8001da2:	2300      	movs	r3, #0
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 fb5c 	bl	8002468 <I2C_TransferConfig>
 8001db0:	e00f      	b.n	8001dd2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	8979      	ldrh	r1, [r7, #10]
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f000 fb4b 	bl	8002468 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d19d      	bne.n	8001d18 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	6a39      	ldr	r1, [r7, #32]
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f000 f992 	bl	800210a <I2C_WaitOnSTOPFlagUntilTimeout>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e01a      	b.n	8001e26 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2220      	movs	r2, #32
 8001df6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6859      	ldr	r1, [r3, #4]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <HAL_I2C_Master_Receive+0x1e8>)
 8001e04:	400b      	ands	r3, r1
 8001e06:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e20:	2300      	movs	r3, #0
 8001e22:	e000      	b.n	8001e26 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001e24:	2302      	movs	r3, #2
  }
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	80002400 	.word	0x80002400
 8001e34:	fe00e800 	.word	0xfe00e800

08001e38 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	607a      	str	r2, [r7, #4]
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	460b      	mov	r3, r1
 8001e46:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b20      	cmp	r3, #32
 8001e56:	f040 80d2 	bne.w	8001ffe <HAL_I2C_IsDeviceReady+0x1c6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e68:	d101      	bne.n	8001e6e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	e0c8      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <HAL_I2C_IsDeviceReady+0x44>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e0c1      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2224      	movs	r2, #36	@ 0x24
 8001e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d105      	bne.n	8001ea6 <HAL_I2C_IsDeviceReady+0x6e>
 8001e9a:	897b      	ldrh	r3, [r7, #10]
 8001e9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ea0:	4b59      	ldr	r3, [pc, #356]	@ (8002008 <HAL_I2C_IsDeviceReady+0x1d0>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	e004      	b.n	8001eb0 <HAL_I2C_IsDeviceReady+0x78>
 8001ea6:	897b      	ldrh	r3, [r7, #10]
 8001ea8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001eac:	4b57      	ldr	r3, [pc, #348]	@ (800200c <HAL_I2C_IsDeviceReady+0x1d4>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	68fa      	ldr	r2, [r7, #12]
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001eb6:	f7ff fb77 	bl	80015a8 <HAL_GetTick>
 8001eba:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0320 	and.w	r3, r3, #32
 8001ec6:	2b20      	cmp	r3, #32
 8001ec8:	bf0c      	ite	eq
 8001eca:	2301      	moveq	r3, #1
 8001ecc:	2300      	movne	r3, #0
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f003 0310 	and.w	r3, r3, #16
 8001edc:	2b10      	cmp	r3, #16
 8001ede:	bf0c      	ite	eq
 8001ee0:	2301      	moveq	r3, #1
 8001ee2:	2300      	movne	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001ee8:	e034      	b.n	8001f54 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d01a      	beq.n	8001f28 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ef2:	f7ff fb59 	bl	80015a8 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d302      	bcc.n	8001f08 <HAL_I2C_IsDeviceReady+0xd0>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10f      	bne.n	8001f28 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f14:	f043 0220 	orr.w	r2, r3, #32
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e06b      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	f003 0320 	and.w	r3, r3, #32
 8001f32:	2b20      	cmp	r3, #32
 8001f34:	bf0c      	ite	eq
 8001f36:	2301      	moveq	r3, #1
 8001f38:	2300      	movne	r3, #0
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	f003 0310 	and.w	r3, r3, #16
 8001f48:	2b10      	cmp	r3, #16
 8001f4a:	bf0c      	ite	eq
 8001f4c:	2301      	moveq	r3, #1
 8001f4e:	2300      	movne	r3, #0
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001f54:	7ffb      	ldrb	r3, [r7, #31]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d102      	bne.n	8001f60 <HAL_I2C_IsDeviceReady+0x128>
 8001f5a:	7fbb      	ldrb	r3, [r7, #30]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0c4      	beq.n	8001eea <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	699b      	ldr	r3, [r3, #24]
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	2b10      	cmp	r3, #16
 8001f6c:	d01a      	beq.n	8001fa4 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	2200      	movs	r2, #0
 8001f76:	2120      	movs	r1, #32
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f000 f86d 	bl	8002058 <I2C_WaitOnFlagUntilTimeout>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e03b      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2220      	movs	r2, #32
 8001f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	e02d      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	9300      	str	r3, [sp, #0]
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	2200      	movs	r2, #0
 8001fac:	2120      	movs	r1, #32
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 f852 	bl	8002058 <I2C_WaitOnFlagUntilTimeout>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e020      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2210      	movs	r2, #16
 8001fc4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	f63f af5a 	bhi.w	8001e92 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	f043 0220 	orr.w	r2, r3, #32
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e000      	b.n	8002000 <HAL_I2C_IsDeviceReady+0x1c8>
  }
  else
  {
    return HAL_BUSY;
 8001ffe:	2302      	movs	r3, #2
  }
}
 8002000:	4618      	mov	r0, r3
 8002002:	3720      	adds	r7, #32
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	02002000 	.word	0x02002000
 800200c:	02002800 	.word	0x02002800

08002010 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b02      	cmp	r3, #2
 8002024:	d103      	bne.n	800202e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2200      	movs	r2, #0
 800202c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	f003 0301 	and.w	r3, r3, #1
 8002038:	2b01      	cmp	r3, #1
 800203a:	d007      	beq.n	800204c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699a      	ldr	r2, [r3, #24]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	619a      	str	r2, [r3, #24]
  }
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	4613      	mov	r3, r2
 8002066:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002068:	e03b      	b.n	80020e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	6839      	ldr	r1, [r7, #0]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 f91a 	bl	80022a8 <I2C_IsErrorOccurred>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e041      	b.n	8002102 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002084:	d02d      	beq.n	80020e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002086:	f7ff fa8f 	bl	80015a8 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d302      	bcc.n	800209c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d122      	bne.n	80020e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	699a      	ldr	r2, [r3, #24]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	4013      	ands	r3, r2
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	bf0c      	ite	eq
 80020ac:	2301      	moveq	r3, #1
 80020ae:	2300      	movne	r3, #0
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	461a      	mov	r2, r3
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d113      	bne.n	80020e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f043 0220 	orr.w	r2, r3, #32
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2220      	movs	r2, #32
 80020ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e00f      	b.n	8002102 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	699a      	ldr	r2, [r3, #24]
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	4013      	ands	r3, r2
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	bf0c      	ite	eq
 80020f2:	2301      	moveq	r3, #1
 80020f4:	2300      	movne	r3, #0
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	461a      	mov	r2, r3
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d0b4      	beq.n	800206a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002116:	e02f      	b.n	8002178 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 f8c3 	bl	80022a8 <I2C_IsErrorOccurred>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e02d      	b.n	8002188 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800212c:	f7ff fa3c 	bl	80015a8 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	429a      	cmp	r2, r3
 800213a:	d302      	bcc.n	8002142 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d11a      	bne.n	8002178 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	f003 0320 	and.w	r3, r3, #32
 800214c:	2b20      	cmp	r3, #32
 800214e:	d013      	beq.n	8002178 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002154:	f043 0220 	orr.w	r2, r3, #32
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2220      	movs	r2, #32
 8002160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e007      	b.n	8002188 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	f003 0320 	and.w	r3, r3, #32
 8002182:	2b20      	cmp	r3, #32
 8002184:	d1c8      	bne.n	8002118 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80021a0:	e071      	b.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f000 f87e 	bl	80022a8 <I2C_IsErrorOccurred>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	2b20      	cmp	r3, #32
 80021c2:	d13b      	bne.n	800223c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80021c4:	7dfb      	ldrb	r3, [r7, #23]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d138      	bne.n	800223c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d105      	bne.n	80021e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80021e0:	2300      	movs	r3, #0
 80021e2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f003 0310 	and.w	r3, r3, #16
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d121      	bne.n	8002236 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2210      	movs	r2, #16
 80021f8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2204      	movs	r2, #4
 80021fe:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2220      	movs	r2, #32
 8002206:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6859      	ldr	r1, [r3, #4]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4b24      	ldr	r3, [pc, #144]	@ (80022a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002214:	400b      	ands	r3, r1
 8002216:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2220      	movs	r2, #32
 800221c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	75fb      	strb	r3, [r7, #23]
 8002234:	e002      	b.n	800223c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800223c:	f7ff f9b4 	bl	80015a8 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	429a      	cmp	r2, r3
 800224a:	d302      	bcc.n	8002252 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d119      	bne.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002252:	7dfb      	ldrb	r3, [r7, #23]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d116      	bne.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	2b04      	cmp	r3, #4
 8002264:	d00f      	beq.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226a:	f043 0220 	orr.w	r2, r3, #32
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2220      	movs	r2, #32
 8002276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b04      	cmp	r3, #4
 8002292:	d002      	beq.n	800229a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002294:	7dfb      	ldrb	r3, [r7, #23]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d083      	beq.n	80021a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800229a:	7dfb      	ldrb	r3, [r7, #23]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	fe00e800 	.word	0xfe00e800

080022a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08a      	sub	sp, #40	@ 0x28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d068      	beq.n	80023a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2210      	movs	r2, #16
 80022da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80022dc:	e049      	b.n	8002372 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022e4:	d045      	beq.n	8002372 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022e6:	f7ff f95f 	bl	80015a8 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d302      	bcc.n	80022fc <I2C_IsErrorOccurred+0x54>
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d13a      	bne.n	8002372 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002306:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800230e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800231a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800231e:	d121      	bne.n	8002364 <I2C_IsErrorOccurred+0xbc>
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002326:	d01d      	beq.n	8002364 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002328:	7cfb      	ldrb	r3, [r7, #19]
 800232a:	2b20      	cmp	r3, #32
 800232c:	d01a      	beq.n	8002364 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800233c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800233e:	f7ff f933 	bl	80015a8 <HAL_GetTick>
 8002342:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002344:	e00e      	b.n	8002364 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002346:	f7ff f92f 	bl	80015a8 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b19      	cmp	r3, #25
 8002352:	d907      	bls.n	8002364 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	f043 0320 	orr.w	r3, r3, #32
 800235a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002362:	e006      	b.n	8002372 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	f003 0320 	and.w	r3, r3, #32
 800236e:	2b20      	cmp	r3, #32
 8002370:	d1e9      	bne.n	8002346 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f003 0320 	and.w	r3, r3, #32
 800237c:	2b20      	cmp	r3, #32
 800237e:	d003      	beq.n	8002388 <I2C_IsErrorOccurred+0xe0>
 8002380:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0aa      	beq.n	80022de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800238c:	2b00      	cmp	r3, #0
 800238e:	d103      	bne.n	8002398 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2220      	movs	r2, #32
 8002396:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	f043 0304 	orr.w	r3, r3, #4
 800239e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00b      	beq.n	80023d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00b      	beq.n	80023f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80023da:	6a3b      	ldr	r3, [r7, #32]
 80023dc:	f043 0308 	orr.w	r3, r3, #8
 80023e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00b      	beq.n	8002414 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80023fc:	6a3b      	ldr	r3, [r7, #32]
 80023fe:	f043 0302 	orr.w	r3, r3, #2
 8002402:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800240c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002418:	2b00      	cmp	r3, #0
 800241a:	d01c      	beq.n	8002456 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f7ff fdf7 	bl	8002010 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6859      	ldr	r1, [r3, #4]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <I2C_IsErrorOccurred+0x1bc>)
 800242e:	400b      	ands	r3, r1
 8002430:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002436:	6a3b      	ldr	r3, [r7, #32]
 8002438:	431a      	orrs	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2220      	movs	r2, #32
 8002442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800245a:	4618      	mov	r0, r3
 800245c:	3728      	adds	r7, #40	@ 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	fe00e800 	.word	0xfe00e800

08002468 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002468:	b480      	push	{r7}
 800246a:	b087      	sub	sp, #28
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	607b      	str	r3, [r7, #4]
 8002472:	460b      	mov	r3, r1
 8002474:	817b      	strh	r3, [r7, #10]
 8002476:	4613      	mov	r3, r2
 8002478:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800247a:	897b      	ldrh	r3, [r7, #10]
 800247c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002480:	7a7b      	ldrb	r3, [r7, #9]
 8002482:	041b      	lsls	r3, r3, #16
 8002484:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002488:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	4313      	orrs	r3, r2
 8002492:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002496:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	0d5b      	lsrs	r3, r3, #21
 80024a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80024a6:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <I2C_TransferConfig+0x60>)
 80024a8:	430b      	orrs	r3, r1
 80024aa:	43db      	mvns	r3, r3
 80024ac:	ea02 0103 	and.w	r1, r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80024ba:	bf00      	nop
 80024bc:	371c      	adds	r7, #28
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	03ff63ff 	.word	0x03ff63ff

080024cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b20      	cmp	r3, #32
 80024e0:	d138      	bne.n	8002554 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d101      	bne.n	80024f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80024ec:	2302      	movs	r3, #2
 80024ee:	e032      	b.n	8002556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2224      	movs	r2, #36	@ 0x24
 80024fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 0201 	bic.w	r2, r2, #1
 800250e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800251e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6819      	ldr	r1, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2220      	movs	r2, #32
 8002544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	e000      	b.n	8002556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002554:	2302      	movs	r3, #2
  }
}
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002562:	b480      	push	{r7}
 8002564:	b085      	sub	sp, #20
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
 800256a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b20      	cmp	r3, #32
 8002576:	d139      	bne.n	80025ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800257e:	2b01      	cmp	r3, #1
 8002580:	d101      	bne.n	8002586 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002582:	2302      	movs	r3, #2
 8002584:	e033      	b.n	80025ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2224      	movs	r2, #36	@ 0x24
 8002592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0201 	bic.w	r2, r2, #1
 80025a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	021b      	lsls	r3, r3, #8
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	4313      	orrs	r3, r2
 80025be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0201 	orr.w	r2, r2, #1
 80025d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025e8:	2300      	movs	r3, #0
 80025ea:	e000      	b.n	80025ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80025ec:	2302      	movs	r3, #2
  }
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002604:	4b19      	ldr	r3, [pc, #100]	@ (800266c <HAL_PWREx_ConfigSupply+0x70>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b04      	cmp	r3, #4
 800260e:	d00a      	beq.n	8002626 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002610:	4b16      	ldr	r3, [pc, #88]	@ (800266c <HAL_PWREx_ConfigSupply+0x70>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	429a      	cmp	r2, r3
 800261c:	d001      	beq.n	8002622 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e01f      	b.n	8002662 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	e01d      	b.n	8002662 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_PWREx_ConfigSupply+0x70>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f023 0207 	bic.w	r2, r3, #7
 800262e:	490f      	ldr	r1, [pc, #60]	@ (800266c <HAL_PWREx_ConfigSupply+0x70>)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4313      	orrs	r3, r2
 8002634:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002636:	f7fe ffb7 	bl	80015a8 <HAL_GetTick>
 800263a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800263c:	e009      	b.n	8002652 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800263e:	f7fe ffb3 	bl	80015a8 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800264c:	d901      	bls.n	8002652 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e007      	b.n	8002662 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002652:	4b06      	ldr	r3, [pc, #24]	@ (800266c <HAL_PWREx_ConfigSupply+0x70>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800265a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800265e:	d1ee      	bne.n	800263e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	58024800 	.word	0x58024800

08002670 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b08c      	sub	sp, #48	@ 0x30
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d102      	bne.n	8002684 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	f000 bc1f 	b.w	8002ec2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 80b3 	beq.w	80027f8 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002692:	4b95      	ldr	r3, [pc, #596]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800269a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800269c:	4b92      	ldr	r3, [pc, #584]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800269e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80026a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	d007      	beq.n	80026b8 <HAL_RCC_OscConfig+0x48>
 80026a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026aa:	2b18      	cmp	r3, #24
 80026ac:	d112      	bne.n	80026d4 <HAL_RCC_OscConfig+0x64>
 80026ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d10d      	bne.n	80026d4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b8:	4b8b      	ldr	r3, [pc, #556]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 8098 	beq.w	80027f6 <HAL_RCC_OscConfig+0x186>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f040 8093 	bne.w	80027f6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e3f6      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026dc:	d106      	bne.n	80026ec <HAL_RCC_OscConfig+0x7c>
 80026de:	4b82      	ldr	r3, [pc, #520]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a81      	ldr	r2, [pc, #516]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80026e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	e058      	b.n	800279e <HAL_RCC_OscConfig+0x12e>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d112      	bne.n	800271a <HAL_RCC_OscConfig+0xaa>
 80026f4:	4b7c      	ldr	r3, [pc, #496]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a7b      	ldr	r2, [pc, #492]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80026fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026fe:	6013      	str	r3, [r2, #0]
 8002700:	4b79      	ldr	r3, [pc, #484]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a78      	ldr	r2, [pc, #480]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002706:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800270a:	6013      	str	r3, [r2, #0]
 800270c:	4b76      	ldr	r3, [pc, #472]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a75      	ldr	r2, [pc, #468]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002712:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	e041      	b.n	800279e <HAL_RCC_OscConfig+0x12e>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002722:	d112      	bne.n	800274a <HAL_RCC_OscConfig+0xda>
 8002724:	4b70      	ldr	r3, [pc, #448]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a6f      	ldr	r2, [pc, #444]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800272a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800272e:	6013      	str	r3, [r2, #0]
 8002730:	4b6d      	ldr	r3, [pc, #436]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a6c      	ldr	r2, [pc, #432]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002736:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	4b6a      	ldr	r3, [pc, #424]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a69      	ldr	r2, [pc, #420]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002746:	6013      	str	r3, [r2, #0]
 8002748:	e029      	b.n	800279e <HAL_RCC_OscConfig+0x12e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002752:	d112      	bne.n	800277a <HAL_RCC_OscConfig+0x10a>
 8002754:	4b64      	ldr	r3, [pc, #400]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a63      	ldr	r2, [pc, #396]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800275a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800275e:	6013      	str	r3, [r2, #0]
 8002760:	4b61      	ldr	r3, [pc, #388]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a60      	ldr	r2, [pc, #384]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800276a:	6013      	str	r3, [r2, #0]
 800276c:	4b5e      	ldr	r3, [pc, #376]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a5d      	ldr	r2, [pc, #372]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002772:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	e011      	b.n	800279e <HAL_RCC_OscConfig+0x12e>
 800277a:	4b5b      	ldr	r3, [pc, #364]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a5a      	ldr	r2, [pc, #360]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002780:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002784:	6013      	str	r3, [r2, #0]
 8002786:	4b58      	ldr	r3, [pc, #352]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a57      	ldr	r2, [pc, #348]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800278c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	4b55      	ldr	r3, [pc, #340]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a54      	ldr	r2, [pc, #336]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002798:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800279c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d013      	beq.n	80027ce <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a6:	f7fe feff 	bl	80015a8 <HAL_GetTick>
 80027aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027ae:	f7fe fefb 	bl	80015a8 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b64      	cmp	r3, #100	@ 0x64
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e380      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027c0:	4b49      	ldr	r3, [pc, #292]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f0      	beq.n	80027ae <HAL_RCC_OscConfig+0x13e>
 80027cc:	e014      	b.n	80027f8 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ce:	f7fe feeb 	bl	80015a8 <HAL_GetTick>
 80027d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d6:	f7fe fee7 	bl	80015a8 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b64      	cmp	r3, #100	@ 0x64
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e36c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027e8:	4b3f      	ldr	r3, [pc, #252]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1f0      	bne.n	80027d6 <HAL_RCC_OscConfig+0x166>
 80027f4:	e000      	b.n	80027f8 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 808c 	beq.w	800291e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002806:	4b38      	ldr	r3, [pc, #224]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800280e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002810:	4b35      	ldr	r3, [pc, #212]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002814:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d007      	beq.n	800282c <HAL_RCC_OscConfig+0x1bc>
 800281c:	6a3b      	ldr	r3, [r7, #32]
 800281e:	2b18      	cmp	r3, #24
 8002820:	d137      	bne.n	8002892 <HAL_RCC_OscConfig+0x222>
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d132      	bne.n	8002892 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800282c:	4b2e      	ldr	r3, [pc, #184]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	2b00      	cmp	r3, #0
 8002836:	d005      	beq.n	8002844 <HAL_RCC_OscConfig+0x1d4>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e33e      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002844:	4b28      	ldr	r3, [pc, #160]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f023 0219 	bic.w	r2, r3, #25
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	4925      	ldr	r1, [pc, #148]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002852:	4313      	orrs	r3, r2
 8002854:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002856:	f7fe fea7 	bl	80015a8 <HAL_GetTick>
 800285a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800285c:	e008      	b.n	8002870 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800285e:	f7fe fea3 	bl	80015a8 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e328      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002870:	4b1d      	ldr	r3, [pc, #116]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	d0f0      	beq.n	800285e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800287c:	4b1a      	ldr	r3, [pc, #104]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	691b      	ldr	r3, [r3, #16]
 8002888:	061b      	lsls	r3, r3, #24
 800288a:	4917      	ldr	r1, [pc, #92]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002890:	e045      	b.n	800291e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d028      	beq.n	80028ec <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800289a:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 0219 	bic.w	r2, r3, #25
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	4910      	ldr	r1, [pc, #64]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ac:	f7fe fe7c 	bl	80015a8 <HAL_GetTick>
 80028b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028b4:	f7fe fe78 	bl	80015a8 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e2fd      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028c6:	4b08      	ldr	r3, [pc, #32]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0304 	and.w	r3, r3, #4
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d2:	4b05      	ldr	r3, [pc, #20]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	061b      	lsls	r3, r3, #24
 80028e0:	4901      	ldr	r1, [pc, #4]	@ (80028e8 <HAL_RCC_OscConfig+0x278>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	604b      	str	r3, [r1, #4]
 80028e6:	e01a      	b.n	800291e <HAL_RCC_OscConfig+0x2ae>
 80028e8:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ec:	4b97      	ldr	r3, [pc, #604]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a96      	ldr	r2, [pc, #600]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80028f2:	f023 0301 	bic.w	r3, r3, #1
 80028f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f8:	f7fe fe56 	bl	80015a8 <HAL_GetTick>
 80028fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002900:	f7fe fe52 	bl	80015a8 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e2d7      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002912:	4b8e      	ldr	r3, [pc, #568]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1f0      	bne.n	8002900 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0310 	and.w	r3, r3, #16
 8002926:	2b00      	cmp	r3, #0
 8002928:	d06a      	beq.n	8002a00 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800292a:	4b88      	ldr	r3, [pc, #544]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002932:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002934:	4b85      	ldr	r3, [pc, #532]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002938:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	2b08      	cmp	r3, #8
 800293e:	d007      	beq.n	8002950 <HAL_RCC_OscConfig+0x2e0>
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	2b18      	cmp	r3, #24
 8002944:	d11b      	bne.n	800297e <HAL_RCC_OscConfig+0x30e>
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b01      	cmp	r3, #1
 800294e:	d116      	bne.n	800297e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002950:	4b7e      	ldr	r3, [pc, #504]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002958:	2b00      	cmp	r3, #0
 800295a:	d005      	beq.n	8002968 <HAL_RCC_OscConfig+0x2f8>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	2b80      	cmp	r3, #128	@ 0x80
 8002962:	d001      	beq.n	8002968 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e2ac      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002968:	4b78      	ldr	r3, [pc, #480]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	061b      	lsls	r3, r3, #24
 8002976:	4975      	ldr	r1, [pc, #468]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002978:	4313      	orrs	r3, r2
 800297a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800297c:	e040      	b.n	8002a00 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d023      	beq.n	80029ce <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002986:	4b71      	ldr	r3, [pc, #452]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a70      	ldr	r2, [pc, #448]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 800298c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002992:	f7fe fe09 	bl	80015a8 <HAL_GetTick>
 8002996:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800299a:	f7fe fe05 	bl	80015a8 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e28a      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80029ac:	4b67      	ldr	r3, [pc, #412]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0f0      	beq.n	800299a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029b8:	4b64      	ldr	r3, [pc, #400]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	061b      	lsls	r3, r3, #24
 80029c6:	4961      	ldr	r1, [pc, #388]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60cb      	str	r3, [r1, #12]
 80029cc:	e018      	b.n	8002a00 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029ce:	4b5f      	ldr	r3, [pc, #380]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a5e      	ldr	r2, [pc, #376]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80029d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7fe fde5 	bl	80015a8 <HAL_GetTick>
 80029de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029e2:	f7fe fde1 	bl	80015a8 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e266      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029f4:	4b55      	ldr	r3, [pc, #340]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1f0      	bne.n	80029e2 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d036      	beq.n	8002a7a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d019      	beq.n	8002a48 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a14:	4b4d      	ldr	r3, [pc, #308]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a18:	4a4c      	ldr	r2, [pc, #304]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a1a:	f043 0301 	orr.w	r3, r3, #1
 8002a1e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a20:	f7fe fdc2 	bl	80015a8 <HAL_GetTick>
 8002a24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a28:	f7fe fdbe 	bl	80015a8 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e243      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a3a:	4b44      	ldr	r3, [pc, #272]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0f0      	beq.n	8002a28 <HAL_RCC_OscConfig+0x3b8>
 8002a46:	e018      	b.n	8002a7a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a48:	4b40      	ldr	r3, [pc, #256]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a4c:	4a3f      	ldr	r2, [pc, #252]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a4e:	f023 0301 	bic.w	r3, r3, #1
 8002a52:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7fe fda8 	bl	80015a8 <HAL_GetTick>
 8002a58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a5c:	f7fe fda4 	bl	80015a8 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e229      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a6e:	4b37      	ldr	r3, [pc, #220]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0320 	and.w	r3, r3, #32
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d036      	beq.n	8002af4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d019      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a2e      	ldr	r2, [pc, #184]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002a94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a98:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a9a:	f7fe fd85 	bl	80015a8 <HAL_GetTick>
 8002a9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aa2:	f7fe fd81 	bl	80015a8 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e206      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ab4:	4b25      	ldr	r3, [pc, #148]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0f0      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x432>
 8002ac0:	e018      	b.n	8002af4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ac2:	4b22      	ldr	r3, [pc, #136]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a21      	ldr	r2, [pc, #132]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002ac8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002acc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ace:	f7fe fd6b 	bl	80015a8 <HAL_GetTick>
 8002ad2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ad6:	f7fe fd67 	bl	80015a8 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e1ec      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ae8:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1f0      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 80af 	beq.w	8002c60 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b02:	4b13      	ldr	r3, [pc, #76]	@ (8002b50 <HAL_RCC_OscConfig+0x4e0>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a12      	ldr	r2, [pc, #72]	@ (8002b50 <HAL_RCC_OscConfig+0x4e0>)
 8002b08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b0e:	f7fe fd4b 	bl	80015a8 <HAL_GetTick>
 8002b12:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b16:	f7fe fd47 	bl	80015a8 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b64      	cmp	r3, #100	@ 0x64
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e1cc      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b28:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_OscConfig+0x4e0>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0f0      	beq.n	8002b16 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d10b      	bne.n	8002b54 <HAL_RCC_OscConfig+0x4e4>
 8002b3c:	4b03      	ldr	r3, [pc, #12]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b40:	4a02      	ldr	r2, [pc, #8]	@ (8002b4c <HAL_RCC_OscConfig+0x4dc>)
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b48:	e05b      	b.n	8002c02 <HAL_RCC_OscConfig+0x592>
 8002b4a:	bf00      	nop
 8002b4c:	58024400 	.word	0x58024400
 8002b50:	58024800 	.word	0x58024800
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d112      	bne.n	8002b82 <HAL_RCC_OscConfig+0x512>
 8002b5c:	4b9d      	ldr	r3, [pc, #628]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b60:	4a9c      	ldr	r2, [pc, #624]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b62:	f023 0301 	bic.w	r3, r3, #1
 8002b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b68:	4b9a      	ldr	r3, [pc, #616]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6c:	4a99      	ldr	r2, [pc, #612]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b74:	4b97      	ldr	r3, [pc, #604]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b78:	4a96      	ldr	r2, [pc, #600]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b7a:	f023 0304 	bic.w	r3, r3, #4
 8002b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b80:	e03f      	b.n	8002c02 <HAL_RCC_OscConfig+0x592>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	2b05      	cmp	r3, #5
 8002b88:	d112      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x540>
 8002b8a:	4b92      	ldr	r3, [pc, #584]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b8e:	4a91      	ldr	r2, [pc, #580]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b90:	f043 0304 	orr.w	r3, r3, #4
 8002b94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b96:	4b8f      	ldr	r3, [pc, #572]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9a:	4a8e      	ldr	r2, [pc, #568]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002b9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ba0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ba2:	4b8c      	ldr	r3, [pc, #560]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba6:	4a8b      	ldr	r2, [pc, #556]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bae:	e028      	b.n	8002c02 <HAL_RCC_OscConfig+0x592>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b85      	cmp	r3, #133	@ 0x85
 8002bb6:	d112      	bne.n	8002bde <HAL_RCC_OscConfig+0x56e>
 8002bb8:	4b86      	ldr	r3, [pc, #536]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bbc:	4a85      	ldr	r2, [pc, #532]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bbe:	f043 0304 	orr.w	r3, r3, #4
 8002bc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bc4:	4b83      	ldr	r3, [pc, #524]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bc8:	4a82      	ldr	r2, [pc, #520]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bce:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bd0:	4b80      	ldr	r3, [pc, #512]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd4:	4a7f      	ldr	r2, [pc, #508]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bd6:	f043 0301 	orr.w	r3, r3, #1
 8002bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bdc:	e011      	b.n	8002c02 <HAL_RCC_OscConfig+0x592>
 8002bde:	4b7d      	ldr	r3, [pc, #500]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be2:	4a7c      	ldr	r2, [pc, #496]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002be4:	f023 0301 	bic.w	r3, r3, #1
 8002be8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bea:	4b7a      	ldr	r3, [pc, #488]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bee:	4a79      	ldr	r2, [pc, #484]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bf0:	f023 0304 	bic.w	r3, r3, #4
 8002bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bf6:	4b77      	ldr	r3, [pc, #476]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bfa:	4a76      	ldr	r2, [pc, #472]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c00:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d015      	beq.n	8002c36 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0a:	f7fe fccd 	bl	80015a8 <HAL_GetTick>
 8002c0e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c10:	e00a      	b.n	8002c28 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c12:	f7fe fcc9 	bl	80015a8 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e14c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c28:	4b6a      	ldr	r3, [pc, #424]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0ee      	beq.n	8002c12 <HAL_RCC_OscConfig+0x5a2>
 8002c34:	e014      	b.n	8002c60 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fcb7 	bl	80015a8 <HAL_GetTick>
 8002c3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c3c:	e00a      	b.n	8002c54 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3e:	f7fe fcb3 	bl	80015a8 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e136      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c54:	4b5f      	ldr	r3, [pc, #380]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1ee      	bne.n	8002c3e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 812b 	beq.w	8002ec0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002c6a:	4b5a      	ldr	r3, [pc, #360]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c72:	2b18      	cmp	r3, #24
 8002c74:	f000 80bb 	beq.w	8002dee <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	f040 8095 	bne.w	8002dac <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c82:	4b54      	ldr	r3, [pc, #336]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a53      	ldr	r2, [pc, #332]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002c88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8e:	f7fe fc8b 	bl	80015a8 <HAL_GetTick>
 8002c92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c96:	f7fe fc87 	bl	80015a8 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e10c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ca8:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f0      	bne.n	8002c96 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cb4:	4b47      	ldr	r3, [pc, #284]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002cb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cb8:	4b47      	ldr	r3, [pc, #284]	@ (8002dd8 <HAL_RCC_OscConfig+0x768>)
 8002cba:	4013      	ands	r3, r2
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002cc4:	0112      	lsls	r2, r2, #4
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	4942      	ldr	r1, [pc, #264]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	628b      	str	r3, [r1, #40]	@ 0x28
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	025b      	lsls	r3, r3, #9
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	041b      	lsls	r3, r3, #16
 8002cec:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	061b      	lsls	r3, r3, #24
 8002cfa:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002cfe:	4935      	ldr	r1, [pc, #212]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002d04:	4b33      	ldr	r3, [pc, #204]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d08:	4a32      	ldr	r2, [pc, #200]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d10:	4b30      	ldr	r3, [pc, #192]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d14:	4b31      	ldr	r3, [pc, #196]	@ (8002ddc <HAL_RCC_OscConfig+0x76c>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d1c:	00d2      	lsls	r2, r2, #3
 8002d1e:	492d      	ldr	r1, [pc, #180]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002d24:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d28:	f023 020c 	bic.w	r2, r3, #12
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	4928      	ldr	r1, [pc, #160]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002d36:	4b27      	ldr	r3, [pc, #156]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3a:	f023 0202 	bic.w	r2, r3, #2
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	4924      	ldr	r1, [pc, #144]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002d48:	4b22      	ldr	r3, [pc, #136]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	4a21      	ldr	r2, [pc, #132]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d54:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d58:	4a1e      	ldr	r2, [pc, #120]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002d60:	4b1c      	ldr	r3, [pc, #112]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d64:	4a1b      	ldr	r2, [pc, #108]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002d6c:	4b19      	ldr	r3, [pc, #100]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d70:	4a18      	ldr	r2, [pc, #96]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d78:	4b16      	ldr	r3, [pc, #88]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a15      	ldr	r2, [pc, #84]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002d7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d84:	f7fe fc10 	bl	80015a8 <HAL_GetTick>
 8002d88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8c:	f7fe fc0c 	bl	80015a8 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e091      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0f0      	beq.n	8002d8c <HAL_RCC_OscConfig+0x71c>
 8002daa:	e089      	b.n	8002ec0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dac:	4b09      	ldr	r3, [pc, #36]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a08      	ldr	r2, [pc, #32]	@ (8002dd4 <HAL_RCC_OscConfig+0x764>)
 8002db2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002db6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db8:	f7fe fbf6 	bl	80015a8 <HAL_GetTick>
 8002dbc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002dbe:	e00f      	b.n	8002de0 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fe fbf2 	bl	80015a8 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d908      	bls.n	8002de0 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e077      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
 8002dd2:	bf00      	nop
 8002dd4:	58024400 	.word	0x58024400
 8002dd8:	fffffc0c 	.word	0xfffffc0c
 8002ddc:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002de0:	4b3a      	ldr	r3, [pc, #232]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1e9      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x750>
 8002dec:	e068      	b.n	8002ec0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002dee:	4b37      	ldr	r3, [pc, #220]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002df4:	4b35      	ldr	r3, [pc, #212]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df8:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d031      	beq.n	8002e66 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	f003 0203 	and.w	r2, r3, #3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d12a      	bne.n	8002e66 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	091b      	lsrs	r3, r3, #4
 8002e14:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d122      	bne.n	8002e66 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d11a      	bne.n	8002e66 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	0a5b      	lsrs	r3, r3, #9
 8002e34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e3c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d111      	bne.n	8002e66 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	0c1b      	lsrs	r3, r3, #16
 8002e46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d108      	bne.n	8002e66 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	0e1b      	lsrs	r3, r3, #24
 8002e58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e60:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d001      	beq.n	8002e6a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e02b      	b.n	8002ec2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002e6a:	4b18      	ldr	r3, [pc, #96]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6e:	08db      	lsrs	r3, r3, #3
 8002e70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e74:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d01f      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e80:	4b12      	ldr	r3, [pc, #72]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	4a11      	ldr	r2, [pc, #68]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002e86:	f023 0301 	bic.w	r3, r3, #1
 8002e8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e8c:	f7fe fb8c 	bl	80015a8 <HAL_GetTick>
 8002e90:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e92:	bf00      	nop
 8002e94:	f7fe fb88 	bl	80015a8 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d0f9      	beq.n	8002e94 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002ea2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <HAL_RCC_OscConfig+0x860>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002eac:	00d2      	lsls	r2, r2, #3
 8002eae:	4907      	ldr	r1, [pc, #28]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb8:	4a04      	ldr	r2, [pc, #16]	@ (8002ecc <HAL_RCC_OscConfig+0x85c>)
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3730      	adds	r7, #48	@ 0x30
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	58024400 	.word	0x58024400
 8002ed0:	ffff0007 	.word	0xffff0007

08002ed4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e19c      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b8a      	ldr	r3, [pc, #552]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 030f 	and.w	r3, r3, #15
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d910      	bls.n	8002f18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b87      	ldr	r3, [pc, #540]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f023 020f 	bic.w	r2, r3, #15
 8002efe:	4985      	ldr	r1, [pc, #532]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f06:	4b83      	ldr	r3, [pc, #524]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d001      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e184      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d010      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	691a      	ldr	r2, [r3, #16]
 8002f28:	4b7b      	ldr	r3, [pc, #492]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d908      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f34:	4b78      	ldr	r3, [pc, #480]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	4975      	ldr	r1, [pc, #468]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0308 	and.w	r3, r3, #8
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d010      	beq.n	8002f74 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	695a      	ldr	r2, [r3, #20]
 8002f56:	4b70      	ldr	r3, [pc, #448]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d908      	bls.n	8002f74 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f62:	4b6d      	ldr	r3, [pc, #436]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	496a      	ldr	r1, [pc, #424]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0310 	and.w	r3, r3, #16
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d010      	beq.n	8002fa2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699a      	ldr	r2, [r3, #24]
 8002f84:	4b64      	ldr	r3, [pc, #400]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d908      	bls.n	8002fa2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f90:	4b61      	ldr	r3, [pc, #388]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	495e      	ldr	r1, [pc, #376]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d010      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69da      	ldr	r2, [r3, #28]
 8002fb2:	4b59      	ldr	r3, [pc, #356]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d908      	bls.n	8002fd0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fbe:	4b56      	ldr	r3, [pc, #344]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	4953      	ldr	r1, [pc, #332]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d010      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	4b4d      	ldr	r3, [pc, #308]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	f003 030f 	and.w	r3, r3, #15
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d908      	bls.n	8002ffe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fec:	4b4a      	ldr	r3, [pc, #296]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	f023 020f 	bic.w	r2, r3, #15
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4947      	ldr	r1, [pc, #284]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d055      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800300a:	4b43      	ldr	r3, [pc, #268]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	4940      	ldr	r1, [pc, #256]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8003018:	4313      	orrs	r3, r2
 800301a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b02      	cmp	r3, #2
 8003022:	d107      	bne.n	8003034 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003024:	4b3c      	ldr	r3, [pc, #240]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d121      	bne.n	8003074 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e0f6      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d107      	bne.n	800304c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800303c:	4b36      	ldr	r3, [pc, #216]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d115      	bne.n	8003074 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0ea      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d107      	bne.n	8003064 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003054:	4b30      	ldr	r3, [pc, #192]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800305c:	2b00      	cmp	r3, #0
 800305e:	d109      	bne.n	8003074 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e0de      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003064:	4b2c      	ldr	r3, [pc, #176]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0d6      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003074:	4b28      	ldr	r3, [pc, #160]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	f023 0207 	bic.w	r2, r3, #7
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	4925      	ldr	r1, [pc, #148]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 8003082:	4313      	orrs	r3, r2
 8003084:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003086:	f7fe fa8f 	bl	80015a8 <HAL_GetTick>
 800308a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308c:	e00a      	b.n	80030a4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308e:	f7fe fa8b 	bl	80015a8 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309c:	4293      	cmp	r3, r2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e0be      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d1eb      	bne.n	800308e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d010      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	4b14      	ldr	r3, [pc, #80]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d208      	bcs.n	80030e4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d2:	4b11      	ldr	r3, [pc, #68]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f023 020f 	bic.w	r2, r3, #15
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	490e      	ldr	r1, [pc, #56]	@ (8003118 <HAL_RCC_ClockConfig+0x244>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d214      	bcs.n	800311c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030f2:	4b08      	ldr	r3, [pc, #32]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f023 020f 	bic.w	r2, r3, #15
 80030fa:	4906      	ldr	r1, [pc, #24]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	4313      	orrs	r3, r2
 8003100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003102:	4b04      	ldr	r3, [pc, #16]	@ (8003114 <HAL_RCC_ClockConfig+0x240>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	d005      	beq.n	800311c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e086      	b.n	8003222 <HAL_RCC_ClockConfig+0x34e>
 8003114:	52002000 	.word	0x52002000
 8003118:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d010      	beq.n	800314a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	691a      	ldr	r2, [r3, #16]
 800312c:	4b3f      	ldr	r3, [pc, #252]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003134:	429a      	cmp	r2, r3
 8003136:	d208      	bcs.n	800314a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003138:	4b3c      	ldr	r3, [pc, #240]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	4939      	ldr	r1, [pc, #228]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 8003146:	4313      	orrs	r3, r2
 8003148:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d010      	beq.n	8003178 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695a      	ldr	r2, [r3, #20]
 800315a:	4b34      	ldr	r3, [pc, #208]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003162:	429a      	cmp	r2, r3
 8003164:	d208      	bcs.n	8003178 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003166:	4b31      	ldr	r3, [pc, #196]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	492e      	ldr	r1, [pc, #184]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 8003174:	4313      	orrs	r3, r2
 8003176:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0310 	and.w	r3, r3, #16
 8003180:	2b00      	cmp	r3, #0
 8003182:	d010      	beq.n	80031a6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699a      	ldr	r2, [r3, #24]
 8003188:	4b28      	ldr	r3, [pc, #160]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003190:	429a      	cmp	r2, r3
 8003192:	d208      	bcs.n	80031a6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003194:	4b25      	ldr	r3, [pc, #148]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	4922      	ldr	r1, [pc, #136]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0320 	and.w	r3, r3, #32
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d010      	beq.n	80031d4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69da      	ldr	r2, [r3, #28]
 80031b6:	4b1d      	ldr	r3, [pc, #116]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031be:	429a      	cmp	r2, r3
 80031c0:	d208      	bcs.n	80031d4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80031c2:	4b1a      	ldr	r3, [pc, #104]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	4917      	ldr	r1, [pc, #92]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80031d4:	f000 f834 	bl	8003240 <HAL_RCC_GetSysClockFreq>
 80031d8:	4602      	mov	r2, r0
 80031da:	4b14      	ldr	r3, [pc, #80]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	0a1b      	lsrs	r3, r3, #8
 80031e0:	f003 030f 	and.w	r3, r3, #15
 80031e4:	4912      	ldr	r1, [pc, #72]	@ (8003230 <HAL_RCC_ClockConfig+0x35c>)
 80031e6:	5ccb      	ldrb	r3, [r1, r3]
 80031e8:	f003 031f 	and.w	r3, r3, #31
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
 80031f0:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80031f2:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <HAL_RCC_ClockConfig+0x358>)
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	4a0d      	ldr	r2, [pc, #52]	@ (8003230 <HAL_RCC_ClockConfig+0x35c>)
 80031fc:	5cd3      	ldrb	r3, [r2, r3]
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	fa22 f303 	lsr.w	r3, r2, r3
 8003208:	4a0a      	ldr	r2, [pc, #40]	@ (8003234 <HAL_RCC_ClockConfig+0x360>)
 800320a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800320c:	4a0a      	ldr	r2, [pc, #40]	@ (8003238 <HAL_RCC_ClockConfig+0x364>)
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003212:	4b0a      	ldr	r3, [pc, #40]	@ (800323c <HAL_RCC_ClockConfig+0x368>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7fd fe2e 	bl	8000e78 <HAL_InitTick>
 800321c:	4603      	mov	r3, r0
 800321e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003220:	7bfb      	ldrb	r3, [r7, #15]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3718      	adds	r7, #24
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	58024400 	.word	0x58024400
 8003230:	0800e4fc 	.word	0x0800e4fc
 8003234:	24000004 	.word	0x24000004
 8003238:	24000000 	.word	0x24000000
 800323c:	24000008 	.word	0x24000008

08003240 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003240:	b480      	push	{r7}
 8003242:	b089      	sub	sp, #36	@ 0x24
 8003244:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003246:	4bb3      	ldr	r3, [pc, #716]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800324e:	2b18      	cmp	r3, #24
 8003250:	f200 8155 	bhi.w	80034fe <HAL_RCC_GetSysClockFreq+0x2be>
 8003254:	a201      	add	r2, pc, #4	@ (adr r2, 800325c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325a:	bf00      	nop
 800325c:	080032c1 	.word	0x080032c1
 8003260:	080034ff 	.word	0x080034ff
 8003264:	080034ff 	.word	0x080034ff
 8003268:	080034ff 	.word	0x080034ff
 800326c:	080034ff 	.word	0x080034ff
 8003270:	080034ff 	.word	0x080034ff
 8003274:	080034ff 	.word	0x080034ff
 8003278:	080034ff 	.word	0x080034ff
 800327c:	080032e7 	.word	0x080032e7
 8003280:	080034ff 	.word	0x080034ff
 8003284:	080034ff 	.word	0x080034ff
 8003288:	080034ff 	.word	0x080034ff
 800328c:	080034ff 	.word	0x080034ff
 8003290:	080034ff 	.word	0x080034ff
 8003294:	080034ff 	.word	0x080034ff
 8003298:	080034ff 	.word	0x080034ff
 800329c:	080032ed 	.word	0x080032ed
 80032a0:	080034ff 	.word	0x080034ff
 80032a4:	080034ff 	.word	0x080034ff
 80032a8:	080034ff 	.word	0x080034ff
 80032ac:	080034ff 	.word	0x080034ff
 80032b0:	080034ff 	.word	0x080034ff
 80032b4:	080034ff 	.word	0x080034ff
 80032b8:	080034ff 	.word	0x080034ff
 80032bc:	080032f3 	.word	0x080032f3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032c0:	4b94      	ldr	r3, [pc, #592]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0320 	and.w	r3, r3, #32
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d009      	beq.n	80032e0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032cc:	4b91      	ldr	r3, [pc, #580]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	08db      	lsrs	r3, r3, #3
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	4a90      	ldr	r2, [pc, #576]	@ (8003518 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032d8:	fa22 f303 	lsr.w	r3, r2, r3
 80032dc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80032de:	e111      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80032e0:	4b8d      	ldr	r3, [pc, #564]	@ (8003518 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032e2:	61bb      	str	r3, [r7, #24]
      break;
 80032e4:	e10e      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80032e6:	4b8d      	ldr	r3, [pc, #564]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032e8:	61bb      	str	r3, [r7, #24]
      break;
 80032ea:	e10b      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80032ec:	4b8c      	ldr	r3, [pc, #560]	@ (8003520 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80032ee:	61bb      	str	r3, [r7, #24]
      break;
 80032f0:	e108      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80032f2:	4b88      	ldr	r3, [pc, #544]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80032fc:	4b85      	ldr	r3, [pc, #532]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003306:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003308:	4b82      	ldr	r3, [pc, #520]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800330a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003312:	4b80      	ldr	r3, [pc, #512]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003316:	08db      	lsrs	r3, r3, #3
 8003318:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	ee07 3a90 	vmov	s15, r3
 8003326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800332a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80e1 	beq.w	80034f8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	2b02      	cmp	r3, #2
 800333a:	f000 8083 	beq.w	8003444 <HAL_RCC_GetSysClockFreq+0x204>
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	2b02      	cmp	r3, #2
 8003342:	f200 80a1 	bhi.w	8003488 <HAL_RCC_GetSysClockFreq+0x248>
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0x114>
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d056      	beq.n	8003400 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003352:	e099      	b.n	8003488 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003354:	4b6f      	ldr	r3, [pc, #444]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0320 	and.w	r3, r3, #32
 800335c:	2b00      	cmp	r3, #0
 800335e:	d02d      	beq.n	80033bc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003360:	4b6c      	ldr	r3, [pc, #432]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	08db      	lsrs	r3, r3, #3
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	4a6b      	ldr	r2, [pc, #428]	@ (8003518 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800336c:	fa22 f303 	lsr.w	r3, r2, r3
 8003370:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	ee07 3a90 	vmov	s15, r3
 8003382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800338a:	4b62      	ldr	r3, [pc, #392]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003392:	ee07 3a90 	vmov	s15, r3
 8003396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800339a:	ed97 6a02 	vldr	s12, [r7, #8]
 800339e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003524 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033b6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80033ba:	e087      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003528 <HAL_RCC_GetSysClockFreq+0x2e8>
 80033ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033ce:	4b51      	ldr	r3, [pc, #324]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033d6:	ee07 3a90 	vmov	s15, r3
 80033da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033de:	ed97 6a02 	vldr	s12, [r7, #8]
 80033e2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003524 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033fe:	e065      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	ee07 3a90 	vmov	s15, r3
 8003406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800340a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2ec>
 800340e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003412:	4b40      	ldr	r3, [pc, #256]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800341a:	ee07 3a90 	vmov	s15, r3
 800341e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003422:	ed97 6a02 	vldr	s12, [r7, #8]
 8003426:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003524 <HAL_RCC_GetSysClockFreq+0x2e4>
 800342a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800342e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800343a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800343e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003442:	e043      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	ee07 3a90 	vmov	s15, r3
 800344a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800344e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003530 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003452:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003456:	4b2f      	ldr	r3, [pc, #188]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800345e:	ee07 3a90 	vmov	s15, r3
 8003462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003466:	ed97 6a02 	vldr	s12, [r7, #8]
 800346a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003524 <HAL_RCC_GetSysClockFreq+0x2e4>
 800346e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003472:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003476:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800347a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800347e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003482:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003486:	e021      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	ee07 3a90 	vmov	s15, r3
 800348e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003492:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800352c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003496:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800349a:	4b1e      	ldr	r3, [pc, #120]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a2:	ee07 3a90 	vmov	s15, r3
 80034a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80034ae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003524 <HAL_RCC_GetSysClockFreq+0x2e4>
 80034b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80034ca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80034cc:	4b11      	ldr	r3, [pc, #68]	@ (8003514 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d0:	0a5b      	lsrs	r3, r3, #9
 80034d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034d6:	3301      	adds	r3, #1
 80034d8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	ee07 3a90 	vmov	s15, r3
 80034e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80034e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f0:	ee17 3a90 	vmov	r3, s15
 80034f4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80034f6:	e005      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61bb      	str	r3, [r7, #24]
      break;
 80034fc:	e002      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80034fe:	4b07      	ldr	r3, [pc, #28]	@ (800351c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003500:	61bb      	str	r3, [r7, #24]
      break;
 8003502:	bf00      	nop
  }

  return sysclockfreq;
 8003504:	69bb      	ldr	r3, [r7, #24]
}
 8003506:	4618      	mov	r0, r3
 8003508:	3724      	adds	r7, #36	@ 0x24
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	58024400 	.word	0x58024400
 8003518:	03d09000 	.word	0x03d09000
 800351c:	003d0900 	.word	0x003d0900
 8003520:	016e3600 	.word	0x016e3600
 8003524:	46000000 	.word	0x46000000
 8003528:	4c742400 	.word	0x4c742400
 800352c:	4a742400 	.word	0x4a742400
 8003530:	4bb71b00 	.word	0x4bb71b00

08003534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800353a:	f7ff fe81 	bl	8003240 <HAL_RCC_GetSysClockFreq>
 800353e:	4602      	mov	r2, r0
 8003540:	4b10      	ldr	r3, [pc, #64]	@ (8003584 <HAL_RCC_GetHCLKFreq+0x50>)
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	0a1b      	lsrs	r3, r3, #8
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	490f      	ldr	r1, [pc, #60]	@ (8003588 <HAL_RCC_GetHCLKFreq+0x54>)
 800354c:	5ccb      	ldrb	r3, [r1, r3]
 800354e:	f003 031f 	and.w	r3, r3, #31
 8003552:	fa22 f303 	lsr.w	r3, r2, r3
 8003556:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003558:	4b0a      	ldr	r3, [pc, #40]	@ (8003584 <HAL_RCC_GetHCLKFreq+0x50>)
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	f003 030f 	and.w	r3, r3, #15
 8003560:	4a09      	ldr	r2, [pc, #36]	@ (8003588 <HAL_RCC_GetHCLKFreq+0x54>)
 8003562:	5cd3      	ldrb	r3, [r2, r3]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	fa22 f303 	lsr.w	r3, r2, r3
 800356e:	4a07      	ldr	r2, [pc, #28]	@ (800358c <HAL_RCC_GetHCLKFreq+0x58>)
 8003570:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003572:	4a07      	ldr	r2, [pc, #28]	@ (8003590 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003578:	4b04      	ldr	r3, [pc, #16]	@ (800358c <HAL_RCC_GetHCLKFreq+0x58>)
 800357a:	681b      	ldr	r3, [r3, #0]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	58024400 	.word	0x58024400
 8003588:	0800e4fc 	.word	0x0800e4fc
 800358c:	24000004 	.word	0x24000004
 8003590:	24000000 	.word	0x24000000

08003594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8003598:	f7ff ffcc 	bl	8003534 <HAL_RCC_GetHCLKFreq>
 800359c:	4602      	mov	r2, r0
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	091b      	lsrs	r3, r3, #4
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	4904      	ldr	r1, [pc, #16]	@ (80035bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80035aa:	5ccb      	ldrb	r3, [r1, r3]
 80035ac:	f003 031f 	and.w	r3, r3, #31
 80035b0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	58024400 	.word	0x58024400
 80035bc:	0800e4fc 	.word	0x0800e4fc

080035c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80035c4:	f7ff ffb6 	bl	8003534 <HAL_RCC_GetHCLKFreq>
 80035c8:	4602      	mov	r2, r0
 80035ca:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	0a1b      	lsrs	r3, r3, #8
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	4904      	ldr	r1, [pc, #16]	@ (80035e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035d6:	5ccb      	ldrb	r3, [r1, r3]
 80035d8:	f003 031f 	and.w	r3, r3, #31
 80035dc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	58024400 	.word	0x58024400
 80035e8:	0800e4fc 	.word	0x0800e4fc

080035ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	223f      	movs	r2, #63	@ 0x3f
 80035fa:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80035fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	f003 0207 	and.w	r2, r3, #7
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8003608:	4b17      	ldr	r3, [pc, #92]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8003614:	4b14      	ldr	r3, [pc, #80]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f003 020f 	and.w	r2, r3, #15
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8003620:	4b11      	ldr	r3, [pc, #68]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 800362c:	4b0e      	ldr	r3, [pc, #56]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8003638:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 800363a:	69db      	ldr	r3, [r3, #28]
 800363c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8003644:	4b08      	ldr	r3, [pc, #32]	@ (8003668 <HAL_RCC_GetClockConfig+0x7c>)
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003650:	4b06      	ldr	r3, [pc, #24]	@ (800366c <HAL_RCC_GetClockConfig+0x80>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 020f 	and.w	r2, r3, #15
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	601a      	str	r2, [r3, #0]
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	58024400 	.word	0x58024400
 800366c:	52002000 	.word	0x52002000

08003670 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003674:	b0c8      	sub	sp, #288	@ 0x120
 8003676:	af00      	add	r7, sp, #0
 8003678:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800367c:	2300      	movs	r3, #0
 800367e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003682:	2300      	movs	r3, #0
 8003684:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003688:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003694:	2500      	movs	r5, #0
 8003696:	ea54 0305 	orrs.w	r3, r4, r5
 800369a:	d049      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800369c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036a6:	d02f      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80036a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036ac:	d828      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80036ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036b2:	d01a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80036b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036b8:	d822      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80036be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036c2:	d007      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036c4:	e01c      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c6:	4ba7      	ldr	r3, [pc, #668]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ca:	4aa6      	ldr	r2, [pc, #664]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80036d2:	e01a      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80036d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036d8:	3308      	adds	r3, #8
 80036da:	2102      	movs	r1, #2
 80036dc:	4618      	mov	r0, r3
 80036de:	f001 fc43 	bl	8004f68 <RCCEx_PLL2_Config>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80036e8:	e00f      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036ee:	3328      	adds	r3, #40	@ 0x28
 80036f0:	2102      	movs	r1, #2
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 fcea 	bl	80050cc <RCCEx_PLL3_Config>
 80036f8:	4603      	mov	r3, r0
 80036fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80036fe:	e004      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003706:	e000      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10a      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003712:	4b94      	ldr	r3, [pc, #592]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003716:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800371a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800371e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003720:	4a90      	ldr	r2, [pc, #576]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003722:	430b      	orrs	r3, r1
 8003724:	6513      	str	r3, [r2, #80]	@ 0x50
 8003726:	e003      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003728:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800372c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003730:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003738:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800373c:	f04f 0900 	mov.w	r9, #0
 8003740:	ea58 0309 	orrs.w	r3, r8, r9
 8003744:	d047      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003746:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800374a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374c:	2b04      	cmp	r3, #4
 800374e:	d82a      	bhi.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003750:	a201      	add	r2, pc, #4	@ (adr r2, 8003758 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003756:	bf00      	nop
 8003758:	0800376d 	.word	0x0800376d
 800375c:	0800377b 	.word	0x0800377b
 8003760:	08003791 	.word	0x08003791
 8003764:	080037af 	.word	0x080037af
 8003768:	080037af 	.word	0x080037af
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800376c:	4b7d      	ldr	r3, [pc, #500]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	4a7c      	ldr	r2, [pc, #496]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003772:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003776:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003778:	e01a      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800377a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800377e:	3308      	adds	r3, #8
 8003780:	2100      	movs	r1, #0
 8003782:	4618      	mov	r0, r3
 8003784:	f001 fbf0 	bl	8004f68 <RCCEx_PLL2_Config>
 8003788:	4603      	mov	r3, r0
 800378a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800378e:	e00f      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003790:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003794:	3328      	adds	r3, #40	@ 0x28
 8003796:	2100      	movs	r1, #0
 8003798:	4618      	mov	r0, r3
 800379a:	f001 fc97 	bl	80050cc <RCCEx_PLL3_Config>
 800379e:	4603      	mov	r3, r0
 80037a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037a4:	e004      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80037ac:	e000      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80037ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037b0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10a      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037bc:	f023 0107 	bic.w	r1, r3, #7
 80037c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c6:	4a67      	ldr	r2, [pc, #412]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80037cc:	e003      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80037d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 80037d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80037e2:	f04f 0b00 	mov.w	fp, #0
 80037e6:	ea5a 030b 	orrs.w	r3, sl, fp
 80037ea:	d054      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 80037ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80037f6:	d036      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80037f8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80037fc:	d82f      	bhi.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80037fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003802:	d032      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003808:	d829      	bhi.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800380a:	2bc0      	cmp	r3, #192	@ 0xc0
 800380c:	d02f      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800380e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003810:	d825      	bhi.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003812:	2b80      	cmp	r3, #128	@ 0x80
 8003814:	d018      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003816:	2b80      	cmp	r3, #128	@ 0x80
 8003818:	d821      	bhi.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800381a:	2b00      	cmp	r3, #0
 800381c:	d002      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800381e:	2b40      	cmp	r3, #64	@ 0x40
 8003820:	d007      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8003822:	e01c      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003824:	4b4f      	ldr	r3, [pc, #316]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	4a4e      	ldr	r2, [pc, #312]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800382a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800382e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003830:	e01e      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003832:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003836:	3308      	adds	r3, #8
 8003838:	2100      	movs	r1, #0
 800383a:	4618      	mov	r0, r3
 800383c:	f001 fb94 	bl	8004f68 <RCCEx_PLL2_Config>
 8003840:	4603      	mov	r3, r0
 8003842:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003846:	e013      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800384c:	3328      	adds	r3, #40	@ 0x28
 800384e:	2100      	movs	r1, #0
 8003850:	4618      	mov	r0, r3
 8003852:	f001 fc3b 	bl	80050cc <RCCEx_PLL3_Config>
 8003856:	4603      	mov	r3, r0
 8003858:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800385c:	e008      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003864:	e004      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003866:	bf00      	nop
 8003868:	e002      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800386a:	bf00      	nop
 800386c:	e000      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800386e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003870:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10a      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8003878:	4b3a      	ldr	r3, [pc, #232]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800387a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003880:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003886:	4a37      	ldr	r2, [pc, #220]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003888:	430b      	orrs	r3, r1
 800388a:	6513      	str	r3, [r2, #80]	@ 0x50
 800388c:	e003      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003892:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8003896:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800389a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80038a2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80038a6:	2300      	movs	r3, #0
 80038a8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80038ac:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80038b0:	460b      	mov	r3, r1
 80038b2:	4313      	orrs	r3, r2
 80038b4:	d05c      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 80038b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038bc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80038c0:	d03b      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80038c2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80038c6:	d834      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80038c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038cc:	d037      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 80038ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038d2:	d82e      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80038d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80038d8:	d033      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80038da:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80038de:	d828      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80038e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e4:	d01a      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 80038e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ea:	d822      	bhi.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 80038f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038f4:	d007      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80038f6:	e01c      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	4a19      	ldr	r2, [pc, #100]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003904:	e01e      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003906:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800390a:	3308      	adds	r3, #8
 800390c:	2100      	movs	r1, #0
 800390e:	4618      	mov	r0, r3
 8003910:	f001 fb2a 	bl	8004f68 <RCCEx_PLL2_Config>
 8003914:	4603      	mov	r3, r0
 8003916:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800391a:	e013      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800391c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003920:	3328      	adds	r3, #40	@ 0x28
 8003922:	2100      	movs	r1, #0
 8003924:	4618      	mov	r0, r3
 8003926:	f001 fbd1 	bl	80050cc <RCCEx_PLL3_Config>
 800392a:	4603      	mov	r3, r0
 800392c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003930:	e008      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003938:	e004      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800393a:	bf00      	nop
 800393c:	e002      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800393e:	bf00      	nop
 8003940:	e000      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003942:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003944:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10d      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800394c:	4b05      	ldr	r3, [pc, #20]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800394e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003950:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003954:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395a:	4a02      	ldr	r2, [pc, #8]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800395c:	430b      	orrs	r3, r1
 800395e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003960:	e006      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8003962:	bf00      	nop
 8003964:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003968:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800396c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003970:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800397c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003980:	2300      	movs	r3, #0
 8003982:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003986:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800398a:	460b      	mov	r3, r1
 800398c:	4313      	orrs	r3, r2
 800398e:	d03a      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003990:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003996:	2b30      	cmp	r3, #48	@ 0x30
 8003998:	d01f      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800399a:	2b30      	cmp	r3, #48	@ 0x30
 800399c:	d819      	bhi.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800399e:	2b20      	cmp	r3, #32
 80039a0:	d00c      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80039a2:	2b20      	cmp	r3, #32
 80039a4:	d815      	bhi.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d019      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80039aa:	2b10      	cmp	r3, #16
 80039ac:	d111      	bne.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039ae:	4bae      	ldr	r3, [pc, #696]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b2:	4aad      	ldr	r2, [pc, #692]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80039ba:	e011      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039c0:	3308      	adds	r3, #8
 80039c2:	2102      	movs	r1, #2
 80039c4:	4618      	mov	r0, r3
 80039c6:	f001 facf 	bl	8004f68 <RCCEx_PLL2_Config>
 80039ca:	4603      	mov	r3, r0
 80039cc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80039d0:	e006      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80039d8:	e002      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80039da:	bf00      	nop
 80039dc:	e000      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80039de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10a      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80039e8:	4b9f      	ldr	r3, [pc, #636]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80039f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f6:	4a9c      	ldr	r2, [pc, #624]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039f8:	430b      	orrs	r3, r1
 80039fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039fc:	e003      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a02:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003a06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003a12:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003a16:	2300      	movs	r3, #0
 8003a18:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003a1c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4313      	orrs	r3, r2
 8003a24:	d051      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003a26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a30:	d035      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003a32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a36:	d82e      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003a38:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a3c:	d031      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8003a3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a42:	d828      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003a44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a48:	d01a      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8003a4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a4e:	d822      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8003a54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a58:	d007      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8003a5a:	e01c      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a5c:	4b82      	ldr	r3, [pc, #520]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a60:	4a81      	ldr	r2, [pc, #516]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a68:	e01c      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a6e:	3308      	adds	r3, #8
 8003a70:	2100      	movs	r1, #0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 fa78 	bl	8004f68 <RCCEx_PLL2_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a7e:	e011      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a84:	3328      	adds	r3, #40	@ 0x28
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f001 fb1f 	bl	80050cc <RCCEx_PLL3_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a94:	e006      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003a9c:	e002      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8003a9e:	bf00      	nop
 8003aa0:	e000      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8003aa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10a      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003aac:	4b6e      	ldr	r3, [pc, #440]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003ab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ab8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003aba:	4a6b      	ldr	r2, [pc, #428]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003abc:	430b      	orrs	r3, r1
 8003abe:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ac0:	e003      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ac6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003aca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003ad6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ada:	2300      	movs	r3, #0
 8003adc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003ae0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	d053      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003aea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003aee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003af0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003af4:	d033      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003af6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003afa:	d82c      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003afc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b00:	d02f      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8003b02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b06:	d826      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003b08:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b0c:	d02b      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003b0e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b12:	d820      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003b14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b18:	d012      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8003b1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b1e:	d81a      	bhi.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d022      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8003b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b28:	d115      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b2e:	3308      	adds	r3, #8
 8003b30:	2101      	movs	r1, #1
 8003b32:	4618      	mov	r0, r3
 8003b34:	f001 fa18 	bl	8004f68 <RCCEx_PLL2_Config>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b3e:	e015      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b44:	3328      	adds	r3, #40	@ 0x28
 8003b46:	2101      	movs	r1, #1
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f001 fabf 	bl	80050cc <RCCEx_PLL3_Config>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b54:	e00a      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003b5c:	e006      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003b5e:	bf00      	nop
 8003b60:	e004      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003b62:	bf00      	nop
 8003b64:	e002      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003b66:	bf00      	nop
 8003b68:	e000      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10a      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b74:	4b3c      	ldr	r3, [pc, #240]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b78:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b82:	4a39      	ldr	r2, [pc, #228]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b84:	430b      	orrs	r3, r1
 8003b86:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b88:	e003      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003b8e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003b9e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ba8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	d060      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003bb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003bb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bba:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8003bbe:	d039      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8003bc0:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8003bc4:	d832      	bhi.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bca:	d035      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003bcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bd0:	d82c      	bhi.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bd6:	d031      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bdc:	d826      	bhi.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003bde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003be2:	d02d      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003be4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003be8:	d820      	bhi.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003bea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bee:	d012      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003bf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bf4:	d81a      	bhi.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d024      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003bfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bfe:	d115      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c04:	3308      	adds	r3, #8
 8003c06:	2101      	movs	r1, #1
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f001 f9ad 	bl	8004f68 <RCCEx_PLL2_Config>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c14:	e017      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c1a:	3328      	adds	r3, #40	@ 0x28
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f001 fa54 	bl	80050cc <RCCEx_PLL3_Config>
 8003c24:	4603      	mov	r3, r0
 8003c26:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c2a:	e00c      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003c32:	e008      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003c34:	bf00      	nop
 8003c36:	e006      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003c38:	bf00      	nop
 8003c3a:	e004      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003c3c:	bf00      	nop
 8003c3e:	e002      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003c40:	bf00      	nop
 8003c42:	e000      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003c44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c46:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10e      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003c4e:	4b06      	ldr	r3, [pc, #24]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c52:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c5e:	4a02      	ldr	r2, [pc, #8]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c60:	430b      	orrs	r3, r1
 8003c62:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c64:	e006      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003c66:	bf00      	nop
 8003c68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003c70:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c84:	2300      	movs	r3, #0
 8003c86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4313      	orrs	r3, r2
 8003c92:	d037      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c9e:	d00e      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ca4:	d816      	bhi.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d018      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003caa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cae:	d111      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cb0:	4bc4      	ldr	r3, [pc, #784]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb4:	4ac3      	ldr	r2, [pc, #780]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003cbc:	e00f      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f001 f94e 	bl	8004f68 <RCCEx_PLL2_Config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003cd2:	e004      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003cda:	e000      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003cdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cde:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10a      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ce6:	4bb7      	ldr	r3, [pc, #732]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003cee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cf2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cf4:	4ab3      	ldr	r2, [pc, #716]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cf6:	430b      	orrs	r3, r1
 8003cf8:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cfa:	e003      	b.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cfc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d00:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003d10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d14:	2300      	movs	r3, #0
 8003d16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003d1a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	4313      	orrs	r3, r2
 8003d22:	d039      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003d24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d2a:	2b03      	cmp	r3, #3
 8003d2c:	d81c      	bhi.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d34 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d34:	08003d71 	.word	0x08003d71
 8003d38:	08003d45 	.word	0x08003d45
 8003d3c:	08003d53 	.word	0x08003d53
 8003d40:	08003d71 	.word	0x08003d71
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d44:	4b9f      	ldr	r3, [pc, #636]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	4a9e      	ldr	r2, [pc, #632]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d50:	e00f      	b.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d56:	3308      	adds	r3, #8
 8003d58:	2102      	movs	r1, #2
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f001 f904 	bl	8004f68 <RCCEx_PLL2_Config>
 8003d60:	4603      	mov	r3, r0
 8003d62:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d66:	e004      	b.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003d6e:	e000      	b.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d72:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10a      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d7a:	4b92      	ldr	r3, [pc, #584]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d7e:	f023 0103 	bic.w	r1, r3, #3
 8003d82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d88:	4a8e      	ldr	r2, [pc, #568]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d8e:	e003      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d90:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d94:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003da4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003da8:	2300      	movs	r3, #0
 8003daa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003dae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003db2:	460b      	mov	r3, r1
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f000 8099 	beq.w	8003eec <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dba:	4b83      	ldr	r3, [pc, #524]	@ (8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a82      	ldr	r2, [pc, #520]	@ (8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dc6:	f7fd fbef 	bl	80015a8 <HAL_GetTick>
 8003dca:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dce:	e00b      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd0:	f7fd fbea 	bl	80015a8 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b64      	cmp	r3, #100	@ 0x64
 8003dde:	d903      	bls.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003de6:	e005      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003de8:	4b77      	ldr	r3, [pc, #476]	@ (8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0ed      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003df4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d173      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003dfc:	4b71      	ldr	r3, [pc, #452]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003dfe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e04:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e08:	4053      	eors	r3, r2
 8003e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d015      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e12:	4b6c      	ldr	r3, [pc, #432]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e1a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e1e:	4b69      	ldr	r3, [pc, #420]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e22:	4a68      	ldr	r2, [pc, #416]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e28:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e2a:	4b66      	ldr	r3, [pc, #408]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2e:	4a65      	ldr	r2, [pc, #404]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e34:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003e36:	4a63      	ldr	r2, [pc, #396]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003e3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e4a:	d118      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7fd fbac 	bl	80015a8 <HAL_GetTick>
 8003e50:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e54:	e00d      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fd fba7 	bl	80015a8 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003e60:	1ad2      	subs	r2, r2, r3
 8003e62:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d903      	bls.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8003e70:	e005      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e72:	4b54      	ldr	r3, [pc, #336]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0eb      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003e7e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d129      	bne.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e96:	d10e      	bne.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003e98:	4b4a      	ldr	r3, [pc, #296]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003ea0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ea4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ea8:	091a      	lsrs	r2, r3, #4
 8003eaa:	4b48      	ldr	r3, [pc, #288]	@ (8003fcc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	4a45      	ldr	r2, [pc, #276]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003eb0:	430b      	orrs	r3, r1
 8003eb2:	6113      	str	r3, [r2, #16]
 8003eb4:	e005      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003eb6:	4b43      	ldr	r3, [pc, #268]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	4a42      	ldr	r2, [pc, #264]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ebc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ec0:	6113      	str	r3, [r2, #16]
 8003ec2:	4b40      	ldr	r3, [pc, #256]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ec4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003ec6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003eca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ece:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed2:	4a3c      	ldr	r2, [pc, #240]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ed8:	e008      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003eda:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ede:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8003ee2:	e003      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ee8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003eec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef4:	f002 0301 	and.w	r3, r2, #1
 8003ef8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003efc:	2300      	movs	r3, #0
 8003efe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	f000 8090 	beq.w	800402e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f16:	2b28      	cmp	r3, #40	@ 0x28
 8003f18:	d870      	bhi.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f20 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f20:	08004005 	.word	0x08004005
 8003f24:	08003ffd 	.word	0x08003ffd
 8003f28:	08003ffd 	.word	0x08003ffd
 8003f2c:	08003ffd 	.word	0x08003ffd
 8003f30:	08003ffd 	.word	0x08003ffd
 8003f34:	08003ffd 	.word	0x08003ffd
 8003f38:	08003ffd 	.word	0x08003ffd
 8003f3c:	08003ffd 	.word	0x08003ffd
 8003f40:	08003fd1 	.word	0x08003fd1
 8003f44:	08003ffd 	.word	0x08003ffd
 8003f48:	08003ffd 	.word	0x08003ffd
 8003f4c:	08003ffd 	.word	0x08003ffd
 8003f50:	08003ffd 	.word	0x08003ffd
 8003f54:	08003ffd 	.word	0x08003ffd
 8003f58:	08003ffd 	.word	0x08003ffd
 8003f5c:	08003ffd 	.word	0x08003ffd
 8003f60:	08003fe7 	.word	0x08003fe7
 8003f64:	08003ffd 	.word	0x08003ffd
 8003f68:	08003ffd 	.word	0x08003ffd
 8003f6c:	08003ffd 	.word	0x08003ffd
 8003f70:	08003ffd 	.word	0x08003ffd
 8003f74:	08003ffd 	.word	0x08003ffd
 8003f78:	08003ffd 	.word	0x08003ffd
 8003f7c:	08003ffd 	.word	0x08003ffd
 8003f80:	08004005 	.word	0x08004005
 8003f84:	08003ffd 	.word	0x08003ffd
 8003f88:	08003ffd 	.word	0x08003ffd
 8003f8c:	08003ffd 	.word	0x08003ffd
 8003f90:	08003ffd 	.word	0x08003ffd
 8003f94:	08003ffd 	.word	0x08003ffd
 8003f98:	08003ffd 	.word	0x08003ffd
 8003f9c:	08003ffd 	.word	0x08003ffd
 8003fa0:	08004005 	.word	0x08004005
 8003fa4:	08003ffd 	.word	0x08003ffd
 8003fa8:	08003ffd 	.word	0x08003ffd
 8003fac:	08003ffd 	.word	0x08003ffd
 8003fb0:	08003ffd 	.word	0x08003ffd
 8003fb4:	08003ffd 	.word	0x08003ffd
 8003fb8:	08003ffd 	.word	0x08003ffd
 8003fbc:	08003ffd 	.word	0x08003ffd
 8003fc0:	08004005 	.word	0x08004005
 8003fc4:	58024400 	.word	0x58024400
 8003fc8:	58024800 	.word	0x58024800
 8003fcc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fd4:	3308      	adds	r3, #8
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 ffc5 	bl	8004f68 <RCCEx_PLL2_Config>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003fe4:	e00f      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fe6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fea:	3328      	adds	r3, #40	@ 0x28
 8003fec:	2101      	movs	r1, #1
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f001 f86c 	bl	80050cc <RCCEx_PLL3_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003ffa:	e004      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004002:	e000      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004006:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10b      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800400e:	4bc0      	ldr	r3, [pc, #768]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004012:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004016:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800401a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800401e:	4abc      	ldr	r2, [pc, #752]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004020:	430b      	orrs	r3, r1
 8004022:	6553      	str	r3, [r2, #84]	@ 0x54
 8004024:	e003      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004026:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800402a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800402e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004036:	f002 0302 	and.w	r3, r2, #2
 800403a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004044:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004048:	460b      	mov	r3, r1
 800404a:	4313      	orrs	r3, r2
 800404c:	d043      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800404e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004056:	2b05      	cmp	r3, #5
 8004058:	d824      	bhi.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800405a:	a201      	add	r2, pc, #4	@ (adr r2, 8004060 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004060:	080040ad 	.word	0x080040ad
 8004064:	08004079 	.word	0x08004079
 8004068:	0800408f 	.word	0x0800408f
 800406c:	080040ad 	.word	0x080040ad
 8004070:	080040ad 	.word	0x080040ad
 8004074:	080040ad 	.word	0x080040ad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004078:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800407c:	3308      	adds	r3, #8
 800407e:	2101      	movs	r1, #1
 8004080:	4618      	mov	r0, r3
 8004082:	f000 ff71 	bl	8004f68 <RCCEx_PLL2_Config>
 8004086:	4603      	mov	r3, r0
 8004088:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800408c:	e00f      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800408e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004092:	3328      	adds	r3, #40	@ 0x28
 8004094:	2101      	movs	r1, #1
 8004096:	4618      	mov	r0, r3
 8004098:	f001 f818 	bl	80050cc <RCCEx_PLL3_Config>
 800409c:	4603      	mov	r3, r0
 800409e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80040a2:	e004      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80040aa:	e000      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80040ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10b      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80040b6:	4b96      	ldr	r3, [pc, #600]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80040b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ba:	f023 0107 	bic.w	r1, r3, #7
 80040be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040c6:	4a92      	ldr	r2, [pc, #584]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80040c8:	430b      	orrs	r3, r1
 80040ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80040cc:	e003      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040de:	f002 0304 	and.w	r3, r2, #4
 80040e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040e6:	2300      	movs	r3, #0
 80040e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040ec:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80040f0:	460b      	mov	r3, r1
 80040f2:	4313      	orrs	r3, r2
 80040f4:	d043      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80040f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040fe:	2b05      	cmp	r3, #5
 8004100:	d824      	bhi.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8004102:	a201      	add	r2, pc, #4	@ (adr r2, 8004108 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8004104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004108:	08004155 	.word	0x08004155
 800410c:	08004121 	.word	0x08004121
 8004110:	08004137 	.word	0x08004137
 8004114:	08004155 	.word	0x08004155
 8004118:	08004155 	.word	0x08004155
 800411c:	08004155 	.word	0x08004155
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004120:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004124:	3308      	adds	r3, #8
 8004126:	2101      	movs	r1, #1
 8004128:	4618      	mov	r0, r3
 800412a:	f000 ff1d 	bl	8004f68 <RCCEx_PLL2_Config>
 800412e:	4603      	mov	r3, r0
 8004130:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004134:	e00f      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004136:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800413a:	3328      	adds	r3, #40	@ 0x28
 800413c:	2101      	movs	r1, #1
 800413e:	4618      	mov	r0, r3
 8004140:	f000 ffc4 	bl	80050cc <RCCEx_PLL3_Config>
 8004144:	4603      	mov	r3, r0
 8004146:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800414a:	e004      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004152:	e000      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8004154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004156:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10b      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800415e:	4b6c      	ldr	r3, [pc, #432]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004162:	f023 0107 	bic.w	r1, r3, #7
 8004166:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800416a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800416e:	4a68      	ldr	r2, [pc, #416]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004170:	430b      	orrs	r3, r1
 8004172:	6593      	str	r3, [r2, #88]	@ 0x58
 8004174:	e003      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004176:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800417a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800417e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004186:	f002 0320 	and.w	r3, r2, #32
 800418a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800418e:	2300      	movs	r3, #0
 8004190:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004194:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004198:	460b      	mov	r3, r1
 800419a:	4313      	orrs	r3, r2
 800419c:	d055      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800419e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041aa:	d033      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80041ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041b0:	d82c      	bhi.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80041b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041b6:	d02f      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80041b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041bc:	d826      	bhi.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80041be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041c2:	d02b      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80041c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041c8:	d820      	bhi.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80041ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041ce:	d012      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80041d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041d4:	d81a      	bhi.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d022      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80041da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041de:	d115      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041e4:	3308      	adds	r3, #8
 80041e6:	2100      	movs	r1, #0
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 febd 	bl	8004f68 <RCCEx_PLL2_Config>
 80041ee:	4603      	mov	r3, r0
 80041f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041f4:	e015      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041fa:	3328      	adds	r3, #40	@ 0x28
 80041fc:	2102      	movs	r1, #2
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 ff64 	bl	80050cc <RCCEx_PLL3_Config>
 8004204:	4603      	mov	r3, r0
 8004206:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800420a:	e00a      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004212:	e006      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004214:	bf00      	nop
 8004216:	e004      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004218:	bf00      	nop
 800421a:	e002      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800421c:	bf00      	nop
 800421e:	e000      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004222:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10b      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800422a:	4b39      	ldr	r3, [pc, #228]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800422c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800422e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004232:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004236:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800423a:	4a35      	ldr	r2, [pc, #212]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800423c:	430b      	orrs	r3, r1
 800423e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004240:	e003      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004242:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004246:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800424a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800424e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004252:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800425a:	2300      	movs	r3, #0
 800425c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004260:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004264:	460b      	mov	r3, r1
 8004266:	4313      	orrs	r3, r2
 8004268:	d058      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800426a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800426e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004272:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004276:	d033      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004278:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800427c:	d82c      	bhi.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800427e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004282:	d02f      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004288:	d826      	bhi.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800428a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800428e:	d02b      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004290:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004294:	d820      	bhi.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8004296:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800429a:	d012      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800429c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042a0:	d81a      	bhi.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d022      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042aa:	d115      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042b0:	3308      	adds	r3, #8
 80042b2:	2100      	movs	r1, #0
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 fe57 	bl	8004f68 <RCCEx_PLL2_Config>
 80042ba:	4603      	mov	r3, r0
 80042bc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80042c0:	e015      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042c6:	3328      	adds	r3, #40	@ 0x28
 80042c8:	2102      	movs	r1, #2
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fefe 	bl	80050cc <RCCEx_PLL3_Config>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80042d6:	e00a      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80042de:	e006      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80042e0:	bf00      	nop
 80042e2:	e004      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80042e4:	bf00      	nop
 80042e6:	e002      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80042e8:	bf00      	nop
 80042ea:	e000      	b.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80042ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042ee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10e      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042f6:	4b06      	ldr	r3, [pc, #24]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80042f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80042fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004302:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004306:	4a02      	ldr	r2, [pc, #8]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004308:	430b      	orrs	r3, r1
 800430a:	6593      	str	r3, [r2, #88]	@ 0x58
 800430c:	e006      	b.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800430e:	bf00      	nop
 8004310:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004314:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004318:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800431c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004324:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004328:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800432c:	2300      	movs	r3, #0
 800432e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004332:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004336:	460b      	mov	r3, r1
 8004338:	4313      	orrs	r3, r2
 800433a:	d055      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800433c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004340:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004344:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004348:	d033      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800434a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800434e:	d82c      	bhi.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004354:	d02f      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800435a:	d826      	bhi.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800435c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004360:	d02b      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004362:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004366:	d820      	bhi.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004368:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800436c:	d012      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800436e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004372:	d81a      	bhi.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004374:	2b00      	cmp	r3, #0
 8004376:	d022      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8004378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800437c:	d115      	bne.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800437e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004382:	3308      	adds	r3, #8
 8004384:	2100      	movs	r1, #0
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fdee 	bl	8004f68 <RCCEx_PLL2_Config>
 800438c:	4603      	mov	r3, r0
 800438e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004392:	e015      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004394:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004398:	3328      	adds	r3, #40	@ 0x28
 800439a:	2102      	movs	r1, #2
 800439c:	4618      	mov	r0, r3
 800439e:	f000 fe95 	bl	80050cc <RCCEx_PLL3_Config>
 80043a2:	4603      	mov	r3, r0
 80043a4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80043a8:	e00a      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80043b0:	e006      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80043b2:	bf00      	nop
 80043b4:	e004      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80043b6:	bf00      	nop
 80043b8:	e002      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80043ba:	bf00      	nop
 80043bc:	e000      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80043be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10b      	bne.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80043c8:	4ba1      	ldr	r3, [pc, #644]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80043ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043cc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80043d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80043d8:	4a9d      	ldr	r2, [pc, #628]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80043da:	430b      	orrs	r3, r1
 80043dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80043de:	e003      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80043e4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80043e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f0:	f002 0308 	and.w	r3, r2, #8
 80043f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043f8:	2300      	movs	r3, #0
 80043fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80043fe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004402:	460b      	mov	r3, r1
 8004404:	4313      	orrs	r3, r2
 8004406:	d01e      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004408:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800440c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004414:	d10c      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004416:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800441a:	3328      	adds	r3, #40	@ 0x28
 800441c:	2102      	movs	r1, #2
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fe54 	bl	80050cc <RCCEx_PLL3_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004430:	4b87      	ldr	r3, [pc, #540]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004434:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004438:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800443c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004440:	4a83      	ldr	r2, [pc, #524]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004442:	430b      	orrs	r3, r1
 8004444:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004446:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800444a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444e:	f002 0310 	and.w	r3, r2, #16
 8004452:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004456:	2300      	movs	r3, #0
 8004458:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800445c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004460:	460b      	mov	r3, r1
 8004462:	4313      	orrs	r3, r2
 8004464:	d01e      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004466:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800446a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800446e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004472:	d10c      	bne.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004474:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004478:	3328      	adds	r3, #40	@ 0x28
 800447a:	2102      	movs	r1, #2
 800447c:	4618      	mov	r0, r3
 800447e:	f000 fe25 	bl	80050cc <RCCEx_PLL3_Config>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d002      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800448e:	4b70      	ldr	r3, [pc, #448]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004492:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004496:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800449a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800449e:	4a6c      	ldr	r2, [pc, #432]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80044a0:	430b      	orrs	r3, r1
 80044a2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80044b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044b4:	2300      	movs	r3, #0
 80044b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80044ba:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80044be:	460b      	mov	r3, r1
 80044c0:	4313      	orrs	r3, r2
 80044c2:	d03e      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80044c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80044cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044d0:	d022      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 80044d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044d6:	d81b      	bhi.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d003      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 80044dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e0:	d00b      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 80044e2:	e015      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044e8:	3308      	adds	r3, #8
 80044ea:	2100      	movs	r1, #0
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 fd3b 	bl	8004f68 <RCCEx_PLL2_Config>
 80044f2:	4603      	mov	r3, r0
 80044f4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044f8:	e00f      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044fe:	3328      	adds	r3, #40	@ 0x28
 8004500:	2102      	movs	r1, #2
 8004502:	4618      	mov	r0, r3
 8004504:	f000 fde2 	bl	80050cc <RCCEx_PLL3_Config>
 8004508:	4603      	mov	r3, r0
 800450a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800450e:	e004      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004516:	e000      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8004518:	bf00      	nop
    }

    if (ret == HAL_OK)
 800451a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10b      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004522:	4b4b      	ldr	r3, [pc, #300]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004526:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800452a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800452e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004532:	4a47      	ldr	r2, [pc, #284]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004534:	430b      	orrs	r3, r1
 8004536:	6593      	str	r3, [r2, #88]	@ 0x58
 8004538:	e003      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800453a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800453e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004542:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800454e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004550:	2300      	movs	r3, #0
 8004552:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004554:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004558:	460b      	mov	r3, r1
 800455a:	4313      	orrs	r3, r2
 800455c:	d03b      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800455e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004566:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800456a:	d01f      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 800456c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004570:	d818      	bhi.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004576:	d003      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8004578:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800457c:	d007      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800457e:	e011      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004580:	4b33      	ldr	r3, [pc, #204]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	4a32      	ldr	r2, [pc, #200]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800458a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800458c:	e00f      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800458e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004592:	3328      	adds	r3, #40	@ 0x28
 8004594:	2101      	movs	r1, #1
 8004596:	4618      	mov	r0, r3
 8004598:	f000 fd98 	bl	80050cc <RCCEx_PLL3_Config>
 800459c:	4603      	mov	r3, r0
 800459e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 80045a2:	e004      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80045aa:	e000      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 80045ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10b      	bne.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045b6:	4b26      	ldr	r3, [pc, #152]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80045b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80045be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c6:	4a22      	ldr	r2, [pc, #136]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80045c8:	430b      	orrs	r3, r1
 80045ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80045cc:	e003      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80045d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80045d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045de:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80045e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80045e4:	2300      	movs	r3, #0
 80045e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80045e8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80045ec:	460b      	mov	r3, r1
 80045ee:	4313      	orrs	r3, r2
 80045f0:	d034      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80045f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 80045fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004600:	d007      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8004602:	e011      	b.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004604:	4b12      	ldr	r3, [pc, #72]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	4a11      	ldr	r2, [pc, #68]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800460a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800460e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004610:	e00e      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004612:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004616:	3308      	adds	r3, #8
 8004618:	2102      	movs	r1, #2
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fca4 	bl	8004f68 <RCCEx_PLL2_Config>
 8004620:	4603      	mov	r3, r0
 8004622:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004626:	e003      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800462e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004630:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10d      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004638:	4b05      	ldr	r3, [pc, #20]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800463a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800463c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004640:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004646:	4a02      	ldr	r2, [pc, #8]	@ (8004650 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004648:	430b      	orrs	r3, r1
 800464a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800464c:	e006      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800464e:	bf00      	nop
 8004650:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004654:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004658:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800465c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004664:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004668:	66bb      	str	r3, [r7, #104]	@ 0x68
 800466a:	2300      	movs	r3, #0
 800466c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800466e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004672:	460b      	mov	r3, r1
 8004674:	4313      	orrs	r3, r2
 8004676:	d00c      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004678:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800467c:	3328      	adds	r3, #40	@ 0x28
 800467e:	2102      	movs	r1, #2
 8004680:	4618      	mov	r0, r3
 8004682:	f000 fd23 	bl	80050cc <RCCEx_PLL3_Config>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004692:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800469e:	663b      	str	r3, [r7, #96]	@ 0x60
 80046a0:	2300      	movs	r3, #0
 80046a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80046a4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80046a8:	460b      	mov	r3, r1
 80046aa:	4313      	orrs	r3, r2
 80046ac:	d038      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 80046ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046ba:	d018      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x107e>
 80046bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046c0:	d811      	bhi.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80046c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046c6:	d014      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 80046c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046cc:	d80b      	bhi.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d011      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 80046d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046d6:	d106      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046d8:	4bc3      	ldr	r3, [pc, #780]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80046da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046dc:	4ac2      	ldr	r2, [pc, #776]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80046de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80046e4:	e008      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80046ec:	e004      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80046ee:	bf00      	nop
 80046f0:	e002      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80046f2:	bf00      	nop
 80046f4:	e000      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 80046f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046f8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10b      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004700:	4bb9      	ldr	r3, [pc, #740]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004704:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004708:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	4ab5      	ldr	r2, [pc, #724]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004712:	430b      	orrs	r3, r1
 8004714:	6553      	str	r3, [r2, #84]	@ 0x54
 8004716:	e003      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004718:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800471c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004720:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004728:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800472c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800472e:	2300      	movs	r3, #0
 8004730:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004732:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004736:	460b      	mov	r3, r1
 8004738:	4313      	orrs	r3, r2
 800473a:	d009      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800473c:	4baa      	ldr	r3, [pc, #680]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800473e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004740:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004744:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004748:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800474a:	4aa7      	ldr	r2, [pc, #668]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800474c:	430b      	orrs	r3, r1
 800474e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004750:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004758:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800475c:	653b      	str	r3, [r7, #80]	@ 0x50
 800475e:	2300      	movs	r3, #0
 8004760:	657b      	str	r3, [r7, #84]	@ 0x54
 8004762:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004766:	460b      	mov	r3, r1
 8004768:	4313      	orrs	r3, r2
 800476a:	d009      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800476c:	4b9e      	ldr	r3, [pc, #632]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800476e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004770:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004774:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477a:	4a9b      	ldr	r2, [pc, #620]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800477c:	430b      	orrs	r3, r1
 800477e:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8004780:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004788:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800478c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800478e:	2300      	movs	r3, #0
 8004790:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004792:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004796:	460b      	mov	r3, r1
 8004798:	4313      	orrs	r3, r2
 800479a:	d009      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800479c:	4b92      	ldr	r3, [pc, #584]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800479e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a0:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 80047a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047aa:	4a8f      	ldr	r2, [pc, #572]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80047ac:	430b      	orrs	r3, r1
 80047ae:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80047b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80047bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80047be:	2300      	movs	r3, #0
 80047c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80047c2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80047c6:	460b      	mov	r3, r1
 80047c8:	4313      	orrs	r3, r2
 80047ca:	d00e      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047cc:	4b86      	ldr	r3, [pc, #536]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	4a85      	ldr	r2, [pc, #532]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80047d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80047d6:	6113      	str	r3, [r2, #16]
 80047d8:	4b83      	ldr	r3, [pc, #524]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80047da:	6919      	ldr	r1, [r3, #16]
 80047dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80047e4:	4a80      	ldr	r2, [pc, #512]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80047e6:	430b      	orrs	r3, r1
 80047e8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80047ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80047f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047f8:	2300      	movs	r3, #0
 80047fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047fc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004800:	460b      	mov	r3, r1
 8004802:	4313      	orrs	r3, r2
 8004804:	d009      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004806:	4b78      	ldr	r3, [pc, #480]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800480e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004814:	4a74      	ldr	r2, [pc, #464]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004816:	430b      	orrs	r3, r1
 8004818:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800481a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800481e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004822:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004826:	633b      	str	r3, [r7, #48]	@ 0x30
 8004828:	2300      	movs	r3, #0
 800482a:	637b      	str	r3, [r7, #52]	@ 0x34
 800482c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004830:	460b      	mov	r3, r1
 8004832:	4313      	orrs	r3, r2
 8004834:	d00a      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004836:	4b6c      	ldr	r3, [pc, #432]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800483e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004842:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004846:	4a68      	ldr	r2, [pc, #416]	@ (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004848:	430b      	orrs	r3, r1
 800484a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800484c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	2100      	movs	r1, #0
 8004856:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800485e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004862:	460b      	mov	r3, r1
 8004864:	4313      	orrs	r3, r2
 8004866:	d011      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004868:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800486c:	3308      	adds	r3, #8
 800486e:	2100      	movs	r1, #0
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fb79 	bl	8004f68 <RCCEx_PLL2_Config>
 8004876:	4603      	mov	r3, r0
 8004878:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800487c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004884:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004888:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800488c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004894:	2100      	movs	r1, #0
 8004896:	6239      	str	r1, [r7, #32]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	627b      	str	r3, [r7, #36]	@ 0x24
 800489e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80048a2:	460b      	mov	r3, r1
 80048a4:	4313      	orrs	r3, r2
 80048a6:	d011      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048ac:	3308      	adds	r3, #8
 80048ae:	2101      	movs	r1, #1
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 fb59 	bl	8004f68 <RCCEx_PLL2_Config>
 80048b6:	4603      	mov	r3, r0
 80048b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80048bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048c8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80048cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d4:	2100      	movs	r1, #0
 80048d6:	61b9      	str	r1, [r7, #24]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	61fb      	str	r3, [r7, #28]
 80048de:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80048e2:	460b      	mov	r3, r1
 80048e4:	4313      	orrs	r3, r2
 80048e6:	d011      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048ec:	3308      	adds	r3, #8
 80048ee:	2102      	movs	r1, #2
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 fb39 	bl	8004f68 <RCCEx_PLL2_Config>
 80048f6:	4603      	mov	r3, r0
 80048f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80048fc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004904:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004908:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800490c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	2100      	movs	r1, #0
 8004916:	6139      	str	r1, [r7, #16]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	617b      	str	r3, [r7, #20]
 800491e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004922:	460b      	mov	r3, r1
 8004924:	4313      	orrs	r3, r2
 8004926:	d011      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004928:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800492c:	3328      	adds	r3, #40	@ 0x28
 800492e:	2100      	movs	r1, #0
 8004930:	4618      	mov	r0, r3
 8004932:	f000 fbcb 	bl	80050cc <RCCEx_PLL3_Config>
 8004936:	4603      	mov	r3, r0
 8004938:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800493c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004944:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004948:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800494c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	2100      	movs	r1, #0
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	f003 0310 	and.w	r3, r3, #16
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004962:	460b      	mov	r3, r1
 8004964:	4313      	orrs	r3, r2
 8004966:	d011      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004968:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800496c:	3328      	adds	r3, #40	@ 0x28
 800496e:	2101      	movs	r1, #1
 8004970:	4618      	mov	r0, r3
 8004972:	f000 fbab 	bl	80050cc <RCCEx_PLL3_Config>
 8004976:	4603      	mov	r3, r0
 8004978:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800497c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004984:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004988:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800498c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	2100      	movs	r1, #0
 8004996:	6039      	str	r1, [r7, #0]
 8004998:	f003 0320 	and.w	r3, r3, #32
 800499c:	607b      	str	r3, [r7, #4]
 800499e:	e9d7 1200 	ldrd	r1, r2, [r7]
 80049a2:	460b      	mov	r3, r1
 80049a4:	4313      	orrs	r3, r2
 80049a6:	d011      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049ac:	3328      	adds	r3, #40	@ 0x28
 80049ae:	2102      	movs	r1, #2
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 fb8b 	bl	80050cc <RCCEx_PLL3_Config>
 80049b6:	4603      	mov	r3, r0
 80049b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80049bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80049c8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 80049cc:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	e000      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
}
 80049da:	4618      	mov	r0, r3
 80049dc:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80049e0:	46bd      	mov	sp, r7
 80049e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049e6:	bf00      	nop
 80049e8:	58024400 	.word	0x58024400

080049ec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80049f0:	f7fe fda0 	bl	8003534 <HAL_RCC_GetHCLKFreq>
 80049f4:	4602      	mov	r2, r0
 80049f6:	4b06      	ldr	r3, [pc, #24]	@ (8004a10 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	091b      	lsrs	r3, r3, #4
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	4904      	ldr	r1, [pc, #16]	@ (8004a14 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004a02:	5ccb      	ldrb	r3, [r1, r3]
 8004a04:	f003 031f 	and.w	r3, r3, #31
 8004a08:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	58024400 	.word	0x58024400
 8004a14:	0800e4fc 	.word	0x0800e4fc

08004a18 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b089      	sub	sp, #36	@ 0x24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a20:	4ba1      	ldr	r3, [pc, #644]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a24:	f003 0303 	and.w	r3, r3, #3
 8004a28:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004a2a:	4b9f      	ldr	r3, [pc, #636]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2e:	0b1b      	lsrs	r3, r3, #12
 8004a30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a34:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004a36:	4b9c      	ldr	r3, [pc, #624]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3a:	091b      	lsrs	r3, r3, #4
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004a42:	4b99      	ldr	r3, [pc, #612]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a46:	08db      	lsrs	r3, r3, #3
 8004a48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	fb02 f303 	mul.w	r3, r2, r3
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f000 8111 	beq.w	8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	f000 8083 	beq.w	8004b74 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	f200 80a1 	bhi.w	8004bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d056      	beq.n	8004b30 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004a82:	e099      	b.n	8004bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a84:	4b88      	ldr	r3, [pc, #544]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0320 	and.w	r3, r3, #32
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d02d      	beq.n	8004aec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a90:	4b85      	ldr	r3, [pc, #532]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	08db      	lsrs	r3, r3, #3
 8004a96:	f003 0303 	and.w	r3, r3, #3
 8004a9a:	4a84      	ldr	r2, [pc, #528]	@ (8004cac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	ee07 3a90 	vmov	s15, r3
 8004aa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	ee07 3a90 	vmov	s15, r3
 8004ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aba:	4b7b      	ldr	r3, [pc, #492]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac2:	ee07 3a90 	vmov	s15, r3
 8004ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ace:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ae6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004aea:	e087      	b.n	8004bfc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	ee07 3a90 	vmov	s15, r3
 8004af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004af6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004afe:	4b6a      	ldr	r3, [pc, #424]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b06:	ee07 3a90 	vmov	s15, r3
 8004b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b12:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b2e:	e065      	b.n	8004bfc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	ee07 3a90 	vmov	s15, r3
 8004b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b3a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004cb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b42:	4b59      	ldr	r3, [pc, #356]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b4a:	ee07 3a90 	vmov	s15, r3
 8004b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b56:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b72:	e043      	b.n	8004bfc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	ee07 3a90 	vmov	s15, r3
 8004b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b7e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004cbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b86:	4b48      	ldr	r3, [pc, #288]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b8e:	ee07 3a90 	vmov	s15, r3
 8004b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b9a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bb6:	e021      	b.n	8004bfc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	ee07 3a90 	vmov	s15, r3
 8004bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bc2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004cb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bca:	4b37      	ldr	r3, [pc, #220]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bd2:	ee07 3a90 	vmov	s15, r3
 8004bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bde:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bfa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c00:	0a5b      	lsrs	r3, r3, #9
 8004c02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c06:	ee07 3a90 	vmov	s15, r3
 8004c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c16:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c22:	ee17 2a90 	vmov	r2, s15
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2e:	0c1b      	lsrs	r3, r3, #16
 8004c30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c34:	ee07 3a90 	vmov	s15, r3
 8004c38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c44:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c50:	ee17 2a90 	vmov	r2, s15
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004c58:	4b13      	ldr	r3, [pc, #76]	@ (8004ca8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5c:	0e1b      	lsrs	r3, r3, #24
 8004c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c62:	ee07 3a90 	vmov	s15, r3
 8004c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c7e:	ee17 2a90 	vmov	r2, s15
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004c86:	e008      	b.n	8004c9a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	609a      	str	r2, [r3, #8]
}
 8004c9a:	bf00      	nop
 8004c9c:	3724      	adds	r7, #36	@ 0x24
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	58024400 	.word	0x58024400
 8004cac:	03d09000 	.word	0x03d09000
 8004cb0:	46000000 	.word	0x46000000
 8004cb4:	4c742400 	.word	0x4c742400
 8004cb8:	4a742400 	.word	0x4a742400
 8004cbc:	4bb71b00 	.word	0x4bb71b00

08004cc0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b089      	sub	sp, #36	@ 0x24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004cc8:	4ba1      	ldr	r3, [pc, #644]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ccc:	f003 0303 	and.w	r3, r3, #3
 8004cd0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004cd2:	4b9f      	ldr	r3, [pc, #636]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd6:	0d1b      	lsrs	r3, r3, #20
 8004cd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cdc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004cde:	4b9c      	ldr	r3, [pc, #624]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004cea:	4b99      	ldr	r3, [pc, #612]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cee:	08db      	lsrs	r3, r3, #3
 8004cf0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	fb02 f303 	mul.w	r3, r2, r3
 8004cfa:	ee07 3a90 	vmov	s15, r3
 8004cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d02:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 8111 	beq.w	8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	f000 8083 	beq.w	8004e1c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	f200 80a1 	bhi.w	8004e60 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d056      	beq.n	8004dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004d2a:	e099      	b.n	8004e60 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d2c:	4b88      	ldr	r3, [pc, #544]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0320 	and.w	r3, r3, #32
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d02d      	beq.n	8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d38:	4b85      	ldr	r3, [pc, #532]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	08db      	lsrs	r3, r3, #3
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	4a84      	ldr	r2, [pc, #528]	@ (8004f54 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
 8004d48:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	ee07 3a90 	vmov	s15, r3
 8004d50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	ee07 3a90 	vmov	s15, r3
 8004d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d62:	4b7b      	ldr	r3, [pc, #492]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d6a:	ee07 3a90 	vmov	s15, r3
 8004d6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d72:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d76:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004f58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d8e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d92:	e087      	b.n	8004ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	ee07 3a90 	vmov	s15, r3
 8004d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d9e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004f5c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004da6:	4b6a      	ldr	r3, [pc, #424]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dae:	ee07 3a90 	vmov	s15, r3
 8004db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004db6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004f58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dd6:	e065      	b.n	8004ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	ee07 3a90 	vmov	s15, r3
 8004dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004de2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004f60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dea:	4b59      	ldr	r3, [pc, #356]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df2:	ee07 3a90 	vmov	s15, r3
 8004df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dfe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004f58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e1a:	e043      	b.n	8004ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	ee07 3a90 	vmov	s15, r3
 8004e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e26:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e2e:	4b48      	ldr	r3, [pc, #288]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e36:	ee07 3a90 	vmov	s15, r3
 8004e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e42:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004f58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e5e:	e021      	b.n	8004ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e6a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004f60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e72:	4b37      	ldr	r3, [pc, #220]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e7a:	ee07 3a90 	vmov	s15, r3
 8004e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e82:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e86:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004f58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ea2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004ea4:	4b2a      	ldr	r3, [pc, #168]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	0a5b      	lsrs	r3, r3, #9
 8004eaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eae:	ee07 3a90 	vmov	s15, r3
 8004eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004eba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ebe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eca:	ee17 2a90 	vmov	r2, s15
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	0c1b      	lsrs	r3, r3, #16
 8004ed8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004edc:	ee07 3a90 	vmov	s15, r3
 8004ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ee4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ee8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ef8:	ee17 2a90 	vmov	r2, s15
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004f00:	4b13      	ldr	r3, [pc, #76]	@ (8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f04:	0e1b      	lsrs	r3, r3, #24
 8004f06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f0a:	ee07 3a90 	vmov	s15, r3
 8004f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f26:	ee17 2a90 	vmov	r2, s15
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004f2e:	e008      	b.n	8004f42 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	609a      	str	r2, [r3, #8]
}
 8004f42:	bf00      	nop
 8004f44:	3724      	adds	r7, #36	@ 0x24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	58024400 	.word	0x58024400
 8004f54:	03d09000 	.word	0x03d09000
 8004f58:	46000000 	.word	0x46000000
 8004f5c:	4c742400 	.word	0x4c742400
 8004f60:	4a742400 	.word	0x4a742400
 8004f64:	4bb71b00 	.word	0x4bb71b00

08004f68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f72:	2300      	movs	r3, #0
 8004f74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f76:	4b53      	ldr	r3, [pc, #332]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7a:	f003 0303 	and.w	r3, r3, #3
 8004f7e:	2b03      	cmp	r3, #3
 8004f80:	d101      	bne.n	8004f86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e099      	b.n	80050ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f86:	4b4f      	ldr	r3, [pc, #316]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a4e      	ldr	r2, [pc, #312]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004f8c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f92:	f7fc fb09 	bl	80015a8 <HAL_GetTick>
 8004f96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f98:	e008      	b.n	8004fac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f9a:	f7fc fb05 	bl	80015a8 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d901      	bls.n	8004fac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e086      	b.n	80050ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004fac:	4b45      	ldr	r3, [pc, #276]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1f0      	bne.n	8004f9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004fb8:	4b42      	ldr	r3, [pc, #264]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	031b      	lsls	r3, r3, #12
 8004fc6:	493f      	ldr	r1, [pc, #252]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	628b      	str	r3, [r1, #40]	@ 0x28
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	025b      	lsls	r3, r3, #9
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	041b      	lsls	r3, r3, #16
 8004fea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	061b      	lsls	r3, r3, #24
 8004ff8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004ffc:	4931      	ldr	r1, [pc, #196]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005002:	4b30      	ldr	r3, [pc, #192]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005006:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	492d      	ldr	r1, [pc, #180]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005010:	4313      	orrs	r3, r2
 8005012:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005014:	4b2b      	ldr	r3, [pc, #172]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005018:	f023 0220 	bic.w	r2, r3, #32
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	4928      	ldr	r1, [pc, #160]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005026:	4b27      	ldr	r3, [pc, #156]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502a:	4a26      	ldr	r2, [pc, #152]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800502c:	f023 0310 	bic.w	r3, r3, #16
 8005030:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005032:	4b24      	ldr	r3, [pc, #144]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005034:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005036:	4b24      	ldr	r3, [pc, #144]	@ (80050c8 <RCCEx_PLL2_Config+0x160>)
 8005038:	4013      	ands	r3, r2
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	69d2      	ldr	r2, [r2, #28]
 800503e:	00d2      	lsls	r2, r2, #3
 8005040:	4920      	ldr	r1, [pc, #128]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005042:	4313      	orrs	r3, r2
 8005044:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005046:	4b1f      	ldr	r3, [pc, #124]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800504a:	4a1e      	ldr	r2, [pc, #120]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800504c:	f043 0310 	orr.w	r3, r3, #16
 8005050:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d106      	bne.n	8005066 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005058:	4b1a      	ldr	r3, [pc, #104]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800505a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505c:	4a19      	ldr	r2, [pc, #100]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800505e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005062:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005064:	e00f      	b.n	8005086 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d106      	bne.n	800507a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800506c:	4b15      	ldr	r3, [pc, #84]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800506e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005070:	4a14      	ldr	r2, [pc, #80]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005072:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005076:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005078:	e005      	b.n	8005086 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800507a:	4b12      	ldr	r3, [pc, #72]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800507c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800507e:	4a11      	ldr	r2, [pc, #68]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005080:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005084:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005086:	4b0f      	ldr	r3, [pc, #60]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a0e      	ldr	r2, [pc, #56]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800508c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005090:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005092:	f7fc fa89 	bl	80015a8 <HAL_GetTick>
 8005096:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005098:	e008      	b.n	80050ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800509a:	f7fc fa85 	bl	80015a8 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d901      	bls.n	80050ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e006      	b.n	80050ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80050ac:	4b05      	ldr	r3, [pc, #20]	@ (80050c4 <RCCEx_PLL2_Config+0x15c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0f0      	beq.n	800509a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	58024400 	.word	0x58024400
 80050c8:	ffff0007 	.word	0xffff0007

080050cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050da:	4b53      	ldr	r3, [pc, #332]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80050dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050de:	f003 0303 	and.w	r3, r3, #3
 80050e2:	2b03      	cmp	r3, #3
 80050e4:	d101      	bne.n	80050ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e099      	b.n	800521e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80050ea:	4b4f      	ldr	r3, [pc, #316]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a4e      	ldr	r2, [pc, #312]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80050f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050f6:	f7fc fa57 	bl	80015a8 <HAL_GetTick>
 80050fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050fc:	e008      	b.n	8005110 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80050fe:	f7fc fa53 	bl	80015a8 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e086      	b.n	800521e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005110:	4b45      	ldr	r3, [pc, #276]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1f0      	bne.n	80050fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800511c:	4b42      	ldr	r3, [pc, #264]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 800511e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005120:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	051b      	lsls	r3, r3, #20
 800512a:	493f      	ldr	r1, [pc, #252]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 800512c:	4313      	orrs	r3, r2
 800512e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	3b01      	subs	r3, #1
 8005136:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	3b01      	subs	r3, #1
 8005140:	025b      	lsls	r3, r3, #9
 8005142:	b29b      	uxth	r3, r3
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	3b01      	subs	r3, #1
 800514c:	041b      	lsls	r3, r3, #16
 800514e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	3b01      	subs	r3, #1
 800515a:	061b      	lsls	r3, r3, #24
 800515c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005160:	4931      	ldr	r1, [pc, #196]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005162:	4313      	orrs	r3, r2
 8005164:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005166:	4b30      	ldr	r3, [pc, #192]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	492d      	ldr	r1, [pc, #180]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005174:	4313      	orrs	r3, r2
 8005176:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005178:	4b2b      	ldr	r3, [pc, #172]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	4928      	ldr	r1, [pc, #160]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005186:	4313      	orrs	r3, r2
 8005188:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800518a:	4b27      	ldr	r3, [pc, #156]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 800518c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518e:	4a26      	ldr	r2, [pc, #152]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005190:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005194:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005196:	4b24      	ldr	r3, [pc, #144]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005198:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800519a:	4b24      	ldr	r3, [pc, #144]	@ (800522c <RCCEx_PLL3_Config+0x160>)
 800519c:	4013      	ands	r3, r2
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	69d2      	ldr	r2, [r2, #28]
 80051a2:	00d2      	lsls	r2, r2, #3
 80051a4:	4920      	ldr	r1, [pc, #128]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80051aa:	4b1f      	ldr	r3, [pc, #124]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d106      	bne.n	80051ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80051bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c0:	4a19      	ldr	r2, [pc, #100]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80051c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80051c8:	e00f      	b.n	80051ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d106      	bne.n	80051de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80051d0:	4b15      	ldr	r3, [pc, #84]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d4:	4a14      	ldr	r2, [pc, #80]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80051dc:	e005      	b.n	80051ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80051de:	4b12      	ldr	r3, [pc, #72]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e2:	4a11      	ldr	r2, [pc, #68]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80051ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a0e      	ldr	r2, [pc, #56]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051f6:	f7fc f9d7 	bl	80015a8 <HAL_GetTick>
 80051fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051fc:	e008      	b.n	8005210 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051fe:	f7fc f9d3 	bl	80015a8 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d901      	bls.n	8005210 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e006      	b.n	800521e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005210:	4b05      	ldr	r3, [pc, #20]	@ (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0f0      	beq.n	80051fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800521c:	7bfb      	ldrb	r3, [r7, #15]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	58024400 	.word	0x58024400
 800522c:	ffff0007 	.word	0xffff0007

08005230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e049      	b.n	80052d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f841 	bl	80052de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3304      	adds	r3, #4
 800526c:	4619      	mov	r1, r3
 800526e:	4610      	mov	r0, r2
 8005270:	f000 f9e8 	bl	8005644 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80052e6:	bf00      	nop
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
	...

080052f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b01      	cmp	r3, #1
 8005306:	d001      	beq.n	800530c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e054      	b.n	80053b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f042 0201 	orr.w	r2, r2, #1
 8005322:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a26      	ldr	r2, [pc, #152]	@ (80053c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d022      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005336:	d01d      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a22      	ldr	r2, [pc, #136]	@ (80053c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d018      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a21      	ldr	r2, [pc, #132]	@ (80053cc <HAL_TIM_Base_Start_IT+0xd8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d013      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a1f      	ldr	r2, [pc, #124]	@ (80053d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00e      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a1e      	ldr	r2, [pc, #120]	@ (80053d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d009      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a1c      	ldr	r2, [pc, #112]	@ (80053d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d004      	beq.n	8005374 <HAL_TIM_Base_Start_IT+0x80>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a1b      	ldr	r2, [pc, #108]	@ (80053dc <HAL_TIM_Base_Start_IT+0xe8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d115      	bne.n	80053a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689a      	ldr	r2, [r3, #8]
 800537a:	4b19      	ldr	r3, [pc, #100]	@ (80053e0 <HAL_TIM_Base_Start_IT+0xec>)
 800537c:	4013      	ands	r3, r2
 800537e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2b06      	cmp	r3, #6
 8005384:	d015      	beq.n	80053b2 <HAL_TIM_Base_Start_IT+0xbe>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800538c:	d011      	beq.n	80053b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f042 0201 	orr.w	r2, r2, #1
 800539c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539e:	e008      	b.n	80053b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	e000      	b.n	80053b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40010000 	.word	0x40010000
 80053c8:	40000400 	.word	0x40000400
 80053cc:	40000800 	.word	0x40000800
 80053d0:	40000c00 	.word	0x40000c00
 80053d4:	40010400 	.word	0x40010400
 80053d8:	40001800 	.word	0x40001800
 80053dc:	40014000 	.word	0x40014000
 80053e0:	00010007 	.word	0x00010007

080053e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0302 	and.w	r3, r3, #2
 8005402:	2b00      	cmp	r3, #0
 8005404:	d020      	beq.n	8005448 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d01b      	beq.n	8005448 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0202 	mvn.w	r2, #2
 8005418:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f003 0303 	and.w	r3, r3, #3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f8e9 	bl	8005606 <HAL_TIM_IC_CaptureCallback>
 8005434:	e005      	b.n	8005442 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f8db 	bl	80055f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f8ec 	bl	800561a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f003 0304 	and.w	r3, r3, #4
 800544e:	2b00      	cmp	r3, #0
 8005450:	d020      	beq.n	8005494 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 0304 	and.w	r3, r3, #4
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01b      	beq.n	8005494 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0204 	mvn.w	r2, #4
 8005464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2202      	movs	r2, #2
 800546a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f8c3 	bl	8005606 <HAL_TIM_IC_CaptureCallback>
 8005480:	e005      	b.n	800548e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f8b5 	bl	80055f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f8c6 	bl	800561a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 0308 	and.w	r3, r3, #8
 800549a:	2b00      	cmp	r3, #0
 800549c:	d020      	beq.n	80054e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f003 0308 	and.w	r3, r3, #8
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01b      	beq.n	80054e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f06f 0208 	mvn.w	r2, #8
 80054b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2204      	movs	r2, #4
 80054b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	f003 0303 	and.w	r3, r3, #3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f89d 	bl	8005606 <HAL_TIM_IC_CaptureCallback>
 80054cc:	e005      	b.n	80054da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f88f 	bl	80055f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 f8a0 	bl	800561a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d020      	beq.n	800552c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f003 0310 	and.w	r3, r3, #16
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01b      	beq.n	800552c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0210 	mvn.w	r2, #16
 80054fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2208      	movs	r2, #8
 8005502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f877 	bl	8005606 <HAL_TIM_IC_CaptureCallback>
 8005518:	e005      	b.n	8005526 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 f869 	bl	80055f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f000 f87a 	bl	800561a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00c      	beq.n	8005550 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d007      	beq.n	8005550 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f06f 0201 	mvn.w	r2, #1
 8005548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7fb fc4c 	bl	8000de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d104      	bne.n	8005564 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005560:	2b00      	cmp	r3, #0
 8005562:	d00c      	beq.n	800557e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800556a:	2b00      	cmp	r3, #0
 800556c:	d007      	beq.n	800557e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f913 	bl	80057a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00c      	beq.n	80055a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d007      	beq.n	80055a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800559a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f90b 	bl	80057b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00c      	beq.n	80055c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d007      	beq.n	80055c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80055be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 f834 	bl	800562e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f003 0320 	and.w	r3, r3, #32
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00c      	beq.n	80055ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d007      	beq.n	80055ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f06f 0220 	mvn.w	r2, #32
 80055e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 f8d3 	bl	8005790 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055ea:	bf00      	nop
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055f2:	b480      	push	{r7}
 80055f4:	b083      	sub	sp, #12
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055fa:	bf00      	nop
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005606:	b480      	push	{r7}
 8005608:	b083      	sub	sp, #12
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800561a:	b480      	push	{r7}
 800561c:	b083      	sub	sp, #12
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005622:	bf00      	nop
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800562e:	b480      	push	{r7}
 8005630:	b083      	sub	sp, #12
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005636:	bf00      	nop
 8005638:	370c      	adds	r7, #12
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
	...

08005644 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a46      	ldr	r2, [pc, #280]	@ (8005770 <TIM_Base_SetConfig+0x12c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d013      	beq.n	8005684 <TIM_Base_SetConfig+0x40>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005662:	d00f      	beq.n	8005684 <TIM_Base_SetConfig+0x40>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a43      	ldr	r2, [pc, #268]	@ (8005774 <TIM_Base_SetConfig+0x130>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d00b      	beq.n	8005684 <TIM_Base_SetConfig+0x40>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a42      	ldr	r2, [pc, #264]	@ (8005778 <TIM_Base_SetConfig+0x134>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d007      	beq.n	8005684 <TIM_Base_SetConfig+0x40>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a41      	ldr	r2, [pc, #260]	@ (800577c <TIM_Base_SetConfig+0x138>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d003      	beq.n	8005684 <TIM_Base_SetConfig+0x40>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a40      	ldr	r2, [pc, #256]	@ (8005780 <TIM_Base_SetConfig+0x13c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d108      	bne.n	8005696 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800568a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a35      	ldr	r2, [pc, #212]	@ (8005770 <TIM_Base_SetConfig+0x12c>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d01f      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a4:	d01b      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a32      	ldr	r2, [pc, #200]	@ (8005774 <TIM_Base_SetConfig+0x130>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d017      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a31      	ldr	r2, [pc, #196]	@ (8005778 <TIM_Base_SetConfig+0x134>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a30      	ldr	r2, [pc, #192]	@ (800577c <TIM_Base_SetConfig+0x138>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00f      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a2f      	ldr	r2, [pc, #188]	@ (8005780 <TIM_Base_SetConfig+0x13c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a2e      	ldr	r2, [pc, #184]	@ (8005784 <TIM_Base_SetConfig+0x140>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005788 <TIM_Base_SetConfig+0x144>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_Base_SetConfig+0x9a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a2c      	ldr	r2, [pc, #176]	@ (800578c <TIM_Base_SetConfig+0x148>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d108      	bne.n	80056f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a16      	ldr	r2, [pc, #88]	@ (8005770 <TIM_Base_SetConfig+0x12c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00f      	beq.n	800573c <TIM_Base_SetConfig+0xf8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a18      	ldr	r2, [pc, #96]	@ (8005780 <TIM_Base_SetConfig+0x13c>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00b      	beq.n	800573c <TIM_Base_SetConfig+0xf8>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a17      	ldr	r2, [pc, #92]	@ (8005784 <TIM_Base_SetConfig+0x140>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d007      	beq.n	800573c <TIM_Base_SetConfig+0xf8>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a16      	ldr	r2, [pc, #88]	@ (8005788 <TIM_Base_SetConfig+0x144>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d003      	beq.n	800573c <TIM_Base_SetConfig+0xf8>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a15      	ldr	r2, [pc, #84]	@ (800578c <TIM_Base_SetConfig+0x148>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d103      	bne.n	8005744 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	691a      	ldr	r2, [r3, #16]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b01      	cmp	r3, #1
 8005754:	d105      	bne.n	8005762 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	f023 0201 	bic.w	r2, r3, #1
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	611a      	str	r2, [r3, #16]
  }
}
 8005762:	bf00      	nop
 8005764:	3714      	adds	r7, #20
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	40010000 	.word	0x40010000
 8005774:	40000400 	.word	0x40000400
 8005778:	40000800 	.word	0x40000800
 800577c:	40000c00 	.word	0x40000c00
 8005780:	40010400 	.word	0x40010400
 8005784:	40014000 	.word	0x40014000
 8005788:	40014400 	.word	0x40014400
 800578c:	40014800 	.word	0x40014800

08005790 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005798:	bf00      	nop
 800579a:	370c      	adds	r7, #12
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e042      	b.n	8005864 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d106      	bne.n	80057f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7fb fdf5 	bl	80013e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2224      	movs	r2, #36	@ 0x24
 80057fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f022 0201 	bic.w	r2, r2, #1
 800580c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005812:	2b00      	cmp	r3, #0
 8005814:	d002      	beq.n	800581c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 ff22 	bl	8006660 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 f8b3 	bl	8005988 <UART_SetConfig>
 8005822:	4603      	mov	r3, r0
 8005824:	2b01      	cmp	r3, #1
 8005826:	d101      	bne.n	800582c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e01b      	b.n	8005864 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800583a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689a      	ldr	r2, [r3, #8]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800584a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0201 	orr.w	r2, r2, #1
 800585a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 ffa1 	bl	80067a4 <UART_CheckIdleState>
 8005862:	4603      	mov	r3, r0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3708      	adds	r7, #8
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08a      	sub	sp, #40	@ 0x28
 8005870:	af02      	add	r7, sp, #8
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	4613      	mov	r3, r2
 800587a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005882:	2b20      	cmp	r3, #32
 8005884:	d17b      	bne.n	800597e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d002      	beq.n	8005892 <HAL_UART_Transmit+0x26>
 800588c:	88fb      	ldrh	r3, [r7, #6]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e074      	b.n	8005980 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2221      	movs	r2, #33	@ 0x21
 80058a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058a6:	f7fb fe7f 	bl	80015a8 <HAL_GetTick>
 80058aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	88fa      	ldrh	r2, [r7, #6]
 80058b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	88fa      	ldrh	r2, [r7, #6]
 80058b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c4:	d108      	bne.n	80058d8 <HAL_UART_Transmit+0x6c>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d104      	bne.n	80058d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	61bb      	str	r3, [r7, #24]
 80058d6:	e003      	b.n	80058e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058dc:	2300      	movs	r3, #0
 80058de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058e0:	e030      	b.n	8005944 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	2200      	movs	r2, #0
 80058ea:	2180      	movs	r1, #128	@ 0x80
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f001 f803 	bl	80068f8 <UART_WaitOnFlagUntilTimeout>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d005      	beq.n	8005904 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e03d      	b.n	8005980 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10b      	bne.n	8005922 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	881b      	ldrh	r3, [r3, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005918:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	3302      	adds	r3, #2
 800591e:	61bb      	str	r3, [r7, #24]
 8005920:	e007      	b.n	8005932 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	781a      	ldrb	r2, [r3, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	3301      	adds	r3, #1
 8005930:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005938:	b29b      	uxth	r3, r3
 800593a:	3b01      	subs	r3, #1
 800593c:	b29a      	uxth	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800594a:	b29b      	uxth	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1c8      	bne.n	80058e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	9300      	str	r3, [sp, #0]
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	2200      	movs	r2, #0
 8005958:	2140      	movs	r1, #64	@ 0x40
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 ffcc 	bl	80068f8 <UART_WaitOnFlagUntilTimeout>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d005      	beq.n	8005972 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2220      	movs	r2, #32
 800596a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e006      	b.n	8005980 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	e000      	b.n	8005980 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800597e:	2302      	movs	r3, #2
  }
}
 8005980:	4618      	mov	r0, r3
 8005982:	3720      	adds	r7, #32
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800598c:	b092      	sub	sp, #72	@ 0x48
 800598e:	af00      	add	r7, sp, #0
 8005990:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005992:	2300      	movs	r3, #0
 8005994:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	431a      	orrs	r2, r3
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	431a      	orrs	r2, r3
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	4bbe      	ldr	r3, [pc, #760]	@ (8005cb0 <UART_SetConfig+0x328>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	6812      	ldr	r2, [r2, #0]
 80059be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80059c0:	430b      	orrs	r3, r1
 80059c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	68da      	ldr	r2, [r3, #12]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4ab3      	ldr	r2, [pc, #716]	@ (8005cb4 <UART_SetConfig+0x32c>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d004      	beq.n	80059f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059f0:	4313      	orrs	r3, r2
 80059f2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	689a      	ldr	r2, [r3, #8]
 80059fa:	4baf      	ldr	r3, [pc, #700]	@ (8005cb8 <UART_SetConfig+0x330>)
 80059fc:	4013      	ands	r3, r2
 80059fe:	697a      	ldr	r2, [r7, #20]
 8005a00:	6812      	ldr	r2, [r2, #0]
 8005a02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a04:	430b      	orrs	r3, r1
 8005a06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0e:	f023 010f 	bic.w	r1, r3, #15
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4aa6      	ldr	r2, [pc, #664]	@ (8005cbc <UART_SetConfig+0x334>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d177      	bne.n	8005b18 <UART_SetConfig+0x190>
 8005a28:	4ba5      	ldr	r3, [pc, #660]	@ (8005cc0 <UART_SetConfig+0x338>)
 8005a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a30:	2b28      	cmp	r3, #40	@ 0x28
 8005a32:	d86d      	bhi.n	8005b10 <UART_SetConfig+0x188>
 8005a34:	a201      	add	r2, pc, #4	@ (adr r2, 8005a3c <UART_SetConfig+0xb4>)
 8005a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a3a:	bf00      	nop
 8005a3c:	08005ae1 	.word	0x08005ae1
 8005a40:	08005b11 	.word	0x08005b11
 8005a44:	08005b11 	.word	0x08005b11
 8005a48:	08005b11 	.word	0x08005b11
 8005a4c:	08005b11 	.word	0x08005b11
 8005a50:	08005b11 	.word	0x08005b11
 8005a54:	08005b11 	.word	0x08005b11
 8005a58:	08005b11 	.word	0x08005b11
 8005a5c:	08005ae9 	.word	0x08005ae9
 8005a60:	08005b11 	.word	0x08005b11
 8005a64:	08005b11 	.word	0x08005b11
 8005a68:	08005b11 	.word	0x08005b11
 8005a6c:	08005b11 	.word	0x08005b11
 8005a70:	08005b11 	.word	0x08005b11
 8005a74:	08005b11 	.word	0x08005b11
 8005a78:	08005b11 	.word	0x08005b11
 8005a7c:	08005af1 	.word	0x08005af1
 8005a80:	08005b11 	.word	0x08005b11
 8005a84:	08005b11 	.word	0x08005b11
 8005a88:	08005b11 	.word	0x08005b11
 8005a8c:	08005b11 	.word	0x08005b11
 8005a90:	08005b11 	.word	0x08005b11
 8005a94:	08005b11 	.word	0x08005b11
 8005a98:	08005b11 	.word	0x08005b11
 8005a9c:	08005af9 	.word	0x08005af9
 8005aa0:	08005b11 	.word	0x08005b11
 8005aa4:	08005b11 	.word	0x08005b11
 8005aa8:	08005b11 	.word	0x08005b11
 8005aac:	08005b11 	.word	0x08005b11
 8005ab0:	08005b11 	.word	0x08005b11
 8005ab4:	08005b11 	.word	0x08005b11
 8005ab8:	08005b11 	.word	0x08005b11
 8005abc:	08005b01 	.word	0x08005b01
 8005ac0:	08005b11 	.word	0x08005b11
 8005ac4:	08005b11 	.word	0x08005b11
 8005ac8:	08005b11 	.word	0x08005b11
 8005acc:	08005b11 	.word	0x08005b11
 8005ad0:	08005b11 	.word	0x08005b11
 8005ad4:	08005b11 	.word	0x08005b11
 8005ad8:	08005b11 	.word	0x08005b11
 8005adc:	08005b09 	.word	0x08005b09
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ae6:	e326      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ae8:	2304      	movs	r3, #4
 8005aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aee:	e322      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005af0:	2308      	movs	r3, #8
 8005af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005af6:	e31e      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005af8:	2310      	movs	r3, #16
 8005afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005afe:	e31a      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b00:	2320      	movs	r3, #32
 8005b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b06:	e316      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b08:	2340      	movs	r3, #64	@ 0x40
 8005b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b0e:	e312      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b10:	2380      	movs	r3, #128	@ 0x80
 8005b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b16:	e30e      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a69      	ldr	r2, [pc, #420]	@ (8005cc4 <UART_SetConfig+0x33c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d130      	bne.n	8005b84 <UART_SetConfig+0x1fc>
 8005b22:	4b67      	ldr	r3, [pc, #412]	@ (8005cc0 <UART_SetConfig+0x338>)
 8005b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	2b05      	cmp	r3, #5
 8005b2c:	d826      	bhi.n	8005b7c <UART_SetConfig+0x1f4>
 8005b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b34 <UART_SetConfig+0x1ac>)
 8005b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b34:	08005b4d 	.word	0x08005b4d
 8005b38:	08005b55 	.word	0x08005b55
 8005b3c:	08005b5d 	.word	0x08005b5d
 8005b40:	08005b65 	.word	0x08005b65
 8005b44:	08005b6d 	.word	0x08005b6d
 8005b48:	08005b75 	.word	0x08005b75
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b52:	e2f0      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b54:	2304      	movs	r3, #4
 8005b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b5a:	e2ec      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b5c:	2308      	movs	r3, #8
 8005b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b62:	e2e8      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b64:	2310      	movs	r3, #16
 8005b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b6a:	e2e4      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b6c:	2320      	movs	r3, #32
 8005b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b72:	e2e0      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b74:	2340      	movs	r3, #64	@ 0x40
 8005b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b7a:	e2dc      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b7c:	2380      	movs	r3, #128	@ 0x80
 8005b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b82:	e2d8      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a4f      	ldr	r2, [pc, #316]	@ (8005cc8 <UART_SetConfig+0x340>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d130      	bne.n	8005bf0 <UART_SetConfig+0x268>
 8005b8e:	4b4c      	ldr	r3, [pc, #304]	@ (8005cc0 <UART_SetConfig+0x338>)
 8005b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b92:	f003 0307 	and.w	r3, r3, #7
 8005b96:	2b05      	cmp	r3, #5
 8005b98:	d826      	bhi.n	8005be8 <UART_SetConfig+0x260>
 8005b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba0 <UART_SetConfig+0x218>)
 8005b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba0:	08005bb9 	.word	0x08005bb9
 8005ba4:	08005bc1 	.word	0x08005bc1
 8005ba8:	08005bc9 	.word	0x08005bc9
 8005bac:	08005bd1 	.word	0x08005bd1
 8005bb0:	08005bd9 	.word	0x08005bd9
 8005bb4:	08005be1 	.word	0x08005be1
 8005bb8:	2300      	movs	r3, #0
 8005bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bbe:	e2ba      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005bc0:	2304      	movs	r3, #4
 8005bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bc6:	e2b6      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005bc8:	2308      	movs	r3, #8
 8005bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bce:	e2b2      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005bd0:	2310      	movs	r3, #16
 8005bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bd6:	e2ae      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005bd8:	2320      	movs	r3, #32
 8005bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bde:	e2aa      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005be0:	2340      	movs	r3, #64	@ 0x40
 8005be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005be6:	e2a6      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005be8:	2380      	movs	r3, #128	@ 0x80
 8005bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bee:	e2a2      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a35      	ldr	r2, [pc, #212]	@ (8005ccc <UART_SetConfig+0x344>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d130      	bne.n	8005c5c <UART_SetConfig+0x2d4>
 8005bfa:	4b31      	ldr	r3, [pc, #196]	@ (8005cc0 <UART_SetConfig+0x338>)
 8005bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bfe:	f003 0307 	and.w	r3, r3, #7
 8005c02:	2b05      	cmp	r3, #5
 8005c04:	d826      	bhi.n	8005c54 <UART_SetConfig+0x2cc>
 8005c06:	a201      	add	r2, pc, #4	@ (adr r2, 8005c0c <UART_SetConfig+0x284>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005c25 	.word	0x08005c25
 8005c10:	08005c2d 	.word	0x08005c2d
 8005c14:	08005c35 	.word	0x08005c35
 8005c18:	08005c3d 	.word	0x08005c3d
 8005c1c:	08005c45 	.word	0x08005c45
 8005c20:	08005c4d 	.word	0x08005c4d
 8005c24:	2300      	movs	r3, #0
 8005c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c2a:	e284      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c2c:	2304      	movs	r3, #4
 8005c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c32:	e280      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c34:	2308      	movs	r3, #8
 8005c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c3a:	e27c      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c3c:	2310      	movs	r3, #16
 8005c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c42:	e278      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c44:	2320      	movs	r3, #32
 8005c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c4a:	e274      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c4c:	2340      	movs	r3, #64	@ 0x40
 8005c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c52:	e270      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c54:	2380      	movs	r3, #128	@ 0x80
 8005c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c5a:	e26c      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1b      	ldr	r2, [pc, #108]	@ (8005cd0 <UART_SetConfig+0x348>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d142      	bne.n	8005cec <UART_SetConfig+0x364>
 8005c66:	4b16      	ldr	r3, [pc, #88]	@ (8005cc0 <UART_SetConfig+0x338>)
 8005c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	2b05      	cmp	r3, #5
 8005c70:	d838      	bhi.n	8005ce4 <UART_SetConfig+0x35c>
 8005c72:	a201      	add	r2, pc, #4	@ (adr r2, 8005c78 <UART_SetConfig+0x2f0>)
 8005c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c78:	08005c91 	.word	0x08005c91
 8005c7c:	08005c99 	.word	0x08005c99
 8005c80:	08005ca1 	.word	0x08005ca1
 8005c84:	08005ca9 	.word	0x08005ca9
 8005c88:	08005cd5 	.word	0x08005cd5
 8005c8c:	08005cdd 	.word	0x08005cdd
 8005c90:	2300      	movs	r3, #0
 8005c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c96:	e24e      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005c98:	2304      	movs	r3, #4
 8005c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c9e:	e24a      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ca0:	2308      	movs	r3, #8
 8005ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ca6:	e246      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ca8:	2310      	movs	r3, #16
 8005caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cae:	e242      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005cb0:	cfff69f3 	.word	0xcfff69f3
 8005cb4:	58000c00 	.word	0x58000c00
 8005cb8:	11fff4ff 	.word	0x11fff4ff
 8005cbc:	40011000 	.word	0x40011000
 8005cc0:	58024400 	.word	0x58024400
 8005cc4:	40004400 	.word	0x40004400
 8005cc8:	40004800 	.word	0x40004800
 8005ccc:	40004c00 	.word	0x40004c00
 8005cd0:	40005000 	.word	0x40005000
 8005cd4:	2320      	movs	r3, #32
 8005cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cda:	e22c      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005cdc:	2340      	movs	r3, #64	@ 0x40
 8005cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ce2:	e228      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ce4:	2380      	movs	r3, #128	@ 0x80
 8005ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cea:	e224      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4ab1      	ldr	r2, [pc, #708]	@ (8005fb8 <UART_SetConfig+0x630>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d176      	bne.n	8005de4 <UART_SetConfig+0x45c>
 8005cf6:	4bb1      	ldr	r3, [pc, #708]	@ (8005fbc <UART_SetConfig+0x634>)
 8005cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cfe:	2b28      	cmp	r3, #40	@ 0x28
 8005d00:	d86c      	bhi.n	8005ddc <UART_SetConfig+0x454>
 8005d02:	a201      	add	r2, pc, #4	@ (adr r2, 8005d08 <UART_SetConfig+0x380>)
 8005d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d08:	08005dad 	.word	0x08005dad
 8005d0c:	08005ddd 	.word	0x08005ddd
 8005d10:	08005ddd 	.word	0x08005ddd
 8005d14:	08005ddd 	.word	0x08005ddd
 8005d18:	08005ddd 	.word	0x08005ddd
 8005d1c:	08005ddd 	.word	0x08005ddd
 8005d20:	08005ddd 	.word	0x08005ddd
 8005d24:	08005ddd 	.word	0x08005ddd
 8005d28:	08005db5 	.word	0x08005db5
 8005d2c:	08005ddd 	.word	0x08005ddd
 8005d30:	08005ddd 	.word	0x08005ddd
 8005d34:	08005ddd 	.word	0x08005ddd
 8005d38:	08005ddd 	.word	0x08005ddd
 8005d3c:	08005ddd 	.word	0x08005ddd
 8005d40:	08005ddd 	.word	0x08005ddd
 8005d44:	08005ddd 	.word	0x08005ddd
 8005d48:	08005dbd 	.word	0x08005dbd
 8005d4c:	08005ddd 	.word	0x08005ddd
 8005d50:	08005ddd 	.word	0x08005ddd
 8005d54:	08005ddd 	.word	0x08005ddd
 8005d58:	08005ddd 	.word	0x08005ddd
 8005d5c:	08005ddd 	.word	0x08005ddd
 8005d60:	08005ddd 	.word	0x08005ddd
 8005d64:	08005ddd 	.word	0x08005ddd
 8005d68:	08005dc5 	.word	0x08005dc5
 8005d6c:	08005ddd 	.word	0x08005ddd
 8005d70:	08005ddd 	.word	0x08005ddd
 8005d74:	08005ddd 	.word	0x08005ddd
 8005d78:	08005ddd 	.word	0x08005ddd
 8005d7c:	08005ddd 	.word	0x08005ddd
 8005d80:	08005ddd 	.word	0x08005ddd
 8005d84:	08005ddd 	.word	0x08005ddd
 8005d88:	08005dcd 	.word	0x08005dcd
 8005d8c:	08005ddd 	.word	0x08005ddd
 8005d90:	08005ddd 	.word	0x08005ddd
 8005d94:	08005ddd 	.word	0x08005ddd
 8005d98:	08005ddd 	.word	0x08005ddd
 8005d9c:	08005ddd 	.word	0x08005ddd
 8005da0:	08005ddd 	.word	0x08005ddd
 8005da4:	08005ddd 	.word	0x08005ddd
 8005da8:	08005dd5 	.word	0x08005dd5
 8005dac:	2301      	movs	r3, #1
 8005dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005db2:	e1c0      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005db4:	2304      	movs	r3, #4
 8005db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dba:	e1bc      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005dbc:	2308      	movs	r3, #8
 8005dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dc2:	e1b8      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005dc4:	2310      	movs	r3, #16
 8005dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dca:	e1b4      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005dcc:	2320      	movs	r3, #32
 8005dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dd2:	e1b0      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005dd4:	2340      	movs	r3, #64	@ 0x40
 8005dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dda:	e1ac      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ddc:	2380      	movs	r3, #128	@ 0x80
 8005dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005de2:	e1a8      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a75      	ldr	r2, [pc, #468]	@ (8005fc0 <UART_SetConfig+0x638>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d130      	bne.n	8005e50 <UART_SetConfig+0x4c8>
 8005dee:	4b73      	ldr	r3, [pc, #460]	@ (8005fbc <UART_SetConfig+0x634>)
 8005df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df2:	f003 0307 	and.w	r3, r3, #7
 8005df6:	2b05      	cmp	r3, #5
 8005df8:	d826      	bhi.n	8005e48 <UART_SetConfig+0x4c0>
 8005dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8005e00 <UART_SetConfig+0x478>)
 8005dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e00:	08005e19 	.word	0x08005e19
 8005e04:	08005e21 	.word	0x08005e21
 8005e08:	08005e29 	.word	0x08005e29
 8005e0c:	08005e31 	.word	0x08005e31
 8005e10:	08005e39 	.word	0x08005e39
 8005e14:	08005e41 	.word	0x08005e41
 8005e18:	2300      	movs	r3, #0
 8005e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e1e:	e18a      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e20:	2304      	movs	r3, #4
 8005e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e26:	e186      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e28:	2308      	movs	r3, #8
 8005e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e2e:	e182      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e30:	2310      	movs	r3, #16
 8005e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e36:	e17e      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e38:	2320      	movs	r3, #32
 8005e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e3e:	e17a      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e40:	2340      	movs	r3, #64	@ 0x40
 8005e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e46:	e176      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e48:	2380      	movs	r3, #128	@ 0x80
 8005e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e4e:	e172      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a5b      	ldr	r2, [pc, #364]	@ (8005fc4 <UART_SetConfig+0x63c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d130      	bne.n	8005ebc <UART_SetConfig+0x534>
 8005e5a:	4b58      	ldr	r3, [pc, #352]	@ (8005fbc <UART_SetConfig+0x634>)
 8005e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	2b05      	cmp	r3, #5
 8005e64:	d826      	bhi.n	8005eb4 <UART_SetConfig+0x52c>
 8005e66:	a201      	add	r2, pc, #4	@ (adr r2, 8005e6c <UART_SetConfig+0x4e4>)
 8005e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6c:	08005e85 	.word	0x08005e85
 8005e70:	08005e8d 	.word	0x08005e8d
 8005e74:	08005e95 	.word	0x08005e95
 8005e78:	08005e9d 	.word	0x08005e9d
 8005e7c:	08005ea5 	.word	0x08005ea5
 8005e80:	08005ead 	.word	0x08005ead
 8005e84:	2300      	movs	r3, #0
 8005e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8a:	e154      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e8c:	2304      	movs	r3, #4
 8005e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e92:	e150      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e94:	2308      	movs	r3, #8
 8005e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e9a:	e14c      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005e9c:	2310      	movs	r3, #16
 8005e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ea2:	e148      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ea4:	2320      	movs	r3, #32
 8005ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eaa:	e144      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005eac:	2340      	movs	r3, #64	@ 0x40
 8005eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eb2:	e140      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005eb4:	2380      	movs	r3, #128	@ 0x80
 8005eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eba:	e13c      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a41      	ldr	r2, [pc, #260]	@ (8005fc8 <UART_SetConfig+0x640>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	f040 8082 	bne.w	8005fcc <UART_SetConfig+0x644>
 8005ec8:	4b3c      	ldr	r3, [pc, #240]	@ (8005fbc <UART_SetConfig+0x634>)
 8005eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ecc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ed0:	2b28      	cmp	r3, #40	@ 0x28
 8005ed2:	d86d      	bhi.n	8005fb0 <UART_SetConfig+0x628>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <UART_SetConfig+0x554>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005f81 	.word	0x08005f81
 8005ee0:	08005fb1 	.word	0x08005fb1
 8005ee4:	08005fb1 	.word	0x08005fb1
 8005ee8:	08005fb1 	.word	0x08005fb1
 8005eec:	08005fb1 	.word	0x08005fb1
 8005ef0:	08005fb1 	.word	0x08005fb1
 8005ef4:	08005fb1 	.word	0x08005fb1
 8005ef8:	08005fb1 	.word	0x08005fb1
 8005efc:	08005f89 	.word	0x08005f89
 8005f00:	08005fb1 	.word	0x08005fb1
 8005f04:	08005fb1 	.word	0x08005fb1
 8005f08:	08005fb1 	.word	0x08005fb1
 8005f0c:	08005fb1 	.word	0x08005fb1
 8005f10:	08005fb1 	.word	0x08005fb1
 8005f14:	08005fb1 	.word	0x08005fb1
 8005f18:	08005fb1 	.word	0x08005fb1
 8005f1c:	08005f91 	.word	0x08005f91
 8005f20:	08005fb1 	.word	0x08005fb1
 8005f24:	08005fb1 	.word	0x08005fb1
 8005f28:	08005fb1 	.word	0x08005fb1
 8005f2c:	08005fb1 	.word	0x08005fb1
 8005f30:	08005fb1 	.word	0x08005fb1
 8005f34:	08005fb1 	.word	0x08005fb1
 8005f38:	08005fb1 	.word	0x08005fb1
 8005f3c:	08005f99 	.word	0x08005f99
 8005f40:	08005fb1 	.word	0x08005fb1
 8005f44:	08005fb1 	.word	0x08005fb1
 8005f48:	08005fb1 	.word	0x08005fb1
 8005f4c:	08005fb1 	.word	0x08005fb1
 8005f50:	08005fb1 	.word	0x08005fb1
 8005f54:	08005fb1 	.word	0x08005fb1
 8005f58:	08005fb1 	.word	0x08005fb1
 8005f5c:	08005fa1 	.word	0x08005fa1
 8005f60:	08005fb1 	.word	0x08005fb1
 8005f64:	08005fb1 	.word	0x08005fb1
 8005f68:	08005fb1 	.word	0x08005fb1
 8005f6c:	08005fb1 	.word	0x08005fb1
 8005f70:	08005fb1 	.word	0x08005fb1
 8005f74:	08005fb1 	.word	0x08005fb1
 8005f78:	08005fb1 	.word	0x08005fb1
 8005f7c:	08005fa9 	.word	0x08005fa9
 8005f80:	2301      	movs	r3, #1
 8005f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f86:	e0d6      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005f88:	2304      	movs	r3, #4
 8005f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f8e:	e0d2      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005f90:	2308      	movs	r3, #8
 8005f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f96:	e0ce      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005f98:	2310      	movs	r3, #16
 8005f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f9e:	e0ca      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005fa0:	2320      	movs	r3, #32
 8005fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fa6:	e0c6      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005fa8:	2340      	movs	r3, #64	@ 0x40
 8005faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fae:	e0c2      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005fb0:	2380      	movs	r3, #128	@ 0x80
 8005fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fb6:	e0be      	b.n	8006136 <UART_SetConfig+0x7ae>
 8005fb8:	40011400 	.word	0x40011400
 8005fbc:	58024400 	.word	0x58024400
 8005fc0:	40007800 	.word	0x40007800
 8005fc4:	40007c00 	.word	0x40007c00
 8005fc8:	40011800 	.word	0x40011800
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4aad      	ldr	r2, [pc, #692]	@ (8006288 <UART_SetConfig+0x900>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d176      	bne.n	80060c4 <UART_SetConfig+0x73c>
 8005fd6:	4bad      	ldr	r3, [pc, #692]	@ (800628c <UART_SetConfig+0x904>)
 8005fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fde:	2b28      	cmp	r3, #40	@ 0x28
 8005fe0:	d86c      	bhi.n	80060bc <UART_SetConfig+0x734>
 8005fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe8 <UART_SetConfig+0x660>)
 8005fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe8:	0800608d 	.word	0x0800608d
 8005fec:	080060bd 	.word	0x080060bd
 8005ff0:	080060bd 	.word	0x080060bd
 8005ff4:	080060bd 	.word	0x080060bd
 8005ff8:	080060bd 	.word	0x080060bd
 8005ffc:	080060bd 	.word	0x080060bd
 8006000:	080060bd 	.word	0x080060bd
 8006004:	080060bd 	.word	0x080060bd
 8006008:	08006095 	.word	0x08006095
 800600c:	080060bd 	.word	0x080060bd
 8006010:	080060bd 	.word	0x080060bd
 8006014:	080060bd 	.word	0x080060bd
 8006018:	080060bd 	.word	0x080060bd
 800601c:	080060bd 	.word	0x080060bd
 8006020:	080060bd 	.word	0x080060bd
 8006024:	080060bd 	.word	0x080060bd
 8006028:	0800609d 	.word	0x0800609d
 800602c:	080060bd 	.word	0x080060bd
 8006030:	080060bd 	.word	0x080060bd
 8006034:	080060bd 	.word	0x080060bd
 8006038:	080060bd 	.word	0x080060bd
 800603c:	080060bd 	.word	0x080060bd
 8006040:	080060bd 	.word	0x080060bd
 8006044:	080060bd 	.word	0x080060bd
 8006048:	080060a5 	.word	0x080060a5
 800604c:	080060bd 	.word	0x080060bd
 8006050:	080060bd 	.word	0x080060bd
 8006054:	080060bd 	.word	0x080060bd
 8006058:	080060bd 	.word	0x080060bd
 800605c:	080060bd 	.word	0x080060bd
 8006060:	080060bd 	.word	0x080060bd
 8006064:	080060bd 	.word	0x080060bd
 8006068:	080060ad 	.word	0x080060ad
 800606c:	080060bd 	.word	0x080060bd
 8006070:	080060bd 	.word	0x080060bd
 8006074:	080060bd 	.word	0x080060bd
 8006078:	080060bd 	.word	0x080060bd
 800607c:	080060bd 	.word	0x080060bd
 8006080:	080060bd 	.word	0x080060bd
 8006084:	080060bd 	.word	0x080060bd
 8006088:	080060b5 	.word	0x080060b5
 800608c:	2301      	movs	r3, #1
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e050      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006094:	2304      	movs	r3, #4
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e04c      	b.n	8006136 <UART_SetConfig+0x7ae>
 800609c:	2308      	movs	r3, #8
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e048      	b.n	8006136 <UART_SetConfig+0x7ae>
 80060a4:	2310      	movs	r3, #16
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e044      	b.n	8006136 <UART_SetConfig+0x7ae>
 80060ac:	2320      	movs	r3, #32
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060b2:	e040      	b.n	8006136 <UART_SetConfig+0x7ae>
 80060b4:	2340      	movs	r3, #64	@ 0x40
 80060b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ba:	e03c      	b.n	8006136 <UART_SetConfig+0x7ae>
 80060bc:	2380      	movs	r3, #128	@ 0x80
 80060be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060c2:	e038      	b.n	8006136 <UART_SetConfig+0x7ae>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a71      	ldr	r2, [pc, #452]	@ (8006290 <UART_SetConfig+0x908>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d130      	bne.n	8006130 <UART_SetConfig+0x7a8>
 80060ce:	4b6f      	ldr	r3, [pc, #444]	@ (800628c <UART_SetConfig+0x904>)
 80060d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	2b05      	cmp	r3, #5
 80060d8:	d826      	bhi.n	8006128 <UART_SetConfig+0x7a0>
 80060da:	a201      	add	r2, pc, #4	@ (adr r2, 80060e0 <UART_SetConfig+0x758>)
 80060dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e0:	080060f9 	.word	0x080060f9
 80060e4:	08006101 	.word	0x08006101
 80060e8:	08006109 	.word	0x08006109
 80060ec:	08006111 	.word	0x08006111
 80060f0:	08006119 	.word	0x08006119
 80060f4:	08006121 	.word	0x08006121
 80060f8:	2302      	movs	r3, #2
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e01a      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006100:	2304      	movs	r3, #4
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e016      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006108:	2308      	movs	r3, #8
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e012      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006110:	2310      	movs	r3, #16
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e00e      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006118:	2320      	movs	r3, #32
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800611e:	e00a      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006120:	2340      	movs	r3, #64	@ 0x40
 8006122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006126:	e006      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006128:	2380      	movs	r3, #128	@ 0x80
 800612a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800612e:	e002      	b.n	8006136 <UART_SetConfig+0x7ae>
 8006130:	2380      	movs	r3, #128	@ 0x80
 8006132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a55      	ldr	r2, [pc, #340]	@ (8006290 <UART_SetConfig+0x908>)
 800613c:	4293      	cmp	r3, r2
 800613e:	f040 80f8 	bne.w	8006332 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006142:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006146:	2b20      	cmp	r3, #32
 8006148:	dc46      	bgt.n	80061d8 <UART_SetConfig+0x850>
 800614a:	2b02      	cmp	r3, #2
 800614c:	db75      	blt.n	800623a <UART_SetConfig+0x8b2>
 800614e:	3b02      	subs	r3, #2
 8006150:	2b1e      	cmp	r3, #30
 8006152:	d872      	bhi.n	800623a <UART_SetConfig+0x8b2>
 8006154:	a201      	add	r2, pc, #4	@ (adr r2, 800615c <UART_SetConfig+0x7d4>)
 8006156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615a:	bf00      	nop
 800615c:	080061df 	.word	0x080061df
 8006160:	0800623b 	.word	0x0800623b
 8006164:	080061e7 	.word	0x080061e7
 8006168:	0800623b 	.word	0x0800623b
 800616c:	0800623b 	.word	0x0800623b
 8006170:	0800623b 	.word	0x0800623b
 8006174:	080061f7 	.word	0x080061f7
 8006178:	0800623b 	.word	0x0800623b
 800617c:	0800623b 	.word	0x0800623b
 8006180:	0800623b 	.word	0x0800623b
 8006184:	0800623b 	.word	0x0800623b
 8006188:	0800623b 	.word	0x0800623b
 800618c:	0800623b 	.word	0x0800623b
 8006190:	0800623b 	.word	0x0800623b
 8006194:	08006207 	.word	0x08006207
 8006198:	0800623b 	.word	0x0800623b
 800619c:	0800623b 	.word	0x0800623b
 80061a0:	0800623b 	.word	0x0800623b
 80061a4:	0800623b 	.word	0x0800623b
 80061a8:	0800623b 	.word	0x0800623b
 80061ac:	0800623b 	.word	0x0800623b
 80061b0:	0800623b 	.word	0x0800623b
 80061b4:	0800623b 	.word	0x0800623b
 80061b8:	0800623b 	.word	0x0800623b
 80061bc:	0800623b 	.word	0x0800623b
 80061c0:	0800623b 	.word	0x0800623b
 80061c4:	0800623b 	.word	0x0800623b
 80061c8:	0800623b 	.word	0x0800623b
 80061cc:	0800623b 	.word	0x0800623b
 80061d0:	0800623b 	.word	0x0800623b
 80061d4:	0800622d 	.word	0x0800622d
 80061d8:	2b40      	cmp	r3, #64	@ 0x40
 80061da:	d02a      	beq.n	8006232 <UART_SetConfig+0x8aa>
 80061dc:	e02d      	b.n	800623a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80061de:	f7fe fc05 	bl	80049ec <HAL_RCCEx_GetD3PCLK1Freq>
 80061e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80061e4:	e02f      	b.n	8006246 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe fc14 	bl	8004a18 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80061f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061f4:	e027      	b.n	8006246 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061f6:	f107 0318 	add.w	r3, r7, #24
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fe fd60 	bl	8004cc0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006204:	e01f      	b.n	8006246 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006206:	4b21      	ldr	r3, [pc, #132]	@ (800628c <UART_SetConfig+0x904>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0320 	and.w	r3, r3, #32
 800620e:	2b00      	cmp	r3, #0
 8006210:	d009      	beq.n	8006226 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006212:	4b1e      	ldr	r3, [pc, #120]	@ (800628c <UART_SetConfig+0x904>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	08db      	lsrs	r3, r3, #3
 8006218:	f003 0303 	and.w	r3, r3, #3
 800621c:	4a1d      	ldr	r2, [pc, #116]	@ (8006294 <UART_SetConfig+0x90c>)
 800621e:	fa22 f303 	lsr.w	r3, r2, r3
 8006222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006224:	e00f      	b.n	8006246 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006226:	4b1b      	ldr	r3, [pc, #108]	@ (8006294 <UART_SetConfig+0x90c>)
 8006228:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800622a:	e00c      	b.n	8006246 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800622c:	4b1a      	ldr	r3, [pc, #104]	@ (8006298 <UART_SetConfig+0x910>)
 800622e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006230:	e009      	b.n	8006246 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006232:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006238:	e005      	b.n	8006246 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800623a:	2300      	movs	r3, #0
 800623c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006244:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 81ee 	beq.w	800662a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006252:	4a12      	ldr	r2, [pc, #72]	@ (800629c <UART_SetConfig+0x914>)
 8006254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006258:	461a      	mov	r2, r3
 800625a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800625c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006260:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	4613      	mov	r3, r2
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	4413      	add	r3, r2
 800626c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800626e:	429a      	cmp	r2, r3
 8006270:	d305      	bcc.n	800627e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800627a:	429a      	cmp	r2, r3
 800627c:	d910      	bls.n	80062a0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006284:	e1d1      	b.n	800662a <UART_SetConfig+0xca2>
 8006286:	bf00      	nop
 8006288:	40011c00 	.word	0x40011c00
 800628c:	58024400 	.word	0x58024400
 8006290:	58000c00 	.word	0x58000c00
 8006294:	03d09000 	.word	0x03d09000
 8006298:	003d0900 	.word	0x003d0900
 800629c:	0800e50c 	.word	0x0800e50c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062a2:	2200      	movs	r2, #0
 80062a4:	60bb      	str	r3, [r7, #8]
 80062a6:	60fa      	str	r2, [r7, #12]
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ac:	4ac0      	ldr	r2, [pc, #768]	@ (80065b0 <UART_SetConfig+0xc28>)
 80062ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	2200      	movs	r2, #0
 80062b6:	603b      	str	r3, [r7, #0]
 80062b8:	607a      	str	r2, [r7, #4]
 80062ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80062c2:	f7fa fa29 	bl	8000718 <__aeabi_uldivmod>
 80062c6:	4602      	mov	r2, r0
 80062c8:	460b      	mov	r3, r1
 80062ca:	4610      	mov	r0, r2
 80062cc:	4619      	mov	r1, r3
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	020b      	lsls	r3, r1, #8
 80062d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80062dc:	0202      	lsls	r2, r0, #8
 80062de:	6979      	ldr	r1, [r7, #20]
 80062e0:	6849      	ldr	r1, [r1, #4]
 80062e2:	0849      	lsrs	r1, r1, #1
 80062e4:	2000      	movs	r0, #0
 80062e6:	460c      	mov	r4, r1
 80062e8:	4605      	mov	r5, r0
 80062ea:	eb12 0804 	adds.w	r8, r2, r4
 80062ee:	eb43 0905 	adc.w	r9, r3, r5
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	469a      	mov	sl, r3
 80062fa:	4693      	mov	fp, r2
 80062fc:	4652      	mov	r2, sl
 80062fe:	465b      	mov	r3, fp
 8006300:	4640      	mov	r0, r8
 8006302:	4649      	mov	r1, r9
 8006304:	f7fa fa08 	bl	8000718 <__aeabi_uldivmod>
 8006308:	4602      	mov	r2, r0
 800630a:	460b      	mov	r3, r1
 800630c:	4613      	mov	r3, r2
 800630e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006316:	d308      	bcc.n	800632a <UART_SetConfig+0x9a2>
 8006318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800631a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800631e:	d204      	bcs.n	800632a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006326:	60da      	str	r2, [r3, #12]
 8006328:	e17f      	b.n	800662a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006330:	e17b      	b.n	800662a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800633a:	f040 80bd 	bne.w	80064b8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800633e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006342:	2b20      	cmp	r3, #32
 8006344:	dc48      	bgt.n	80063d8 <UART_SetConfig+0xa50>
 8006346:	2b00      	cmp	r3, #0
 8006348:	db7b      	blt.n	8006442 <UART_SetConfig+0xaba>
 800634a:	2b20      	cmp	r3, #32
 800634c:	d879      	bhi.n	8006442 <UART_SetConfig+0xaba>
 800634e:	a201      	add	r2, pc, #4	@ (adr r2, 8006354 <UART_SetConfig+0x9cc>)
 8006350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006354:	080063df 	.word	0x080063df
 8006358:	080063e7 	.word	0x080063e7
 800635c:	08006443 	.word	0x08006443
 8006360:	08006443 	.word	0x08006443
 8006364:	080063ef 	.word	0x080063ef
 8006368:	08006443 	.word	0x08006443
 800636c:	08006443 	.word	0x08006443
 8006370:	08006443 	.word	0x08006443
 8006374:	080063ff 	.word	0x080063ff
 8006378:	08006443 	.word	0x08006443
 800637c:	08006443 	.word	0x08006443
 8006380:	08006443 	.word	0x08006443
 8006384:	08006443 	.word	0x08006443
 8006388:	08006443 	.word	0x08006443
 800638c:	08006443 	.word	0x08006443
 8006390:	08006443 	.word	0x08006443
 8006394:	0800640f 	.word	0x0800640f
 8006398:	08006443 	.word	0x08006443
 800639c:	08006443 	.word	0x08006443
 80063a0:	08006443 	.word	0x08006443
 80063a4:	08006443 	.word	0x08006443
 80063a8:	08006443 	.word	0x08006443
 80063ac:	08006443 	.word	0x08006443
 80063b0:	08006443 	.word	0x08006443
 80063b4:	08006443 	.word	0x08006443
 80063b8:	08006443 	.word	0x08006443
 80063bc:	08006443 	.word	0x08006443
 80063c0:	08006443 	.word	0x08006443
 80063c4:	08006443 	.word	0x08006443
 80063c8:	08006443 	.word	0x08006443
 80063cc:	08006443 	.word	0x08006443
 80063d0:	08006443 	.word	0x08006443
 80063d4:	08006435 	.word	0x08006435
 80063d8:	2b40      	cmp	r3, #64	@ 0x40
 80063da:	d02e      	beq.n	800643a <UART_SetConfig+0xab2>
 80063dc:	e031      	b.n	8006442 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063de:	f7fd f8d9 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 80063e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80063e4:	e033      	b.n	800644e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063e6:	f7fd f8eb 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 80063ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80063ec:	e02f      	b.n	800644e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fe fb10 	bl	8004a18 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063fc:	e027      	b.n	800644e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063fe:	f107 0318 	add.w	r3, r7, #24
 8006402:	4618      	mov	r0, r3
 8006404:	f7fe fc5c 	bl	8004cc0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800640c:	e01f      	b.n	800644e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800640e:	4b69      	ldr	r3, [pc, #420]	@ (80065b4 <UART_SetConfig+0xc2c>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0320 	and.w	r3, r3, #32
 8006416:	2b00      	cmp	r3, #0
 8006418:	d009      	beq.n	800642e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800641a:	4b66      	ldr	r3, [pc, #408]	@ (80065b4 <UART_SetConfig+0xc2c>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	08db      	lsrs	r3, r3, #3
 8006420:	f003 0303 	and.w	r3, r3, #3
 8006424:	4a64      	ldr	r2, [pc, #400]	@ (80065b8 <UART_SetConfig+0xc30>)
 8006426:	fa22 f303 	lsr.w	r3, r2, r3
 800642a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800642c:	e00f      	b.n	800644e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800642e:	4b62      	ldr	r3, [pc, #392]	@ (80065b8 <UART_SetConfig+0xc30>)
 8006430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006432:	e00c      	b.n	800644e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006434:	4b61      	ldr	r3, [pc, #388]	@ (80065bc <UART_SetConfig+0xc34>)
 8006436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006438:	e009      	b.n	800644e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800643a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800643e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006440:	e005      	b.n	800644e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800644c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800644e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80ea 	beq.w	800662a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645a:	4a55      	ldr	r2, [pc, #340]	@ (80065b0 <UART_SetConfig+0xc28>)
 800645c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006460:	461a      	mov	r2, r3
 8006462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006464:	fbb3 f3f2 	udiv	r3, r3, r2
 8006468:	005a      	lsls	r2, r3, #1
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	085b      	lsrs	r3, r3, #1
 8006470:	441a      	add	r2, r3
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	fbb2 f3f3 	udiv	r3, r2, r3
 800647a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800647c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647e:	2b0f      	cmp	r3, #15
 8006480:	d916      	bls.n	80064b0 <UART_SetConfig+0xb28>
 8006482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006484:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006488:	d212      	bcs.n	80064b0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800648a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800648c:	b29b      	uxth	r3, r3
 800648e:	f023 030f 	bic.w	r3, r3, #15
 8006492:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006496:	085b      	lsrs	r3, r3, #1
 8006498:	b29b      	uxth	r3, r3
 800649a:	f003 0307 	and.w	r3, r3, #7
 800649e:	b29a      	uxth	r2, r3
 80064a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064a2:	4313      	orrs	r3, r2
 80064a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80064ac:	60da      	str	r2, [r3, #12]
 80064ae:	e0bc      	b.n	800662a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80064b6:	e0b8      	b.n	800662a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064b8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80064bc:	2b20      	cmp	r3, #32
 80064be:	dc4b      	bgt.n	8006558 <UART_SetConfig+0xbd0>
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f2c0 8087 	blt.w	80065d4 <UART_SetConfig+0xc4c>
 80064c6:	2b20      	cmp	r3, #32
 80064c8:	f200 8084 	bhi.w	80065d4 <UART_SetConfig+0xc4c>
 80064cc:	a201      	add	r2, pc, #4	@ (adr r2, 80064d4 <UART_SetConfig+0xb4c>)
 80064ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d2:	bf00      	nop
 80064d4:	0800655f 	.word	0x0800655f
 80064d8:	08006567 	.word	0x08006567
 80064dc:	080065d5 	.word	0x080065d5
 80064e0:	080065d5 	.word	0x080065d5
 80064e4:	0800656f 	.word	0x0800656f
 80064e8:	080065d5 	.word	0x080065d5
 80064ec:	080065d5 	.word	0x080065d5
 80064f0:	080065d5 	.word	0x080065d5
 80064f4:	0800657f 	.word	0x0800657f
 80064f8:	080065d5 	.word	0x080065d5
 80064fc:	080065d5 	.word	0x080065d5
 8006500:	080065d5 	.word	0x080065d5
 8006504:	080065d5 	.word	0x080065d5
 8006508:	080065d5 	.word	0x080065d5
 800650c:	080065d5 	.word	0x080065d5
 8006510:	080065d5 	.word	0x080065d5
 8006514:	0800658f 	.word	0x0800658f
 8006518:	080065d5 	.word	0x080065d5
 800651c:	080065d5 	.word	0x080065d5
 8006520:	080065d5 	.word	0x080065d5
 8006524:	080065d5 	.word	0x080065d5
 8006528:	080065d5 	.word	0x080065d5
 800652c:	080065d5 	.word	0x080065d5
 8006530:	080065d5 	.word	0x080065d5
 8006534:	080065d5 	.word	0x080065d5
 8006538:	080065d5 	.word	0x080065d5
 800653c:	080065d5 	.word	0x080065d5
 8006540:	080065d5 	.word	0x080065d5
 8006544:	080065d5 	.word	0x080065d5
 8006548:	080065d5 	.word	0x080065d5
 800654c:	080065d5 	.word	0x080065d5
 8006550:	080065d5 	.word	0x080065d5
 8006554:	080065c7 	.word	0x080065c7
 8006558:	2b40      	cmp	r3, #64	@ 0x40
 800655a:	d037      	beq.n	80065cc <UART_SetConfig+0xc44>
 800655c:	e03a      	b.n	80065d4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800655e:	f7fd f819 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 8006562:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006564:	e03c      	b.n	80065e0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006566:	f7fd f82b 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 800656a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800656c:	e038      	b.n	80065e0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800656e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006572:	4618      	mov	r0, r3
 8006574:	f7fe fa50 	bl	8004a18 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800657c:	e030      	b.n	80065e0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800657e:	f107 0318 	add.w	r3, r7, #24
 8006582:	4618      	mov	r0, r3
 8006584:	f7fe fb9c 	bl	8004cc0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800658c:	e028      	b.n	80065e0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800658e:	4b09      	ldr	r3, [pc, #36]	@ (80065b4 <UART_SetConfig+0xc2c>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0320 	and.w	r3, r3, #32
 8006596:	2b00      	cmp	r3, #0
 8006598:	d012      	beq.n	80065c0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800659a:	4b06      	ldr	r3, [pc, #24]	@ (80065b4 <UART_SetConfig+0xc2c>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	08db      	lsrs	r3, r3, #3
 80065a0:	f003 0303 	and.w	r3, r3, #3
 80065a4:	4a04      	ldr	r2, [pc, #16]	@ (80065b8 <UART_SetConfig+0xc30>)
 80065a6:	fa22 f303 	lsr.w	r3, r2, r3
 80065aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065ac:	e018      	b.n	80065e0 <UART_SetConfig+0xc58>
 80065ae:	bf00      	nop
 80065b0:	0800e50c 	.word	0x0800e50c
 80065b4:	58024400 	.word	0x58024400
 80065b8:	03d09000 	.word	0x03d09000
 80065bc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80065c0:	4b24      	ldr	r3, [pc, #144]	@ (8006654 <UART_SetConfig+0xccc>)
 80065c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c4:	e00c      	b.n	80065e0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80065c6:	4b24      	ldr	r3, [pc, #144]	@ (8006658 <UART_SetConfig+0xcd0>)
 80065c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065ca:	e009      	b.n	80065e0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065d2:	e005      	b.n	80065e0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80065d4:	2300      	movs	r3, #0
 80065d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80065de:	bf00      	nop
    }

    if (pclk != 0U)
 80065e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d021      	beq.n	800662a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ea:	4a1c      	ldr	r2, [pc, #112]	@ (800665c <UART_SetConfig+0xcd4>)
 80065ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065f0:	461a      	mov	r2, r3
 80065f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065f4:	fbb3 f2f2 	udiv	r2, r3, r2
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	085b      	lsrs	r3, r3, #1
 80065fe:	441a      	add	r2, r3
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	fbb2 f3f3 	udiv	r3, r2, r3
 8006608:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800660a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800660c:	2b0f      	cmp	r3, #15
 800660e:	d909      	bls.n	8006624 <UART_SetConfig+0xc9c>
 8006610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006612:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006616:	d205      	bcs.n	8006624 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661a:	b29a      	uxth	r2, r3
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	60da      	str	r2, [r3, #12]
 8006622:	e002      	b.n	800662a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	2201      	movs	r2, #1
 800662e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2201      	movs	r2, #1
 8006636:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	2200      	movs	r2, #0
 800663e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	2200      	movs	r2, #0
 8006644:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006646:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800664a:	4618      	mov	r0, r3
 800664c:	3748      	adds	r7, #72	@ 0x48
 800664e:	46bd      	mov	sp, r7
 8006650:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006654:	03d09000 	.word	0x03d09000
 8006658:	003d0900 	.word	0x003d0900
 800665c:	0800e50c 	.word	0x0800e50c

08006660 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666c:	f003 0308 	and.w	r3, r3, #8
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00a      	beq.n	80066ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	430a      	orrs	r2, r1
 80066aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b0:	f003 0302 	and.w	r3, r3, #2
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00a      	beq.n	80066ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d2:	f003 0304 	and.w	r3, r3, #4
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00a      	beq.n	80066f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	430a      	orrs	r2, r1
 80066ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f4:	f003 0310 	and.w	r3, r3, #16
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00a      	beq.n	8006712 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006716:	f003 0320 	and.w	r3, r3, #32
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00a      	beq.n	8006734 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	430a      	orrs	r2, r1
 8006732:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	d01a      	beq.n	8006776 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800675e:	d10a      	bne.n	8006776 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00a      	beq.n	8006798 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	605a      	str	r2, [r3, #4]
  }
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b098      	sub	sp, #96	@ 0x60
 80067a8:	af02      	add	r7, sp, #8
 80067aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067b4:	f7fa fef8 	bl	80015a8 <HAL_GetTick>
 80067b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0308 	and.w	r3, r3, #8
 80067c4:	2b08      	cmp	r3, #8
 80067c6:	d12f      	bne.n	8006828 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067d0:	2200      	movs	r2, #0
 80067d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f88e 	bl	80068f8 <UART_WaitOnFlagUntilTimeout>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d022      	beq.n	8006828 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ea:	e853 3f00 	ldrex	r3, [r3]
 80067ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	461a      	mov	r2, r3
 80067fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006800:	647b      	str	r3, [r7, #68]	@ 0x44
 8006802:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006804:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006806:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006808:	e841 2300 	strex	r3, r2, [r1]
 800680c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800680e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006810:	2b00      	cmp	r3, #0
 8006812:	d1e6      	bne.n	80067e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2220      	movs	r2, #32
 8006818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e063      	b.n	80068f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b04      	cmp	r3, #4
 8006834:	d149      	bne.n	80068ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006836:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800683e:	2200      	movs	r2, #0
 8006840:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 f857 	bl	80068f8 <UART_WaitOnFlagUntilTimeout>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d03c      	beq.n	80068ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006858:	e853 3f00 	ldrex	r3, [r3]
 800685c:	623b      	str	r3, [r7, #32]
   return(result);
 800685e:	6a3b      	ldr	r3, [r7, #32]
 8006860:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006864:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	461a      	mov	r2, r3
 800686c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800686e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006870:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006876:	e841 2300 	strex	r3, r2, [r1]
 800687a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800687c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1e6      	bne.n	8006850 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3308      	adds	r3, #8
 8006888:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	60fb      	str	r3, [r7, #12]
   return(result);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f023 0301 	bic.w	r3, r3, #1
 8006898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3308      	adds	r3, #8
 80068a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068a2:	61fa      	str	r2, [r7, #28]
 80068a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	69b9      	ldr	r1, [r7, #24]
 80068a8:	69fa      	ldr	r2, [r7, #28]
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	617b      	str	r3, [r7, #20]
   return(result);
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e5      	bne.n	8006882 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2220      	movs	r2, #32
 80068ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e012      	b.n	80068f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2220      	movs	r2, #32
 80068ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3758      	adds	r7, #88	@ 0x58
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	603b      	str	r3, [r7, #0]
 8006904:	4613      	mov	r3, r2
 8006906:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006908:	e04f      	b.n	80069aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006910:	d04b      	beq.n	80069aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006912:	f7fa fe49 	bl	80015a8 <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	69ba      	ldr	r2, [r7, #24]
 800691e:	429a      	cmp	r2, r3
 8006920:	d302      	bcc.n	8006928 <UART_WaitOnFlagUntilTimeout+0x30>
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d101      	bne.n	800692c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006928:	2303      	movs	r3, #3
 800692a:	e04e      	b.n	80069ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b00      	cmp	r3, #0
 8006938:	d037      	beq.n	80069aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	2b80      	cmp	r3, #128	@ 0x80
 800693e:	d034      	beq.n	80069aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	2b40      	cmp	r3, #64	@ 0x40
 8006944:	d031      	beq.n	80069aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	f003 0308 	and.w	r3, r3, #8
 8006950:	2b08      	cmp	r3, #8
 8006952:	d110      	bne.n	8006976 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2208      	movs	r2, #8
 800695a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f839 	bl	80069d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2208      	movs	r2, #8
 8006966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e029      	b.n	80069ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	69db      	ldr	r3, [r3, #28]
 800697c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006984:	d111      	bne.n	80069aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800698e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 f81f 	bl	80069d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2220      	movs	r2, #32
 800699a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e00f      	b.n	80069ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	69da      	ldr	r2, [r3, #28]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	4013      	ands	r3, r2
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	bf0c      	ite	eq
 80069ba:	2301      	moveq	r3, #1
 80069bc:	2300      	movne	r3, #0
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	461a      	mov	r2, r3
 80069c2:	79fb      	ldrb	r3, [r7, #7]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d0a0      	beq.n	800690a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
	...

080069d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b095      	sub	sp, #84	@ 0x54
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	461a      	mov	r2, r3
 80069f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80069fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a02:	e841 2300 	strex	r3, r2, [r1]
 8006a06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1e6      	bne.n	80069dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3308      	adds	r3, #8
 8006a14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a16:	6a3b      	ldr	r3, [r7, #32]
 8006a18:	e853 3f00 	ldrex	r3, [r3]
 8006a1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a1e:	69fa      	ldr	r2, [r7, #28]
 8006a20:	4b1e      	ldr	r3, [pc, #120]	@ (8006a9c <UART_EndRxTransfer+0xc8>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3308      	adds	r3, #8
 8006a2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a36:	e841 2300 	strex	r3, r2, [r1]
 8006a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1e5      	bne.n	8006a0e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d118      	bne.n	8006a7c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	f023 0310 	bic.w	r3, r3, #16
 8006a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	461a      	mov	r2, r3
 8006a66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a68:	61bb      	str	r3, [r7, #24]
 8006a6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6979      	ldr	r1, [r7, #20]
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	613b      	str	r3, [r7, #16]
   return(result);
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e6      	bne.n	8006a4a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006a90:	bf00      	nop
 8006a92:	3754      	adds	r7, #84	@ 0x54
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr
 8006a9c:	effffffe 	.word	0xeffffffe

08006aa0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HAL_UARTEx_DisableFifoMode+0x16>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	e027      	b.n	8006b06 <HAL_UARTEx_DisableFifoMode+0x66>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2224      	movs	r2, #36	@ 0x24
 8006ac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f022 0201 	bic.w	r2, r2, #1
 8006adc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006ae4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2220      	movs	r2, #32
 8006af8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3714      	adds	r7, #20
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b084      	sub	sp, #16
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
 8006b1a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d101      	bne.n	8006b2a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b26:	2302      	movs	r3, #2
 8006b28:	e02d      	b.n	8006b86 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2224      	movs	r2, #36	@ 0x24
 8006b36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f022 0201 	bic.w	r2, r2, #1
 8006b50:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	683a      	ldr	r2, [r7, #0]
 8006b62:	430a      	orrs	r2, r1
 8006b64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f850 	bl	8006c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2220      	movs	r2, #32
 8006b78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3710      	adds	r7, #16
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b084      	sub	sp, #16
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d101      	bne.n	8006ba6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	e02d      	b.n	8006c02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2224      	movs	r2, #36	@ 0x24
 8006bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0201 	bic.w	r2, r2, #1
 8006bcc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f812 	bl	8006c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
	...

08006c0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d108      	bne.n	8006c2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c2c:	e031      	b.n	8006c92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c2e:	2310      	movs	r3, #16
 8006c30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c32:	2310      	movs	r3, #16
 8006c34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	0e5b      	lsrs	r3, r3, #25
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	f003 0307 	and.w	r3, r3, #7
 8006c44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	0f5b      	lsrs	r3, r3, #29
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f003 0307 	and.w	r3, r3, #7
 8006c54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c56:	7bbb      	ldrb	r3, [r7, #14]
 8006c58:	7b3a      	ldrb	r2, [r7, #12]
 8006c5a:	4911      	ldr	r1, [pc, #68]	@ (8006ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8006c5c:	5c8a      	ldrb	r2, [r1, r2]
 8006c5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c62:	7b3a      	ldrb	r2, [r7, #12]
 8006c64:	490f      	ldr	r1, [pc, #60]	@ (8006ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8006c66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
 8006c76:	7b7a      	ldrb	r2, [r7, #13]
 8006c78:	4909      	ldr	r1, [pc, #36]	@ (8006ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8006c7a:	5c8a      	ldrb	r2, [r1, r2]
 8006c7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006c80:	7b7a      	ldrb	r2, [r7, #13]
 8006c82:	4908      	ldr	r1, [pc, #32]	@ (8006ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8006c84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c86:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006c92:	bf00      	nop
 8006c94:	3714      	adds	r7, #20
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	0800e524 	.word	0x0800e524
 8006ca4:	0800e52c 	.word	0x0800e52c

08006ca8 <__NVIC_SetPriority>:
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	4603      	mov	r3, r0
 8006cb0:	6039      	str	r1, [r7, #0]
 8006cb2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006cb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	db0a      	blt.n	8006cd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	490c      	ldr	r1, [pc, #48]	@ (8006cf4 <__NVIC_SetPriority+0x4c>)
 8006cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cc6:	0112      	lsls	r2, r2, #4
 8006cc8:	b2d2      	uxtb	r2, r2
 8006cca:	440b      	add	r3, r1
 8006ccc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006cd0:	e00a      	b.n	8006ce8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	b2da      	uxtb	r2, r3
 8006cd6:	4908      	ldr	r1, [pc, #32]	@ (8006cf8 <__NVIC_SetPriority+0x50>)
 8006cd8:	88fb      	ldrh	r3, [r7, #6]
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	3b04      	subs	r3, #4
 8006ce0:	0112      	lsls	r2, r2, #4
 8006ce2:	b2d2      	uxtb	r2, r2
 8006ce4:	440b      	add	r3, r1
 8006ce6:	761a      	strb	r2, [r3, #24]
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr
 8006cf4:	e000e100 	.word	0xe000e100
 8006cf8:	e000ed00 	.word	0xe000ed00

08006cfc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006d00:	4b05      	ldr	r3, [pc, #20]	@ (8006d18 <SysTick_Handler+0x1c>)
 8006d02:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006d04:	f001 fdfe 	bl	8008904 <xTaskGetSchedulerState>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d001      	beq.n	8006d12 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006d0e:	f002 fceb 	bl	80096e8 <xPortSysTickHandler>
  }
}
 8006d12:	bf00      	nop
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	e000e010 	.word	0xe000e010

08006d1c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d20:	2100      	movs	r1, #0
 8006d22:	f06f 0004 	mvn.w	r0, #4
 8006d26:	f7ff ffbf 	bl	8006ca8 <__NVIC_SetPriority>
#endif
}
 8006d2a:	bf00      	nop
 8006d2c:	bd80      	pop	{r7, pc}
	...

08006d30 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d36:	f3ef 8305 	mrs	r3, IPSR
 8006d3a:	603b      	str	r3, [r7, #0]
  return(result);
 8006d3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d42:	f06f 0305 	mvn.w	r3, #5
 8006d46:	607b      	str	r3, [r7, #4]
 8006d48:	e00c      	b.n	8006d64 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d74 <osKernelInitialize+0x44>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d105      	bne.n	8006d5e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d52:	4b08      	ldr	r3, [pc, #32]	@ (8006d74 <osKernelInitialize+0x44>)
 8006d54:	2201      	movs	r2, #1
 8006d56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	607b      	str	r3, [r7, #4]
 8006d5c:	e002      	b.n	8006d64 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d64:	687b      	ldr	r3, [r7, #4]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	370c      	adds	r7, #12
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	2400033c 	.word	0x2400033c

08006d78 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d7e:	f3ef 8305 	mrs	r3, IPSR
 8006d82:	603b      	str	r3, [r7, #0]
  return(result);
 8006d84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006d8a:	f06f 0305 	mvn.w	r3, #5
 8006d8e:	607b      	str	r3, [r7, #4]
 8006d90:	e010      	b.n	8006db4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006d92:	4b0b      	ldr	r3, [pc, #44]	@ (8006dc0 <osKernelStart+0x48>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d109      	bne.n	8006dae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006d9a:	f7ff ffbf 	bl	8006d1c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006d9e:	4b08      	ldr	r3, [pc, #32]	@ (8006dc0 <osKernelStart+0x48>)
 8006da0:	2202      	movs	r2, #2
 8006da2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006da4:	f001 f892 	bl	8007ecc <vTaskStartScheduler>
      stat = osOK;
 8006da8:	2300      	movs	r3, #0
 8006daa:	607b      	str	r3, [r7, #4]
 8006dac:	e002      	b.n	8006db4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006dae:	f04f 33ff 	mov.w	r3, #4294967295
 8006db2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006db4:	687b      	ldr	r3, [r7, #4]
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3708      	adds	r7, #8
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	2400033c 	.word	0x2400033c

08006dc4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08e      	sub	sp, #56	@ 0x38
 8006dc8:	af04      	add	r7, sp, #16
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dd4:	f3ef 8305 	mrs	r3, IPSR
 8006dd8:	617b      	str	r3, [r7, #20]
  return(result);
 8006dda:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d17e      	bne.n	8006ede <osThreadNew+0x11a>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d07b      	beq.n	8006ede <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006de6:	2380      	movs	r3, #128	@ 0x80
 8006de8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006dea:	2318      	movs	r3, #24
 8006dec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006dee:	2300      	movs	r3, #0
 8006df0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006df2:	f04f 33ff 	mov.w	r3, #4294967295
 8006df6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d045      	beq.n	8006e8a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d002      	beq.n	8006e0c <osThreadNew+0x48>
        name = attr->name;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d002      	beq.n	8006e1a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d008      	beq.n	8006e32 <osThreadNew+0x6e>
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	2b38      	cmp	r3, #56	@ 0x38
 8006e24:	d805      	bhi.n	8006e32 <osThreadNew+0x6e>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d001      	beq.n	8006e36 <osThreadNew+0x72>
        return (NULL);
 8006e32:	2300      	movs	r3, #0
 8006e34:	e054      	b.n	8006ee0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	695b      	ldr	r3, [r3, #20]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	089b      	lsrs	r3, r3, #2
 8006e44:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00e      	beq.n	8006e6c <osThreadNew+0xa8>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	2ba7      	cmp	r3, #167	@ 0xa7
 8006e54:	d90a      	bls.n	8006e6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d006      	beq.n	8006e6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d002      	beq.n	8006e6c <osThreadNew+0xa8>
        mem = 1;
 8006e66:	2301      	movs	r3, #1
 8006e68:	61bb      	str	r3, [r7, #24]
 8006e6a:	e010      	b.n	8006e8e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d10c      	bne.n	8006e8e <osThreadNew+0xca>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d108      	bne.n	8006e8e <osThreadNew+0xca>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d104      	bne.n	8006e8e <osThreadNew+0xca>
          mem = 0;
 8006e84:	2300      	movs	r3, #0
 8006e86:	61bb      	str	r3, [r7, #24]
 8006e88:	e001      	b.n	8006e8e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d110      	bne.n	8006eb6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e9c:	9202      	str	r2, [sp, #8]
 8006e9e:	9301      	str	r3, [sp, #4]
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6a3a      	ldr	r2, [r7, #32]
 8006ea8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	f000 fe1a 	bl	8007ae4 <xTaskCreateStatic>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	613b      	str	r3, [r7, #16]
 8006eb4:	e013      	b.n	8006ede <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d110      	bne.n	8006ede <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ebc:	6a3b      	ldr	r3, [r7, #32]
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	f107 0310 	add.w	r3, r7, #16
 8006ec4:	9301      	str	r3, [sp, #4]
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f000 fe68 	bl	8007ba4 <xTaskCreate>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d001      	beq.n	8006ede <osThreadNew+0x11a>
            hTask = NULL;
 8006eda:	2300      	movs	r3, #0
 8006edc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006ede:	693b      	ldr	r3, [r7, #16]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3728      	adds	r7, #40	@ 0x28
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ef0:	f3ef 8305 	mrs	r3, IPSR
 8006ef4:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ef6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <osDelay+0x1c>
    stat = osErrorISR;
 8006efc:	f06f 0305 	mvn.w	r3, #5
 8006f00:	60fb      	str	r3, [r7, #12]
 8006f02:	e007      	b.n	8006f14 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006f04:	2300      	movs	r3, #0
 8006f06:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 ffa6 	bl	8007e60 <vTaskDelay>
    }
  }

  return (stat);
 8006f14:	68fb      	ldr	r3, [r7, #12]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
	...

08006f20 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	4a07      	ldr	r2, [pc, #28]	@ (8006f4c <vApplicationGetIdleTaskMemory+0x2c>)
 8006f30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	4a06      	ldr	r2, [pc, #24]	@ (8006f50 <vApplicationGetIdleTaskMemory+0x30>)
 8006f36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2280      	movs	r2, #128	@ 0x80
 8006f3c:	601a      	str	r2, [r3, #0]
}
 8006f3e:	bf00      	nop
 8006f40:	3714      	adds	r7, #20
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	24000340 	.word	0x24000340
 8006f50:	240003e8 	.word	0x240003e8

08006f54 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4a07      	ldr	r2, [pc, #28]	@ (8006f80 <vApplicationGetTimerTaskMemory+0x2c>)
 8006f64:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	4a06      	ldr	r2, [pc, #24]	@ (8006f84 <vApplicationGetTimerTaskMemory+0x30>)
 8006f6a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f72:	601a      	str	r2, [r3, #0]
}
 8006f74:	bf00      	nop
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	240005e8 	.word	0x240005e8
 8006f84:	24000690 	.word	0x24000690

08006f88 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f103 0208 	add.w	r2, r3, #8
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8006fa0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f103 0208 	add.w	r2, r3, #8
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f103 0208 	add.w	r2, r3, #8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006fd6:	bf00      	nop
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr

08006fe2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b085      	sub	sp, #20
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
 8006fea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	689a      	ldr	r2, [r3, #8]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	683a      	ldr	r2, [r7, #0]
 8007006:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	1c5a      	adds	r2, r3, #1
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	601a      	str	r2, [r3, #0]
}
 800701e:	bf00      	nop
 8007020:	3714      	adds	r7, #20
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr

0800702a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800702a:	b480      	push	{r7}
 800702c:	b085      	sub	sp, #20
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
 8007032:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007040:	d103      	bne.n	800704a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	e00c      	b.n	8007064 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	3308      	adds	r3, #8
 800704e:	60fb      	str	r3, [r7, #12]
 8007050:	e002      	b.n	8007058 <vListInsert+0x2e>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	60fb      	str	r3, [r7, #12]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68ba      	ldr	r2, [r7, #8]
 8007060:	429a      	cmp	r2, r3
 8007062:	d2f6      	bcs.n	8007052 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	683a      	ldr	r2, [r7, #0]
 8007072:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	683a      	ldr	r2, [r7, #0]
 800707e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	1c5a      	adds	r2, r3, #1
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	601a      	str	r2, [r3, #0]
}
 8007090:	bf00      	nop
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6892      	ldr	r2, [r2, #8]
 80070b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	6852      	ldr	r2, [r2, #4]
 80070bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d103      	bne.n	80070d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	689a      	ldr	r2, [r3, #8]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	1e5a      	subs	r2, r3, #1
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3714      	adds	r7, #20
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10b      	bne.n	800711c <xQueueGenericReset+0x2c>
	__asm volatile
 8007104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007108:	f383 8811 	msr	BASEPRI, r3
 800710c:	f3bf 8f6f 	isb	sy
 8007110:	f3bf 8f4f 	dsb	sy
 8007114:	60bb      	str	r3, [r7, #8]
}
 8007116:	bf00      	nop
 8007118:	bf00      	nop
 800711a:	e7fd      	b.n	8007118 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800711c:	f002 fa54 	bl	80095c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007128:	68f9      	ldr	r1, [r7, #12]
 800712a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800712c:	fb01 f303 	mul.w	r3, r1, r3
 8007130:	441a      	add	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800714c:	3b01      	subs	r3, #1
 800714e:	68f9      	ldr	r1, [r7, #12]
 8007150:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007152:	fb01 f303 	mul.w	r3, r1, r3
 8007156:	441a      	add	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	22ff      	movs	r2, #255	@ 0xff
 8007160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	22ff      	movs	r2, #255	@ 0xff
 8007168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d114      	bne.n	800719c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d01a      	beq.n	80071b0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	3310      	adds	r3, #16
 800717e:	4618      	mov	r0, r3
 8007180:	f001 f9a2 	bl	80084c8 <xTaskRemoveFromEventList>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d012      	beq.n	80071b0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800718a:	4b0d      	ldr	r3, [pc, #52]	@ (80071c0 <xQueueGenericReset+0xd0>)
 800718c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	e009      	b.n	80071b0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	3310      	adds	r3, #16
 80071a0:	4618      	mov	r0, r3
 80071a2:	f7ff fef1 	bl	8006f88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	3324      	adds	r3, #36	@ 0x24
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7ff feec 	bl	8006f88 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80071b0:	f002 fa3c 	bl	800962c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80071b4:	2301      	movs	r3, #1
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3710      	adds	r7, #16
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	e000ed04 	.word	0xe000ed04

080071c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b08e      	sub	sp, #56	@ 0x38
 80071c8:	af02      	add	r7, sp, #8
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	607a      	str	r2, [r7, #4]
 80071d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10b      	bne.n	80071f0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80071d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071dc:	f383 8811 	msr	BASEPRI, r3
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80071ea:	bf00      	nop
 80071ec:	bf00      	nop
 80071ee:	e7fd      	b.n	80071ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10b      	bne.n	800720e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80071f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fa:	f383 8811 	msr	BASEPRI, r3
 80071fe:	f3bf 8f6f 	isb	sy
 8007202:	f3bf 8f4f 	dsb	sy
 8007206:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007208:	bf00      	nop
 800720a:	bf00      	nop
 800720c:	e7fd      	b.n	800720a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d002      	beq.n	800721a <xQueueGenericCreateStatic+0x56>
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d001      	beq.n	800721e <xQueueGenericCreateStatic+0x5a>
 800721a:	2301      	movs	r3, #1
 800721c:	e000      	b.n	8007220 <xQueueGenericCreateStatic+0x5c>
 800721e:	2300      	movs	r3, #0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10b      	bne.n	800723c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	623b      	str	r3, [r7, #32]
}
 8007236:	bf00      	nop
 8007238:	bf00      	nop
 800723a:	e7fd      	b.n	8007238 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d102      	bne.n	8007248 <xQueueGenericCreateStatic+0x84>
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <xQueueGenericCreateStatic+0x88>
 8007248:	2301      	movs	r3, #1
 800724a:	e000      	b.n	800724e <xQueueGenericCreateStatic+0x8a>
 800724c:	2300      	movs	r3, #0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10b      	bne.n	800726a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007256:	f383 8811 	msr	BASEPRI, r3
 800725a:	f3bf 8f6f 	isb	sy
 800725e:	f3bf 8f4f 	dsb	sy
 8007262:	61fb      	str	r3, [r7, #28]
}
 8007264:	bf00      	nop
 8007266:	bf00      	nop
 8007268:	e7fd      	b.n	8007266 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800726a:	2350      	movs	r3, #80	@ 0x50
 800726c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	2b50      	cmp	r3, #80	@ 0x50
 8007272:	d00b      	beq.n	800728c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007278:	f383 8811 	msr	BASEPRI, r3
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f3bf 8f4f 	dsb	sy
 8007284:	61bb      	str	r3, [r7, #24]
}
 8007286:	bf00      	nop
 8007288:	bf00      	nop
 800728a:	e7fd      	b.n	8007288 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800728c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00d      	beq.n	80072b4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072a0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80072a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a6:	9300      	str	r3, [sp, #0]
 80072a8:	4613      	mov	r3, r2
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	68b9      	ldr	r1, [r7, #8]
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	f000 f805 	bl	80072be <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80072b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3730      	adds	r7, #48	@ 0x30
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b084      	sub	sp, #16
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	60f8      	str	r0, [r7, #12]
 80072c6:	60b9      	str	r1, [r7, #8]
 80072c8:	607a      	str	r2, [r7, #4]
 80072ca:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d103      	bne.n	80072da <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	69ba      	ldr	r2, [r7, #24]
 80072d6:	601a      	str	r2, [r3, #0]
 80072d8:	e002      	b.n	80072e0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072ec:	2101      	movs	r1, #1
 80072ee:	69b8      	ldr	r0, [r7, #24]
 80072f0:	f7ff fefe 	bl	80070f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	78fa      	ldrb	r2, [r7, #3]
 80072f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80072fc:	bf00      	nop
 80072fe:	3710      	adds	r7, #16
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08e      	sub	sp, #56	@ 0x38
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	607a      	str	r2, [r7, #4]
 8007310:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007312:	2300      	movs	r3, #0
 8007314:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800731a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10b      	bne.n	8007338 <xQueueGenericSend+0x34>
	__asm volatile
 8007320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007324:	f383 8811 	msr	BASEPRI, r3
 8007328:	f3bf 8f6f 	isb	sy
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007332:	bf00      	nop
 8007334:	bf00      	nop
 8007336:	e7fd      	b.n	8007334 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d103      	bne.n	8007346 <xQueueGenericSend+0x42>
 800733e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <xQueueGenericSend+0x46>
 8007346:	2301      	movs	r3, #1
 8007348:	e000      	b.n	800734c <xQueueGenericSend+0x48>
 800734a:	2300      	movs	r3, #0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d10b      	bne.n	8007368 <xQueueGenericSend+0x64>
	__asm volatile
 8007350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007354:	f383 8811 	msr	BASEPRI, r3
 8007358:	f3bf 8f6f 	isb	sy
 800735c:	f3bf 8f4f 	dsb	sy
 8007360:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007362:	bf00      	nop
 8007364:	bf00      	nop
 8007366:	e7fd      	b.n	8007364 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	2b02      	cmp	r3, #2
 800736c:	d103      	bne.n	8007376 <xQueueGenericSend+0x72>
 800736e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <xQueueGenericSend+0x76>
 8007376:	2301      	movs	r3, #1
 8007378:	e000      	b.n	800737c <xQueueGenericSend+0x78>
 800737a:	2300      	movs	r3, #0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d10b      	bne.n	8007398 <xQueueGenericSend+0x94>
	__asm volatile
 8007380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007384:	f383 8811 	msr	BASEPRI, r3
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	623b      	str	r3, [r7, #32]
}
 8007392:	bf00      	nop
 8007394:	bf00      	nop
 8007396:	e7fd      	b.n	8007394 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007398:	f001 fab4 	bl	8008904 <xTaskGetSchedulerState>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d102      	bne.n	80073a8 <xQueueGenericSend+0xa4>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <xQueueGenericSend+0xa8>
 80073a8:	2301      	movs	r3, #1
 80073aa:	e000      	b.n	80073ae <xQueueGenericSend+0xaa>
 80073ac:	2300      	movs	r3, #0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10b      	bne.n	80073ca <xQueueGenericSend+0xc6>
	__asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	61fb      	str	r3, [r7, #28]
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop
 80073c8:	e7fd      	b.n	80073c6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073ca:	f002 f8fd 	bl	80095c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <xQueueGenericSend+0xdc>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d129      	bne.n	8007434 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	68b9      	ldr	r1, [r7, #8]
 80073e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073e6:	f000 fa0f 	bl	8007808 <prvCopyDataToQueue>
 80073ea:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d010      	beq.n	8007416 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	3324      	adds	r3, #36	@ 0x24
 80073f8:	4618      	mov	r0, r3
 80073fa:	f001 f865 	bl	80084c8 <xTaskRemoveFromEventList>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d013      	beq.n	800742c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007404:	4b3f      	ldr	r3, [pc, #252]	@ (8007504 <xQueueGenericSend+0x200>)
 8007406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800740a:	601a      	str	r2, [r3, #0]
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	f3bf 8f6f 	isb	sy
 8007414:	e00a      	b.n	800742c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007418:	2b00      	cmp	r3, #0
 800741a:	d007      	beq.n	800742c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800741c:	4b39      	ldr	r3, [pc, #228]	@ (8007504 <xQueueGenericSend+0x200>)
 800741e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800742c:	f002 f8fe 	bl	800962c <vPortExitCritical>
				return pdPASS;
 8007430:	2301      	movs	r3, #1
 8007432:	e063      	b.n	80074fc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800743a:	f002 f8f7 	bl	800962c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800743e:	2300      	movs	r3, #0
 8007440:	e05c      	b.n	80074fc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007444:	2b00      	cmp	r3, #0
 8007446:	d106      	bne.n	8007456 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007448:	f107 0314 	add.w	r3, r7, #20
 800744c:	4618      	mov	r0, r3
 800744e:	f001 f8a1 	bl	8008594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007452:	2301      	movs	r3, #1
 8007454:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007456:	f002 f8e9 	bl	800962c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800745a:	f000 fda7 	bl	8007fac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800745e:	f002 f8b3 	bl	80095c8 <vPortEnterCritical>
 8007462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007464:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007468:	b25b      	sxtb	r3, r3
 800746a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800746e:	d103      	bne.n	8007478 <xQueueGenericSend+0x174>
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	2200      	movs	r2, #0
 8007474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800747a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800747e:	b25b      	sxtb	r3, r3
 8007480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007484:	d103      	bne.n	800748e <xQueueGenericSend+0x18a>
 8007486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800748e:	f002 f8cd 	bl	800962c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007492:	1d3a      	adds	r2, r7, #4
 8007494:	f107 0314 	add.w	r3, r7, #20
 8007498:	4611      	mov	r1, r2
 800749a:	4618      	mov	r0, r3
 800749c:	f001 f890 	bl	80085c0 <xTaskCheckForTimeOut>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d124      	bne.n	80074f0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074a8:	f000 faa6 	bl	80079f8 <prvIsQueueFull>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d018      	beq.n	80074e4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b4:	3310      	adds	r3, #16
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	4611      	mov	r1, r2
 80074ba:	4618      	mov	r0, r3
 80074bc:	f000 ffb2 	bl	8008424 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074c2:	f000 fa31 	bl	8007928 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074c6:	f000 fdb7 	bl	8008038 <xTaskResumeAll>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f47f af7c 	bne.w	80073ca <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80074d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007504 <xQueueGenericSend+0x200>)
 80074d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074d8:	601a      	str	r2, [r3, #0]
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	e772      	b.n	80073ca <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80074e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074e6:	f000 fa1f 	bl	8007928 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074ea:	f000 fda5 	bl	8008038 <xTaskResumeAll>
 80074ee:	e76c      	b.n	80073ca <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80074f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074f2:	f000 fa19 	bl	8007928 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074f6:	f000 fd9f 	bl	8008038 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80074fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3738      	adds	r7, #56	@ 0x38
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	e000ed04 	.word	0xe000ed04

08007508 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b090      	sub	sp, #64	@ 0x40
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
 8007514:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800751a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10b      	bne.n	8007538 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007524:	f383 8811 	msr	BASEPRI, r3
 8007528:	f3bf 8f6f 	isb	sy
 800752c:	f3bf 8f4f 	dsb	sy
 8007530:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007532:	bf00      	nop
 8007534:	bf00      	nop
 8007536:	e7fd      	b.n	8007534 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d103      	bne.n	8007546 <xQueueGenericSendFromISR+0x3e>
 800753e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007542:	2b00      	cmp	r3, #0
 8007544:	d101      	bne.n	800754a <xQueueGenericSendFromISR+0x42>
 8007546:	2301      	movs	r3, #1
 8007548:	e000      	b.n	800754c <xQueueGenericSendFromISR+0x44>
 800754a:	2300      	movs	r3, #0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10b      	bne.n	8007568 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007562:	bf00      	nop
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	2b02      	cmp	r3, #2
 800756c:	d103      	bne.n	8007576 <xQueueGenericSendFromISR+0x6e>
 800756e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007572:	2b01      	cmp	r3, #1
 8007574:	d101      	bne.n	800757a <xQueueGenericSendFromISR+0x72>
 8007576:	2301      	movs	r3, #1
 8007578:	e000      	b.n	800757c <xQueueGenericSendFromISR+0x74>
 800757a:	2300      	movs	r3, #0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10b      	bne.n	8007598 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007584:	f383 8811 	msr	BASEPRI, r3
 8007588:	f3bf 8f6f 	isb	sy
 800758c:	f3bf 8f4f 	dsb	sy
 8007590:	623b      	str	r3, [r7, #32]
}
 8007592:	bf00      	nop
 8007594:	bf00      	nop
 8007596:	e7fd      	b.n	8007594 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007598:	f002 f9da 	bl	8009950 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800759c:	f3ef 8211 	mrs	r2, BASEPRI
 80075a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a4:	f383 8811 	msr	BASEPRI, r3
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	f3bf 8f4f 	dsb	sy
 80075b0:	61fa      	str	r2, [r7, #28]
 80075b2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80075b4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075b6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d302      	bcc.n	80075ca <xQueueGenericSendFromISR+0xc2>
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	2b02      	cmp	r3, #2
 80075c8:	d12f      	bne.n	800762a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075da:	683a      	ldr	r2, [r7, #0]
 80075dc:	68b9      	ldr	r1, [r7, #8]
 80075de:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80075e0:	f000 f912 	bl	8007808 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80075e4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ec:	d112      	bne.n	8007614 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d016      	beq.n	8007624 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f8:	3324      	adds	r3, #36	@ 0x24
 80075fa:	4618      	mov	r0, r3
 80075fc:	f000 ff64 	bl	80084c8 <xTaskRemoveFromEventList>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00e      	beq.n	8007624 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00b      	beq.n	8007624 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	601a      	str	r2, [r3, #0]
 8007612:	e007      	b.n	8007624 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007614:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007618:	3301      	adds	r3, #1
 800761a:	b2db      	uxtb	r3, r3
 800761c:	b25a      	sxtb	r2, r3
 800761e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007624:	2301      	movs	r3, #1
 8007626:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007628:	e001      	b.n	800762e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800762a:	2300      	movs	r3, #0
 800762c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800762e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007630:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007638:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800763a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800763c:	4618      	mov	r0, r3
 800763e:	3740      	adds	r7, #64	@ 0x40
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b08c      	sub	sp, #48	@ 0x30
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007650:	2300      	movs	r3, #0
 8007652:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10b      	bne.n	8007676 <xQueueReceive+0x32>
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	623b      	str	r3, [r7, #32]
}
 8007670:	bf00      	nop
 8007672:	bf00      	nop
 8007674:	e7fd      	b.n	8007672 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d103      	bne.n	8007684 <xQueueReceive+0x40>
 800767c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800767e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007680:	2b00      	cmp	r3, #0
 8007682:	d101      	bne.n	8007688 <xQueueReceive+0x44>
 8007684:	2301      	movs	r3, #1
 8007686:	e000      	b.n	800768a <xQueueReceive+0x46>
 8007688:	2300      	movs	r3, #0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d10b      	bne.n	80076a6 <xQueueReceive+0x62>
	__asm volatile
 800768e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	61fb      	str	r3, [r7, #28]
}
 80076a0:	bf00      	nop
 80076a2:	bf00      	nop
 80076a4:	e7fd      	b.n	80076a2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076a6:	f001 f92d 	bl	8008904 <xTaskGetSchedulerState>
 80076aa:	4603      	mov	r3, r0
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d102      	bne.n	80076b6 <xQueueReceive+0x72>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d101      	bne.n	80076ba <xQueueReceive+0x76>
 80076b6:	2301      	movs	r3, #1
 80076b8:	e000      	b.n	80076bc <xQueueReceive+0x78>
 80076ba:	2300      	movs	r3, #0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d10b      	bne.n	80076d8 <xQueueReceive+0x94>
	__asm volatile
 80076c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c4:	f383 8811 	msr	BASEPRI, r3
 80076c8:	f3bf 8f6f 	isb	sy
 80076cc:	f3bf 8f4f 	dsb	sy
 80076d0:	61bb      	str	r3, [r7, #24]
}
 80076d2:	bf00      	nop
 80076d4:	bf00      	nop
 80076d6:	e7fd      	b.n	80076d4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076d8:	f001 ff76 	bl	80095c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01f      	beq.n	8007728 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80076e8:	68b9      	ldr	r1, [r7, #8]
 80076ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076ec:	f000 f8f6 	bl	80078dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80076f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f2:	1e5a      	subs	r2, r3, #1
 80076f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d00f      	beq.n	8007720 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007702:	3310      	adds	r3, #16
 8007704:	4618      	mov	r0, r3
 8007706:	f000 fedf 	bl	80084c8 <xTaskRemoveFromEventList>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d007      	beq.n	8007720 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007710:	4b3c      	ldr	r3, [pc, #240]	@ (8007804 <xQueueReceive+0x1c0>)
 8007712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007716:	601a      	str	r2, [r3, #0]
 8007718:	f3bf 8f4f 	dsb	sy
 800771c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007720:	f001 ff84 	bl	800962c <vPortExitCritical>
				return pdPASS;
 8007724:	2301      	movs	r3, #1
 8007726:	e069      	b.n	80077fc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d103      	bne.n	8007736 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800772e:	f001 ff7d 	bl	800962c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007732:	2300      	movs	r3, #0
 8007734:	e062      	b.n	80077fc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007738:	2b00      	cmp	r3, #0
 800773a:	d106      	bne.n	800774a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800773c:	f107 0310 	add.w	r3, r7, #16
 8007740:	4618      	mov	r0, r3
 8007742:	f000 ff27 	bl	8008594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007746:	2301      	movs	r3, #1
 8007748:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800774a:	f001 ff6f 	bl	800962c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800774e:	f000 fc2d 	bl	8007fac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007752:	f001 ff39 	bl	80095c8 <vPortEnterCritical>
 8007756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007758:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800775c:	b25b      	sxtb	r3, r3
 800775e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007762:	d103      	bne.n	800776c <xQueueReceive+0x128>
 8007764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007772:	b25b      	sxtb	r3, r3
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007778:	d103      	bne.n	8007782 <xQueueReceive+0x13e>
 800777a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007782:	f001 ff53 	bl	800962c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007786:	1d3a      	adds	r2, r7, #4
 8007788:	f107 0310 	add.w	r3, r7, #16
 800778c:	4611      	mov	r1, r2
 800778e:	4618      	mov	r0, r3
 8007790:	f000 ff16 	bl	80085c0 <xTaskCheckForTimeOut>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d123      	bne.n	80077e2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800779a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800779c:	f000 f916 	bl	80079cc <prvIsQueueEmpty>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d017      	beq.n	80077d6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a8:	3324      	adds	r3, #36	@ 0x24
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	4611      	mov	r1, r2
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 fe38 	bl	8008424 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077b6:	f000 f8b7 	bl	8007928 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077ba:	f000 fc3d 	bl	8008038 <xTaskResumeAll>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d189      	bne.n	80076d8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80077c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007804 <xQueueReceive+0x1c0>)
 80077c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	f3bf 8f6f 	isb	sy
 80077d4:	e780      	b.n	80076d8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80077d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077d8:	f000 f8a6 	bl	8007928 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077dc:	f000 fc2c 	bl	8008038 <xTaskResumeAll>
 80077e0:	e77a      	b.n	80076d8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80077e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077e4:	f000 f8a0 	bl	8007928 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077e8:	f000 fc26 	bl	8008038 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077ee:	f000 f8ed 	bl	80079cc <prvIsQueueEmpty>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f43f af6f 	beq.w	80076d8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80077fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3730      	adds	r7, #48	@ 0x30
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	e000ed04 	.word	0xe000ed04

08007808 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007814:	2300      	movs	r3, #0
 8007816:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800781c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10d      	bne.n	8007842 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d14d      	bne.n	80078ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	4618      	mov	r0, r3
 8007834:	f001 f884 	bl	8008940 <xTaskPriorityDisinherit>
 8007838:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2200      	movs	r2, #0
 800783e:	609a      	str	r2, [r3, #8]
 8007840:	e043      	b.n	80078ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d119      	bne.n	800787c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6858      	ldr	r0, [r3, #4]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007850:	461a      	mov	r2, r3
 8007852:	68b9      	ldr	r1, [r7, #8]
 8007854:	f003 fd31 	bl	800b2ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	685a      	ldr	r2, [r3, #4]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007860:	441a      	add	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	685a      	ldr	r2, [r3, #4]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	429a      	cmp	r2, r3
 8007870:	d32b      	bcc.n	80078ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	605a      	str	r2, [r3, #4]
 800787a:	e026      	b.n	80078ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	68d8      	ldr	r0, [r3, #12]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007884:	461a      	mov	r2, r3
 8007886:	68b9      	ldr	r1, [r7, #8]
 8007888:	f003 fd17 	bl	800b2ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	68da      	ldr	r2, [r3, #12]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007894:	425b      	negs	r3, r3
 8007896:	441a      	add	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	68da      	ldr	r2, [r3, #12]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d207      	bcs.n	80078b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b0:	425b      	negs	r3, r3
 80078b2:	441a      	add	r2, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	d105      	bne.n	80078ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d002      	beq.n	80078ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	3b01      	subs	r3, #1
 80078c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	1c5a      	adds	r2, r3, #1
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80078d2:	697b      	ldr	r3, [r7, #20]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3718      	adds	r7, #24
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d018      	beq.n	8007920 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68da      	ldr	r2, [r3, #12]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f6:	441a      	add	r2, r3
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68da      	ldr	r2, [r3, #12]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	429a      	cmp	r2, r3
 8007906:	d303      	bcc.n	8007910 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	68d9      	ldr	r1, [r3, #12]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007918:	461a      	mov	r2, r3
 800791a:	6838      	ldr	r0, [r7, #0]
 800791c:	f003 fccd 	bl	800b2ba <memcpy>
	}
}
 8007920:	bf00      	nop
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007930:	f001 fe4a 	bl	80095c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800793a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800793c:	e011      	b.n	8007962 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007942:	2b00      	cmp	r3, #0
 8007944:	d012      	beq.n	800796c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	3324      	adds	r3, #36	@ 0x24
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fdbc 	bl	80084c8 <xTaskRemoveFromEventList>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007956:	f000 fe97 	bl	8008688 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800795a:	7bfb      	ldrb	r3, [r7, #15]
 800795c:	3b01      	subs	r3, #1
 800795e:	b2db      	uxtb	r3, r3
 8007960:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007966:	2b00      	cmp	r3, #0
 8007968:	dce9      	bgt.n	800793e <prvUnlockQueue+0x16>
 800796a:	e000      	b.n	800796e <prvUnlockQueue+0x46>
					break;
 800796c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	22ff      	movs	r2, #255	@ 0xff
 8007972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007976:	f001 fe59 	bl	800962c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800797a:	f001 fe25 	bl	80095c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007984:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007986:	e011      	b.n	80079ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d012      	beq.n	80079b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	3310      	adds	r3, #16
 8007994:	4618      	mov	r0, r3
 8007996:	f000 fd97 	bl	80084c8 <xTaskRemoveFromEventList>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80079a0:	f000 fe72 	bl	8008688 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079a4:	7bbb      	ldrb	r3, [r7, #14]
 80079a6:	3b01      	subs	r3, #1
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	dce9      	bgt.n	8007988 <prvUnlockQueue+0x60>
 80079b4:	e000      	b.n	80079b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80079b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	22ff      	movs	r2, #255	@ 0xff
 80079bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80079c0:	f001 fe34 	bl	800962c <vPortExitCritical>
}
 80079c4:	bf00      	nop
 80079c6:	3710      	adds	r7, #16
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80079d4:	f001 fdf8 	bl	80095c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d102      	bne.n	80079e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80079e0:	2301      	movs	r3, #1
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	e001      	b.n	80079ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80079e6:	2300      	movs	r3, #0
 80079e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80079ea:	f001 fe1f 	bl	800962c <vPortExitCritical>

	return xReturn;
 80079ee:	68fb      	ldr	r3, [r7, #12]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a00:	f001 fde2 	bl	80095c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d102      	bne.n	8007a16 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a10:	2301      	movs	r3, #1
 8007a12:	60fb      	str	r3, [r7, #12]
 8007a14:	e001      	b.n	8007a1a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a16:	2300      	movs	r3, #0
 8007a18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a1a:	f001 fe07 	bl	800962c <vPortExitCritical>

	return xReturn;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3710      	adds	r7, #16
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a32:	2300      	movs	r3, #0
 8007a34:	60fb      	str	r3, [r7, #12]
 8007a36:	e014      	b.n	8007a62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007a38:	4a0f      	ldr	r2, [pc, #60]	@ (8007a78 <vQueueAddToRegistry+0x50>)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d10b      	bne.n	8007a5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007a44:	490c      	ldr	r1, [pc, #48]	@ (8007a78 <vQueueAddToRegistry+0x50>)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8007a78 <vQueueAddToRegistry+0x50>)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	00db      	lsls	r3, r3, #3
 8007a54:	4413      	add	r3, r2
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007a5a:	e006      	b.n	8007a6a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	60fb      	str	r3, [r7, #12]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2b07      	cmp	r3, #7
 8007a66:	d9e7      	bls.n	8007a38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007a68:	bf00      	nop
 8007a6a:	bf00      	nop
 8007a6c:	3714      	adds	r7, #20
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	24000a90 	.word	0x24000a90

08007a7c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007a8c:	f001 fd9c 	bl	80095c8 <vPortEnterCritical>
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a96:	b25b      	sxtb	r3, r3
 8007a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a9c:	d103      	bne.n	8007aa6 <vQueueWaitForMessageRestricted+0x2a>
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007aac:	b25b      	sxtb	r3, r3
 8007aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab2:	d103      	bne.n	8007abc <vQueueWaitForMessageRestricted+0x40>
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007abc:	f001 fdb6 	bl	800962c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d106      	bne.n	8007ad6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	3324      	adds	r3, #36	@ 0x24
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	68b9      	ldr	r1, [r7, #8]
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 fccd 	bl	8008470 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007ad6:	6978      	ldr	r0, [r7, #20]
 8007ad8:	f7ff ff26 	bl	8007928 <prvUnlockQueue>
	}
 8007adc:	bf00      	nop
 8007ade:	3718      	adds	r7, #24
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b08e      	sub	sp, #56	@ 0x38
 8007ae8:	af04      	add	r7, sp, #16
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
 8007af0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10b      	bne.n	8007b10 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afc:	f383 8811 	msr	BASEPRI, r3
 8007b00:	f3bf 8f6f 	isb	sy
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	623b      	str	r3, [r7, #32]
}
 8007b0a:	bf00      	nop
 8007b0c:	bf00      	nop
 8007b0e:	e7fd      	b.n	8007b0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10b      	bne.n	8007b2e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1a:	f383 8811 	msr	BASEPRI, r3
 8007b1e:	f3bf 8f6f 	isb	sy
 8007b22:	f3bf 8f4f 	dsb	sy
 8007b26:	61fb      	str	r3, [r7, #28]
}
 8007b28:	bf00      	nop
 8007b2a:	bf00      	nop
 8007b2c:	e7fd      	b.n	8007b2a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b2e:	23a8      	movs	r3, #168	@ 0xa8
 8007b30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	2ba8      	cmp	r3, #168	@ 0xa8
 8007b36:	d00b      	beq.n	8007b50 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	61bb      	str	r3, [r7, #24]
}
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	e7fd      	b.n	8007b4c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007b50:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d01e      	beq.n	8007b96 <xTaskCreateStatic+0xb2>
 8007b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d01b      	beq.n	8007b96 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b60:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b66:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007b70:	2300      	movs	r3, #0
 8007b72:	9303      	str	r3, [sp, #12]
 8007b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b76:	9302      	str	r3, [sp, #8]
 8007b78:	f107 0314 	add.w	r3, r7, #20
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	68b9      	ldr	r1, [r7, #8]
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 f851 	bl	8007c30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b8e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007b90:	f000 f8f6 	bl	8007d80 <prvAddNewTaskToReadyList>
 8007b94:	e001      	b.n	8007b9a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007b96:	2300      	movs	r3, #0
 8007b98:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b9a:	697b      	ldr	r3, [r7, #20]
	}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3728      	adds	r7, #40	@ 0x28
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b08c      	sub	sp, #48	@ 0x30
 8007ba8:	af04      	add	r7, sp, #16
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	603b      	str	r3, [r7, #0]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007bb4:	88fb      	ldrh	r3, [r7, #6]
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f001 ff0b 	bl	80099d4 <pvPortMalloc>
 8007bbe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00e      	beq.n	8007be4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007bc6:	20a8      	movs	r0, #168	@ 0xa8
 8007bc8:	f001 ff04 	bl	80099d4 <pvPortMalloc>
 8007bcc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d003      	beq.n	8007bdc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	697a      	ldr	r2, [r7, #20]
 8007bd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8007bda:	e005      	b.n	8007be8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007bdc:	6978      	ldr	r0, [r7, #20]
 8007bde:	f001 ffc7 	bl	8009b70 <vPortFree>
 8007be2:	e001      	b.n	8007be8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007be4:	2300      	movs	r3, #0
 8007be6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d017      	beq.n	8007c1e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007bf6:	88fa      	ldrh	r2, [r7, #6]
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	9303      	str	r3, [sp, #12]
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	9302      	str	r3, [sp, #8]
 8007c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c02:	9301      	str	r3, [sp, #4]
 8007c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	68b9      	ldr	r1, [r7, #8]
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	f000 f80f 	bl	8007c30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c12:	69f8      	ldr	r0, [r7, #28]
 8007c14:	f000 f8b4 	bl	8007d80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	61bb      	str	r3, [r7, #24]
 8007c1c:	e002      	b.n	8007c24 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c24:	69bb      	ldr	r3, [r7, #24]
	}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3720      	adds	r7, #32
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
	...

08007c30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b088      	sub	sp, #32
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
 8007c3c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c40:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	461a      	mov	r2, r3
 8007c48:	21a5      	movs	r1, #165	@ 0xa5
 8007c4a:	f003 fa0d 	bl	800b068 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c52:	6879      	ldr	r1, [r7, #4]
 8007c54:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007c58:	440b      	add	r3, r1
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	f023 0307 	bic.w	r3, r3, #7
 8007c66:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	f003 0307 	and.w	r3, r3, #7
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00b      	beq.n	8007c8a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c76:	f383 8811 	msr	BASEPRI, r3
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	617b      	str	r3, [r7, #20]
}
 8007c84:	bf00      	nop
 8007c86:	bf00      	nop
 8007c88:	e7fd      	b.n	8007c86 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d01f      	beq.n	8007cd0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c90:	2300      	movs	r3, #0
 8007c92:	61fb      	str	r3, [r7, #28]
 8007c94:	e012      	b.n	8007cbc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	7819      	ldrb	r1, [r3, #0]
 8007c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	3334      	adds	r3, #52	@ 0x34
 8007ca6:	460a      	mov	r2, r1
 8007ca8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007caa:	68ba      	ldr	r2, [r7, #8]
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	4413      	add	r3, r2
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d006      	beq.n	8007cc4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	61fb      	str	r3, [r7, #28]
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	2b0f      	cmp	r3, #15
 8007cc0:	d9e9      	bls.n	8007c96 <prvInitialiseNewTask+0x66>
 8007cc2:	e000      	b.n	8007cc6 <prvInitialiseNewTask+0x96>
			{
				break;
 8007cc4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007cce:	e003      	b.n	8007cd8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cda:	2b37      	cmp	r3, #55	@ 0x37
 8007cdc:	d901      	bls.n	8007ce2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007cde:	2337      	movs	r3, #55	@ 0x37
 8007ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cec:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf6:	3304      	adds	r3, #4
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f7ff f965 	bl	8006fc8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d00:	3318      	adds	r3, #24
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7ff f960 	bl	8006fc8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d0c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d16:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d1c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	2200      	movs	r2, #0
 8007d22:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d30:	3354      	adds	r3, #84	@ 0x54
 8007d32:	224c      	movs	r2, #76	@ 0x4c
 8007d34:	2100      	movs	r1, #0
 8007d36:	4618      	mov	r0, r3
 8007d38:	f003 f996 	bl	800b068 <memset>
 8007d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8007d74 <prvInitialiseNewTask+0x144>)
 8007d40:	659a      	str	r2, [r3, #88]	@ 0x58
 8007d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d44:	4a0c      	ldr	r2, [pc, #48]	@ (8007d78 <prvInitialiseNewTask+0x148>)
 8007d46:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8007d7c <prvInitialiseNewTask+0x14c>)
 8007d4c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d4e:	683a      	ldr	r2, [r7, #0]
 8007d50:	68f9      	ldr	r1, [r7, #12]
 8007d52:	69b8      	ldr	r0, [r7, #24]
 8007d54:	f001 fb08 	bl	8009368 <pxPortInitialiseStack>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d6a:	bf00      	nop
 8007d6c:	3720      	adds	r7, #32
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	24004d38 	.word	0x24004d38
 8007d78:	24004da0 	.word	0x24004da0
 8007d7c:	24004e08 	.word	0x24004e08

08007d80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d88:	f001 fc1e 	bl	80095c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8007e44 <prvAddNewTaskToReadyList+0xc4>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	3301      	adds	r3, #1
 8007d92:	4a2c      	ldr	r2, [pc, #176]	@ (8007e44 <prvAddNewTaskToReadyList+0xc4>)
 8007d94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d96:	4b2c      	ldr	r3, [pc, #176]	@ (8007e48 <prvAddNewTaskToReadyList+0xc8>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d109      	bne.n	8007db2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007d9e:	4a2a      	ldr	r2, [pc, #168]	@ (8007e48 <prvAddNewTaskToReadyList+0xc8>)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007da4:	4b27      	ldr	r3, [pc, #156]	@ (8007e44 <prvAddNewTaskToReadyList+0xc4>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d110      	bne.n	8007dce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007dac:	f000 fce6 	bl	800877c <prvInitialiseTaskLists>
 8007db0:	e00d      	b.n	8007dce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007db2:	4b26      	ldr	r3, [pc, #152]	@ (8007e4c <prvAddNewTaskToReadyList+0xcc>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d109      	bne.n	8007dce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007dba:	4b23      	ldr	r3, [pc, #140]	@ (8007e48 <prvAddNewTaskToReadyList+0xc8>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d802      	bhi.n	8007dce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007dc8:	4a1f      	ldr	r2, [pc, #124]	@ (8007e48 <prvAddNewTaskToReadyList+0xc8>)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007dce:	4b20      	ldr	r3, [pc, #128]	@ (8007e50 <prvAddNewTaskToReadyList+0xd0>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8007e50 <prvAddNewTaskToReadyList+0xd0>)
 8007dd6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8007e50 <prvAddNewTaskToReadyList+0xd0>)
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007de4:	4b1b      	ldr	r3, [pc, #108]	@ (8007e54 <prvAddNewTaskToReadyList+0xd4>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d903      	bls.n	8007df4 <prvAddNewTaskToReadyList+0x74>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df0:	4a18      	ldr	r2, [pc, #96]	@ (8007e54 <prvAddNewTaskToReadyList+0xd4>)
 8007df2:	6013      	str	r3, [r2, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df8:	4613      	mov	r3, r2
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	4413      	add	r3, r2
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4a15      	ldr	r2, [pc, #84]	@ (8007e58 <prvAddNewTaskToReadyList+0xd8>)
 8007e02:	441a      	add	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	3304      	adds	r3, #4
 8007e08:	4619      	mov	r1, r3
 8007e0a:	4610      	mov	r0, r2
 8007e0c:	f7ff f8e9 	bl	8006fe2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e10:	f001 fc0c 	bl	800962c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e14:	4b0d      	ldr	r3, [pc, #52]	@ (8007e4c <prvAddNewTaskToReadyList+0xcc>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00e      	beq.n	8007e3a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e48 <prvAddNewTaskToReadyList+0xc8>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d207      	bcs.n	8007e3a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e5c <prvAddNewTaskToReadyList+0xdc>)
 8007e2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e30:	601a      	str	r2, [r3, #0]
 8007e32:	f3bf 8f4f 	dsb	sy
 8007e36:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e3a:	bf00      	nop
 8007e3c:	3708      	adds	r7, #8
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	24000fa4 	.word	0x24000fa4
 8007e48:	24000ad0 	.word	0x24000ad0
 8007e4c:	24000fb0 	.word	0x24000fb0
 8007e50:	24000fc0 	.word	0x24000fc0
 8007e54:	24000fac 	.word	0x24000fac
 8007e58:	24000ad4 	.word	0x24000ad4
 8007e5c:	e000ed04 	.word	0xe000ed04

08007e60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d018      	beq.n	8007ea4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007e72:	4b14      	ldr	r3, [pc, #80]	@ (8007ec4 <vTaskDelay+0x64>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d00b      	beq.n	8007e92 <vTaskDelay+0x32>
	__asm volatile
 8007e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7e:	f383 8811 	msr	BASEPRI, r3
 8007e82:	f3bf 8f6f 	isb	sy
 8007e86:	f3bf 8f4f 	dsb	sy
 8007e8a:	60bb      	str	r3, [r7, #8]
}
 8007e8c:	bf00      	nop
 8007e8e:	bf00      	nop
 8007e90:	e7fd      	b.n	8007e8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007e92:	f000 f88b 	bl	8007fac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007e96:	2100      	movs	r1, #0
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 feb7 	bl	8008c0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007e9e:	f000 f8cb 	bl	8008038 <xTaskResumeAll>
 8007ea2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d107      	bne.n	8007eba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007eaa:	4b07      	ldr	r3, [pc, #28]	@ (8007ec8 <vTaskDelay+0x68>)
 8007eac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007eba:	bf00      	nop
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	24000fcc 	.word	0x24000fcc
 8007ec8:	e000ed04 	.word	0xe000ed04

08007ecc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b08a      	sub	sp, #40	@ 0x28
 8007ed0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007eda:	463a      	mov	r2, r7
 8007edc:	1d39      	adds	r1, r7, #4
 8007ede:	f107 0308 	add.w	r3, r7, #8
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7ff f81c 	bl	8006f20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ee8:	6839      	ldr	r1, [r7, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	9202      	str	r2, [sp, #8]
 8007ef0:	9301      	str	r3, [sp, #4]
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	460a      	mov	r2, r1
 8007efa:	4924      	ldr	r1, [pc, #144]	@ (8007f8c <vTaskStartScheduler+0xc0>)
 8007efc:	4824      	ldr	r0, [pc, #144]	@ (8007f90 <vTaskStartScheduler+0xc4>)
 8007efe:	f7ff fdf1 	bl	8007ae4 <xTaskCreateStatic>
 8007f02:	4603      	mov	r3, r0
 8007f04:	4a23      	ldr	r2, [pc, #140]	@ (8007f94 <vTaskStartScheduler+0xc8>)
 8007f06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f08:	4b22      	ldr	r3, [pc, #136]	@ (8007f94 <vTaskStartScheduler+0xc8>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f10:	2301      	movs	r3, #1
 8007f12:	617b      	str	r3, [r7, #20]
 8007f14:	e001      	b.n	8007f1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f16:	2300      	movs	r3, #0
 8007f18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d102      	bne.n	8007f26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007f20:	f000 fec8 	bl	8008cb4 <xTimerCreateTimerTask>
 8007f24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d11b      	bne.n	8007f64 <vTaskStartScheduler+0x98>
	__asm volatile
 8007f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f30:	f383 8811 	msr	BASEPRI, r3
 8007f34:	f3bf 8f6f 	isb	sy
 8007f38:	f3bf 8f4f 	dsb	sy
 8007f3c:	613b      	str	r3, [r7, #16]
}
 8007f3e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f40:	4b15      	ldr	r3, [pc, #84]	@ (8007f98 <vTaskStartScheduler+0xcc>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	3354      	adds	r3, #84	@ 0x54
 8007f46:	4a15      	ldr	r2, [pc, #84]	@ (8007f9c <vTaskStartScheduler+0xd0>)
 8007f48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f4a:	4b15      	ldr	r3, [pc, #84]	@ (8007fa0 <vTaskStartScheduler+0xd4>)
 8007f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f52:	4b14      	ldr	r3, [pc, #80]	@ (8007fa4 <vTaskStartScheduler+0xd8>)
 8007f54:	2201      	movs	r2, #1
 8007f56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f58:	4b13      	ldr	r3, [pc, #76]	@ (8007fa8 <vTaskStartScheduler+0xdc>)
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f5e:	f001 fa8f 	bl	8009480 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f62:	e00f      	b.n	8007f84 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6a:	d10b      	bne.n	8007f84 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f70:	f383 8811 	msr	BASEPRI, r3
 8007f74:	f3bf 8f6f 	isb	sy
 8007f78:	f3bf 8f4f 	dsb	sy
 8007f7c:	60fb      	str	r3, [r7, #12]
}
 8007f7e:	bf00      	nop
 8007f80:	bf00      	nop
 8007f82:	e7fd      	b.n	8007f80 <vTaskStartScheduler+0xb4>
}
 8007f84:	bf00      	nop
 8007f86:	3718      	adds	r7, #24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}
 8007f8c:	0800e4c0 	.word	0x0800e4c0
 8007f90:	080086a1 	.word	0x080086a1
 8007f94:	24000fc8 	.word	0x24000fc8
 8007f98:	24000ad0 	.word	0x24000ad0
 8007f9c:	24000020 	.word	0x24000020
 8007fa0:	24000fc4 	.word	0x24000fc4
 8007fa4:	24000fb0 	.word	0x24000fb0
 8007fa8:	24000fa8 	.word	0x24000fa8

08007fac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007fac:	b480      	push	{r7}
 8007fae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fb0:	4b04      	ldr	r3, [pc, #16]	@ (8007fc4 <vTaskSuspendAll+0x18>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	4a03      	ldr	r2, [pc, #12]	@ (8007fc4 <vTaskSuspendAll+0x18>)
 8007fb8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007fba:	bf00      	nop
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr
 8007fc4:	24000fcc 	.word	0x24000fcc

08007fc8 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8007fd2:	4b14      	ldr	r3, [pc, #80]	@ (8008024 <prvGetExpectedIdleTime+0x5c>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d001      	beq.n	8007fde <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8007fde:	4b12      	ldr	r3, [pc, #72]	@ (8008028 <prvGetExpectedIdleTime+0x60>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d002      	beq.n	8007fee <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	607b      	str	r3, [r7, #4]
 8007fec:	e012      	b.n	8008014 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8007fee:	4b0f      	ldr	r3, [pc, #60]	@ (800802c <prvGetExpectedIdleTime+0x64>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d902      	bls.n	8007ffc <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	607b      	str	r3, [r7, #4]
 8007ffa:	e00b      	b.n	8008014 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d002      	beq.n	8008008 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8008002:	2300      	movs	r3, #0
 8008004:	607b      	str	r3, [r7, #4]
 8008006:	e005      	b.n	8008014 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8008008:	4b09      	ldr	r3, [pc, #36]	@ (8008030 <prvGetExpectedIdleTime+0x68>)
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	4b09      	ldr	r3, [pc, #36]	@ (8008034 <prvGetExpectedIdleTime+0x6c>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8008014:	687b      	ldr	r3, [r7, #4]
	}
 8008016:	4618      	mov	r0, r3
 8008018:	370c      	adds	r7, #12
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr
 8008022:	bf00      	nop
 8008024:	24000fac 	.word	0x24000fac
 8008028:	24000ad0 	.word	0x24000ad0
 800802c:	24000ad4 	.word	0x24000ad4
 8008030:	24000fc4 	.word	0x24000fc4
 8008034:	24000fa8 	.word	0x24000fa8

08008038 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800803e:	2300      	movs	r3, #0
 8008040:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008042:	2300      	movs	r3, #0
 8008044:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008046:	4b42      	ldr	r3, [pc, #264]	@ (8008150 <xTaskResumeAll+0x118>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10b      	bne.n	8008066 <xTaskResumeAll+0x2e>
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	603b      	str	r3, [r7, #0]
}
 8008060:	bf00      	nop
 8008062:	bf00      	nop
 8008064:	e7fd      	b.n	8008062 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008066:	f001 faaf 	bl	80095c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800806a:	4b39      	ldr	r3, [pc, #228]	@ (8008150 <xTaskResumeAll+0x118>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3b01      	subs	r3, #1
 8008070:	4a37      	ldr	r2, [pc, #220]	@ (8008150 <xTaskResumeAll+0x118>)
 8008072:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008074:	4b36      	ldr	r3, [pc, #216]	@ (8008150 <xTaskResumeAll+0x118>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d162      	bne.n	8008142 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800807c:	4b35      	ldr	r3, [pc, #212]	@ (8008154 <xTaskResumeAll+0x11c>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d05e      	beq.n	8008142 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008084:	e02f      	b.n	80080e6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008086:	4b34      	ldr	r3, [pc, #208]	@ (8008158 <xTaskResumeAll+0x120>)
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	3318      	adds	r3, #24
 8008092:	4618      	mov	r0, r3
 8008094:	f7ff f802 	bl	800709c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	3304      	adds	r3, #4
 800809c:	4618      	mov	r0, r3
 800809e:	f7fe fffd 	bl	800709c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080a6:	4b2d      	ldr	r3, [pc, #180]	@ (800815c <xTaskResumeAll+0x124>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d903      	bls.n	80080b6 <xTaskResumeAll+0x7e>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b2:	4a2a      	ldr	r2, [pc, #168]	@ (800815c <xTaskResumeAll+0x124>)
 80080b4:	6013      	str	r3, [r2, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ba:	4613      	mov	r3, r2
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	4413      	add	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4a27      	ldr	r2, [pc, #156]	@ (8008160 <xTaskResumeAll+0x128>)
 80080c4:	441a      	add	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	3304      	adds	r3, #4
 80080ca:	4619      	mov	r1, r3
 80080cc:	4610      	mov	r0, r2
 80080ce:	f7fe ff88 	bl	8006fe2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080d6:	4b23      	ldr	r3, [pc, #140]	@ (8008164 <xTaskResumeAll+0x12c>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080dc:	429a      	cmp	r2, r3
 80080de:	d302      	bcc.n	80080e6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80080e0:	4b21      	ldr	r3, [pc, #132]	@ (8008168 <xTaskResumeAll+0x130>)
 80080e2:	2201      	movs	r2, #1
 80080e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080e6:	4b1c      	ldr	r3, [pc, #112]	@ (8008158 <xTaskResumeAll+0x120>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1cb      	bne.n	8008086 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d001      	beq.n	80080f8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080f4:	f000 fbe6 	bl	80088c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080f8:	4b1c      	ldr	r3, [pc, #112]	@ (800816c <xTaskResumeAll+0x134>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d010      	beq.n	8008126 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008104:	f000 f86e 	bl	80081e4 <xTaskIncrementTick>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800810e:	4b16      	ldr	r3, [pc, #88]	@ (8008168 <xTaskResumeAll+0x130>)
 8008110:	2201      	movs	r2, #1
 8008112:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	3b01      	subs	r3, #1
 8008118:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d1f1      	bne.n	8008104 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008120:	4b12      	ldr	r3, [pc, #72]	@ (800816c <xTaskResumeAll+0x134>)
 8008122:	2200      	movs	r2, #0
 8008124:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008126:	4b10      	ldr	r3, [pc, #64]	@ (8008168 <xTaskResumeAll+0x130>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d009      	beq.n	8008142 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800812e:	2301      	movs	r3, #1
 8008130:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008132:	4b0f      	ldr	r3, [pc, #60]	@ (8008170 <xTaskResumeAll+0x138>)
 8008134:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008138:	601a      	str	r2, [r3, #0]
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008142:	f001 fa73 	bl	800962c <vPortExitCritical>

	return xAlreadyYielded;
 8008146:	68bb      	ldr	r3, [r7, #8]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3710      	adds	r7, #16
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}
 8008150:	24000fcc 	.word	0x24000fcc
 8008154:	24000fa4 	.word	0x24000fa4
 8008158:	24000f64 	.word	0x24000f64
 800815c:	24000fac 	.word	0x24000fac
 8008160:	24000ad4 	.word	0x24000ad4
 8008164:	24000ad0 	.word	0x24000ad0
 8008168:	24000fb8 	.word	0x24000fb8
 800816c:	24000fb4 	.word	0x24000fb4
 8008170:	e000ed04 	.word	0xe000ed04

08008174 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800817a:	4b05      	ldr	r3, [pc, #20]	@ (8008190 <xTaskGetTickCount+0x1c>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008180:	687b      	ldr	r3, [r7, #4]
}
 8008182:	4618      	mov	r0, r3
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	24000fa8 	.word	0x24000fa8

08008194 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800819c:	4b0f      	ldr	r3, [pc, #60]	@ (80081dc <vTaskStepTick+0x48>)
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	441a      	add	r2, r3
 80081a4:	4b0e      	ldr	r3, [pc, #56]	@ (80081e0 <vTaskStepTick+0x4c>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d90b      	bls.n	80081c4 <vTaskStepTick+0x30>
	__asm volatile
 80081ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b0:	f383 8811 	msr	BASEPRI, r3
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	60fb      	str	r3, [r7, #12]
}
 80081be:	bf00      	nop
 80081c0:	bf00      	nop
 80081c2:	e7fd      	b.n	80081c0 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 80081c4:	4b05      	ldr	r3, [pc, #20]	@ (80081dc <vTaskStepTick+0x48>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4413      	add	r3, r2
 80081cc:	4a03      	ldr	r2, [pc, #12]	@ (80081dc <vTaskStepTick+0x48>)
 80081ce:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 80081d0:	bf00      	nop
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr
 80081dc:	24000fa8 	.word	0x24000fa8
 80081e0:	24000fc4 	.word	0x24000fc4

080081e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b086      	sub	sp, #24
 80081e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80081ea:	2300      	movs	r3, #0
 80081ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081ee:	4b4f      	ldr	r3, [pc, #316]	@ (800832c <xTaskIncrementTick+0x148>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	f040 8090 	bne.w	8008318 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80081f8:	4b4d      	ldr	r3, [pc, #308]	@ (8008330 <xTaskIncrementTick+0x14c>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	3301      	adds	r3, #1
 80081fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008200:	4a4b      	ldr	r2, [pc, #300]	@ (8008330 <xTaskIncrementTick+0x14c>)
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d121      	bne.n	8008250 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800820c:	4b49      	ldr	r3, [pc, #292]	@ (8008334 <xTaskIncrementTick+0x150>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00b      	beq.n	800822e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	603b      	str	r3, [r7, #0]
}
 8008228:	bf00      	nop
 800822a:	bf00      	nop
 800822c:	e7fd      	b.n	800822a <xTaskIncrementTick+0x46>
 800822e:	4b41      	ldr	r3, [pc, #260]	@ (8008334 <xTaskIncrementTick+0x150>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	60fb      	str	r3, [r7, #12]
 8008234:	4b40      	ldr	r3, [pc, #256]	@ (8008338 <xTaskIncrementTick+0x154>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a3e      	ldr	r2, [pc, #248]	@ (8008334 <xTaskIncrementTick+0x150>)
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	4a3e      	ldr	r2, [pc, #248]	@ (8008338 <xTaskIncrementTick+0x154>)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6013      	str	r3, [r2, #0]
 8008242:	4b3e      	ldr	r3, [pc, #248]	@ (800833c <xTaskIncrementTick+0x158>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3301      	adds	r3, #1
 8008248:	4a3c      	ldr	r2, [pc, #240]	@ (800833c <xTaskIncrementTick+0x158>)
 800824a:	6013      	str	r3, [r2, #0]
 800824c:	f000 fb3a 	bl	80088c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008250:	4b3b      	ldr	r3, [pc, #236]	@ (8008340 <xTaskIncrementTick+0x15c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	693a      	ldr	r2, [r7, #16]
 8008256:	429a      	cmp	r2, r3
 8008258:	d349      	bcc.n	80082ee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800825a:	4b36      	ldr	r3, [pc, #216]	@ (8008334 <xTaskIncrementTick+0x150>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d104      	bne.n	800826e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008264:	4b36      	ldr	r3, [pc, #216]	@ (8008340 <xTaskIncrementTick+0x15c>)
 8008266:	f04f 32ff 	mov.w	r2, #4294967295
 800826a:	601a      	str	r2, [r3, #0]
					break;
 800826c:	e03f      	b.n	80082ee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800826e:	4b31      	ldr	r3, [pc, #196]	@ (8008334 <xTaskIncrementTick+0x150>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	429a      	cmp	r2, r3
 8008284:	d203      	bcs.n	800828e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008286:	4a2e      	ldr	r2, [pc, #184]	@ (8008340 <xTaskIncrementTick+0x15c>)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800828c:	e02f      	b.n	80082ee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	3304      	adds	r3, #4
 8008292:	4618      	mov	r0, r3
 8008294:	f7fe ff02 	bl	800709c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800829c:	2b00      	cmp	r3, #0
 800829e:	d004      	beq.n	80082aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	3318      	adds	r3, #24
 80082a4:	4618      	mov	r0, r3
 80082a6:	f7fe fef9 	bl	800709c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ae:	4b25      	ldr	r3, [pc, #148]	@ (8008344 <xTaskIncrementTick+0x160>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d903      	bls.n	80082be <xTaskIncrementTick+0xda>
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ba:	4a22      	ldr	r2, [pc, #136]	@ (8008344 <xTaskIncrementTick+0x160>)
 80082bc:	6013      	str	r3, [r2, #0]
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c2:	4613      	mov	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	4413      	add	r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4a1f      	ldr	r2, [pc, #124]	@ (8008348 <xTaskIncrementTick+0x164>)
 80082cc:	441a      	add	r2, r3
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	3304      	adds	r3, #4
 80082d2:	4619      	mov	r1, r3
 80082d4:	4610      	mov	r0, r2
 80082d6:	f7fe fe84 	bl	8006fe2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082de:	4b1b      	ldr	r3, [pc, #108]	@ (800834c <xTaskIncrementTick+0x168>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d3b8      	bcc.n	800825a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80082e8:	2301      	movs	r3, #1
 80082ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082ec:	e7b5      	b.n	800825a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80082ee:	4b17      	ldr	r3, [pc, #92]	@ (800834c <xTaskIncrementTick+0x168>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f4:	4914      	ldr	r1, [pc, #80]	@ (8008348 <xTaskIncrementTick+0x164>)
 80082f6:	4613      	mov	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	4413      	add	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	440b      	add	r3, r1
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2b01      	cmp	r3, #1
 8008304:	d901      	bls.n	800830a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008306:	2301      	movs	r3, #1
 8008308:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800830a:	4b11      	ldr	r3, [pc, #68]	@ (8008350 <xTaskIncrementTick+0x16c>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d007      	beq.n	8008322 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008312:	2301      	movs	r3, #1
 8008314:	617b      	str	r3, [r7, #20]
 8008316:	e004      	b.n	8008322 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008318:	4b0e      	ldr	r3, [pc, #56]	@ (8008354 <xTaskIncrementTick+0x170>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	3301      	adds	r3, #1
 800831e:	4a0d      	ldr	r2, [pc, #52]	@ (8008354 <xTaskIncrementTick+0x170>)
 8008320:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008322:	697b      	ldr	r3, [r7, #20]
}
 8008324:	4618      	mov	r0, r3
 8008326:	3718      	adds	r7, #24
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	24000fcc 	.word	0x24000fcc
 8008330:	24000fa8 	.word	0x24000fa8
 8008334:	24000f5c 	.word	0x24000f5c
 8008338:	24000f60 	.word	0x24000f60
 800833c:	24000fbc 	.word	0x24000fbc
 8008340:	24000fc4 	.word	0x24000fc4
 8008344:	24000fac 	.word	0x24000fac
 8008348:	24000ad4 	.word	0x24000ad4
 800834c:	24000ad0 	.word	0x24000ad0
 8008350:	24000fb8 	.word	0x24000fb8
 8008354:	24000fb4 	.word	0x24000fb4

08008358 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800835e:	4b2b      	ldr	r3, [pc, #172]	@ (800840c <vTaskSwitchContext+0xb4>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008366:	4b2a      	ldr	r3, [pc, #168]	@ (8008410 <vTaskSwitchContext+0xb8>)
 8008368:	2201      	movs	r2, #1
 800836a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800836c:	e047      	b.n	80083fe <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800836e:	4b28      	ldr	r3, [pc, #160]	@ (8008410 <vTaskSwitchContext+0xb8>)
 8008370:	2200      	movs	r2, #0
 8008372:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008374:	4b27      	ldr	r3, [pc, #156]	@ (8008414 <vTaskSwitchContext+0xbc>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	60fb      	str	r3, [r7, #12]
 800837a:	e011      	b.n	80083a0 <vTaskSwitchContext+0x48>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10b      	bne.n	800839a <vTaskSwitchContext+0x42>
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	607b      	str	r3, [r7, #4]
}
 8008394:	bf00      	nop
 8008396:	bf00      	nop
 8008398:	e7fd      	b.n	8008396 <vTaskSwitchContext+0x3e>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3b01      	subs	r3, #1
 800839e:	60fb      	str	r3, [r7, #12]
 80083a0:	491d      	ldr	r1, [pc, #116]	@ (8008418 <vTaskSwitchContext+0xc0>)
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	4613      	mov	r3, r2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	4413      	add	r3, r2
 80083aa:	009b      	lsls	r3, r3, #2
 80083ac:	440b      	add	r3, r1
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d0e3      	beq.n	800837c <vTaskSwitchContext+0x24>
 80083b4:	68fa      	ldr	r2, [r7, #12]
 80083b6:	4613      	mov	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4a16      	ldr	r2, [pc, #88]	@ (8008418 <vTaskSwitchContext+0xc0>)
 80083c0:	4413      	add	r3, r2
 80083c2:	60bb      	str	r3, [r7, #8]
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	685a      	ldr	r2, [r3, #4]
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	605a      	str	r2, [r3, #4]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	3308      	adds	r3, #8
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d104      	bne.n	80083e4 <vTaskSwitchContext+0x8c>
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	685a      	ldr	r2, [r3, #4]
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	605a      	str	r2, [r3, #4]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	4a0c      	ldr	r2, [pc, #48]	@ (800841c <vTaskSwitchContext+0xc4>)
 80083ec:	6013      	str	r3, [r2, #0]
 80083ee:	4a09      	ldr	r2, [pc, #36]	@ (8008414 <vTaskSwitchContext+0xbc>)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80083f4:	4b09      	ldr	r3, [pc, #36]	@ (800841c <vTaskSwitchContext+0xc4>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	3354      	adds	r3, #84	@ 0x54
 80083fa:	4a09      	ldr	r2, [pc, #36]	@ (8008420 <vTaskSwitchContext+0xc8>)
 80083fc:	6013      	str	r3, [r2, #0]
}
 80083fe:	bf00      	nop
 8008400:	3714      	adds	r7, #20
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	24000fcc 	.word	0x24000fcc
 8008410:	24000fb8 	.word	0x24000fb8
 8008414:	24000fac 	.word	0x24000fac
 8008418:	24000ad4 	.word	0x24000ad4
 800841c:	24000ad0 	.word	0x24000ad0
 8008420:	24000020 	.word	0x24000020

08008424 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10b      	bne.n	800844c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	60fb      	str	r3, [r7, #12]
}
 8008446:	bf00      	nop
 8008448:	bf00      	nop
 800844a:	e7fd      	b.n	8008448 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800844c:	4b07      	ldr	r3, [pc, #28]	@ (800846c <vTaskPlaceOnEventList+0x48>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	3318      	adds	r3, #24
 8008452:	4619      	mov	r1, r3
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f7fe fde8 	bl	800702a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800845a:	2101      	movs	r1, #1
 800845c:	6838      	ldr	r0, [r7, #0]
 800845e:	f000 fbd5 	bl	8008c0c <prvAddCurrentTaskToDelayedList>
}
 8008462:	bf00      	nop
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	24000ad0 	.word	0x24000ad0

08008470 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10b      	bne.n	800849a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	617b      	str	r3, [r7, #20]
}
 8008494:	bf00      	nop
 8008496:	bf00      	nop
 8008498:	e7fd      	b.n	8008496 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800849a:	4b0a      	ldr	r3, [pc, #40]	@ (80084c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3318      	adds	r3, #24
 80084a0:	4619      	mov	r1, r3
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f7fe fd9d 	bl	8006fe2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d002      	beq.n	80084b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80084ae:	f04f 33ff 	mov.w	r3, #4294967295
 80084b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80084b4:	6879      	ldr	r1, [r7, #4]
 80084b6:	68b8      	ldr	r0, [r7, #8]
 80084b8:	f000 fba8 	bl	8008c0c <prvAddCurrentTaskToDelayedList>
	}
 80084bc:	bf00      	nop
 80084be:	3718      	adds	r7, #24
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	24000ad0 	.word	0x24000ad0

080084c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d10b      	bne.n	80084f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	60fb      	str	r3, [r7, #12]
}
 80084f0:	bf00      	nop
 80084f2:	bf00      	nop
 80084f4:	e7fd      	b.n	80084f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	3318      	adds	r3, #24
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7fe fdce 	bl	800709c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008500:	4b1e      	ldr	r3, [pc, #120]	@ (800857c <xTaskRemoveFromEventList+0xb4>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d11f      	bne.n	8008548 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	3304      	adds	r3, #4
 800850c:	4618      	mov	r0, r3
 800850e:	f7fe fdc5 	bl	800709c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008516:	4b1a      	ldr	r3, [pc, #104]	@ (8008580 <xTaskRemoveFromEventList+0xb8>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	429a      	cmp	r2, r3
 800851c:	d903      	bls.n	8008526 <xTaskRemoveFromEventList+0x5e>
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008522:	4a17      	ldr	r2, [pc, #92]	@ (8008580 <xTaskRemoveFromEventList+0xb8>)
 8008524:	6013      	str	r3, [r2, #0]
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800852a:	4613      	mov	r3, r2
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	4413      	add	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4a14      	ldr	r2, [pc, #80]	@ (8008584 <xTaskRemoveFromEventList+0xbc>)
 8008534:	441a      	add	r2, r3
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	3304      	adds	r3, #4
 800853a:	4619      	mov	r1, r3
 800853c:	4610      	mov	r0, r2
 800853e:	f7fe fd50 	bl	8006fe2 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8008542:	f000 f9bf 	bl	80088c4 <prvResetNextTaskUnblockTime>
 8008546:	e005      	b.n	8008554 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	3318      	adds	r3, #24
 800854c:	4619      	mov	r1, r3
 800854e:	480e      	ldr	r0, [pc, #56]	@ (8008588 <xTaskRemoveFromEventList+0xc0>)
 8008550:	f7fe fd47 	bl	8006fe2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008558:	4b0c      	ldr	r3, [pc, #48]	@ (800858c <xTaskRemoveFromEventList+0xc4>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	429a      	cmp	r2, r3
 8008560:	d905      	bls.n	800856e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008562:	2301      	movs	r3, #1
 8008564:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008566:	4b0a      	ldr	r3, [pc, #40]	@ (8008590 <xTaskRemoveFromEventList+0xc8>)
 8008568:	2201      	movs	r2, #1
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	e001      	b.n	8008572 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800856e:	2300      	movs	r3, #0
 8008570:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008572:	697b      	ldr	r3, [r7, #20]
}
 8008574:	4618      	mov	r0, r3
 8008576:	3718      	adds	r7, #24
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	24000fcc 	.word	0x24000fcc
 8008580:	24000fac 	.word	0x24000fac
 8008584:	24000ad4 	.word	0x24000ad4
 8008588:	24000f64 	.word	0x24000f64
 800858c:	24000ad0 	.word	0x24000ad0
 8008590:	24000fb8 	.word	0x24000fb8

08008594 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800859c:	4b06      	ldr	r3, [pc, #24]	@ (80085b8 <vTaskInternalSetTimeOutState+0x24>)
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80085a4:	4b05      	ldr	r3, [pc, #20]	@ (80085bc <vTaskInternalSetTimeOutState+0x28>)
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	605a      	str	r2, [r3, #4]
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr
 80085b8:	24000fbc 	.word	0x24000fbc
 80085bc:	24000fa8 	.word	0x24000fa8

080085c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b088      	sub	sp, #32
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10b      	bne.n	80085e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	613b      	str	r3, [r7, #16]
}
 80085e2:	bf00      	nop
 80085e4:	bf00      	nop
 80085e6:	e7fd      	b.n	80085e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d10b      	bne.n	8008606 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	60fb      	str	r3, [r7, #12]
}
 8008600:	bf00      	nop
 8008602:	bf00      	nop
 8008604:	e7fd      	b.n	8008602 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008606:	f000 ffdf 	bl	80095c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800860a:	4b1d      	ldr	r3, [pc, #116]	@ (8008680 <xTaskCheckForTimeOut+0xc0>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	69ba      	ldr	r2, [r7, #24]
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008622:	d102      	bne.n	800862a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008624:	2300      	movs	r3, #0
 8008626:	61fb      	str	r3, [r7, #28]
 8008628:	e023      	b.n	8008672 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	4b15      	ldr	r3, [pc, #84]	@ (8008684 <xTaskCheckForTimeOut+0xc4>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	429a      	cmp	r2, r3
 8008634:	d007      	beq.n	8008646 <xTaskCheckForTimeOut+0x86>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	69ba      	ldr	r2, [r7, #24]
 800863c:	429a      	cmp	r2, r3
 800863e:	d302      	bcc.n	8008646 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008640:	2301      	movs	r3, #1
 8008642:	61fb      	str	r3, [r7, #28]
 8008644:	e015      	b.n	8008672 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	429a      	cmp	r2, r3
 800864e:	d20b      	bcs.n	8008668 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	1ad2      	subs	r2, r2, r3
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f7ff ff99 	bl	8008594 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008662:	2300      	movs	r3, #0
 8008664:	61fb      	str	r3, [r7, #28]
 8008666:	e004      	b.n	8008672 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	2200      	movs	r2, #0
 800866c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800866e:	2301      	movs	r3, #1
 8008670:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008672:	f000 ffdb 	bl	800962c <vPortExitCritical>

	return xReturn;
 8008676:	69fb      	ldr	r3, [r7, #28]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3720      	adds	r7, #32
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	24000fa8 	.word	0x24000fa8
 8008684:	24000fbc 	.word	0x24000fbc

08008688 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008688:	b480      	push	{r7}
 800868a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800868c:	4b03      	ldr	r3, [pc, #12]	@ (800869c <vTaskMissedYield+0x14>)
 800868e:	2201      	movs	r2, #1
 8008690:	601a      	str	r2, [r3, #0]
}
 8008692:	bf00      	nop
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr
 800869c:	24000fb8 	.word	0x24000fb8

080086a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80086a8:	f000 f8a8 	bl	80087fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80086ac:	4b18      	ldr	r3, [pc, #96]	@ (8008710 <prvIdleTask+0x70>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d907      	bls.n	80086c4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80086b4:	4b17      	ldr	r3, [pc, #92]	@ (8008714 <prvIdleTask+0x74>)
 80086b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 80086c4:	f7ff fc80 	bl	8007fc8 <prvGetExpectedIdleTime>
 80086c8:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d9eb      	bls.n	80086a8 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 80086d0:	f7ff fc6c 	bl	8007fac <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80086d4:	4b10      	ldr	r3, [pc, #64]	@ (8008718 <prvIdleTask+0x78>)
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	4b10      	ldr	r3, [pc, #64]	@ (800871c <prvIdleTask+0x7c>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d20b      	bcs.n	80086f8 <prvIdleTask+0x58>
	__asm volatile
 80086e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	60bb      	str	r3, [r7, #8]
}
 80086f2:	bf00      	nop
 80086f4:	bf00      	nop
 80086f6:	e7fd      	b.n	80086f4 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80086f8:	f7ff fc66 	bl	8007fc8 <prvGetExpectedIdleTime>
 80086fc:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2b01      	cmp	r3, #1
 8008702:	d902      	bls.n	800870a <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8008704:	68f8      	ldr	r0, [r7, #12]
 8008706:	f001 f811 	bl	800972c <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800870a:	f7ff fc95 	bl	8008038 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800870e:	e7cb      	b.n	80086a8 <prvIdleTask+0x8>
 8008710:	24000ad4 	.word	0x24000ad4
 8008714:	e000ed04 	.word	0xe000ed04
 8008718:	24000fc4 	.word	0x24000fc4
 800871c:	24000fa8 	.word	0x24000fa8

08008720 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 8008726:	2301      	movs	r3, #1
 8008728:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800872a:	2301      	movs	r3, #1
 800872c:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800872e:	4b0f      	ldr	r3, [pc, #60]	@ (800876c <eTaskConfirmSleepModeStatus+0x4c>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d002      	beq.n	800873c <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8008736:	2300      	movs	r3, #0
 8008738:	71fb      	strb	r3, [r7, #7]
 800873a:	e010      	b.n	800875e <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800873c:	4b0c      	ldr	r3, [pc, #48]	@ (8008770 <eTaskConfirmSleepModeStatus+0x50>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d002      	beq.n	800874a <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8008744:	2300      	movs	r3, #0
 8008746:	71fb      	strb	r3, [r7, #7]
 8008748:	e009      	b.n	800875e <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800874a:	4b0a      	ldr	r3, [pc, #40]	@ (8008774 <eTaskConfirmSleepModeStatus+0x54>)
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	4b0a      	ldr	r3, [pc, #40]	@ (8008778 <eTaskConfirmSleepModeStatus+0x58>)
 8008750:	6819      	ldr	r1, [r3, #0]
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	1acb      	subs	r3, r1, r3
 8008756:	429a      	cmp	r2, r3
 8008758:	d101      	bne.n	800875e <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800875a:	2302      	movs	r3, #2
 800875c:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800875e:	79fb      	ldrb	r3, [r7, #7]
	}
 8008760:	4618      	mov	r0, r3
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr
 800876c:	24000f64 	.word	0x24000f64
 8008770:	24000fb8 	.word	0x24000fb8
 8008774:	24000f90 	.word	0x24000f90
 8008778:	24000fa4 	.word	0x24000fa4

0800877c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b082      	sub	sp, #8
 8008780:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008782:	2300      	movs	r3, #0
 8008784:	607b      	str	r3, [r7, #4]
 8008786:	e00c      	b.n	80087a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4a12      	ldr	r2, [pc, #72]	@ (80087dc <prvInitialiseTaskLists+0x60>)
 8008794:	4413      	add	r3, r2
 8008796:	4618      	mov	r0, r3
 8008798:	f7fe fbf6 	bl	8006f88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	3301      	adds	r3, #1
 80087a0:	607b      	str	r3, [r7, #4]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2b37      	cmp	r3, #55	@ 0x37
 80087a6:	d9ef      	bls.n	8008788 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80087a8:	480d      	ldr	r0, [pc, #52]	@ (80087e0 <prvInitialiseTaskLists+0x64>)
 80087aa:	f7fe fbed 	bl	8006f88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80087ae:	480d      	ldr	r0, [pc, #52]	@ (80087e4 <prvInitialiseTaskLists+0x68>)
 80087b0:	f7fe fbea 	bl	8006f88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087b4:	480c      	ldr	r0, [pc, #48]	@ (80087e8 <prvInitialiseTaskLists+0x6c>)
 80087b6:	f7fe fbe7 	bl	8006f88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087ba:	480c      	ldr	r0, [pc, #48]	@ (80087ec <prvInitialiseTaskLists+0x70>)
 80087bc:	f7fe fbe4 	bl	8006f88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087c0:	480b      	ldr	r0, [pc, #44]	@ (80087f0 <prvInitialiseTaskLists+0x74>)
 80087c2:	f7fe fbe1 	bl	8006f88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087c6:	4b0b      	ldr	r3, [pc, #44]	@ (80087f4 <prvInitialiseTaskLists+0x78>)
 80087c8:	4a05      	ldr	r2, [pc, #20]	@ (80087e0 <prvInitialiseTaskLists+0x64>)
 80087ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087cc:	4b0a      	ldr	r3, [pc, #40]	@ (80087f8 <prvInitialiseTaskLists+0x7c>)
 80087ce:	4a05      	ldr	r2, [pc, #20]	@ (80087e4 <prvInitialiseTaskLists+0x68>)
 80087d0:	601a      	str	r2, [r3, #0]
}
 80087d2:	bf00      	nop
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	24000ad4 	.word	0x24000ad4
 80087e0:	24000f34 	.word	0x24000f34
 80087e4:	24000f48 	.word	0x24000f48
 80087e8:	24000f64 	.word	0x24000f64
 80087ec:	24000f78 	.word	0x24000f78
 80087f0:	24000f90 	.word	0x24000f90
 80087f4:	24000f5c 	.word	0x24000f5c
 80087f8:	24000f60 	.word	0x24000f60

080087fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008802:	e019      	b.n	8008838 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008804:	f000 fee0 	bl	80095c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008808:	4b10      	ldr	r3, [pc, #64]	@ (800884c <prvCheckTasksWaitingTermination+0x50>)
 800880a:	68db      	ldr	r3, [r3, #12]
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	3304      	adds	r3, #4
 8008814:	4618      	mov	r0, r3
 8008816:	f7fe fc41 	bl	800709c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800881a:	4b0d      	ldr	r3, [pc, #52]	@ (8008850 <prvCheckTasksWaitingTermination+0x54>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	3b01      	subs	r3, #1
 8008820:	4a0b      	ldr	r2, [pc, #44]	@ (8008850 <prvCheckTasksWaitingTermination+0x54>)
 8008822:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008824:	4b0b      	ldr	r3, [pc, #44]	@ (8008854 <prvCheckTasksWaitingTermination+0x58>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	3b01      	subs	r3, #1
 800882a:	4a0a      	ldr	r2, [pc, #40]	@ (8008854 <prvCheckTasksWaitingTermination+0x58>)
 800882c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800882e:	f000 fefd 	bl	800962c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f810 	bl	8008858 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008838:	4b06      	ldr	r3, [pc, #24]	@ (8008854 <prvCheckTasksWaitingTermination+0x58>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d1e1      	bne.n	8008804 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008840:	bf00      	nop
 8008842:	bf00      	nop
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	24000f78 	.word	0x24000f78
 8008850:	24000fa4 	.word	0x24000fa4
 8008854:	24000f8c 	.word	0x24000f8c

08008858 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008858:	b580      	push	{r7, lr}
 800885a:	b084      	sub	sp, #16
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	3354      	adds	r3, #84	@ 0x54
 8008864:	4618      	mov	r0, r3
 8008866:	f002 fc4b 	bl	800b100 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008870:	2b00      	cmp	r3, #0
 8008872:	d108      	bne.n	8008886 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008878:	4618      	mov	r0, r3
 800887a:	f001 f979 	bl	8009b70 <vPortFree>
				vPortFree( pxTCB );
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f001 f976 	bl	8009b70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008884:	e019      	b.n	80088ba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800888c:	2b01      	cmp	r3, #1
 800888e:	d103      	bne.n	8008898 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f001 f96d 	bl	8009b70 <vPortFree>
	}
 8008896:	e010      	b.n	80088ba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800889e:	2b02      	cmp	r3, #2
 80088a0:	d00b      	beq.n	80088ba <prvDeleteTCB+0x62>
	__asm volatile
 80088a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a6:	f383 8811 	msr	BASEPRI, r3
 80088aa:	f3bf 8f6f 	isb	sy
 80088ae:	f3bf 8f4f 	dsb	sy
 80088b2:	60fb      	str	r3, [r7, #12]
}
 80088b4:	bf00      	nop
 80088b6:	bf00      	nop
 80088b8:	e7fd      	b.n	80088b6 <prvDeleteTCB+0x5e>
	}
 80088ba:	bf00      	nop
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
	...

080088c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088ca:	4b0c      	ldr	r3, [pc, #48]	@ (80088fc <prvResetNextTaskUnblockTime+0x38>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d104      	bne.n	80088de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008900 <prvResetNextTaskUnblockTime+0x3c>)
 80088d6:	f04f 32ff 	mov.w	r2, #4294967295
 80088da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80088dc:	e008      	b.n	80088f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088de:	4b07      	ldr	r3, [pc, #28]	@ (80088fc <prvResetNextTaskUnblockTime+0x38>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	4a04      	ldr	r2, [pc, #16]	@ (8008900 <prvResetNextTaskUnblockTime+0x3c>)
 80088ee:	6013      	str	r3, [r2, #0]
}
 80088f0:	bf00      	nop
 80088f2:	370c      	adds	r7, #12
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	24000f5c 	.word	0x24000f5c
 8008900:	24000fc4 	.word	0x24000fc4

08008904 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800890a:	4b0b      	ldr	r3, [pc, #44]	@ (8008938 <xTaskGetSchedulerState+0x34>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d102      	bne.n	8008918 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008912:	2301      	movs	r3, #1
 8008914:	607b      	str	r3, [r7, #4]
 8008916:	e008      	b.n	800892a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008918:	4b08      	ldr	r3, [pc, #32]	@ (800893c <xTaskGetSchedulerState+0x38>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d102      	bne.n	8008926 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008920:	2302      	movs	r3, #2
 8008922:	607b      	str	r3, [r7, #4]
 8008924:	e001      	b.n	800892a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008926:	2300      	movs	r3, #0
 8008928:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800892a:	687b      	ldr	r3, [r7, #4]
	}
 800892c:	4618      	mov	r0, r3
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr
 8008938:	24000fb0 	.word	0x24000fb0
 800893c:	24000fcc 	.word	0x24000fcc

08008940 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008940:	b580      	push	{r7, lr}
 8008942:	b086      	sub	sp, #24
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800894c:	2300      	movs	r3, #0
 800894e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d058      	beq.n	8008a08 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008956:	4b2f      	ldr	r3, [pc, #188]	@ (8008a14 <xTaskPriorityDisinherit+0xd4>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	429a      	cmp	r2, r3
 800895e:	d00b      	beq.n	8008978 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	60fb      	str	r3, [r7, #12]
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10b      	bne.n	8008998 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	60bb      	str	r3, [r7, #8]
}
 8008992:	bf00      	nop
 8008994:	bf00      	nop
 8008996:	e7fd      	b.n	8008994 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800899c:	1e5a      	subs	r2, r3, #1
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d02c      	beq.n	8008a08 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d128      	bne.n	8008a08 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	3304      	adds	r3, #4
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7fe fb6e 	bl	800709c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089d8:	4b0f      	ldr	r3, [pc, #60]	@ (8008a18 <xTaskPriorityDisinherit+0xd8>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d903      	bls.n	80089e8 <xTaskPriorityDisinherit+0xa8>
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e4:	4a0c      	ldr	r2, [pc, #48]	@ (8008a18 <xTaskPriorityDisinherit+0xd8>)
 80089e6:	6013      	str	r3, [r2, #0]
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ec:	4613      	mov	r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4413      	add	r3, r2
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4a09      	ldr	r2, [pc, #36]	@ (8008a1c <xTaskPriorityDisinherit+0xdc>)
 80089f6:	441a      	add	r2, r3
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4619      	mov	r1, r3
 80089fe:	4610      	mov	r0, r2
 8008a00:	f7fe faef 	bl	8006fe2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a04:	2301      	movs	r3, #1
 8008a06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a08:	697b      	ldr	r3, [r7, #20]
	}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3718      	adds	r7, #24
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	24000ad0 	.word	0x24000ad0
 8008a18:	24000fac 	.word	0x24000fac
 8008a1c:	24000ad4 	.word	0x24000ad4

08008a20 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b086      	sub	sp, #24
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	607a      	str	r2, [r7, #4]
 8008a2c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008a2e:	f000 fdcb 	bl	80095c8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008a32:	4b29      	ldr	r3, [pc, #164]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d01c      	beq.n	8008a7a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008a40:	4b25      	ldr	r3, [pc, #148]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8008a48:	68fa      	ldr	r2, [r7, #12]
 8008a4a:	43d2      	mvns	r2, r2
 8008a4c:	400a      	ands	r2, r1
 8008a4e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008a52:	4b21      	ldr	r3, [pc, #132]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2201      	movs	r2, #1
 8008a58:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00b      	beq.n	8008a7a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008a62:	2101      	movs	r1, #1
 8008a64:	6838      	ldr	r0, [r7, #0]
 8008a66:	f000 f8d1 	bl	8008c0c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8008adc <xTaskNotifyWait+0xbc>)
 8008a6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a70:	601a      	str	r2, [r3, #0]
 8008a72:	f3bf 8f4f 	dsb	sy
 8008a76:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008a7a:	f000 fdd7 	bl	800962c <vPortExitCritical>

		taskENTER_CRITICAL();
 8008a7e:	f000 fda3 	bl	80095c8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d005      	beq.n	8008a94 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008a88:	4b13      	ldr	r3, [pc, #76]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008a94:	4b10      	ldr	r3, [pc, #64]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	2b02      	cmp	r3, #2
 8008aa0:	d002      	beq.n	8008aa8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	617b      	str	r3, [r7, #20]
 8008aa6:	e00a      	b.n	8008abe <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	43d2      	mvns	r2, r2
 8008ab4:	400a      	ands	r2, r1
 8008ab6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8008aba:	2301      	movs	r3, #1
 8008abc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008abe:	4b06      	ldr	r3, [pc, #24]	@ (8008ad8 <xTaskNotifyWait+0xb8>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8008ac8:	f000 fdb0 	bl	800962c <vPortExitCritical>

		return xReturn;
 8008acc:	697b      	ldr	r3, [r7, #20]
	}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3718      	adds	r7, #24
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	24000ad0 	.word	0x24000ad0
 8008adc:	e000ed04 	.word	0xe000ed04

08008ae0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b08a      	sub	sp, #40	@ 0x28
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d10b      	bne.n	8008b08 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8008af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af4:	f383 8811 	msr	BASEPRI, r3
 8008af8:	f3bf 8f6f 	isb	sy
 8008afc:	f3bf 8f4f 	dsb	sy
 8008b00:	61bb      	str	r3, [r7, #24]
}
 8008b02:	bf00      	nop
 8008b04:	bf00      	nop
 8008b06:	e7fd      	b.n	8008b04 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b08:	f000 ff22 	bl	8009950 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8008b10:	f3ef 8211 	mrs	r2, BASEPRI
 8008b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b18:	f383 8811 	msr	BASEPRI, r3
 8008b1c:	f3bf 8f6f 	isb	sy
 8008b20:	f3bf 8f4f 	dsb	sy
 8008b24:	617a      	str	r2, [r7, #20]
 8008b26:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008b28:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b2a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008b32:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b36:	2202      	movs	r2, #2
 8008b38:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8008b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008b42:	1c5a      	adds	r2, r3, #1
 8008b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b46:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008b4a:	7ffb      	ldrb	r3, [r7, #31]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d147      	bne.n	8008be0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00b      	beq.n	8008b70 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8008b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5c:	f383 8811 	msr	BASEPRI, r3
 8008b60:	f3bf 8f6f 	isb	sy
 8008b64:	f3bf 8f4f 	dsb	sy
 8008b68:	60fb      	str	r3, [r7, #12]
}
 8008b6a:	bf00      	nop
 8008b6c:	bf00      	nop
 8008b6e:	e7fd      	b.n	8008b6c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b70:	4b20      	ldr	r3, [pc, #128]	@ (8008bf4 <vTaskNotifyGiveFromISR+0x114>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d11d      	bne.n	8008bb4 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7a:	3304      	adds	r3, #4
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7fe fa8d 	bl	800709c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b86:	4b1c      	ldr	r3, [pc, #112]	@ (8008bf8 <vTaskNotifyGiveFromISR+0x118>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d903      	bls.n	8008b96 <vTaskNotifyGiveFromISR+0xb6>
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b92:	4a19      	ldr	r2, [pc, #100]	@ (8008bf8 <vTaskNotifyGiveFromISR+0x118>)
 8008b94:	6013      	str	r3, [r2, #0]
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4413      	add	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4a16      	ldr	r2, [pc, #88]	@ (8008bfc <vTaskNotifyGiveFromISR+0x11c>)
 8008ba4:	441a      	add	r2, r3
 8008ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba8:	3304      	adds	r3, #4
 8008baa:	4619      	mov	r1, r3
 8008bac:	4610      	mov	r0, r2
 8008bae:	f7fe fa18 	bl	8006fe2 <vListInsertEnd>
 8008bb2:	e005      	b.n	8008bc0 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb6:	3318      	adds	r3, #24
 8008bb8:	4619      	mov	r1, r3
 8008bba:	4811      	ldr	r0, [pc, #68]	@ (8008c00 <vTaskNotifyGiveFromISR+0x120>)
 8008bbc:	f7fe fa11 	bl	8006fe2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8008c04 <vTaskNotifyGiveFromISR+0x124>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d908      	bls.n	8008be0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008bda:	4b0b      	ldr	r3, [pc, #44]	@ (8008c08 <vTaskNotifyGiveFromISR+0x128>)
 8008bdc:	2201      	movs	r2, #1
 8008bde:	601a      	str	r2, [r3, #0]
 8008be0:	6a3b      	ldr	r3, [r7, #32]
 8008be2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	f383 8811 	msr	BASEPRI, r3
}
 8008bea:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8008bec:	bf00      	nop
 8008bee:	3728      	adds	r7, #40	@ 0x28
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	24000fcc 	.word	0x24000fcc
 8008bf8:	24000fac 	.word	0x24000fac
 8008bfc:	24000ad4 	.word	0x24000ad4
 8008c00:	24000f64 	.word	0x24000f64
 8008c04:	24000ad0 	.word	0x24000ad0
 8008c08:	24000fb8 	.word	0x24000fb8

08008c0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b084      	sub	sp, #16
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c16:	4b21      	ldr	r3, [pc, #132]	@ (8008c9c <prvAddCurrentTaskToDelayedList+0x90>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c1c:	4b20      	ldr	r3, [pc, #128]	@ (8008ca0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	3304      	adds	r3, #4
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7fe fa3a 	bl	800709c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c2e:	d10a      	bne.n	8008c46 <prvAddCurrentTaskToDelayedList+0x3a>
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d007      	beq.n	8008c46 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c36:	4b1a      	ldr	r3, [pc, #104]	@ (8008ca0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4819      	ldr	r0, [pc, #100]	@ (8008ca4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008c40:	f7fe f9cf 	bl	8006fe2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008c44:	e026      	b.n	8008c94 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c4e:	4b14      	ldr	r3, [pc, #80]	@ (8008ca0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68ba      	ldr	r2, [r7, #8]
 8008c54:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d209      	bcs.n	8008c72 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c5e:	4b12      	ldr	r3, [pc, #72]	@ (8008ca8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	4b0f      	ldr	r3, [pc, #60]	@ (8008ca0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3304      	adds	r3, #4
 8008c68:	4619      	mov	r1, r3
 8008c6a:	4610      	mov	r0, r2
 8008c6c:	f7fe f9dd 	bl	800702a <vListInsert>
}
 8008c70:	e010      	b.n	8008c94 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c72:	4b0e      	ldr	r3, [pc, #56]	@ (8008cac <prvAddCurrentTaskToDelayedList+0xa0>)
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	4b0a      	ldr	r3, [pc, #40]	@ (8008ca0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	4610      	mov	r0, r2
 8008c80:	f7fe f9d3 	bl	800702a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c84:	4b0a      	ldr	r3, [pc, #40]	@ (8008cb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d202      	bcs.n	8008c94 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008c8e:	4a08      	ldr	r2, [pc, #32]	@ (8008cb0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	6013      	str	r3, [r2, #0]
}
 8008c94:	bf00      	nop
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	24000fa8 	.word	0x24000fa8
 8008ca0:	24000ad0 	.word	0x24000ad0
 8008ca4:	24000f90 	.word	0x24000f90
 8008ca8:	24000f60 	.word	0x24000f60
 8008cac:	24000f5c 	.word	0x24000f5c
 8008cb0:	24000fc4 	.word	0x24000fc4

08008cb4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b08a      	sub	sp, #40	@ 0x28
 8008cb8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008cbe:	f000 fb13 	bl	80092e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8008d38 <xTimerCreateTimerTask+0x84>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d021      	beq.n	8008d0e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008cd2:	1d3a      	adds	r2, r7, #4
 8008cd4:	f107 0108 	add.w	r1, r7, #8
 8008cd8:	f107 030c 	add.w	r3, r7, #12
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7fe f939 	bl	8006f54 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ce2:	6879      	ldr	r1, [r7, #4]
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	68fa      	ldr	r2, [r7, #12]
 8008ce8:	9202      	str	r2, [sp, #8]
 8008cea:	9301      	str	r3, [sp, #4]
 8008cec:	2302      	movs	r3, #2
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	460a      	mov	r2, r1
 8008cf4:	4911      	ldr	r1, [pc, #68]	@ (8008d3c <xTimerCreateTimerTask+0x88>)
 8008cf6:	4812      	ldr	r0, [pc, #72]	@ (8008d40 <xTimerCreateTimerTask+0x8c>)
 8008cf8:	f7fe fef4 	bl	8007ae4 <xTaskCreateStatic>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	4a11      	ldr	r2, [pc, #68]	@ (8008d44 <xTimerCreateTimerTask+0x90>)
 8008d00:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008d02:	4b10      	ldr	r3, [pc, #64]	@ (8008d44 <xTimerCreateTimerTask+0x90>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d001      	beq.n	8008d0e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d10b      	bne.n	8008d2c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d18:	f383 8811 	msr	BASEPRI, r3
 8008d1c:	f3bf 8f6f 	isb	sy
 8008d20:	f3bf 8f4f 	dsb	sy
 8008d24:	613b      	str	r3, [r7, #16]
}
 8008d26:	bf00      	nop
 8008d28:	bf00      	nop
 8008d2a:	e7fd      	b.n	8008d28 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008d2c:	697b      	ldr	r3, [r7, #20]
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3718      	adds	r7, #24
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	24001000 	.word	0x24001000
 8008d3c:	0800e4c8 	.word	0x0800e4c8
 8008d40:	08008e81 	.word	0x08008e81
 8008d44:	24001004 	.word	0x24001004

08008d48 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b08a      	sub	sp, #40	@ 0x28
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	60b9      	str	r1, [r7, #8]
 8008d52:	607a      	str	r2, [r7, #4]
 8008d54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008d56:	2300      	movs	r3, #0
 8008d58:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10b      	bne.n	8008d78 <xTimerGenericCommand+0x30>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	623b      	str	r3, [r7, #32]
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008d78:	4b19      	ldr	r3, [pc, #100]	@ (8008de0 <xTimerGenericCommand+0x98>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d02a      	beq.n	8008dd6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	2b05      	cmp	r3, #5
 8008d90:	dc18      	bgt.n	8008dc4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008d92:	f7ff fdb7 	bl	8008904 <xTaskGetSchedulerState>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b02      	cmp	r3, #2
 8008d9a:	d109      	bne.n	8008db0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008d9c:	4b10      	ldr	r3, [pc, #64]	@ (8008de0 <xTimerGenericCommand+0x98>)
 8008d9e:	6818      	ldr	r0, [r3, #0]
 8008da0:	f107 0110 	add.w	r1, r7, #16
 8008da4:	2300      	movs	r3, #0
 8008da6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008da8:	f7fe faac 	bl	8007304 <xQueueGenericSend>
 8008dac:	6278      	str	r0, [r7, #36]	@ 0x24
 8008dae:	e012      	b.n	8008dd6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008db0:	4b0b      	ldr	r3, [pc, #44]	@ (8008de0 <xTimerGenericCommand+0x98>)
 8008db2:	6818      	ldr	r0, [r3, #0]
 8008db4:	f107 0110 	add.w	r1, r7, #16
 8008db8:	2300      	movs	r3, #0
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f7fe faa2 	bl	8007304 <xQueueGenericSend>
 8008dc0:	6278      	str	r0, [r7, #36]	@ 0x24
 8008dc2:	e008      	b.n	8008dd6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008dc4:	4b06      	ldr	r3, [pc, #24]	@ (8008de0 <xTimerGenericCommand+0x98>)
 8008dc6:	6818      	ldr	r0, [r3, #0]
 8008dc8:	f107 0110 	add.w	r1, r7, #16
 8008dcc:	2300      	movs	r3, #0
 8008dce:	683a      	ldr	r2, [r7, #0]
 8008dd0:	f7fe fb9a 	bl	8007508 <xQueueGenericSendFromISR>
 8008dd4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3728      	adds	r7, #40	@ 0x28
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	24001000 	.word	0x24001000

08008de4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b088      	sub	sp, #32
 8008de8:	af02      	add	r7, sp, #8
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dee:	4b23      	ldr	r3, [pc, #140]	@ (8008e7c <prvProcessExpiredTimer+0x98>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f7fe f94d 	bl	800709c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e08:	f003 0304 	and.w	r3, r3, #4
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d023      	beq.n	8008e58 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	699a      	ldr	r2, [r3, #24]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	18d1      	adds	r1, r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	683a      	ldr	r2, [r7, #0]
 8008e1c:	6978      	ldr	r0, [r7, #20]
 8008e1e:	f000 f8d5 	bl	8008fcc <prvInsertTimerInActiveList>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d020      	beq.n	8008e6a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e28:	2300      	movs	r3, #0
 8008e2a:	9300      	str	r3, [sp, #0]
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	2100      	movs	r1, #0
 8008e32:	6978      	ldr	r0, [r7, #20]
 8008e34:	f7ff ff88 	bl	8008d48 <xTimerGenericCommand>
 8008e38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d114      	bne.n	8008e6a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e44:	f383 8811 	msr	BASEPRI, r3
 8008e48:	f3bf 8f6f 	isb	sy
 8008e4c:	f3bf 8f4f 	dsb	sy
 8008e50:	60fb      	str	r3, [r7, #12]
}
 8008e52:	bf00      	nop
 8008e54:	bf00      	nop
 8008e56:	e7fd      	b.n	8008e54 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e5e:	f023 0301 	bic.w	r3, r3, #1
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	6978      	ldr	r0, [r7, #20]
 8008e70:	4798      	blx	r3
}
 8008e72:	bf00      	nop
 8008e74:	3718      	adds	r7, #24
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	24000ff8 	.word	0x24000ff8

08008e80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b084      	sub	sp, #16
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e88:	f107 0308 	add.w	r3, r7, #8
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 f859 	bl	8008f44 <prvGetNextExpireTime>
 8008e92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	4619      	mov	r1, r3
 8008e98:	68f8      	ldr	r0, [r7, #12]
 8008e9a:	f000 f805 	bl	8008ea8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008e9e:	f000 f8d7 	bl	8009050 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ea2:	bf00      	nop
 8008ea4:	e7f0      	b.n	8008e88 <prvTimerTask+0x8>
	...

08008ea8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008eb2:	f7ff f87b 	bl	8007fac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008eb6:	f107 0308 	add.w	r3, r7, #8
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f000 f866 	bl	8008f8c <prvSampleTimeNow>
 8008ec0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d130      	bne.n	8008f2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10a      	bne.n	8008ee4 <prvProcessTimerOrBlockTask+0x3c>
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d806      	bhi.n	8008ee4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008ed6:	f7ff f8af 	bl	8008038 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008eda:	68f9      	ldr	r1, [r7, #12]
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7ff ff81 	bl	8008de4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008ee2:	e024      	b.n	8008f2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d008      	beq.n	8008efc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008eea:	4b13      	ldr	r3, [pc, #76]	@ (8008f38 <prvProcessTimerOrBlockTask+0x90>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d101      	bne.n	8008ef8 <prvProcessTimerOrBlockTask+0x50>
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e000      	b.n	8008efa <prvProcessTimerOrBlockTask+0x52>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008efc:	4b0f      	ldr	r3, [pc, #60]	@ (8008f3c <prvProcessTimerOrBlockTask+0x94>)
 8008efe:	6818      	ldr	r0, [r3, #0]
 8008f00:	687a      	ldr	r2, [r7, #4]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	683a      	ldr	r2, [r7, #0]
 8008f08:	4619      	mov	r1, r3
 8008f0a:	f7fe fdb7 	bl	8007a7c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008f0e:	f7ff f893 	bl	8008038 <xTaskResumeAll>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d10a      	bne.n	8008f2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008f18:	4b09      	ldr	r3, [pc, #36]	@ (8008f40 <prvProcessTimerOrBlockTask+0x98>)
 8008f1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f1e:	601a      	str	r2, [r3, #0]
 8008f20:	f3bf 8f4f 	dsb	sy
 8008f24:	f3bf 8f6f 	isb	sy
}
 8008f28:	e001      	b.n	8008f2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008f2a:	f7ff f885 	bl	8008038 <xTaskResumeAll>
}
 8008f2e:	bf00      	nop
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}
 8008f36:	bf00      	nop
 8008f38:	24000ffc 	.word	0x24000ffc
 8008f3c:	24001000 	.word	0x24001000
 8008f40:	e000ed04 	.word	0xe000ed04

08008f44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008f44:	b480      	push	{r7}
 8008f46:	b085      	sub	sp, #20
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f88 <prvGetNextExpireTime+0x44>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <prvGetNextExpireTime+0x16>
 8008f56:	2201      	movs	r2, #1
 8008f58:	e000      	b.n	8008f5c <prvGetNextExpireTime+0x18>
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d105      	bne.n	8008f74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f68:	4b07      	ldr	r3, [pc, #28]	@ (8008f88 <prvGetNextExpireTime+0x44>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	60fb      	str	r3, [r7, #12]
 8008f72:	e001      	b.n	8008f78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008f74:	2300      	movs	r3, #0
 8008f76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008f78:	68fb      	ldr	r3, [r7, #12]
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	24000ff8 	.word	0x24000ff8

08008f8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008f94:	f7ff f8ee 	bl	8008174 <xTaskGetTickCount>
 8008f98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8008fc8 <prvSampleTimeNow+0x3c>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d205      	bcs.n	8008fb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008fa4:	f000 f93a 	bl	800921c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2201      	movs	r2, #1
 8008fac:	601a      	str	r2, [r3, #0]
 8008fae:	e002      	b.n	8008fb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008fb6:	4a04      	ldr	r2, [pc, #16]	@ (8008fc8 <prvSampleTimeNow+0x3c>)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	24001008 	.word	0x24001008

08008fcc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b086      	sub	sp, #24
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	607a      	str	r2, [r7, #4]
 8008fd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	68ba      	ldr	r2, [r7, #8]
 8008fe2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d812      	bhi.n	8009018 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	1ad2      	subs	r2, r2, r3
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d302      	bcc.n	8009006 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009000:	2301      	movs	r3, #1
 8009002:	617b      	str	r3, [r7, #20]
 8009004:	e01b      	b.n	800903e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009006:	4b10      	ldr	r3, [pc, #64]	@ (8009048 <prvInsertTimerInActiveList+0x7c>)
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	3304      	adds	r3, #4
 800900e:	4619      	mov	r1, r3
 8009010:	4610      	mov	r0, r2
 8009012:	f7fe f80a 	bl	800702a <vListInsert>
 8009016:	e012      	b.n	800903e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	429a      	cmp	r2, r3
 800901e:	d206      	bcs.n	800902e <prvInsertTimerInActiveList+0x62>
 8009020:	68ba      	ldr	r2, [r7, #8]
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	429a      	cmp	r2, r3
 8009026:	d302      	bcc.n	800902e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009028:	2301      	movs	r3, #1
 800902a:	617b      	str	r3, [r7, #20]
 800902c:	e007      	b.n	800903e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800902e:	4b07      	ldr	r3, [pc, #28]	@ (800904c <prvInsertTimerInActiveList+0x80>)
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	3304      	adds	r3, #4
 8009036:	4619      	mov	r1, r3
 8009038:	4610      	mov	r0, r2
 800903a:	f7fd fff6 	bl	800702a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800903e:	697b      	ldr	r3, [r7, #20]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	24000ffc 	.word	0x24000ffc
 800904c:	24000ff8 	.word	0x24000ff8

08009050 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b08e      	sub	sp, #56	@ 0x38
 8009054:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009056:	e0ce      	b.n	80091f6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2b00      	cmp	r3, #0
 800905c:	da19      	bge.n	8009092 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800905e:	1d3b      	adds	r3, r7, #4
 8009060:	3304      	adds	r3, #4
 8009062:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10b      	bne.n	8009082 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800906a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	61fb      	str	r3, [r7, #28]
}
 800907c:	bf00      	nop
 800907e:	bf00      	nop
 8009080:	e7fd      	b.n	800907e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009088:	6850      	ldr	r0, [r2, #4]
 800908a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800908c:	6892      	ldr	r2, [r2, #8]
 800908e:	4611      	mov	r1, r2
 8009090:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2b00      	cmp	r3, #0
 8009096:	f2c0 80ae 	blt.w	80091f6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800909e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090a0:	695b      	ldr	r3, [r3, #20]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d004      	beq.n	80090b0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80090a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090a8:	3304      	adds	r3, #4
 80090aa:	4618      	mov	r0, r3
 80090ac:	f7fd fff6 	bl	800709c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80090b0:	463b      	mov	r3, r7
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7ff ff6a 	bl	8008f8c <prvSampleTimeNow>
 80090b8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2b09      	cmp	r3, #9
 80090be:	f200 8097 	bhi.w	80091f0 <prvProcessReceivedCommands+0x1a0>
 80090c2:	a201      	add	r2, pc, #4	@ (adr r2, 80090c8 <prvProcessReceivedCommands+0x78>)
 80090c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c8:	080090f1 	.word	0x080090f1
 80090cc:	080090f1 	.word	0x080090f1
 80090d0:	080090f1 	.word	0x080090f1
 80090d4:	08009167 	.word	0x08009167
 80090d8:	0800917b 	.word	0x0800917b
 80090dc:	080091c7 	.word	0x080091c7
 80090e0:	080090f1 	.word	0x080090f1
 80090e4:	080090f1 	.word	0x080090f1
 80090e8:	08009167 	.word	0x08009167
 80090ec:	0800917b 	.word	0x0800917b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80090f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090f6:	f043 0301 	orr.w	r3, r3, #1
 80090fa:	b2da      	uxtb	r2, r3
 80090fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	18d1      	adds	r1, r2, r3
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800910e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009110:	f7ff ff5c 	bl	8008fcc <prvInsertTimerInActiveList>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d06c      	beq.n	80091f4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800911a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800911c:	6a1b      	ldr	r3, [r3, #32]
 800911e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009120:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009124:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009128:	f003 0304 	and.w	r3, r3, #4
 800912c:	2b00      	cmp	r3, #0
 800912e:	d061      	beq.n	80091f4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009130:	68ba      	ldr	r2, [r7, #8]
 8009132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009134:	699b      	ldr	r3, [r3, #24]
 8009136:	441a      	add	r2, r3
 8009138:	2300      	movs	r3, #0
 800913a:	9300      	str	r3, [sp, #0]
 800913c:	2300      	movs	r3, #0
 800913e:	2100      	movs	r1, #0
 8009140:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009142:	f7ff fe01 	bl	8008d48 <xTimerGenericCommand>
 8009146:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009148:	6a3b      	ldr	r3, [r7, #32]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d152      	bne.n	80091f4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800914e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009152:	f383 8811 	msr	BASEPRI, r3
 8009156:	f3bf 8f6f 	isb	sy
 800915a:	f3bf 8f4f 	dsb	sy
 800915e:	61bb      	str	r3, [r7, #24]
}
 8009160:	bf00      	nop
 8009162:	bf00      	nop
 8009164:	e7fd      	b.n	8009162 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009168:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800916c:	f023 0301 	bic.w	r3, r3, #1
 8009170:	b2da      	uxtb	r2, r3
 8009172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009174:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009178:	e03d      	b.n	80091f6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800917a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009180:	f043 0301 	orr.w	r3, r3, #1
 8009184:	b2da      	uxtb	r2, r3
 8009186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009188:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800918c:	68ba      	ldr	r2, [r7, #8]
 800918e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009190:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d10b      	bne.n	80091b2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800919a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	617b      	str	r3, [r7, #20]
}
 80091ac:	bf00      	nop
 80091ae:	bf00      	nop
 80091b0:	e7fd      	b.n	80091ae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80091b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b4:	699a      	ldr	r2, [r3, #24]
 80091b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b8:	18d1      	adds	r1, r2, r3
 80091ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091c0:	f7ff ff04 	bl	8008fcc <prvInsertTimerInActiveList>
					break;
 80091c4:	e017      	b.n	80091f6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80091c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091cc:	f003 0302 	and.w	r3, r3, #2
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d103      	bne.n	80091dc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80091d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091d6:	f000 fccb 	bl	8009b70 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80091da:	e00c      	b.n	80091f6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091e2:	f023 0301 	bic.w	r3, r3, #1
 80091e6:	b2da      	uxtb	r2, r3
 80091e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80091ee:	e002      	b.n	80091f6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80091f0:	bf00      	nop
 80091f2:	e000      	b.n	80091f6 <prvProcessReceivedCommands+0x1a6>
					break;
 80091f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80091f6:	4b08      	ldr	r3, [pc, #32]	@ (8009218 <prvProcessReceivedCommands+0x1c8>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	1d39      	adds	r1, r7, #4
 80091fc:	2200      	movs	r2, #0
 80091fe:	4618      	mov	r0, r3
 8009200:	f7fe fa20 	bl	8007644 <xQueueReceive>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	f47f af26 	bne.w	8009058 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800920c:	bf00      	nop
 800920e:	bf00      	nop
 8009210:	3730      	adds	r7, #48	@ 0x30
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	24001000 	.word	0x24001000

0800921c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b088      	sub	sp, #32
 8009220:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009222:	e049      	b.n	80092b8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009224:	4b2e      	ldr	r3, [pc, #184]	@ (80092e0 <prvSwitchTimerLists+0xc4>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800922e:	4b2c      	ldr	r3, [pc, #176]	@ (80092e0 <prvSwitchTimerLists+0xc4>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	3304      	adds	r3, #4
 800923c:	4618      	mov	r0, r3
 800923e:	f7fd ff2d 	bl	800709c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6a1b      	ldr	r3, [r3, #32]
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009250:	f003 0304 	and.w	r3, r3, #4
 8009254:	2b00      	cmp	r3, #0
 8009256:	d02f      	beq.n	80092b8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	693a      	ldr	r2, [r7, #16]
 800925e:	4413      	add	r3, r2
 8009260:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	429a      	cmp	r2, r3
 8009268:	d90e      	bls.n	8009288 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	68ba      	ldr	r2, [r7, #8]
 800926e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009276:	4b1a      	ldr	r3, [pc, #104]	@ (80092e0 <prvSwitchTimerLists+0xc4>)
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	3304      	adds	r3, #4
 800927e:	4619      	mov	r1, r3
 8009280:	4610      	mov	r0, r2
 8009282:	f7fd fed2 	bl	800702a <vListInsert>
 8009286:	e017      	b.n	80092b8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009288:	2300      	movs	r3, #0
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	2300      	movs	r3, #0
 800928e:	693a      	ldr	r2, [r7, #16]
 8009290:	2100      	movs	r1, #0
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f7ff fd58 	bl	8008d48 <xTimerGenericCommand>
 8009298:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10b      	bne.n	80092b8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a4:	f383 8811 	msr	BASEPRI, r3
 80092a8:	f3bf 8f6f 	isb	sy
 80092ac:	f3bf 8f4f 	dsb	sy
 80092b0:	603b      	str	r3, [r7, #0]
}
 80092b2:	bf00      	nop
 80092b4:	bf00      	nop
 80092b6:	e7fd      	b.n	80092b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80092b8:	4b09      	ldr	r3, [pc, #36]	@ (80092e0 <prvSwitchTimerLists+0xc4>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1b0      	bne.n	8009224 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80092c2:	4b07      	ldr	r3, [pc, #28]	@ (80092e0 <prvSwitchTimerLists+0xc4>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80092c8:	4b06      	ldr	r3, [pc, #24]	@ (80092e4 <prvSwitchTimerLists+0xc8>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a04      	ldr	r2, [pc, #16]	@ (80092e0 <prvSwitchTimerLists+0xc4>)
 80092ce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80092d0:	4a04      	ldr	r2, [pc, #16]	@ (80092e4 <prvSwitchTimerLists+0xc8>)
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	6013      	str	r3, [r2, #0]
}
 80092d6:	bf00      	nop
 80092d8:	3718      	adds	r7, #24
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	24000ff8 	.word	0x24000ff8
 80092e4:	24000ffc 	.word	0x24000ffc

080092e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80092ee:	f000 f96b 	bl	80095c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80092f2:	4b15      	ldr	r3, [pc, #84]	@ (8009348 <prvCheckForValidListAndQueue+0x60>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d120      	bne.n	800933c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80092fa:	4814      	ldr	r0, [pc, #80]	@ (800934c <prvCheckForValidListAndQueue+0x64>)
 80092fc:	f7fd fe44 	bl	8006f88 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009300:	4813      	ldr	r0, [pc, #76]	@ (8009350 <prvCheckForValidListAndQueue+0x68>)
 8009302:	f7fd fe41 	bl	8006f88 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009306:	4b13      	ldr	r3, [pc, #76]	@ (8009354 <prvCheckForValidListAndQueue+0x6c>)
 8009308:	4a10      	ldr	r2, [pc, #64]	@ (800934c <prvCheckForValidListAndQueue+0x64>)
 800930a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800930c:	4b12      	ldr	r3, [pc, #72]	@ (8009358 <prvCheckForValidListAndQueue+0x70>)
 800930e:	4a10      	ldr	r2, [pc, #64]	@ (8009350 <prvCheckForValidListAndQueue+0x68>)
 8009310:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009312:	2300      	movs	r3, #0
 8009314:	9300      	str	r3, [sp, #0]
 8009316:	4b11      	ldr	r3, [pc, #68]	@ (800935c <prvCheckForValidListAndQueue+0x74>)
 8009318:	4a11      	ldr	r2, [pc, #68]	@ (8009360 <prvCheckForValidListAndQueue+0x78>)
 800931a:	2110      	movs	r1, #16
 800931c:	200a      	movs	r0, #10
 800931e:	f7fd ff51 	bl	80071c4 <xQueueGenericCreateStatic>
 8009322:	4603      	mov	r3, r0
 8009324:	4a08      	ldr	r2, [pc, #32]	@ (8009348 <prvCheckForValidListAndQueue+0x60>)
 8009326:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009328:	4b07      	ldr	r3, [pc, #28]	@ (8009348 <prvCheckForValidListAndQueue+0x60>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d005      	beq.n	800933c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009330:	4b05      	ldr	r3, [pc, #20]	@ (8009348 <prvCheckForValidListAndQueue+0x60>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	490b      	ldr	r1, [pc, #44]	@ (8009364 <prvCheckForValidListAndQueue+0x7c>)
 8009336:	4618      	mov	r0, r3
 8009338:	f7fe fb76 	bl	8007a28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800933c:	f000 f976 	bl	800962c <vPortExitCritical>
}
 8009340:	bf00      	nop
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	24001000 	.word	0x24001000
 800934c:	24000fd0 	.word	0x24000fd0
 8009350:	24000fe4 	.word	0x24000fe4
 8009354:	24000ff8 	.word	0x24000ff8
 8009358:	24000ffc 	.word	0x24000ffc
 800935c:	240010ac 	.word	0x240010ac
 8009360:	2400100c 	.word	0x2400100c
 8009364:	0800e4d0 	.word	0x0800e4d0

08009368 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	3b04      	subs	r3, #4
 8009378:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009380:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	3b04      	subs	r3, #4
 8009386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	f023 0201 	bic.w	r2, r3, #1
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	3b04      	subs	r3, #4
 8009396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009398:	4a0c      	ldr	r2, [pc, #48]	@ (80093cc <pxPortInitialiseStack+0x64>)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	3b14      	subs	r3, #20
 80093a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	3b04      	subs	r3, #4
 80093ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f06f 0202 	mvn.w	r2, #2
 80093b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	3b20      	subs	r3, #32
 80093bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80093be:	68fb      	ldr	r3, [r7, #12]
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3714      	adds	r7, #20
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr
 80093cc:	080093d1 	.word	0x080093d1

080093d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80093d6:	2300      	movs	r3, #0
 80093d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80093da:	4b13      	ldr	r3, [pc, #76]	@ (8009428 <prvTaskExitError+0x58>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e2:	d00b      	beq.n	80093fc <prvTaskExitError+0x2c>
	__asm volatile
 80093e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e8:	f383 8811 	msr	BASEPRI, r3
 80093ec:	f3bf 8f6f 	isb	sy
 80093f0:	f3bf 8f4f 	dsb	sy
 80093f4:	60fb      	str	r3, [r7, #12]
}
 80093f6:	bf00      	nop
 80093f8:	bf00      	nop
 80093fa:	e7fd      	b.n	80093f8 <prvTaskExitError+0x28>
	__asm volatile
 80093fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009400:	f383 8811 	msr	BASEPRI, r3
 8009404:	f3bf 8f6f 	isb	sy
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	60bb      	str	r3, [r7, #8]
}
 800940e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009410:	bf00      	nop
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d0fc      	beq.n	8009412 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009418:	bf00      	nop
 800941a:	bf00      	nop
 800941c:	3714      	adds	r7, #20
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	24000010 	.word	0x24000010
 800942c:	00000000 	.word	0x00000000

08009430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009430:	4b07      	ldr	r3, [pc, #28]	@ (8009450 <pxCurrentTCBConst2>)
 8009432:	6819      	ldr	r1, [r3, #0]
 8009434:	6808      	ldr	r0, [r1, #0]
 8009436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800943a:	f380 8809 	msr	PSP, r0
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f04f 0000 	mov.w	r0, #0
 8009446:	f380 8811 	msr	BASEPRI, r0
 800944a:	4770      	bx	lr
 800944c:	f3af 8000 	nop.w

08009450 <pxCurrentTCBConst2>:
 8009450:	24000ad0 	.word	0x24000ad0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009454:	bf00      	nop
 8009456:	bf00      	nop

08009458 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009458:	4808      	ldr	r0, [pc, #32]	@ (800947c <prvPortStartFirstTask+0x24>)
 800945a:	6800      	ldr	r0, [r0, #0]
 800945c:	6800      	ldr	r0, [r0, #0]
 800945e:	f380 8808 	msr	MSP, r0
 8009462:	f04f 0000 	mov.w	r0, #0
 8009466:	f380 8814 	msr	CONTROL, r0
 800946a:	b662      	cpsie	i
 800946c:	b661      	cpsie	f
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	f3bf 8f6f 	isb	sy
 8009476:	df00      	svc	0
 8009478:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800947a:	bf00      	nop
 800947c:	e000ed08 	.word	0xe000ed08

08009480 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b086      	sub	sp, #24
 8009484:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009486:	4b47      	ldr	r3, [pc, #284]	@ (80095a4 <xPortStartScheduler+0x124>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a47      	ldr	r2, [pc, #284]	@ (80095a8 <xPortStartScheduler+0x128>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d10b      	bne.n	80094a8 <xPortStartScheduler+0x28>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	613b      	str	r3, [r7, #16]
}
 80094a2:	bf00      	nop
 80094a4:	bf00      	nop
 80094a6:	e7fd      	b.n	80094a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80094a8:	4b3e      	ldr	r3, [pc, #248]	@ (80095a4 <xPortStartScheduler+0x124>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a3f      	ldr	r2, [pc, #252]	@ (80095ac <xPortStartScheduler+0x12c>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d10b      	bne.n	80094ca <xPortStartScheduler+0x4a>
	__asm volatile
 80094b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b6:	f383 8811 	msr	BASEPRI, r3
 80094ba:	f3bf 8f6f 	isb	sy
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	60fb      	str	r3, [r7, #12]
}
 80094c4:	bf00      	nop
 80094c6:	bf00      	nop
 80094c8:	e7fd      	b.n	80094c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80094ca:	4b39      	ldr	r3, [pc, #228]	@ (80095b0 <xPortStartScheduler+0x130>)
 80094cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	22ff      	movs	r2, #255	@ 0xff
 80094da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80094e4:	78fb      	ldrb	r3, [r7, #3]
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80094ec:	b2da      	uxtb	r2, r3
 80094ee:	4b31      	ldr	r3, [pc, #196]	@ (80095b4 <xPortStartScheduler+0x134>)
 80094f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80094f2:	4b31      	ldr	r3, [pc, #196]	@ (80095b8 <xPortStartScheduler+0x138>)
 80094f4:	2207      	movs	r2, #7
 80094f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094f8:	e009      	b.n	800950e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80094fa:	4b2f      	ldr	r3, [pc, #188]	@ (80095b8 <xPortStartScheduler+0x138>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3b01      	subs	r3, #1
 8009500:	4a2d      	ldr	r2, [pc, #180]	@ (80095b8 <xPortStartScheduler+0x138>)
 8009502:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009504:	78fb      	ldrb	r3, [r7, #3]
 8009506:	b2db      	uxtb	r3, r3
 8009508:	005b      	lsls	r3, r3, #1
 800950a:	b2db      	uxtb	r3, r3
 800950c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	b2db      	uxtb	r3, r3
 8009512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009516:	2b80      	cmp	r3, #128	@ 0x80
 8009518:	d0ef      	beq.n	80094fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800951a:	4b27      	ldr	r3, [pc, #156]	@ (80095b8 <xPortStartScheduler+0x138>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f1c3 0307 	rsb	r3, r3, #7
 8009522:	2b04      	cmp	r3, #4
 8009524:	d00b      	beq.n	800953e <xPortStartScheduler+0xbe>
	__asm volatile
 8009526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952a:	f383 8811 	msr	BASEPRI, r3
 800952e:	f3bf 8f6f 	isb	sy
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	60bb      	str	r3, [r7, #8]
}
 8009538:	bf00      	nop
 800953a:	bf00      	nop
 800953c:	e7fd      	b.n	800953a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800953e:	4b1e      	ldr	r3, [pc, #120]	@ (80095b8 <xPortStartScheduler+0x138>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	021b      	lsls	r3, r3, #8
 8009544:	4a1c      	ldr	r2, [pc, #112]	@ (80095b8 <xPortStartScheduler+0x138>)
 8009546:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009548:	4b1b      	ldr	r3, [pc, #108]	@ (80095b8 <xPortStartScheduler+0x138>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009550:	4a19      	ldr	r2, [pc, #100]	@ (80095b8 <xPortStartScheduler+0x138>)
 8009552:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	b2da      	uxtb	r2, r3
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800955c:	4b17      	ldr	r3, [pc, #92]	@ (80095bc <xPortStartScheduler+0x13c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a16      	ldr	r2, [pc, #88]	@ (80095bc <xPortStartScheduler+0x13c>)
 8009562:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009566:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009568:	4b14      	ldr	r3, [pc, #80]	@ (80095bc <xPortStartScheduler+0x13c>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a13      	ldr	r2, [pc, #76]	@ (80095bc <xPortStartScheduler+0x13c>)
 800956e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009572:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009574:	f000 f9a6 	bl	80098c4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009578:	4b11      	ldr	r3, [pc, #68]	@ (80095c0 <xPortStartScheduler+0x140>)
 800957a:	2200      	movs	r2, #0
 800957c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800957e:	f000 f9dd 	bl	800993c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009582:	4b10      	ldr	r3, [pc, #64]	@ (80095c4 <xPortStartScheduler+0x144>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a0f      	ldr	r2, [pc, #60]	@ (80095c4 <xPortStartScheduler+0x144>)
 8009588:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800958c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800958e:	f7ff ff63 	bl	8009458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009592:	f7fe fee1 	bl	8008358 <vTaskSwitchContext>
	prvTaskExitError();
 8009596:	f7ff ff1b 	bl	80093d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800959a:	2300      	movs	r3, #0
}
 800959c:	4618      	mov	r0, r3
 800959e:	3718      	adds	r7, #24
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	e000ed00 	.word	0xe000ed00
 80095a8:	410fc271 	.word	0x410fc271
 80095ac:	410fc270 	.word	0x410fc270
 80095b0:	e000e400 	.word	0xe000e400
 80095b4:	24001108 	.word	0x24001108
 80095b8:	2400110c 	.word	0x2400110c
 80095bc:	e000ed20 	.word	0xe000ed20
 80095c0:	24000010 	.word	0x24000010
 80095c4:	e000ef34 	.word	0xe000ef34

080095c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
	__asm volatile
 80095ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d2:	f383 8811 	msr	BASEPRI, r3
 80095d6:	f3bf 8f6f 	isb	sy
 80095da:	f3bf 8f4f 	dsb	sy
 80095de:	607b      	str	r3, [r7, #4]
}
 80095e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80095e2:	4b10      	ldr	r3, [pc, #64]	@ (8009624 <vPortEnterCritical+0x5c>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	3301      	adds	r3, #1
 80095e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009624 <vPortEnterCritical+0x5c>)
 80095ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80095ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009624 <vPortEnterCritical+0x5c>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d110      	bne.n	8009616 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80095f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009628 <vPortEnterCritical+0x60>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00b      	beq.n	8009616 <vPortEnterCritical+0x4e>
	__asm volatile
 80095fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009602:	f383 8811 	msr	BASEPRI, r3
 8009606:	f3bf 8f6f 	isb	sy
 800960a:	f3bf 8f4f 	dsb	sy
 800960e:	603b      	str	r3, [r7, #0]
}
 8009610:	bf00      	nop
 8009612:	bf00      	nop
 8009614:	e7fd      	b.n	8009612 <vPortEnterCritical+0x4a>
	}
}
 8009616:	bf00      	nop
 8009618:	370c      	adds	r7, #12
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop
 8009624:	24000010 	.word	0x24000010
 8009628:	e000ed04 	.word	0xe000ed04

0800962c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800962c:	b480      	push	{r7}
 800962e:	b083      	sub	sp, #12
 8009630:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009632:	4b12      	ldr	r3, [pc, #72]	@ (800967c <vPortExitCritical+0x50>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10b      	bne.n	8009652 <vPortExitCritical+0x26>
	__asm volatile
 800963a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963e:	f383 8811 	msr	BASEPRI, r3
 8009642:	f3bf 8f6f 	isb	sy
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	607b      	str	r3, [r7, #4]
}
 800964c:	bf00      	nop
 800964e:	bf00      	nop
 8009650:	e7fd      	b.n	800964e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009652:	4b0a      	ldr	r3, [pc, #40]	@ (800967c <vPortExitCritical+0x50>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	3b01      	subs	r3, #1
 8009658:	4a08      	ldr	r2, [pc, #32]	@ (800967c <vPortExitCritical+0x50>)
 800965a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800965c:	4b07      	ldr	r3, [pc, #28]	@ (800967c <vPortExitCritical+0x50>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d105      	bne.n	8009670 <vPortExitCritical+0x44>
 8009664:	2300      	movs	r3, #0
 8009666:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	f383 8811 	msr	BASEPRI, r3
}
 800966e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009670:	bf00      	nop
 8009672:	370c      	adds	r7, #12
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr
 800967c:	24000010 	.word	0x24000010

08009680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009680:	f3ef 8009 	mrs	r0, PSP
 8009684:	f3bf 8f6f 	isb	sy
 8009688:	4b15      	ldr	r3, [pc, #84]	@ (80096e0 <pxCurrentTCBConst>)
 800968a:	681a      	ldr	r2, [r3, #0]
 800968c:	f01e 0f10 	tst.w	lr, #16
 8009690:	bf08      	it	eq
 8009692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800969a:	6010      	str	r0, [r2, #0]
 800969c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80096a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80096a4:	f380 8811 	msr	BASEPRI, r0
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	f3bf 8f6f 	isb	sy
 80096b0:	f7fe fe52 	bl	8008358 <vTaskSwitchContext>
 80096b4:	f04f 0000 	mov.w	r0, #0
 80096b8:	f380 8811 	msr	BASEPRI, r0
 80096bc:	bc09      	pop	{r0, r3}
 80096be:	6819      	ldr	r1, [r3, #0]
 80096c0:	6808      	ldr	r0, [r1, #0]
 80096c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c6:	f01e 0f10 	tst.w	lr, #16
 80096ca:	bf08      	it	eq
 80096cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80096d0:	f380 8809 	msr	PSP, r0
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	f3af 8000 	nop.w

080096e0 <pxCurrentTCBConst>:
 80096e0:	24000ad0 	.word	0x24000ad0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80096e4:	bf00      	nop
 80096e6:	bf00      	nop

080096e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b082      	sub	sp, #8
 80096ec:	af00      	add	r7, sp, #0
	__asm volatile
 80096ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f2:	f383 8811 	msr	BASEPRI, r3
 80096f6:	f3bf 8f6f 	isb	sy
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	607b      	str	r3, [r7, #4]
}
 8009700:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009702:	f7fe fd6f 	bl	80081e4 <xTaskIncrementTick>
 8009706:	4603      	mov	r3, r0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d003      	beq.n	8009714 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800970c:	4b06      	ldr	r3, [pc, #24]	@ (8009728 <xPortSysTickHandler+0x40>)
 800970e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009712:	601a      	str	r2, [r3, #0]
 8009714:	2300      	movs	r3, #0
 8009716:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	f383 8811 	msr	BASEPRI, r3
}
 800971e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009720:	bf00      	nop
 8009722:	3708      	adds	r7, #8
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}
 8009728:	e000ed04 	.word	0xe000ed04

0800972c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800972c:	b580      	push	{r7, lr}
 800972e:	b088      	sub	sp, #32
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8009734:	4b5d      	ldr	r3, [pc, #372]	@ (80098ac <vPortSuppressTicksAndSleep+0x180>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	429a      	cmp	r2, r3
 800973c:	d902      	bls.n	8009744 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800973e:	4b5b      	ldr	r3, [pc, #364]	@ (80098ac <vPortSuppressTicksAndSleep+0x180>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8009744:	4b5a      	ldr	r3, [pc, #360]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a59      	ldr	r2, [pc, #356]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 800974a:	f023 0301 	bic.w	r3, r3, #1
 800974e:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8009750:	4b58      	ldr	r3, [pc, #352]	@ (80098b4 <vPortSuppressTicksAndSleep+0x188>)
 8009752:	681a      	ldr	r2, [r3, #0]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	3b01      	subs	r3, #1
 8009758:	4957      	ldr	r1, [pc, #348]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 800975a:	6809      	ldr	r1, [r1, #0]
 800975c:	fb01 f303 	mul.w	r3, r1, r3
 8009760:	4413      	add	r3, r2
 8009762:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 8009764:	4b55      	ldr	r3, [pc, #340]	@ (80098bc <vPortSuppressTicksAndSleep+0x190>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	69fa      	ldr	r2, [r7, #28]
 800976a:	429a      	cmp	r2, r3
 800976c:	d904      	bls.n	8009778 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800976e:	4b53      	ldr	r3, [pc, #332]	@ (80098bc <vPortSuppressTicksAndSleep+0x190>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	69fa      	ldr	r2, [r7, #28]
 8009774:	1ad3      	subs	r3, r2, r3
 8009776:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 8009778:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800977a:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800977e:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8009782:	f7fe ffcd 	bl	8008720 <eTaskConfirmSleepModeStatus>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d110      	bne.n	80097ae <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800978c:	4b49      	ldr	r3, [pc, #292]	@ (80098b4 <vPortSuppressTicksAndSleep+0x188>)
 800978e:	4a4c      	ldr	r2, [pc, #304]	@ (80098c0 <vPortSuppressTicksAndSleep+0x194>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8009794:	4b46      	ldr	r3, [pc, #280]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a45      	ldr	r2, [pc, #276]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 800979a:	f043 0301 	orr.w	r3, r3, #1
 800979e:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80097a0:	4b45      	ldr	r3, [pc, #276]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4a46      	ldr	r2, [pc, #280]	@ (80098c0 <vPortSuppressTicksAndSleep+0x194>)
 80097a6:	3b01      	subs	r3, #1
 80097a8:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 80097aa:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 80097ac:	e079      	b.n	80098a2 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 80097ae:	4a44      	ldr	r2, [pc, #272]	@ (80098c0 <vPortSuppressTicksAndSleep+0x194>)
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80097b4:	4b3f      	ldr	r3, [pc, #252]	@ (80098b4 <vPortSuppressTicksAndSleep+0x188>)
 80097b6:	2200      	movs	r2, #0
 80097b8:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80097ba:	4b3d      	ldr	r3, [pc, #244]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4a3c      	ldr	r2, [pc, #240]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 80097c0:	f043 0301 	orr.w	r3, r3, #1
 80097c4:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 80097ca:	2300      	movs	r3, #0
 80097cc:	613b      	str	r3, [r7, #16]
 80097ce:	6938      	ldr	r0, [r7, #16]
 80097d0:	f7f7 f952 	bl	8000a78 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d004      	beq.n	80097e4 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 80097da:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 80097de:	bf30      	wfi
				__asm volatile( "isb" );
 80097e0:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f7f7 f951 	bl	8000a8c <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 80097ea:	b662      	cpsie	i
			__asm volatile( "dsb" );
 80097ec:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 80097f0:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 80097f4:	b672      	cpsid	i
			__asm volatile( "dsb" );
 80097f6:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 80097fa:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 80097fe:	4b2c      	ldr	r3, [pc, #176]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 8009800:	2206      	movs	r2, #6
 8009802:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8009804:	4b2a      	ldr	r3, [pc, #168]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800980c:	2b00      	cmp	r3, #0
 800980e:	d01d      	beq.n	800984c <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8009810:	4b29      	ldr	r3, [pc, #164]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	4b27      	ldr	r3, [pc, #156]	@ (80098b4 <vPortSuppressTicksAndSleep+0x188>)
 8009816:	6819      	ldr	r1, [r3, #0]
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	1acb      	subs	r3, r1, r3
 800981c:	4413      	add	r3, r2
 800981e:	3b01      	subs	r3, #1
 8009820:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8009822:	4b26      	ldr	r3, [pc, #152]	@ (80098bc <vPortSuppressTicksAndSleep+0x190>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	697a      	ldr	r2, [r7, #20]
 8009828:	429a      	cmp	r2, r3
 800982a:	d304      	bcc.n	8009836 <vPortSuppressTicksAndSleep+0x10a>
 800982c:	4b22      	ldr	r3, [pc, #136]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	429a      	cmp	r2, r3
 8009834:	d903      	bls.n	800983e <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8009836:	4b20      	ldr	r3, [pc, #128]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	3b01      	subs	r3, #1
 800983c:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800983e:	4a20      	ldr	r2, [pc, #128]	@ (80098c0 <vPortSuppressTicksAndSleep+0x194>)
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	3b01      	subs	r3, #1
 8009848:	61bb      	str	r3, [r7, #24]
 800984a:	e018      	b.n	800987e <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800984c:	4b1a      	ldr	r3, [pc, #104]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	fb03 f202 	mul.w	r2, r3, r2
 8009856:	4b17      	ldr	r3, [pc, #92]	@ (80098b4 <vPortSuppressTicksAndSleep+0x188>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	1ad3      	subs	r3, r2, r3
 800985c:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800985e:	4b16      	ldr	r3, [pc, #88]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	68fa      	ldr	r2, [r7, #12]
 8009864:	fbb2 f3f3 	udiv	r3, r2, r3
 8009868:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	3301      	adds	r3, #1
 800986e:	4a12      	ldr	r2, [pc, #72]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 8009870:	6812      	ldr	r2, [r2, #0]
 8009872:	fb03 f202 	mul.w	r2, r3, r2
 8009876:	4912      	ldr	r1, [pc, #72]	@ (80098c0 <vPortSuppressTicksAndSleep+0x194>)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800987e:	4b0d      	ldr	r3, [pc, #52]	@ (80098b4 <vPortSuppressTicksAndSleep+0x188>)
 8009880:	2200      	movs	r2, #0
 8009882:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8009884:	4b0a      	ldr	r3, [pc, #40]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a09      	ldr	r2, [pc, #36]	@ (80098b0 <vPortSuppressTicksAndSleep+0x184>)
 800988a:	f043 0301 	orr.w	r3, r3, #1
 800988e:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 8009890:	69b8      	ldr	r0, [r7, #24]
 8009892:	f7fe fc7f 	bl	8008194 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8009896:	4b08      	ldr	r3, [pc, #32]	@ (80098b8 <vPortSuppressTicksAndSleep+0x18c>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a09      	ldr	r2, [pc, #36]	@ (80098c0 <vPortSuppressTicksAndSleep+0x194>)
 800989c:	3b01      	subs	r3, #1
 800989e:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 80098a0:	b662      	cpsie	i
	}
 80098a2:	bf00      	nop
 80098a4:	3720      	adds	r7, #32
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	24001100 	.word	0x24001100
 80098b0:	e000e010 	.word	0xe000e010
 80098b4:	e000e018 	.word	0xe000e018
 80098b8:	240010fc 	.word	0x240010fc
 80098bc:	24001104 	.word	0x24001104
 80098c0:	e000e014 	.word	0xe000e014

080098c4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098c4:	b480      	push	{r7}
 80098c6:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 80098c8:	4b14      	ldr	r3, [pc, #80]	@ (800991c <vPortSetupTimerInterrupt+0x58>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a14      	ldr	r2, [pc, #80]	@ (8009920 <vPortSetupTimerInterrupt+0x5c>)
 80098ce:	fba2 2303 	umull	r2, r3, r2, r3
 80098d2:	099b      	lsrs	r3, r3, #6
 80098d4:	4a13      	ldr	r2, [pc, #76]	@ (8009924 <vPortSetupTimerInterrupt+0x60>)
 80098d6:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 80098d8:	4b12      	ldr	r3, [pc, #72]	@ (8009924 <vPortSetupTimerInterrupt+0x60>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80098e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80098e4:	4a10      	ldr	r2, [pc, #64]	@ (8009928 <vPortSetupTimerInterrupt+0x64>)
 80098e6:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 80098e8:	4b10      	ldr	r3, [pc, #64]	@ (800992c <vPortSetupTimerInterrupt+0x68>)
 80098ea:	222d      	movs	r2, #45	@ 0x2d
 80098ec:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098ee:	4b10      	ldr	r3, [pc, #64]	@ (8009930 <vPortSetupTimerInterrupt+0x6c>)
 80098f0:	2200      	movs	r2, #0
 80098f2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009934 <vPortSetupTimerInterrupt+0x70>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098fa:	4b08      	ldr	r3, [pc, #32]	@ (800991c <vPortSetupTimerInterrupt+0x58>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a08      	ldr	r2, [pc, #32]	@ (8009920 <vPortSetupTimerInterrupt+0x5c>)
 8009900:	fba2 2303 	umull	r2, r3, r2, r3
 8009904:	099b      	lsrs	r3, r3, #6
 8009906:	4a0c      	ldr	r2, [pc, #48]	@ (8009938 <vPortSetupTimerInterrupt+0x74>)
 8009908:	3b01      	subs	r3, #1
 800990a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800990c:	4b08      	ldr	r3, [pc, #32]	@ (8009930 <vPortSetupTimerInterrupt+0x6c>)
 800990e:	2207      	movs	r2, #7
 8009910:	601a      	str	r2, [r3, #0]
}
 8009912:	bf00      	nop
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr
 800991c:	24000000 	.word	0x24000000
 8009920:	10624dd3 	.word	0x10624dd3
 8009924:	240010fc 	.word	0x240010fc
 8009928:	24001100 	.word	0x24001100
 800992c:	24001104 	.word	0x24001104
 8009930:	e000e010 	.word	0xe000e010
 8009934:	e000e018 	.word	0xe000e018
 8009938:	e000e014 	.word	0xe000e014

0800993c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800993c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800994c <vPortEnableVFP+0x10>
 8009940:	6801      	ldr	r1, [r0, #0]
 8009942:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009946:	6001      	str	r1, [r0, #0]
 8009948:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800994a:	bf00      	nop
 800994c:	e000ed88 	.word	0xe000ed88

08009950 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009950:	b480      	push	{r7}
 8009952:	b085      	sub	sp, #20
 8009954:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009956:	f3ef 8305 	mrs	r3, IPSR
 800995a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2b0f      	cmp	r3, #15
 8009960:	d915      	bls.n	800998e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009962:	4a18      	ldr	r2, [pc, #96]	@ (80099c4 <vPortValidateInterruptPriority+0x74>)
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	4413      	add	r3, r2
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800996c:	4b16      	ldr	r3, [pc, #88]	@ (80099c8 <vPortValidateInterruptPriority+0x78>)
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	7afa      	ldrb	r2, [r7, #11]
 8009972:	429a      	cmp	r2, r3
 8009974:	d20b      	bcs.n	800998e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800997a:	f383 8811 	msr	BASEPRI, r3
 800997e:	f3bf 8f6f 	isb	sy
 8009982:	f3bf 8f4f 	dsb	sy
 8009986:	607b      	str	r3, [r7, #4]
}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	e7fd      	b.n	800998a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800998e:	4b0f      	ldr	r3, [pc, #60]	@ (80099cc <vPortValidateInterruptPriority+0x7c>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009996:	4b0e      	ldr	r3, [pc, #56]	@ (80099d0 <vPortValidateInterruptPriority+0x80>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	429a      	cmp	r2, r3
 800999c:	d90b      	bls.n	80099b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800999e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a2:	f383 8811 	msr	BASEPRI, r3
 80099a6:	f3bf 8f6f 	isb	sy
 80099aa:	f3bf 8f4f 	dsb	sy
 80099ae:	603b      	str	r3, [r7, #0]
}
 80099b0:	bf00      	nop
 80099b2:	bf00      	nop
 80099b4:	e7fd      	b.n	80099b2 <vPortValidateInterruptPriority+0x62>
	}
 80099b6:	bf00      	nop
 80099b8:	3714      	adds	r7, #20
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	e000e3f0 	.word	0xe000e3f0
 80099c8:	24001108 	.word	0x24001108
 80099cc:	e000ed0c 	.word	0xe000ed0c
 80099d0:	2400110c 	.word	0x2400110c

080099d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b08a      	sub	sp, #40	@ 0x28
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80099dc:	2300      	movs	r3, #0
 80099de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80099e0:	f7fe fae4 	bl	8007fac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80099e4:	4b5c      	ldr	r3, [pc, #368]	@ (8009b58 <pvPortMalloc+0x184>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d101      	bne.n	80099f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80099ec:	f000 f924 	bl	8009c38 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80099f0:	4b5a      	ldr	r3, [pc, #360]	@ (8009b5c <pvPortMalloc+0x188>)
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4013      	ands	r3, r2
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f040 8095 	bne.w	8009b28 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d01e      	beq.n	8009a42 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009a04:	2208      	movs	r2, #8
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4413      	add	r3, r2
 8009a0a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f003 0307 	and.w	r3, r3, #7
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d015      	beq.n	8009a42 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f023 0307 	bic.w	r3, r3, #7
 8009a1c:	3308      	adds	r3, #8
 8009a1e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f003 0307 	and.w	r3, r3, #7
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00b      	beq.n	8009a42 <pvPortMalloc+0x6e>
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	617b      	str	r3, [r7, #20]
}
 8009a3c:	bf00      	nop
 8009a3e:	bf00      	nop
 8009a40:	e7fd      	b.n	8009a3e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d06f      	beq.n	8009b28 <pvPortMalloc+0x154>
 8009a48:	4b45      	ldr	r3, [pc, #276]	@ (8009b60 <pvPortMalloc+0x18c>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	d86a      	bhi.n	8009b28 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009a52:	4b44      	ldr	r3, [pc, #272]	@ (8009b64 <pvPortMalloc+0x190>)
 8009a54:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009a56:	4b43      	ldr	r3, [pc, #268]	@ (8009b64 <pvPortMalloc+0x190>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a5c:	e004      	b.n	8009a68 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a60:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6a:	685b      	ldr	r3, [r3, #4]
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d903      	bls.n	8009a7a <pvPortMalloc+0xa6>
 8009a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1f1      	bne.n	8009a5e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a7a:	4b37      	ldr	r3, [pc, #220]	@ (8009b58 <pvPortMalloc+0x184>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d051      	beq.n	8009b28 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2208      	movs	r2, #8
 8009a8a:	4413      	add	r3, r2
 8009a8c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a90:	681a      	ldr	r2, [r3, #0]
 8009a92:	6a3b      	ldr	r3, [r7, #32]
 8009a94:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a98:	685a      	ldr	r2, [r3, #4]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	1ad2      	subs	r2, r2, r3
 8009a9e:	2308      	movs	r3, #8
 8009aa0:	005b      	lsls	r3, r3, #1
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d920      	bls.n	8009ae8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	4413      	add	r3, r2
 8009aac:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	f003 0307 	and.w	r3, r3, #7
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00b      	beq.n	8009ad0 <pvPortMalloc+0xfc>
	__asm volatile
 8009ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009abc:	f383 8811 	msr	BASEPRI, r3
 8009ac0:	f3bf 8f6f 	isb	sy
 8009ac4:	f3bf 8f4f 	dsb	sy
 8009ac8:	613b      	str	r3, [r7, #16]
}
 8009aca:	bf00      	nop
 8009acc:	bf00      	nop
 8009ace:	e7fd      	b.n	8009acc <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad2:	685a      	ldr	r2, [r3, #4]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	1ad2      	subs	r2, r2, r3
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009ae2:	69b8      	ldr	r0, [r7, #24]
 8009ae4:	f000 f90a 	bl	8009cfc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8009b60 <pvPortMalloc+0x18c>)
 8009aea:	681a      	ldr	r2, [r3, #0]
 8009aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	1ad3      	subs	r3, r2, r3
 8009af2:	4a1b      	ldr	r2, [pc, #108]	@ (8009b60 <pvPortMalloc+0x18c>)
 8009af4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009af6:	4b1a      	ldr	r3, [pc, #104]	@ (8009b60 <pvPortMalloc+0x18c>)
 8009af8:	681a      	ldr	r2, [r3, #0]
 8009afa:	4b1b      	ldr	r3, [pc, #108]	@ (8009b68 <pvPortMalloc+0x194>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d203      	bcs.n	8009b0a <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009b02:	4b17      	ldr	r3, [pc, #92]	@ (8009b60 <pvPortMalloc+0x18c>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a18      	ldr	r2, [pc, #96]	@ (8009b68 <pvPortMalloc+0x194>)
 8009b08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0c:	685a      	ldr	r2, [r3, #4]
 8009b0e:	4b13      	ldr	r3, [pc, #76]	@ (8009b5c <pvPortMalloc+0x188>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	431a      	orrs	r2, r3
 8009b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009b1e:	4b13      	ldr	r3, [pc, #76]	@ (8009b6c <pvPortMalloc+0x198>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	3301      	adds	r3, #1
 8009b24:	4a11      	ldr	r2, [pc, #68]	@ (8009b6c <pvPortMalloc+0x198>)
 8009b26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009b28:	f7fe fa86 	bl	8008038 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b2c:	69fb      	ldr	r3, [r7, #28]
 8009b2e:	f003 0307 	and.w	r3, r3, #7
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00b      	beq.n	8009b4e <pvPortMalloc+0x17a>
	__asm volatile
 8009b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	60fb      	str	r3, [r7, #12]
}
 8009b48:	bf00      	nop
 8009b4a:	bf00      	nop
 8009b4c:	e7fd      	b.n	8009b4a <pvPortMalloc+0x176>
	return pvReturn;
 8009b4e:	69fb      	ldr	r3, [r7, #28]
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3728      	adds	r7, #40	@ 0x28
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	24004d18 	.word	0x24004d18
 8009b5c:	24004d2c 	.word	0x24004d2c
 8009b60:	24004d1c 	.word	0x24004d1c
 8009b64:	24004d10 	.word	0x24004d10
 8009b68:	24004d20 	.word	0x24004d20
 8009b6c:	24004d24 	.word	0x24004d24

08009b70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b086      	sub	sp, #24
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d04f      	beq.n	8009c22 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b82:	2308      	movs	r3, #8
 8009b84:	425b      	negs	r3, r3
 8009b86:	697a      	ldr	r2, [r7, #20]
 8009b88:	4413      	add	r3, r2
 8009b8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	685a      	ldr	r2, [r3, #4]
 8009b94:	4b25      	ldr	r3, [pc, #148]	@ (8009c2c <vPortFree+0xbc>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4013      	ands	r3, r2
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10b      	bne.n	8009bb6 <vPortFree+0x46>
	__asm volatile
 8009b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba2:	f383 8811 	msr	BASEPRI, r3
 8009ba6:	f3bf 8f6f 	isb	sy
 8009baa:	f3bf 8f4f 	dsb	sy
 8009bae:	60fb      	str	r3, [r7, #12]
}
 8009bb0:	bf00      	nop
 8009bb2:	bf00      	nop
 8009bb4:	e7fd      	b.n	8009bb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d00b      	beq.n	8009bd6 <vPortFree+0x66>
	__asm volatile
 8009bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc2:	f383 8811 	msr	BASEPRI, r3
 8009bc6:	f3bf 8f6f 	isb	sy
 8009bca:	f3bf 8f4f 	dsb	sy
 8009bce:	60bb      	str	r3, [r7, #8]
}
 8009bd0:	bf00      	nop
 8009bd2:	bf00      	nop
 8009bd4:	e7fd      	b.n	8009bd2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	685a      	ldr	r2, [r3, #4]
 8009bda:	4b14      	ldr	r3, [pc, #80]	@ (8009c2c <vPortFree+0xbc>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4013      	ands	r3, r2
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01e      	beq.n	8009c22 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d11a      	bne.n	8009c22 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	685a      	ldr	r2, [r3, #4]
 8009bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8009c2c <vPortFree+0xbc>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	43db      	mvns	r3, r3
 8009bf6:	401a      	ands	r2, r3
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009bfc:	f7fe f9d6 	bl	8007fac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	685a      	ldr	r2, [r3, #4]
 8009c04:	4b0a      	ldr	r3, [pc, #40]	@ (8009c30 <vPortFree+0xc0>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4413      	add	r3, r2
 8009c0a:	4a09      	ldr	r2, [pc, #36]	@ (8009c30 <vPortFree+0xc0>)
 8009c0c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009c0e:	6938      	ldr	r0, [r7, #16]
 8009c10:	f000 f874 	bl	8009cfc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009c14:	4b07      	ldr	r3, [pc, #28]	@ (8009c34 <vPortFree+0xc4>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3301      	adds	r3, #1
 8009c1a:	4a06      	ldr	r2, [pc, #24]	@ (8009c34 <vPortFree+0xc4>)
 8009c1c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009c1e:	f7fe fa0b 	bl	8008038 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009c22:	bf00      	nop
 8009c24:	3718      	adds	r7, #24
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	24004d2c 	.word	0x24004d2c
 8009c30:	24004d1c 	.word	0x24004d1c
 8009c34:	24004d28 	.word	0x24004d28

08009c38 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c3e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009c42:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c44:	4b27      	ldr	r3, [pc, #156]	@ (8009ce4 <prvHeapInit+0xac>)
 8009c46:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f003 0307 	and.w	r3, r3, #7
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d00c      	beq.n	8009c6c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	3307      	adds	r3, #7
 8009c56:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f023 0307 	bic.w	r3, r3, #7
 8009c5e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c60:	68ba      	ldr	r2, [r7, #8]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	1ad3      	subs	r3, r2, r3
 8009c66:	4a1f      	ldr	r2, [pc, #124]	@ (8009ce4 <prvHeapInit+0xac>)
 8009c68:	4413      	add	r3, r2
 8009c6a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c70:	4a1d      	ldr	r2, [pc, #116]	@ (8009ce8 <prvHeapInit+0xb0>)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c76:	4b1c      	ldr	r3, [pc, #112]	@ (8009ce8 <prvHeapInit+0xb0>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	68ba      	ldr	r2, [r7, #8]
 8009c80:	4413      	add	r3, r2
 8009c82:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009c84:	2208      	movs	r2, #8
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	1a9b      	subs	r3, r3, r2
 8009c8a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	f023 0307 	bic.w	r3, r3, #7
 8009c92:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	4a15      	ldr	r2, [pc, #84]	@ (8009cec <prvHeapInit+0xb4>)
 8009c98:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c9a:	4b14      	ldr	r3, [pc, #80]	@ (8009cec <prvHeapInit+0xb4>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ca2:	4b12      	ldr	r3, [pc, #72]	@ (8009cec <prvHeapInit+0xb4>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	1ad2      	subs	r2, r2, r3
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8009cec <prvHeapInit+0xb4>)
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8009cf0 <prvHeapInit+0xb8>)
 8009cc6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	4a09      	ldr	r2, [pc, #36]	@ (8009cf4 <prvHeapInit+0xbc>)
 8009cce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009cd0:	4b09      	ldr	r3, [pc, #36]	@ (8009cf8 <prvHeapInit+0xc0>)
 8009cd2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009cd6:	601a      	str	r2, [r3, #0]
}
 8009cd8:	bf00      	nop
 8009cda:	3714      	adds	r7, #20
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr
 8009ce4:	24001110 	.word	0x24001110
 8009ce8:	24004d10 	.word	0x24004d10
 8009cec:	24004d18 	.word	0x24004d18
 8009cf0:	24004d20 	.word	0x24004d20
 8009cf4:	24004d1c 	.word	0x24004d1c
 8009cf8:	24004d2c 	.word	0x24004d2c

08009cfc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009d04:	4b28      	ldr	r3, [pc, #160]	@ (8009da8 <prvInsertBlockIntoFreeList+0xac>)
 8009d06:	60fb      	str	r3, [r7, #12]
 8009d08:	e002      	b.n	8009d10 <prvInsertBlockIntoFreeList+0x14>
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	60fb      	str	r3, [r7, #12]
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	687a      	ldr	r2, [r7, #4]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d8f7      	bhi.n	8009d0a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	4413      	add	r3, r2
 8009d26:	687a      	ldr	r2, [r7, #4]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d108      	bne.n	8009d3e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	685a      	ldr	r2, [r3, #4]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	441a      	add	r2, r3
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	68ba      	ldr	r2, [r7, #8]
 8009d48:	441a      	add	r2, r3
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d118      	bne.n	8009d84 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	4b15      	ldr	r3, [pc, #84]	@ (8009dac <prvInsertBlockIntoFreeList+0xb0>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d00d      	beq.n	8009d7a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	685a      	ldr	r2, [r3, #4]
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	441a      	add	r2, r3
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	601a      	str	r2, [r3, #0]
 8009d78:	e008      	b.n	8009d8c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8009dac <prvInsertBlockIntoFreeList+0xb0>)
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	601a      	str	r2, [r3, #0]
 8009d82:	e003      	b.n	8009d8c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681a      	ldr	r2, [r3, #0]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d002      	beq.n	8009d9a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d9a:	bf00      	nop
 8009d9c:	3714      	adds	r7, #20
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr
 8009da6:	bf00      	nop
 8009da8:	24004d10 	.word	0x24004d10
 8009dac:	24004d18 	.word	0x24004d18

08009db0 <abort>:
 8009db0:	b508      	push	{r3, lr}
 8009db2:	2006      	movs	r0, #6
 8009db4:	f001 f988 	bl	800b0c8 <raise>
 8009db8:	2001      	movs	r0, #1
 8009dba:	f7f7 f903 	bl	8000fc4 <_exit>
	...

08009dc0 <__assert_func>:
 8009dc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dc2:	4614      	mov	r4, r2
 8009dc4:	461a      	mov	r2, r3
 8009dc6:	4b09      	ldr	r3, [pc, #36]	@ (8009dec <__assert_func+0x2c>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	4605      	mov	r5, r0
 8009dcc:	68d8      	ldr	r0, [r3, #12]
 8009dce:	b954      	cbnz	r4, 8009de6 <__assert_func+0x26>
 8009dd0:	4b07      	ldr	r3, [pc, #28]	@ (8009df0 <__assert_func+0x30>)
 8009dd2:	461c      	mov	r4, r3
 8009dd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009dd8:	9100      	str	r1, [sp, #0]
 8009dda:	462b      	mov	r3, r5
 8009ddc:	4905      	ldr	r1, [pc, #20]	@ (8009df4 <__assert_func+0x34>)
 8009dde:	f000 ffab 	bl	800ad38 <fiprintf>
 8009de2:	f7ff ffe5 	bl	8009db0 <abort>
 8009de6:	4b04      	ldr	r3, [pc, #16]	@ (8009df8 <__assert_func+0x38>)
 8009de8:	e7f4      	b.n	8009dd4 <__assert_func+0x14>
 8009dea:	bf00      	nop
 8009dec:	24000020 	.word	0x24000020
 8009df0:	0800e56f 	.word	0x0800e56f
 8009df4:	0800e541 	.word	0x0800e541
 8009df8:	0800e534 	.word	0x0800e534

08009dfc <malloc>:
 8009dfc:	4b02      	ldr	r3, [pc, #8]	@ (8009e08 <malloc+0xc>)
 8009dfe:	4601      	mov	r1, r0
 8009e00:	6818      	ldr	r0, [r3, #0]
 8009e02:	f000 b825 	b.w	8009e50 <_malloc_r>
 8009e06:	bf00      	nop
 8009e08:	24000020 	.word	0x24000020

08009e0c <sbrk_aligned>:
 8009e0c:	b570      	push	{r4, r5, r6, lr}
 8009e0e:	4e0f      	ldr	r6, [pc, #60]	@ (8009e4c <sbrk_aligned+0x40>)
 8009e10:	460c      	mov	r4, r1
 8009e12:	6831      	ldr	r1, [r6, #0]
 8009e14:	4605      	mov	r5, r0
 8009e16:	b911      	cbnz	r1, 8009e1e <sbrk_aligned+0x12>
 8009e18:	f001 fa00 	bl	800b21c <_sbrk_r>
 8009e1c:	6030      	str	r0, [r6, #0]
 8009e1e:	4621      	mov	r1, r4
 8009e20:	4628      	mov	r0, r5
 8009e22:	f001 f9fb 	bl	800b21c <_sbrk_r>
 8009e26:	1c43      	adds	r3, r0, #1
 8009e28:	d103      	bne.n	8009e32 <sbrk_aligned+0x26>
 8009e2a:	f04f 34ff 	mov.w	r4, #4294967295
 8009e2e:	4620      	mov	r0, r4
 8009e30:	bd70      	pop	{r4, r5, r6, pc}
 8009e32:	1cc4      	adds	r4, r0, #3
 8009e34:	f024 0403 	bic.w	r4, r4, #3
 8009e38:	42a0      	cmp	r0, r4
 8009e3a:	d0f8      	beq.n	8009e2e <sbrk_aligned+0x22>
 8009e3c:	1a21      	subs	r1, r4, r0
 8009e3e:	4628      	mov	r0, r5
 8009e40:	f001 f9ec 	bl	800b21c <_sbrk_r>
 8009e44:	3001      	adds	r0, #1
 8009e46:	d1f2      	bne.n	8009e2e <sbrk_aligned+0x22>
 8009e48:	e7ef      	b.n	8009e2a <sbrk_aligned+0x1e>
 8009e4a:	bf00      	nop
 8009e4c:	24004d30 	.word	0x24004d30

08009e50 <_malloc_r>:
 8009e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e54:	1ccd      	adds	r5, r1, #3
 8009e56:	f025 0503 	bic.w	r5, r5, #3
 8009e5a:	3508      	adds	r5, #8
 8009e5c:	2d0c      	cmp	r5, #12
 8009e5e:	bf38      	it	cc
 8009e60:	250c      	movcc	r5, #12
 8009e62:	2d00      	cmp	r5, #0
 8009e64:	4606      	mov	r6, r0
 8009e66:	db01      	blt.n	8009e6c <_malloc_r+0x1c>
 8009e68:	42a9      	cmp	r1, r5
 8009e6a:	d904      	bls.n	8009e76 <_malloc_r+0x26>
 8009e6c:	230c      	movs	r3, #12
 8009e6e:	6033      	str	r3, [r6, #0]
 8009e70:	2000      	movs	r0, #0
 8009e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009f4c <_malloc_r+0xfc>
 8009e7a:	f000 f869 	bl	8009f50 <__malloc_lock>
 8009e7e:	f8d8 3000 	ldr.w	r3, [r8]
 8009e82:	461c      	mov	r4, r3
 8009e84:	bb44      	cbnz	r4, 8009ed8 <_malloc_r+0x88>
 8009e86:	4629      	mov	r1, r5
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7ff ffbf 	bl	8009e0c <sbrk_aligned>
 8009e8e:	1c43      	adds	r3, r0, #1
 8009e90:	4604      	mov	r4, r0
 8009e92:	d158      	bne.n	8009f46 <_malloc_r+0xf6>
 8009e94:	f8d8 4000 	ldr.w	r4, [r8]
 8009e98:	4627      	mov	r7, r4
 8009e9a:	2f00      	cmp	r7, #0
 8009e9c:	d143      	bne.n	8009f26 <_malloc_r+0xd6>
 8009e9e:	2c00      	cmp	r4, #0
 8009ea0:	d04b      	beq.n	8009f3a <_malloc_r+0xea>
 8009ea2:	6823      	ldr	r3, [r4, #0]
 8009ea4:	4639      	mov	r1, r7
 8009ea6:	4630      	mov	r0, r6
 8009ea8:	eb04 0903 	add.w	r9, r4, r3
 8009eac:	f001 f9b6 	bl	800b21c <_sbrk_r>
 8009eb0:	4581      	cmp	r9, r0
 8009eb2:	d142      	bne.n	8009f3a <_malloc_r+0xea>
 8009eb4:	6821      	ldr	r1, [r4, #0]
 8009eb6:	1a6d      	subs	r5, r5, r1
 8009eb8:	4629      	mov	r1, r5
 8009eba:	4630      	mov	r0, r6
 8009ebc:	f7ff ffa6 	bl	8009e0c <sbrk_aligned>
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	d03a      	beq.n	8009f3a <_malloc_r+0xea>
 8009ec4:	6823      	ldr	r3, [r4, #0]
 8009ec6:	442b      	add	r3, r5
 8009ec8:	6023      	str	r3, [r4, #0]
 8009eca:	f8d8 3000 	ldr.w	r3, [r8]
 8009ece:	685a      	ldr	r2, [r3, #4]
 8009ed0:	bb62      	cbnz	r2, 8009f2c <_malloc_r+0xdc>
 8009ed2:	f8c8 7000 	str.w	r7, [r8]
 8009ed6:	e00f      	b.n	8009ef8 <_malloc_r+0xa8>
 8009ed8:	6822      	ldr	r2, [r4, #0]
 8009eda:	1b52      	subs	r2, r2, r5
 8009edc:	d420      	bmi.n	8009f20 <_malloc_r+0xd0>
 8009ede:	2a0b      	cmp	r2, #11
 8009ee0:	d917      	bls.n	8009f12 <_malloc_r+0xc2>
 8009ee2:	1961      	adds	r1, r4, r5
 8009ee4:	42a3      	cmp	r3, r4
 8009ee6:	6025      	str	r5, [r4, #0]
 8009ee8:	bf18      	it	ne
 8009eea:	6059      	strne	r1, [r3, #4]
 8009eec:	6863      	ldr	r3, [r4, #4]
 8009eee:	bf08      	it	eq
 8009ef0:	f8c8 1000 	streq.w	r1, [r8]
 8009ef4:	5162      	str	r2, [r4, r5]
 8009ef6:	604b      	str	r3, [r1, #4]
 8009ef8:	4630      	mov	r0, r6
 8009efa:	f000 f82f 	bl	8009f5c <__malloc_unlock>
 8009efe:	f104 000b 	add.w	r0, r4, #11
 8009f02:	1d23      	adds	r3, r4, #4
 8009f04:	f020 0007 	bic.w	r0, r0, #7
 8009f08:	1ac2      	subs	r2, r0, r3
 8009f0a:	bf1c      	itt	ne
 8009f0c:	1a1b      	subne	r3, r3, r0
 8009f0e:	50a3      	strne	r3, [r4, r2]
 8009f10:	e7af      	b.n	8009e72 <_malloc_r+0x22>
 8009f12:	6862      	ldr	r2, [r4, #4]
 8009f14:	42a3      	cmp	r3, r4
 8009f16:	bf0c      	ite	eq
 8009f18:	f8c8 2000 	streq.w	r2, [r8]
 8009f1c:	605a      	strne	r2, [r3, #4]
 8009f1e:	e7eb      	b.n	8009ef8 <_malloc_r+0xa8>
 8009f20:	4623      	mov	r3, r4
 8009f22:	6864      	ldr	r4, [r4, #4]
 8009f24:	e7ae      	b.n	8009e84 <_malloc_r+0x34>
 8009f26:	463c      	mov	r4, r7
 8009f28:	687f      	ldr	r7, [r7, #4]
 8009f2a:	e7b6      	b.n	8009e9a <_malloc_r+0x4a>
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	42a3      	cmp	r3, r4
 8009f32:	d1fb      	bne.n	8009f2c <_malloc_r+0xdc>
 8009f34:	2300      	movs	r3, #0
 8009f36:	6053      	str	r3, [r2, #4]
 8009f38:	e7de      	b.n	8009ef8 <_malloc_r+0xa8>
 8009f3a:	230c      	movs	r3, #12
 8009f3c:	6033      	str	r3, [r6, #0]
 8009f3e:	4630      	mov	r0, r6
 8009f40:	f000 f80c 	bl	8009f5c <__malloc_unlock>
 8009f44:	e794      	b.n	8009e70 <_malloc_r+0x20>
 8009f46:	6005      	str	r5, [r0, #0]
 8009f48:	e7d6      	b.n	8009ef8 <_malloc_r+0xa8>
 8009f4a:	bf00      	nop
 8009f4c:	24004d34 	.word	0x24004d34

08009f50 <__malloc_lock>:
 8009f50:	4801      	ldr	r0, [pc, #4]	@ (8009f58 <__malloc_lock+0x8>)
 8009f52:	f001 b9b0 	b.w	800b2b6 <__retarget_lock_acquire_recursive>
 8009f56:	bf00      	nop
 8009f58:	24004e78 	.word	0x24004e78

08009f5c <__malloc_unlock>:
 8009f5c:	4801      	ldr	r0, [pc, #4]	@ (8009f64 <__malloc_unlock+0x8>)
 8009f5e:	f001 b9ab 	b.w	800b2b8 <__retarget_lock_release_recursive>
 8009f62:	bf00      	nop
 8009f64:	24004e78 	.word	0x24004e78

08009f68 <__cvt>:
 8009f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f6a:	ed2d 8b02 	vpush	{d8}
 8009f6e:	eeb0 8b40 	vmov.f64	d8, d0
 8009f72:	b085      	sub	sp, #20
 8009f74:	4617      	mov	r7, r2
 8009f76:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009f78:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f7a:	ee18 2a90 	vmov	r2, s17
 8009f7e:	f025 0520 	bic.w	r5, r5, #32
 8009f82:	2a00      	cmp	r2, #0
 8009f84:	bfb6      	itet	lt
 8009f86:	222d      	movlt	r2, #45	@ 0x2d
 8009f88:	2200      	movge	r2, #0
 8009f8a:	eeb1 8b40 	vneglt.f64	d8, d0
 8009f8e:	2d46      	cmp	r5, #70	@ 0x46
 8009f90:	460c      	mov	r4, r1
 8009f92:	701a      	strb	r2, [r3, #0]
 8009f94:	d004      	beq.n	8009fa0 <__cvt+0x38>
 8009f96:	2d45      	cmp	r5, #69	@ 0x45
 8009f98:	d100      	bne.n	8009f9c <__cvt+0x34>
 8009f9a:	3401      	adds	r4, #1
 8009f9c:	2102      	movs	r1, #2
 8009f9e:	e000      	b.n	8009fa2 <__cvt+0x3a>
 8009fa0:	2103      	movs	r1, #3
 8009fa2:	ab03      	add	r3, sp, #12
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	ab02      	add	r3, sp, #8
 8009fa8:	9300      	str	r3, [sp, #0]
 8009faa:	4622      	mov	r2, r4
 8009fac:	4633      	mov	r3, r6
 8009fae:	eeb0 0b48 	vmov.f64	d0, d8
 8009fb2:	f001 fa21 	bl	800b3f8 <_dtoa_r>
 8009fb6:	2d47      	cmp	r5, #71	@ 0x47
 8009fb8:	d114      	bne.n	8009fe4 <__cvt+0x7c>
 8009fba:	07fb      	lsls	r3, r7, #31
 8009fbc:	d50a      	bpl.n	8009fd4 <__cvt+0x6c>
 8009fbe:	1902      	adds	r2, r0, r4
 8009fc0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fc8:	bf08      	it	eq
 8009fca:	9203      	streq	r2, [sp, #12]
 8009fcc:	2130      	movs	r1, #48	@ 0x30
 8009fce:	9b03      	ldr	r3, [sp, #12]
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d319      	bcc.n	800a008 <__cvt+0xa0>
 8009fd4:	9b03      	ldr	r3, [sp, #12]
 8009fd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fd8:	1a1b      	subs	r3, r3, r0
 8009fda:	6013      	str	r3, [r2, #0]
 8009fdc:	b005      	add	sp, #20
 8009fde:	ecbd 8b02 	vpop	{d8}
 8009fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fe4:	2d46      	cmp	r5, #70	@ 0x46
 8009fe6:	eb00 0204 	add.w	r2, r0, r4
 8009fea:	d1e9      	bne.n	8009fc0 <__cvt+0x58>
 8009fec:	7803      	ldrb	r3, [r0, #0]
 8009fee:	2b30      	cmp	r3, #48	@ 0x30
 8009ff0:	d107      	bne.n	800a002 <__cvt+0x9a>
 8009ff2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ffa:	bf1c      	itt	ne
 8009ffc:	f1c4 0401 	rsbne	r4, r4, #1
 800a000:	6034      	strne	r4, [r6, #0]
 800a002:	6833      	ldr	r3, [r6, #0]
 800a004:	441a      	add	r2, r3
 800a006:	e7db      	b.n	8009fc0 <__cvt+0x58>
 800a008:	1c5c      	adds	r4, r3, #1
 800a00a:	9403      	str	r4, [sp, #12]
 800a00c:	7019      	strb	r1, [r3, #0]
 800a00e:	e7de      	b.n	8009fce <__cvt+0x66>

0800a010 <__exponent>:
 800a010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a012:	2900      	cmp	r1, #0
 800a014:	bfba      	itte	lt
 800a016:	4249      	neglt	r1, r1
 800a018:	232d      	movlt	r3, #45	@ 0x2d
 800a01a:	232b      	movge	r3, #43	@ 0x2b
 800a01c:	2909      	cmp	r1, #9
 800a01e:	7002      	strb	r2, [r0, #0]
 800a020:	7043      	strb	r3, [r0, #1]
 800a022:	dd29      	ble.n	800a078 <__exponent+0x68>
 800a024:	f10d 0307 	add.w	r3, sp, #7
 800a028:	461d      	mov	r5, r3
 800a02a:	270a      	movs	r7, #10
 800a02c:	461a      	mov	r2, r3
 800a02e:	fbb1 f6f7 	udiv	r6, r1, r7
 800a032:	fb07 1416 	mls	r4, r7, r6, r1
 800a036:	3430      	adds	r4, #48	@ 0x30
 800a038:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a03c:	460c      	mov	r4, r1
 800a03e:	2c63      	cmp	r4, #99	@ 0x63
 800a040:	f103 33ff 	add.w	r3, r3, #4294967295
 800a044:	4631      	mov	r1, r6
 800a046:	dcf1      	bgt.n	800a02c <__exponent+0x1c>
 800a048:	3130      	adds	r1, #48	@ 0x30
 800a04a:	1e94      	subs	r4, r2, #2
 800a04c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a050:	1c41      	adds	r1, r0, #1
 800a052:	4623      	mov	r3, r4
 800a054:	42ab      	cmp	r3, r5
 800a056:	d30a      	bcc.n	800a06e <__exponent+0x5e>
 800a058:	f10d 0309 	add.w	r3, sp, #9
 800a05c:	1a9b      	subs	r3, r3, r2
 800a05e:	42ac      	cmp	r4, r5
 800a060:	bf88      	it	hi
 800a062:	2300      	movhi	r3, #0
 800a064:	3302      	adds	r3, #2
 800a066:	4403      	add	r3, r0
 800a068:	1a18      	subs	r0, r3, r0
 800a06a:	b003      	add	sp, #12
 800a06c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a06e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a072:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a076:	e7ed      	b.n	800a054 <__exponent+0x44>
 800a078:	2330      	movs	r3, #48	@ 0x30
 800a07a:	3130      	adds	r1, #48	@ 0x30
 800a07c:	7083      	strb	r3, [r0, #2]
 800a07e:	70c1      	strb	r1, [r0, #3]
 800a080:	1d03      	adds	r3, r0, #4
 800a082:	e7f1      	b.n	800a068 <__exponent+0x58>
 800a084:	0000      	movs	r0, r0
	...

0800a088 <_printf_float>:
 800a088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a08c:	b08d      	sub	sp, #52	@ 0x34
 800a08e:	460c      	mov	r4, r1
 800a090:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a094:	4616      	mov	r6, r2
 800a096:	461f      	mov	r7, r3
 800a098:	4605      	mov	r5, r0
 800a09a:	f001 f81d 	bl	800b0d8 <_localeconv_r>
 800a09e:	f8d0 b000 	ldr.w	fp, [r0]
 800a0a2:	4658      	mov	r0, fp
 800a0a4:	f7f6 f974 	bl	8000390 <strlen>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0ac:	f8d8 3000 	ldr.w	r3, [r8]
 800a0b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a0b4:	6822      	ldr	r2, [r4, #0]
 800a0b6:	9005      	str	r0, [sp, #20]
 800a0b8:	3307      	adds	r3, #7
 800a0ba:	f023 0307 	bic.w	r3, r3, #7
 800a0be:	f103 0108 	add.w	r1, r3, #8
 800a0c2:	f8c8 1000 	str.w	r1, [r8]
 800a0c6:	ed93 0b00 	vldr	d0, [r3]
 800a0ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a328 <_printf_float+0x2a0>
 800a0ce:	eeb0 7bc0 	vabs.f64	d7, d0
 800a0d2:	eeb4 7b46 	vcmp.f64	d7, d6
 800a0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a0de:	dd24      	ble.n	800a12a <_printf_float+0xa2>
 800a0e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e8:	d502      	bpl.n	800a0f0 <_printf_float+0x68>
 800a0ea:	232d      	movs	r3, #45	@ 0x2d
 800a0ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0f0:	498f      	ldr	r1, [pc, #572]	@ (800a330 <_printf_float+0x2a8>)
 800a0f2:	4b90      	ldr	r3, [pc, #576]	@ (800a334 <_printf_float+0x2ac>)
 800a0f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a0f8:	bf94      	ite	ls
 800a0fa:	4688      	movls	r8, r1
 800a0fc:	4698      	movhi	r8, r3
 800a0fe:	f022 0204 	bic.w	r2, r2, #4
 800a102:	2303      	movs	r3, #3
 800a104:	6123      	str	r3, [r4, #16]
 800a106:	6022      	str	r2, [r4, #0]
 800a108:	f04f 0a00 	mov.w	sl, #0
 800a10c:	9700      	str	r7, [sp, #0]
 800a10e:	4633      	mov	r3, r6
 800a110:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a112:	4621      	mov	r1, r4
 800a114:	4628      	mov	r0, r5
 800a116:	f000 f9d1 	bl	800a4bc <_printf_common>
 800a11a:	3001      	adds	r0, #1
 800a11c:	f040 8089 	bne.w	800a232 <_printf_float+0x1aa>
 800a120:	f04f 30ff 	mov.w	r0, #4294967295
 800a124:	b00d      	add	sp, #52	@ 0x34
 800a126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a12a:	eeb4 0b40 	vcmp.f64	d0, d0
 800a12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a132:	d709      	bvc.n	800a148 <_printf_float+0xc0>
 800a134:	ee10 3a90 	vmov	r3, s1
 800a138:	2b00      	cmp	r3, #0
 800a13a:	bfbc      	itt	lt
 800a13c:	232d      	movlt	r3, #45	@ 0x2d
 800a13e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a142:	497d      	ldr	r1, [pc, #500]	@ (800a338 <_printf_float+0x2b0>)
 800a144:	4b7d      	ldr	r3, [pc, #500]	@ (800a33c <_printf_float+0x2b4>)
 800a146:	e7d5      	b.n	800a0f4 <_printf_float+0x6c>
 800a148:	6863      	ldr	r3, [r4, #4]
 800a14a:	1c59      	adds	r1, r3, #1
 800a14c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a150:	d139      	bne.n	800a1c6 <_printf_float+0x13e>
 800a152:	2306      	movs	r3, #6
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a15a:	2300      	movs	r3, #0
 800a15c:	6022      	str	r2, [r4, #0]
 800a15e:	9303      	str	r3, [sp, #12]
 800a160:	ab0a      	add	r3, sp, #40	@ 0x28
 800a162:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a166:	ab09      	add	r3, sp, #36	@ 0x24
 800a168:	9300      	str	r3, [sp, #0]
 800a16a:	6861      	ldr	r1, [r4, #4]
 800a16c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a170:	4628      	mov	r0, r5
 800a172:	f7ff fef9 	bl	8009f68 <__cvt>
 800a176:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a17a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a17c:	4680      	mov	r8, r0
 800a17e:	d129      	bne.n	800a1d4 <_printf_float+0x14c>
 800a180:	1cc8      	adds	r0, r1, #3
 800a182:	db02      	blt.n	800a18a <_printf_float+0x102>
 800a184:	6863      	ldr	r3, [r4, #4]
 800a186:	4299      	cmp	r1, r3
 800a188:	dd41      	ble.n	800a20e <_printf_float+0x186>
 800a18a:	f1a9 0902 	sub.w	r9, r9, #2
 800a18e:	fa5f f989 	uxtb.w	r9, r9
 800a192:	3901      	subs	r1, #1
 800a194:	464a      	mov	r2, r9
 800a196:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a19a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a19c:	f7ff ff38 	bl	800a010 <__exponent>
 800a1a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1a2:	1813      	adds	r3, r2, r0
 800a1a4:	2a01      	cmp	r2, #1
 800a1a6:	4682      	mov	sl, r0
 800a1a8:	6123      	str	r3, [r4, #16]
 800a1aa:	dc02      	bgt.n	800a1b2 <_printf_float+0x12a>
 800a1ac:	6822      	ldr	r2, [r4, #0]
 800a1ae:	07d2      	lsls	r2, r2, #31
 800a1b0:	d501      	bpl.n	800a1b6 <_printf_float+0x12e>
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	6123      	str	r3, [r4, #16]
 800a1b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0a6      	beq.n	800a10c <_printf_float+0x84>
 800a1be:	232d      	movs	r3, #45	@ 0x2d
 800a1c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1c4:	e7a2      	b.n	800a10c <_printf_float+0x84>
 800a1c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a1ca:	d1c4      	bne.n	800a156 <_printf_float+0xce>
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d1c2      	bne.n	800a156 <_printf_float+0xce>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	e7bf      	b.n	800a154 <_printf_float+0xcc>
 800a1d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a1d8:	d9db      	bls.n	800a192 <_printf_float+0x10a>
 800a1da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a1de:	d118      	bne.n	800a212 <_printf_float+0x18a>
 800a1e0:	2900      	cmp	r1, #0
 800a1e2:	6863      	ldr	r3, [r4, #4]
 800a1e4:	dd0b      	ble.n	800a1fe <_printf_float+0x176>
 800a1e6:	6121      	str	r1, [r4, #16]
 800a1e8:	b913      	cbnz	r3, 800a1f0 <_printf_float+0x168>
 800a1ea:	6822      	ldr	r2, [r4, #0]
 800a1ec:	07d0      	lsls	r0, r2, #31
 800a1ee:	d502      	bpl.n	800a1f6 <_printf_float+0x16e>
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	440b      	add	r3, r1
 800a1f4:	6123      	str	r3, [r4, #16]
 800a1f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a1f8:	f04f 0a00 	mov.w	sl, #0
 800a1fc:	e7db      	b.n	800a1b6 <_printf_float+0x12e>
 800a1fe:	b913      	cbnz	r3, 800a206 <_printf_float+0x17e>
 800a200:	6822      	ldr	r2, [r4, #0]
 800a202:	07d2      	lsls	r2, r2, #31
 800a204:	d501      	bpl.n	800a20a <_printf_float+0x182>
 800a206:	3302      	adds	r3, #2
 800a208:	e7f4      	b.n	800a1f4 <_printf_float+0x16c>
 800a20a:	2301      	movs	r3, #1
 800a20c:	e7f2      	b.n	800a1f4 <_printf_float+0x16c>
 800a20e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a214:	4299      	cmp	r1, r3
 800a216:	db05      	blt.n	800a224 <_printf_float+0x19c>
 800a218:	6823      	ldr	r3, [r4, #0]
 800a21a:	6121      	str	r1, [r4, #16]
 800a21c:	07d8      	lsls	r0, r3, #31
 800a21e:	d5ea      	bpl.n	800a1f6 <_printf_float+0x16e>
 800a220:	1c4b      	adds	r3, r1, #1
 800a222:	e7e7      	b.n	800a1f4 <_printf_float+0x16c>
 800a224:	2900      	cmp	r1, #0
 800a226:	bfd4      	ite	le
 800a228:	f1c1 0202 	rsble	r2, r1, #2
 800a22c:	2201      	movgt	r2, #1
 800a22e:	4413      	add	r3, r2
 800a230:	e7e0      	b.n	800a1f4 <_printf_float+0x16c>
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	055a      	lsls	r2, r3, #21
 800a236:	d407      	bmi.n	800a248 <_printf_float+0x1c0>
 800a238:	6923      	ldr	r3, [r4, #16]
 800a23a:	4642      	mov	r2, r8
 800a23c:	4631      	mov	r1, r6
 800a23e:	4628      	mov	r0, r5
 800a240:	47b8      	blx	r7
 800a242:	3001      	adds	r0, #1
 800a244:	d12a      	bne.n	800a29c <_printf_float+0x214>
 800a246:	e76b      	b.n	800a120 <_printf_float+0x98>
 800a248:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a24c:	f240 80e0 	bls.w	800a410 <_printf_float+0x388>
 800a250:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a254:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a25c:	d133      	bne.n	800a2c6 <_printf_float+0x23e>
 800a25e:	4a38      	ldr	r2, [pc, #224]	@ (800a340 <_printf_float+0x2b8>)
 800a260:	2301      	movs	r3, #1
 800a262:	4631      	mov	r1, r6
 800a264:	4628      	mov	r0, r5
 800a266:	47b8      	blx	r7
 800a268:	3001      	adds	r0, #1
 800a26a:	f43f af59 	beq.w	800a120 <_printf_float+0x98>
 800a26e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a272:	4543      	cmp	r3, r8
 800a274:	db02      	blt.n	800a27c <_printf_float+0x1f4>
 800a276:	6823      	ldr	r3, [r4, #0]
 800a278:	07d8      	lsls	r0, r3, #31
 800a27a:	d50f      	bpl.n	800a29c <_printf_float+0x214>
 800a27c:	9b05      	ldr	r3, [sp, #20]
 800a27e:	465a      	mov	r2, fp
 800a280:	4631      	mov	r1, r6
 800a282:	4628      	mov	r0, r5
 800a284:	47b8      	blx	r7
 800a286:	3001      	adds	r0, #1
 800a288:	f43f af4a 	beq.w	800a120 <_printf_float+0x98>
 800a28c:	f04f 0900 	mov.w	r9, #0
 800a290:	f108 38ff 	add.w	r8, r8, #4294967295
 800a294:	f104 0a1a 	add.w	sl, r4, #26
 800a298:	45c8      	cmp	r8, r9
 800a29a:	dc09      	bgt.n	800a2b0 <_printf_float+0x228>
 800a29c:	6823      	ldr	r3, [r4, #0]
 800a29e:	079b      	lsls	r3, r3, #30
 800a2a0:	f100 8107 	bmi.w	800a4b2 <_printf_float+0x42a>
 800a2a4:	68e0      	ldr	r0, [r4, #12]
 800a2a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2a8:	4298      	cmp	r0, r3
 800a2aa:	bfb8      	it	lt
 800a2ac:	4618      	movlt	r0, r3
 800a2ae:	e739      	b.n	800a124 <_printf_float+0x9c>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	4652      	mov	r2, sl
 800a2b4:	4631      	mov	r1, r6
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	47b8      	blx	r7
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	f43f af30 	beq.w	800a120 <_printf_float+0x98>
 800a2c0:	f109 0901 	add.w	r9, r9, #1
 800a2c4:	e7e8      	b.n	800a298 <_printf_float+0x210>
 800a2c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	dc3b      	bgt.n	800a344 <_printf_float+0x2bc>
 800a2cc:	4a1c      	ldr	r2, [pc, #112]	@ (800a340 <_printf_float+0x2b8>)
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	4631      	mov	r1, r6
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	47b8      	blx	r7
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	f43f af22 	beq.w	800a120 <_printf_float+0x98>
 800a2dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a2e0:	ea59 0303 	orrs.w	r3, r9, r3
 800a2e4:	d102      	bne.n	800a2ec <_printf_float+0x264>
 800a2e6:	6823      	ldr	r3, [r4, #0]
 800a2e8:	07d9      	lsls	r1, r3, #31
 800a2ea:	d5d7      	bpl.n	800a29c <_printf_float+0x214>
 800a2ec:	9b05      	ldr	r3, [sp, #20]
 800a2ee:	465a      	mov	r2, fp
 800a2f0:	4631      	mov	r1, r6
 800a2f2:	4628      	mov	r0, r5
 800a2f4:	47b8      	blx	r7
 800a2f6:	3001      	adds	r0, #1
 800a2f8:	f43f af12 	beq.w	800a120 <_printf_float+0x98>
 800a2fc:	f04f 0a00 	mov.w	sl, #0
 800a300:	f104 0b1a 	add.w	fp, r4, #26
 800a304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a306:	425b      	negs	r3, r3
 800a308:	4553      	cmp	r3, sl
 800a30a:	dc01      	bgt.n	800a310 <_printf_float+0x288>
 800a30c:	464b      	mov	r3, r9
 800a30e:	e794      	b.n	800a23a <_printf_float+0x1b2>
 800a310:	2301      	movs	r3, #1
 800a312:	465a      	mov	r2, fp
 800a314:	4631      	mov	r1, r6
 800a316:	4628      	mov	r0, r5
 800a318:	47b8      	blx	r7
 800a31a:	3001      	adds	r0, #1
 800a31c:	f43f af00 	beq.w	800a120 <_printf_float+0x98>
 800a320:	f10a 0a01 	add.w	sl, sl, #1
 800a324:	e7ee      	b.n	800a304 <_printf_float+0x27c>
 800a326:	bf00      	nop
 800a328:	ffffffff 	.word	0xffffffff
 800a32c:	7fefffff 	.word	0x7fefffff
 800a330:	0800e570 	.word	0x0800e570
 800a334:	0800e574 	.word	0x0800e574
 800a338:	0800e578 	.word	0x0800e578
 800a33c:	0800e57c 	.word	0x0800e57c
 800a340:	0800e580 	.word	0x0800e580
 800a344:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a346:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a34a:	4553      	cmp	r3, sl
 800a34c:	bfa8      	it	ge
 800a34e:	4653      	movge	r3, sl
 800a350:	2b00      	cmp	r3, #0
 800a352:	4699      	mov	r9, r3
 800a354:	dc37      	bgt.n	800a3c6 <_printf_float+0x33e>
 800a356:	2300      	movs	r3, #0
 800a358:	9307      	str	r3, [sp, #28]
 800a35a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a35e:	f104 021a 	add.w	r2, r4, #26
 800a362:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a364:	9907      	ldr	r1, [sp, #28]
 800a366:	9306      	str	r3, [sp, #24]
 800a368:	eba3 0309 	sub.w	r3, r3, r9
 800a36c:	428b      	cmp	r3, r1
 800a36e:	dc31      	bgt.n	800a3d4 <_printf_float+0x34c>
 800a370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a372:	459a      	cmp	sl, r3
 800a374:	dc3b      	bgt.n	800a3ee <_printf_float+0x366>
 800a376:	6823      	ldr	r3, [r4, #0]
 800a378:	07da      	lsls	r2, r3, #31
 800a37a:	d438      	bmi.n	800a3ee <_printf_float+0x366>
 800a37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a37e:	ebaa 0903 	sub.w	r9, sl, r3
 800a382:	9b06      	ldr	r3, [sp, #24]
 800a384:	ebaa 0303 	sub.w	r3, sl, r3
 800a388:	4599      	cmp	r9, r3
 800a38a:	bfa8      	it	ge
 800a38c:	4699      	movge	r9, r3
 800a38e:	f1b9 0f00 	cmp.w	r9, #0
 800a392:	dc34      	bgt.n	800a3fe <_printf_float+0x376>
 800a394:	f04f 0800 	mov.w	r8, #0
 800a398:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a39c:	f104 0b1a 	add.w	fp, r4, #26
 800a3a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3a2:	ebaa 0303 	sub.w	r3, sl, r3
 800a3a6:	eba3 0309 	sub.w	r3, r3, r9
 800a3aa:	4543      	cmp	r3, r8
 800a3ac:	f77f af76 	ble.w	800a29c <_printf_float+0x214>
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	465a      	mov	r2, fp
 800a3b4:	4631      	mov	r1, r6
 800a3b6:	4628      	mov	r0, r5
 800a3b8:	47b8      	blx	r7
 800a3ba:	3001      	adds	r0, #1
 800a3bc:	f43f aeb0 	beq.w	800a120 <_printf_float+0x98>
 800a3c0:	f108 0801 	add.w	r8, r8, #1
 800a3c4:	e7ec      	b.n	800a3a0 <_printf_float+0x318>
 800a3c6:	4642      	mov	r2, r8
 800a3c8:	4631      	mov	r1, r6
 800a3ca:	4628      	mov	r0, r5
 800a3cc:	47b8      	blx	r7
 800a3ce:	3001      	adds	r0, #1
 800a3d0:	d1c1      	bne.n	800a356 <_printf_float+0x2ce>
 800a3d2:	e6a5      	b.n	800a120 <_printf_float+0x98>
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	4631      	mov	r1, r6
 800a3d8:	4628      	mov	r0, r5
 800a3da:	9206      	str	r2, [sp, #24]
 800a3dc:	47b8      	blx	r7
 800a3de:	3001      	adds	r0, #1
 800a3e0:	f43f ae9e 	beq.w	800a120 <_printf_float+0x98>
 800a3e4:	9b07      	ldr	r3, [sp, #28]
 800a3e6:	9a06      	ldr	r2, [sp, #24]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	9307      	str	r3, [sp, #28]
 800a3ec:	e7b9      	b.n	800a362 <_printf_float+0x2da>
 800a3ee:	9b05      	ldr	r3, [sp, #20]
 800a3f0:	465a      	mov	r2, fp
 800a3f2:	4631      	mov	r1, r6
 800a3f4:	4628      	mov	r0, r5
 800a3f6:	47b8      	blx	r7
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	d1bf      	bne.n	800a37c <_printf_float+0x2f4>
 800a3fc:	e690      	b.n	800a120 <_printf_float+0x98>
 800a3fe:	9a06      	ldr	r2, [sp, #24]
 800a400:	464b      	mov	r3, r9
 800a402:	4442      	add	r2, r8
 800a404:	4631      	mov	r1, r6
 800a406:	4628      	mov	r0, r5
 800a408:	47b8      	blx	r7
 800a40a:	3001      	adds	r0, #1
 800a40c:	d1c2      	bne.n	800a394 <_printf_float+0x30c>
 800a40e:	e687      	b.n	800a120 <_printf_float+0x98>
 800a410:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a414:	f1b9 0f01 	cmp.w	r9, #1
 800a418:	dc01      	bgt.n	800a41e <_printf_float+0x396>
 800a41a:	07db      	lsls	r3, r3, #31
 800a41c:	d536      	bpl.n	800a48c <_printf_float+0x404>
 800a41e:	2301      	movs	r3, #1
 800a420:	4642      	mov	r2, r8
 800a422:	4631      	mov	r1, r6
 800a424:	4628      	mov	r0, r5
 800a426:	47b8      	blx	r7
 800a428:	3001      	adds	r0, #1
 800a42a:	f43f ae79 	beq.w	800a120 <_printf_float+0x98>
 800a42e:	9b05      	ldr	r3, [sp, #20]
 800a430:	465a      	mov	r2, fp
 800a432:	4631      	mov	r1, r6
 800a434:	4628      	mov	r0, r5
 800a436:	47b8      	blx	r7
 800a438:	3001      	adds	r0, #1
 800a43a:	f43f ae71 	beq.w	800a120 <_printf_float+0x98>
 800a43e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a442:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a44a:	f109 39ff 	add.w	r9, r9, #4294967295
 800a44e:	d018      	beq.n	800a482 <_printf_float+0x3fa>
 800a450:	464b      	mov	r3, r9
 800a452:	f108 0201 	add.w	r2, r8, #1
 800a456:	4631      	mov	r1, r6
 800a458:	4628      	mov	r0, r5
 800a45a:	47b8      	blx	r7
 800a45c:	3001      	adds	r0, #1
 800a45e:	d10c      	bne.n	800a47a <_printf_float+0x3f2>
 800a460:	e65e      	b.n	800a120 <_printf_float+0x98>
 800a462:	2301      	movs	r3, #1
 800a464:	465a      	mov	r2, fp
 800a466:	4631      	mov	r1, r6
 800a468:	4628      	mov	r0, r5
 800a46a:	47b8      	blx	r7
 800a46c:	3001      	adds	r0, #1
 800a46e:	f43f ae57 	beq.w	800a120 <_printf_float+0x98>
 800a472:	f108 0801 	add.w	r8, r8, #1
 800a476:	45c8      	cmp	r8, r9
 800a478:	dbf3      	blt.n	800a462 <_printf_float+0x3da>
 800a47a:	4653      	mov	r3, sl
 800a47c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a480:	e6dc      	b.n	800a23c <_printf_float+0x1b4>
 800a482:	f04f 0800 	mov.w	r8, #0
 800a486:	f104 0b1a 	add.w	fp, r4, #26
 800a48a:	e7f4      	b.n	800a476 <_printf_float+0x3ee>
 800a48c:	2301      	movs	r3, #1
 800a48e:	4642      	mov	r2, r8
 800a490:	e7e1      	b.n	800a456 <_printf_float+0x3ce>
 800a492:	2301      	movs	r3, #1
 800a494:	464a      	mov	r2, r9
 800a496:	4631      	mov	r1, r6
 800a498:	4628      	mov	r0, r5
 800a49a:	47b8      	blx	r7
 800a49c:	3001      	adds	r0, #1
 800a49e:	f43f ae3f 	beq.w	800a120 <_printf_float+0x98>
 800a4a2:	f108 0801 	add.w	r8, r8, #1
 800a4a6:	68e3      	ldr	r3, [r4, #12]
 800a4a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4aa:	1a5b      	subs	r3, r3, r1
 800a4ac:	4543      	cmp	r3, r8
 800a4ae:	dcf0      	bgt.n	800a492 <_printf_float+0x40a>
 800a4b0:	e6f8      	b.n	800a2a4 <_printf_float+0x21c>
 800a4b2:	f04f 0800 	mov.w	r8, #0
 800a4b6:	f104 0919 	add.w	r9, r4, #25
 800a4ba:	e7f4      	b.n	800a4a6 <_printf_float+0x41e>

0800a4bc <_printf_common>:
 800a4bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4c0:	4616      	mov	r6, r2
 800a4c2:	4698      	mov	r8, r3
 800a4c4:	688a      	ldr	r2, [r1, #8]
 800a4c6:	690b      	ldr	r3, [r1, #16]
 800a4c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	bfb8      	it	lt
 800a4d0:	4613      	movlt	r3, r2
 800a4d2:	6033      	str	r3, [r6, #0]
 800a4d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a4d8:	4607      	mov	r7, r0
 800a4da:	460c      	mov	r4, r1
 800a4dc:	b10a      	cbz	r2, 800a4e2 <_printf_common+0x26>
 800a4de:	3301      	adds	r3, #1
 800a4e0:	6033      	str	r3, [r6, #0]
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	0699      	lsls	r1, r3, #26
 800a4e6:	bf42      	ittt	mi
 800a4e8:	6833      	ldrmi	r3, [r6, #0]
 800a4ea:	3302      	addmi	r3, #2
 800a4ec:	6033      	strmi	r3, [r6, #0]
 800a4ee:	6825      	ldr	r5, [r4, #0]
 800a4f0:	f015 0506 	ands.w	r5, r5, #6
 800a4f4:	d106      	bne.n	800a504 <_printf_common+0x48>
 800a4f6:	f104 0a19 	add.w	sl, r4, #25
 800a4fa:	68e3      	ldr	r3, [r4, #12]
 800a4fc:	6832      	ldr	r2, [r6, #0]
 800a4fe:	1a9b      	subs	r3, r3, r2
 800a500:	42ab      	cmp	r3, r5
 800a502:	dc26      	bgt.n	800a552 <_printf_common+0x96>
 800a504:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a508:	6822      	ldr	r2, [r4, #0]
 800a50a:	3b00      	subs	r3, #0
 800a50c:	bf18      	it	ne
 800a50e:	2301      	movne	r3, #1
 800a510:	0692      	lsls	r2, r2, #26
 800a512:	d42b      	bmi.n	800a56c <_printf_common+0xb0>
 800a514:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a518:	4641      	mov	r1, r8
 800a51a:	4638      	mov	r0, r7
 800a51c:	47c8      	blx	r9
 800a51e:	3001      	adds	r0, #1
 800a520:	d01e      	beq.n	800a560 <_printf_common+0xa4>
 800a522:	6823      	ldr	r3, [r4, #0]
 800a524:	6922      	ldr	r2, [r4, #16]
 800a526:	f003 0306 	and.w	r3, r3, #6
 800a52a:	2b04      	cmp	r3, #4
 800a52c:	bf02      	ittt	eq
 800a52e:	68e5      	ldreq	r5, [r4, #12]
 800a530:	6833      	ldreq	r3, [r6, #0]
 800a532:	1aed      	subeq	r5, r5, r3
 800a534:	68a3      	ldr	r3, [r4, #8]
 800a536:	bf0c      	ite	eq
 800a538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a53c:	2500      	movne	r5, #0
 800a53e:	4293      	cmp	r3, r2
 800a540:	bfc4      	itt	gt
 800a542:	1a9b      	subgt	r3, r3, r2
 800a544:	18ed      	addgt	r5, r5, r3
 800a546:	2600      	movs	r6, #0
 800a548:	341a      	adds	r4, #26
 800a54a:	42b5      	cmp	r5, r6
 800a54c:	d11a      	bne.n	800a584 <_printf_common+0xc8>
 800a54e:	2000      	movs	r0, #0
 800a550:	e008      	b.n	800a564 <_printf_common+0xa8>
 800a552:	2301      	movs	r3, #1
 800a554:	4652      	mov	r2, sl
 800a556:	4641      	mov	r1, r8
 800a558:	4638      	mov	r0, r7
 800a55a:	47c8      	blx	r9
 800a55c:	3001      	adds	r0, #1
 800a55e:	d103      	bne.n	800a568 <_printf_common+0xac>
 800a560:	f04f 30ff 	mov.w	r0, #4294967295
 800a564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a568:	3501      	adds	r5, #1
 800a56a:	e7c6      	b.n	800a4fa <_printf_common+0x3e>
 800a56c:	18e1      	adds	r1, r4, r3
 800a56e:	1c5a      	adds	r2, r3, #1
 800a570:	2030      	movs	r0, #48	@ 0x30
 800a572:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a576:	4422      	add	r2, r4
 800a578:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a57c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a580:	3302      	adds	r3, #2
 800a582:	e7c7      	b.n	800a514 <_printf_common+0x58>
 800a584:	2301      	movs	r3, #1
 800a586:	4622      	mov	r2, r4
 800a588:	4641      	mov	r1, r8
 800a58a:	4638      	mov	r0, r7
 800a58c:	47c8      	blx	r9
 800a58e:	3001      	adds	r0, #1
 800a590:	d0e6      	beq.n	800a560 <_printf_common+0xa4>
 800a592:	3601      	adds	r6, #1
 800a594:	e7d9      	b.n	800a54a <_printf_common+0x8e>
	...

0800a598 <_printf_i>:
 800a598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a59c:	7e0f      	ldrb	r7, [r1, #24]
 800a59e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5a0:	2f78      	cmp	r7, #120	@ 0x78
 800a5a2:	4691      	mov	r9, r2
 800a5a4:	4680      	mov	r8, r0
 800a5a6:	460c      	mov	r4, r1
 800a5a8:	469a      	mov	sl, r3
 800a5aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a5ae:	d807      	bhi.n	800a5c0 <_printf_i+0x28>
 800a5b0:	2f62      	cmp	r7, #98	@ 0x62
 800a5b2:	d80a      	bhi.n	800a5ca <_printf_i+0x32>
 800a5b4:	2f00      	cmp	r7, #0
 800a5b6:	f000 80d2 	beq.w	800a75e <_printf_i+0x1c6>
 800a5ba:	2f58      	cmp	r7, #88	@ 0x58
 800a5bc:	f000 80b9 	beq.w	800a732 <_printf_i+0x19a>
 800a5c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a5c8:	e03a      	b.n	800a640 <_printf_i+0xa8>
 800a5ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a5ce:	2b15      	cmp	r3, #21
 800a5d0:	d8f6      	bhi.n	800a5c0 <_printf_i+0x28>
 800a5d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a5d8 <_printf_i+0x40>)
 800a5d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a5d8:	0800a631 	.word	0x0800a631
 800a5dc:	0800a645 	.word	0x0800a645
 800a5e0:	0800a5c1 	.word	0x0800a5c1
 800a5e4:	0800a5c1 	.word	0x0800a5c1
 800a5e8:	0800a5c1 	.word	0x0800a5c1
 800a5ec:	0800a5c1 	.word	0x0800a5c1
 800a5f0:	0800a645 	.word	0x0800a645
 800a5f4:	0800a5c1 	.word	0x0800a5c1
 800a5f8:	0800a5c1 	.word	0x0800a5c1
 800a5fc:	0800a5c1 	.word	0x0800a5c1
 800a600:	0800a5c1 	.word	0x0800a5c1
 800a604:	0800a745 	.word	0x0800a745
 800a608:	0800a66f 	.word	0x0800a66f
 800a60c:	0800a6ff 	.word	0x0800a6ff
 800a610:	0800a5c1 	.word	0x0800a5c1
 800a614:	0800a5c1 	.word	0x0800a5c1
 800a618:	0800a767 	.word	0x0800a767
 800a61c:	0800a5c1 	.word	0x0800a5c1
 800a620:	0800a66f 	.word	0x0800a66f
 800a624:	0800a5c1 	.word	0x0800a5c1
 800a628:	0800a5c1 	.word	0x0800a5c1
 800a62c:	0800a707 	.word	0x0800a707
 800a630:	6833      	ldr	r3, [r6, #0]
 800a632:	1d1a      	adds	r2, r3, #4
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	6032      	str	r2, [r6, #0]
 800a638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a63c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a640:	2301      	movs	r3, #1
 800a642:	e09d      	b.n	800a780 <_printf_i+0x1e8>
 800a644:	6833      	ldr	r3, [r6, #0]
 800a646:	6820      	ldr	r0, [r4, #0]
 800a648:	1d19      	adds	r1, r3, #4
 800a64a:	6031      	str	r1, [r6, #0]
 800a64c:	0606      	lsls	r6, r0, #24
 800a64e:	d501      	bpl.n	800a654 <_printf_i+0xbc>
 800a650:	681d      	ldr	r5, [r3, #0]
 800a652:	e003      	b.n	800a65c <_printf_i+0xc4>
 800a654:	0645      	lsls	r5, r0, #25
 800a656:	d5fb      	bpl.n	800a650 <_printf_i+0xb8>
 800a658:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a65c:	2d00      	cmp	r5, #0
 800a65e:	da03      	bge.n	800a668 <_printf_i+0xd0>
 800a660:	232d      	movs	r3, #45	@ 0x2d
 800a662:	426d      	negs	r5, r5
 800a664:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a668:	4859      	ldr	r0, [pc, #356]	@ (800a7d0 <_printf_i+0x238>)
 800a66a:	230a      	movs	r3, #10
 800a66c:	e011      	b.n	800a692 <_printf_i+0xfa>
 800a66e:	6821      	ldr	r1, [r4, #0]
 800a670:	6833      	ldr	r3, [r6, #0]
 800a672:	0608      	lsls	r0, r1, #24
 800a674:	f853 5b04 	ldr.w	r5, [r3], #4
 800a678:	d402      	bmi.n	800a680 <_printf_i+0xe8>
 800a67a:	0649      	lsls	r1, r1, #25
 800a67c:	bf48      	it	mi
 800a67e:	b2ad      	uxthmi	r5, r5
 800a680:	2f6f      	cmp	r7, #111	@ 0x6f
 800a682:	4853      	ldr	r0, [pc, #332]	@ (800a7d0 <_printf_i+0x238>)
 800a684:	6033      	str	r3, [r6, #0]
 800a686:	bf14      	ite	ne
 800a688:	230a      	movne	r3, #10
 800a68a:	2308      	moveq	r3, #8
 800a68c:	2100      	movs	r1, #0
 800a68e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a692:	6866      	ldr	r6, [r4, #4]
 800a694:	60a6      	str	r6, [r4, #8]
 800a696:	2e00      	cmp	r6, #0
 800a698:	bfa2      	ittt	ge
 800a69a:	6821      	ldrge	r1, [r4, #0]
 800a69c:	f021 0104 	bicge.w	r1, r1, #4
 800a6a0:	6021      	strge	r1, [r4, #0]
 800a6a2:	b90d      	cbnz	r5, 800a6a8 <_printf_i+0x110>
 800a6a4:	2e00      	cmp	r6, #0
 800a6a6:	d04b      	beq.n	800a740 <_printf_i+0x1a8>
 800a6a8:	4616      	mov	r6, r2
 800a6aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6ae:	fb03 5711 	mls	r7, r3, r1, r5
 800a6b2:	5dc7      	ldrb	r7, [r0, r7]
 800a6b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6b8:	462f      	mov	r7, r5
 800a6ba:	42bb      	cmp	r3, r7
 800a6bc:	460d      	mov	r5, r1
 800a6be:	d9f4      	bls.n	800a6aa <_printf_i+0x112>
 800a6c0:	2b08      	cmp	r3, #8
 800a6c2:	d10b      	bne.n	800a6dc <_printf_i+0x144>
 800a6c4:	6823      	ldr	r3, [r4, #0]
 800a6c6:	07df      	lsls	r7, r3, #31
 800a6c8:	d508      	bpl.n	800a6dc <_printf_i+0x144>
 800a6ca:	6923      	ldr	r3, [r4, #16]
 800a6cc:	6861      	ldr	r1, [r4, #4]
 800a6ce:	4299      	cmp	r1, r3
 800a6d0:	bfde      	ittt	le
 800a6d2:	2330      	movle	r3, #48	@ 0x30
 800a6d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a6d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a6dc:	1b92      	subs	r2, r2, r6
 800a6de:	6122      	str	r2, [r4, #16]
 800a6e0:	f8cd a000 	str.w	sl, [sp]
 800a6e4:	464b      	mov	r3, r9
 800a6e6:	aa03      	add	r2, sp, #12
 800a6e8:	4621      	mov	r1, r4
 800a6ea:	4640      	mov	r0, r8
 800a6ec:	f7ff fee6 	bl	800a4bc <_printf_common>
 800a6f0:	3001      	adds	r0, #1
 800a6f2:	d14a      	bne.n	800a78a <_printf_i+0x1f2>
 800a6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f8:	b004      	add	sp, #16
 800a6fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6fe:	6823      	ldr	r3, [r4, #0]
 800a700:	f043 0320 	orr.w	r3, r3, #32
 800a704:	6023      	str	r3, [r4, #0]
 800a706:	4833      	ldr	r0, [pc, #204]	@ (800a7d4 <_printf_i+0x23c>)
 800a708:	2778      	movs	r7, #120	@ 0x78
 800a70a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a70e:	6823      	ldr	r3, [r4, #0]
 800a710:	6831      	ldr	r1, [r6, #0]
 800a712:	061f      	lsls	r7, r3, #24
 800a714:	f851 5b04 	ldr.w	r5, [r1], #4
 800a718:	d402      	bmi.n	800a720 <_printf_i+0x188>
 800a71a:	065f      	lsls	r7, r3, #25
 800a71c:	bf48      	it	mi
 800a71e:	b2ad      	uxthmi	r5, r5
 800a720:	6031      	str	r1, [r6, #0]
 800a722:	07d9      	lsls	r1, r3, #31
 800a724:	bf44      	itt	mi
 800a726:	f043 0320 	orrmi.w	r3, r3, #32
 800a72a:	6023      	strmi	r3, [r4, #0]
 800a72c:	b11d      	cbz	r5, 800a736 <_printf_i+0x19e>
 800a72e:	2310      	movs	r3, #16
 800a730:	e7ac      	b.n	800a68c <_printf_i+0xf4>
 800a732:	4827      	ldr	r0, [pc, #156]	@ (800a7d0 <_printf_i+0x238>)
 800a734:	e7e9      	b.n	800a70a <_printf_i+0x172>
 800a736:	6823      	ldr	r3, [r4, #0]
 800a738:	f023 0320 	bic.w	r3, r3, #32
 800a73c:	6023      	str	r3, [r4, #0]
 800a73e:	e7f6      	b.n	800a72e <_printf_i+0x196>
 800a740:	4616      	mov	r6, r2
 800a742:	e7bd      	b.n	800a6c0 <_printf_i+0x128>
 800a744:	6833      	ldr	r3, [r6, #0]
 800a746:	6825      	ldr	r5, [r4, #0]
 800a748:	6961      	ldr	r1, [r4, #20]
 800a74a:	1d18      	adds	r0, r3, #4
 800a74c:	6030      	str	r0, [r6, #0]
 800a74e:	062e      	lsls	r6, r5, #24
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	d501      	bpl.n	800a758 <_printf_i+0x1c0>
 800a754:	6019      	str	r1, [r3, #0]
 800a756:	e002      	b.n	800a75e <_printf_i+0x1c6>
 800a758:	0668      	lsls	r0, r5, #25
 800a75a:	d5fb      	bpl.n	800a754 <_printf_i+0x1bc>
 800a75c:	8019      	strh	r1, [r3, #0]
 800a75e:	2300      	movs	r3, #0
 800a760:	6123      	str	r3, [r4, #16]
 800a762:	4616      	mov	r6, r2
 800a764:	e7bc      	b.n	800a6e0 <_printf_i+0x148>
 800a766:	6833      	ldr	r3, [r6, #0]
 800a768:	1d1a      	adds	r2, r3, #4
 800a76a:	6032      	str	r2, [r6, #0]
 800a76c:	681e      	ldr	r6, [r3, #0]
 800a76e:	6862      	ldr	r2, [r4, #4]
 800a770:	2100      	movs	r1, #0
 800a772:	4630      	mov	r0, r6
 800a774:	f7f5 fdbc 	bl	80002f0 <memchr>
 800a778:	b108      	cbz	r0, 800a77e <_printf_i+0x1e6>
 800a77a:	1b80      	subs	r0, r0, r6
 800a77c:	6060      	str	r0, [r4, #4]
 800a77e:	6863      	ldr	r3, [r4, #4]
 800a780:	6123      	str	r3, [r4, #16]
 800a782:	2300      	movs	r3, #0
 800a784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a788:	e7aa      	b.n	800a6e0 <_printf_i+0x148>
 800a78a:	6923      	ldr	r3, [r4, #16]
 800a78c:	4632      	mov	r2, r6
 800a78e:	4649      	mov	r1, r9
 800a790:	4640      	mov	r0, r8
 800a792:	47d0      	blx	sl
 800a794:	3001      	adds	r0, #1
 800a796:	d0ad      	beq.n	800a6f4 <_printf_i+0x15c>
 800a798:	6823      	ldr	r3, [r4, #0]
 800a79a:	079b      	lsls	r3, r3, #30
 800a79c:	d413      	bmi.n	800a7c6 <_printf_i+0x22e>
 800a79e:	68e0      	ldr	r0, [r4, #12]
 800a7a0:	9b03      	ldr	r3, [sp, #12]
 800a7a2:	4298      	cmp	r0, r3
 800a7a4:	bfb8      	it	lt
 800a7a6:	4618      	movlt	r0, r3
 800a7a8:	e7a6      	b.n	800a6f8 <_printf_i+0x160>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	4632      	mov	r2, r6
 800a7ae:	4649      	mov	r1, r9
 800a7b0:	4640      	mov	r0, r8
 800a7b2:	47d0      	blx	sl
 800a7b4:	3001      	adds	r0, #1
 800a7b6:	d09d      	beq.n	800a6f4 <_printf_i+0x15c>
 800a7b8:	3501      	adds	r5, #1
 800a7ba:	68e3      	ldr	r3, [r4, #12]
 800a7bc:	9903      	ldr	r1, [sp, #12]
 800a7be:	1a5b      	subs	r3, r3, r1
 800a7c0:	42ab      	cmp	r3, r5
 800a7c2:	dcf2      	bgt.n	800a7aa <_printf_i+0x212>
 800a7c4:	e7eb      	b.n	800a79e <_printf_i+0x206>
 800a7c6:	2500      	movs	r5, #0
 800a7c8:	f104 0619 	add.w	r6, r4, #25
 800a7cc:	e7f5      	b.n	800a7ba <_printf_i+0x222>
 800a7ce:	bf00      	nop
 800a7d0:	0800e582 	.word	0x0800e582
 800a7d4:	0800e593 	.word	0x0800e593

0800a7d8 <_scanf_float>:
 800a7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7dc:	b087      	sub	sp, #28
 800a7de:	4617      	mov	r7, r2
 800a7e0:	9303      	str	r3, [sp, #12]
 800a7e2:	688b      	ldr	r3, [r1, #8]
 800a7e4:	1e5a      	subs	r2, r3, #1
 800a7e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a7ea:	bf81      	itttt	hi
 800a7ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a7f0:	eb03 0b05 	addhi.w	fp, r3, r5
 800a7f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a7f8:	608b      	strhi	r3, [r1, #8]
 800a7fa:	680b      	ldr	r3, [r1, #0]
 800a7fc:	460a      	mov	r2, r1
 800a7fe:	f04f 0500 	mov.w	r5, #0
 800a802:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a806:	f842 3b1c 	str.w	r3, [r2], #28
 800a80a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a80e:	4680      	mov	r8, r0
 800a810:	460c      	mov	r4, r1
 800a812:	bf98      	it	ls
 800a814:	f04f 0b00 	movls.w	fp, #0
 800a818:	9201      	str	r2, [sp, #4]
 800a81a:	4616      	mov	r6, r2
 800a81c:	46aa      	mov	sl, r5
 800a81e:	46a9      	mov	r9, r5
 800a820:	9502      	str	r5, [sp, #8]
 800a822:	68a2      	ldr	r2, [r4, #8]
 800a824:	b152      	cbz	r2, 800a83c <_scanf_float+0x64>
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	781b      	ldrb	r3, [r3, #0]
 800a82a:	2b4e      	cmp	r3, #78	@ 0x4e
 800a82c:	d864      	bhi.n	800a8f8 <_scanf_float+0x120>
 800a82e:	2b40      	cmp	r3, #64	@ 0x40
 800a830:	d83c      	bhi.n	800a8ac <_scanf_float+0xd4>
 800a832:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a836:	b2c8      	uxtb	r0, r1
 800a838:	280e      	cmp	r0, #14
 800a83a:	d93a      	bls.n	800a8b2 <_scanf_float+0xda>
 800a83c:	f1b9 0f00 	cmp.w	r9, #0
 800a840:	d003      	beq.n	800a84a <_scanf_float+0x72>
 800a842:	6823      	ldr	r3, [r4, #0]
 800a844:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a848:	6023      	str	r3, [r4, #0]
 800a84a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a84e:	f1ba 0f01 	cmp.w	sl, #1
 800a852:	f200 8117 	bhi.w	800aa84 <_scanf_float+0x2ac>
 800a856:	9b01      	ldr	r3, [sp, #4]
 800a858:	429e      	cmp	r6, r3
 800a85a:	f200 8108 	bhi.w	800aa6e <_scanf_float+0x296>
 800a85e:	2001      	movs	r0, #1
 800a860:	b007      	add	sp, #28
 800a862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a866:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a86a:	2a0d      	cmp	r2, #13
 800a86c:	d8e6      	bhi.n	800a83c <_scanf_float+0x64>
 800a86e:	a101      	add	r1, pc, #4	@ (adr r1, 800a874 <_scanf_float+0x9c>)
 800a870:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a874:	0800a9bb 	.word	0x0800a9bb
 800a878:	0800a83d 	.word	0x0800a83d
 800a87c:	0800a83d 	.word	0x0800a83d
 800a880:	0800a83d 	.word	0x0800a83d
 800a884:	0800aa1b 	.word	0x0800aa1b
 800a888:	0800a9f3 	.word	0x0800a9f3
 800a88c:	0800a83d 	.word	0x0800a83d
 800a890:	0800a83d 	.word	0x0800a83d
 800a894:	0800a9c9 	.word	0x0800a9c9
 800a898:	0800a83d 	.word	0x0800a83d
 800a89c:	0800a83d 	.word	0x0800a83d
 800a8a0:	0800a83d 	.word	0x0800a83d
 800a8a4:	0800a83d 	.word	0x0800a83d
 800a8a8:	0800a981 	.word	0x0800a981
 800a8ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a8b0:	e7db      	b.n	800a86a <_scanf_float+0x92>
 800a8b2:	290e      	cmp	r1, #14
 800a8b4:	d8c2      	bhi.n	800a83c <_scanf_float+0x64>
 800a8b6:	a001      	add	r0, pc, #4	@ (adr r0, 800a8bc <_scanf_float+0xe4>)
 800a8b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a8bc:	0800a971 	.word	0x0800a971
 800a8c0:	0800a83d 	.word	0x0800a83d
 800a8c4:	0800a971 	.word	0x0800a971
 800a8c8:	0800aa07 	.word	0x0800aa07
 800a8cc:	0800a83d 	.word	0x0800a83d
 800a8d0:	0800a919 	.word	0x0800a919
 800a8d4:	0800a957 	.word	0x0800a957
 800a8d8:	0800a957 	.word	0x0800a957
 800a8dc:	0800a957 	.word	0x0800a957
 800a8e0:	0800a957 	.word	0x0800a957
 800a8e4:	0800a957 	.word	0x0800a957
 800a8e8:	0800a957 	.word	0x0800a957
 800a8ec:	0800a957 	.word	0x0800a957
 800a8f0:	0800a957 	.word	0x0800a957
 800a8f4:	0800a957 	.word	0x0800a957
 800a8f8:	2b6e      	cmp	r3, #110	@ 0x6e
 800a8fa:	d809      	bhi.n	800a910 <_scanf_float+0x138>
 800a8fc:	2b60      	cmp	r3, #96	@ 0x60
 800a8fe:	d8b2      	bhi.n	800a866 <_scanf_float+0x8e>
 800a900:	2b54      	cmp	r3, #84	@ 0x54
 800a902:	d07b      	beq.n	800a9fc <_scanf_float+0x224>
 800a904:	2b59      	cmp	r3, #89	@ 0x59
 800a906:	d199      	bne.n	800a83c <_scanf_float+0x64>
 800a908:	2d07      	cmp	r5, #7
 800a90a:	d197      	bne.n	800a83c <_scanf_float+0x64>
 800a90c:	2508      	movs	r5, #8
 800a90e:	e02c      	b.n	800a96a <_scanf_float+0x192>
 800a910:	2b74      	cmp	r3, #116	@ 0x74
 800a912:	d073      	beq.n	800a9fc <_scanf_float+0x224>
 800a914:	2b79      	cmp	r3, #121	@ 0x79
 800a916:	e7f6      	b.n	800a906 <_scanf_float+0x12e>
 800a918:	6821      	ldr	r1, [r4, #0]
 800a91a:	05c8      	lsls	r0, r1, #23
 800a91c:	d51b      	bpl.n	800a956 <_scanf_float+0x17e>
 800a91e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a922:	6021      	str	r1, [r4, #0]
 800a924:	f109 0901 	add.w	r9, r9, #1
 800a928:	f1bb 0f00 	cmp.w	fp, #0
 800a92c:	d003      	beq.n	800a936 <_scanf_float+0x15e>
 800a92e:	3201      	adds	r2, #1
 800a930:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a934:	60a2      	str	r2, [r4, #8]
 800a936:	68a3      	ldr	r3, [r4, #8]
 800a938:	3b01      	subs	r3, #1
 800a93a:	60a3      	str	r3, [r4, #8]
 800a93c:	6923      	ldr	r3, [r4, #16]
 800a93e:	3301      	adds	r3, #1
 800a940:	6123      	str	r3, [r4, #16]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	3b01      	subs	r3, #1
 800a946:	2b00      	cmp	r3, #0
 800a948:	607b      	str	r3, [r7, #4]
 800a94a:	f340 8087 	ble.w	800aa5c <_scanf_float+0x284>
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	3301      	adds	r3, #1
 800a952:	603b      	str	r3, [r7, #0]
 800a954:	e765      	b.n	800a822 <_scanf_float+0x4a>
 800a956:	eb1a 0105 	adds.w	r1, sl, r5
 800a95a:	f47f af6f 	bne.w	800a83c <_scanf_float+0x64>
 800a95e:	6822      	ldr	r2, [r4, #0]
 800a960:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a964:	6022      	str	r2, [r4, #0]
 800a966:	460d      	mov	r5, r1
 800a968:	468a      	mov	sl, r1
 800a96a:	f806 3b01 	strb.w	r3, [r6], #1
 800a96e:	e7e2      	b.n	800a936 <_scanf_float+0x15e>
 800a970:	6822      	ldr	r2, [r4, #0]
 800a972:	0610      	lsls	r0, r2, #24
 800a974:	f57f af62 	bpl.w	800a83c <_scanf_float+0x64>
 800a978:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a97c:	6022      	str	r2, [r4, #0]
 800a97e:	e7f4      	b.n	800a96a <_scanf_float+0x192>
 800a980:	f1ba 0f00 	cmp.w	sl, #0
 800a984:	d10e      	bne.n	800a9a4 <_scanf_float+0x1cc>
 800a986:	f1b9 0f00 	cmp.w	r9, #0
 800a98a:	d10e      	bne.n	800a9aa <_scanf_float+0x1d2>
 800a98c:	6822      	ldr	r2, [r4, #0]
 800a98e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a992:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a996:	d108      	bne.n	800a9aa <_scanf_float+0x1d2>
 800a998:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a99c:	6022      	str	r2, [r4, #0]
 800a99e:	f04f 0a01 	mov.w	sl, #1
 800a9a2:	e7e2      	b.n	800a96a <_scanf_float+0x192>
 800a9a4:	f1ba 0f02 	cmp.w	sl, #2
 800a9a8:	d055      	beq.n	800aa56 <_scanf_float+0x27e>
 800a9aa:	2d01      	cmp	r5, #1
 800a9ac:	d002      	beq.n	800a9b4 <_scanf_float+0x1dc>
 800a9ae:	2d04      	cmp	r5, #4
 800a9b0:	f47f af44 	bne.w	800a83c <_scanf_float+0x64>
 800a9b4:	3501      	adds	r5, #1
 800a9b6:	b2ed      	uxtb	r5, r5
 800a9b8:	e7d7      	b.n	800a96a <_scanf_float+0x192>
 800a9ba:	f1ba 0f01 	cmp.w	sl, #1
 800a9be:	f47f af3d 	bne.w	800a83c <_scanf_float+0x64>
 800a9c2:	f04f 0a02 	mov.w	sl, #2
 800a9c6:	e7d0      	b.n	800a96a <_scanf_float+0x192>
 800a9c8:	b97d      	cbnz	r5, 800a9ea <_scanf_float+0x212>
 800a9ca:	f1b9 0f00 	cmp.w	r9, #0
 800a9ce:	f47f af38 	bne.w	800a842 <_scanf_float+0x6a>
 800a9d2:	6822      	ldr	r2, [r4, #0]
 800a9d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a9d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a9dc:	f040 8101 	bne.w	800abe2 <_scanf_float+0x40a>
 800a9e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a9e4:	6022      	str	r2, [r4, #0]
 800a9e6:	2501      	movs	r5, #1
 800a9e8:	e7bf      	b.n	800a96a <_scanf_float+0x192>
 800a9ea:	2d03      	cmp	r5, #3
 800a9ec:	d0e2      	beq.n	800a9b4 <_scanf_float+0x1dc>
 800a9ee:	2d05      	cmp	r5, #5
 800a9f0:	e7de      	b.n	800a9b0 <_scanf_float+0x1d8>
 800a9f2:	2d02      	cmp	r5, #2
 800a9f4:	f47f af22 	bne.w	800a83c <_scanf_float+0x64>
 800a9f8:	2503      	movs	r5, #3
 800a9fa:	e7b6      	b.n	800a96a <_scanf_float+0x192>
 800a9fc:	2d06      	cmp	r5, #6
 800a9fe:	f47f af1d 	bne.w	800a83c <_scanf_float+0x64>
 800aa02:	2507      	movs	r5, #7
 800aa04:	e7b1      	b.n	800a96a <_scanf_float+0x192>
 800aa06:	6822      	ldr	r2, [r4, #0]
 800aa08:	0591      	lsls	r1, r2, #22
 800aa0a:	f57f af17 	bpl.w	800a83c <_scanf_float+0x64>
 800aa0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800aa12:	6022      	str	r2, [r4, #0]
 800aa14:	f8cd 9008 	str.w	r9, [sp, #8]
 800aa18:	e7a7      	b.n	800a96a <_scanf_float+0x192>
 800aa1a:	6822      	ldr	r2, [r4, #0]
 800aa1c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800aa20:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800aa24:	d006      	beq.n	800aa34 <_scanf_float+0x25c>
 800aa26:	0550      	lsls	r0, r2, #21
 800aa28:	f57f af08 	bpl.w	800a83c <_scanf_float+0x64>
 800aa2c:	f1b9 0f00 	cmp.w	r9, #0
 800aa30:	f000 80d7 	beq.w	800abe2 <_scanf_float+0x40a>
 800aa34:	0591      	lsls	r1, r2, #22
 800aa36:	bf58      	it	pl
 800aa38:	9902      	ldrpl	r1, [sp, #8]
 800aa3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800aa3e:	bf58      	it	pl
 800aa40:	eba9 0101 	subpl.w	r1, r9, r1
 800aa44:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800aa48:	bf58      	it	pl
 800aa4a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800aa4e:	6022      	str	r2, [r4, #0]
 800aa50:	f04f 0900 	mov.w	r9, #0
 800aa54:	e789      	b.n	800a96a <_scanf_float+0x192>
 800aa56:	f04f 0a03 	mov.w	sl, #3
 800aa5a:	e786      	b.n	800a96a <_scanf_float+0x192>
 800aa5c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800aa60:	4639      	mov	r1, r7
 800aa62:	4640      	mov	r0, r8
 800aa64:	4798      	blx	r3
 800aa66:	2800      	cmp	r0, #0
 800aa68:	f43f aedb 	beq.w	800a822 <_scanf_float+0x4a>
 800aa6c:	e6e6      	b.n	800a83c <_scanf_float+0x64>
 800aa6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa76:	463a      	mov	r2, r7
 800aa78:	4640      	mov	r0, r8
 800aa7a:	4798      	blx	r3
 800aa7c:	6923      	ldr	r3, [r4, #16]
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	6123      	str	r3, [r4, #16]
 800aa82:	e6e8      	b.n	800a856 <_scanf_float+0x7e>
 800aa84:	1e6b      	subs	r3, r5, #1
 800aa86:	2b06      	cmp	r3, #6
 800aa88:	d824      	bhi.n	800aad4 <_scanf_float+0x2fc>
 800aa8a:	2d02      	cmp	r5, #2
 800aa8c:	d836      	bhi.n	800aafc <_scanf_float+0x324>
 800aa8e:	9b01      	ldr	r3, [sp, #4]
 800aa90:	429e      	cmp	r6, r3
 800aa92:	f67f aee4 	bls.w	800a85e <_scanf_float+0x86>
 800aa96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa9e:	463a      	mov	r2, r7
 800aaa0:	4640      	mov	r0, r8
 800aaa2:	4798      	blx	r3
 800aaa4:	6923      	ldr	r3, [r4, #16]
 800aaa6:	3b01      	subs	r3, #1
 800aaa8:	6123      	str	r3, [r4, #16]
 800aaaa:	e7f0      	b.n	800aa8e <_scanf_float+0x2b6>
 800aaac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aab0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800aab4:	463a      	mov	r2, r7
 800aab6:	4640      	mov	r0, r8
 800aab8:	4798      	blx	r3
 800aaba:	6923      	ldr	r3, [r4, #16]
 800aabc:	3b01      	subs	r3, #1
 800aabe:	6123      	str	r3, [r4, #16]
 800aac0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aac4:	fa5f fa8a 	uxtb.w	sl, sl
 800aac8:	f1ba 0f02 	cmp.w	sl, #2
 800aacc:	d1ee      	bne.n	800aaac <_scanf_float+0x2d4>
 800aace:	3d03      	subs	r5, #3
 800aad0:	b2ed      	uxtb	r5, r5
 800aad2:	1b76      	subs	r6, r6, r5
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	05da      	lsls	r2, r3, #23
 800aad8:	d530      	bpl.n	800ab3c <_scanf_float+0x364>
 800aada:	055b      	lsls	r3, r3, #21
 800aadc:	d511      	bpl.n	800ab02 <_scanf_float+0x32a>
 800aade:	9b01      	ldr	r3, [sp, #4]
 800aae0:	429e      	cmp	r6, r3
 800aae2:	f67f aebc 	bls.w	800a85e <_scanf_float+0x86>
 800aae6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aaea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aaee:	463a      	mov	r2, r7
 800aaf0:	4640      	mov	r0, r8
 800aaf2:	4798      	blx	r3
 800aaf4:	6923      	ldr	r3, [r4, #16]
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	6123      	str	r3, [r4, #16]
 800aafa:	e7f0      	b.n	800aade <_scanf_float+0x306>
 800aafc:	46aa      	mov	sl, r5
 800aafe:	46b3      	mov	fp, r6
 800ab00:	e7de      	b.n	800aac0 <_scanf_float+0x2e8>
 800ab02:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ab06:	6923      	ldr	r3, [r4, #16]
 800ab08:	2965      	cmp	r1, #101	@ 0x65
 800ab0a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab0e:	f106 35ff 	add.w	r5, r6, #4294967295
 800ab12:	6123      	str	r3, [r4, #16]
 800ab14:	d00c      	beq.n	800ab30 <_scanf_float+0x358>
 800ab16:	2945      	cmp	r1, #69	@ 0x45
 800ab18:	d00a      	beq.n	800ab30 <_scanf_float+0x358>
 800ab1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab1e:	463a      	mov	r2, r7
 800ab20:	4640      	mov	r0, r8
 800ab22:	4798      	blx	r3
 800ab24:	6923      	ldr	r3, [r4, #16]
 800ab26:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ab2a:	3b01      	subs	r3, #1
 800ab2c:	1eb5      	subs	r5, r6, #2
 800ab2e:	6123      	str	r3, [r4, #16]
 800ab30:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab34:	463a      	mov	r2, r7
 800ab36:	4640      	mov	r0, r8
 800ab38:	4798      	blx	r3
 800ab3a:	462e      	mov	r6, r5
 800ab3c:	6822      	ldr	r2, [r4, #0]
 800ab3e:	f012 0210 	ands.w	r2, r2, #16
 800ab42:	d001      	beq.n	800ab48 <_scanf_float+0x370>
 800ab44:	2000      	movs	r0, #0
 800ab46:	e68b      	b.n	800a860 <_scanf_float+0x88>
 800ab48:	7032      	strb	r2, [r6, #0]
 800ab4a:	6823      	ldr	r3, [r4, #0]
 800ab4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ab50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab54:	d11a      	bne.n	800ab8c <_scanf_float+0x3b4>
 800ab56:	9b02      	ldr	r3, [sp, #8]
 800ab58:	454b      	cmp	r3, r9
 800ab5a:	eba3 0209 	sub.w	r2, r3, r9
 800ab5e:	d121      	bne.n	800aba4 <_scanf_float+0x3cc>
 800ab60:	9901      	ldr	r1, [sp, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	4640      	mov	r0, r8
 800ab66:	f002 fc49 	bl	800d3fc <_strtod_r>
 800ab6a:	9b03      	ldr	r3, [sp, #12]
 800ab6c:	6821      	ldr	r1, [r4, #0]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f011 0f02 	tst.w	r1, #2
 800ab74:	f103 0204 	add.w	r2, r3, #4
 800ab78:	d01f      	beq.n	800abba <_scanf_float+0x3e2>
 800ab7a:	9903      	ldr	r1, [sp, #12]
 800ab7c:	600a      	str	r2, [r1, #0]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	ed83 0b00 	vstr	d0, [r3]
 800ab84:	68e3      	ldr	r3, [r4, #12]
 800ab86:	3301      	adds	r3, #1
 800ab88:	60e3      	str	r3, [r4, #12]
 800ab8a:	e7db      	b.n	800ab44 <_scanf_float+0x36c>
 800ab8c:	9b04      	ldr	r3, [sp, #16]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d0e6      	beq.n	800ab60 <_scanf_float+0x388>
 800ab92:	9905      	ldr	r1, [sp, #20]
 800ab94:	230a      	movs	r3, #10
 800ab96:	3101      	adds	r1, #1
 800ab98:	4640      	mov	r0, r8
 800ab9a:	f002 fcaf 	bl	800d4fc <_strtol_r>
 800ab9e:	9b04      	ldr	r3, [sp, #16]
 800aba0:	9e05      	ldr	r6, [sp, #20]
 800aba2:	1ac2      	subs	r2, r0, r3
 800aba4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800aba8:	429e      	cmp	r6, r3
 800abaa:	bf28      	it	cs
 800abac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800abb0:	490d      	ldr	r1, [pc, #52]	@ (800abe8 <_scanf_float+0x410>)
 800abb2:	4630      	mov	r0, r6
 800abb4:	f000 f960 	bl	800ae78 <siprintf>
 800abb8:	e7d2      	b.n	800ab60 <_scanf_float+0x388>
 800abba:	f011 0f04 	tst.w	r1, #4
 800abbe:	9903      	ldr	r1, [sp, #12]
 800abc0:	600a      	str	r2, [r1, #0]
 800abc2:	d1dc      	bne.n	800ab7e <_scanf_float+0x3a6>
 800abc4:	eeb4 0b40 	vcmp.f64	d0, d0
 800abc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abcc:	681d      	ldr	r5, [r3, #0]
 800abce:	d705      	bvc.n	800abdc <_scanf_float+0x404>
 800abd0:	4806      	ldr	r0, [pc, #24]	@ (800abec <_scanf_float+0x414>)
 800abd2:	f000 fb81 	bl	800b2d8 <nanf>
 800abd6:	ed85 0a00 	vstr	s0, [r5]
 800abda:	e7d3      	b.n	800ab84 <_scanf_float+0x3ac>
 800abdc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800abe0:	e7f9      	b.n	800abd6 <_scanf_float+0x3fe>
 800abe2:	f04f 0900 	mov.w	r9, #0
 800abe6:	e630      	b.n	800a84a <_scanf_float+0x72>
 800abe8:	0800e5a4 	.word	0x0800e5a4
 800abec:	0800e56f 	.word	0x0800e56f

0800abf0 <std>:
 800abf0:	2300      	movs	r3, #0
 800abf2:	b510      	push	{r4, lr}
 800abf4:	4604      	mov	r4, r0
 800abf6:	e9c0 3300 	strd	r3, r3, [r0]
 800abfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abfe:	6083      	str	r3, [r0, #8]
 800ac00:	8181      	strh	r1, [r0, #12]
 800ac02:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac04:	81c2      	strh	r2, [r0, #14]
 800ac06:	6183      	str	r3, [r0, #24]
 800ac08:	4619      	mov	r1, r3
 800ac0a:	2208      	movs	r2, #8
 800ac0c:	305c      	adds	r0, #92	@ 0x5c
 800ac0e:	f000 fa2b 	bl	800b068 <memset>
 800ac12:	4b0d      	ldr	r3, [pc, #52]	@ (800ac48 <std+0x58>)
 800ac14:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac16:	4b0d      	ldr	r3, [pc, #52]	@ (800ac4c <std+0x5c>)
 800ac18:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac50 <std+0x60>)
 800ac1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac54 <std+0x64>)
 800ac20:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac22:	4b0d      	ldr	r3, [pc, #52]	@ (800ac58 <std+0x68>)
 800ac24:	6224      	str	r4, [r4, #32]
 800ac26:	429c      	cmp	r4, r3
 800ac28:	d006      	beq.n	800ac38 <std+0x48>
 800ac2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac2e:	4294      	cmp	r4, r2
 800ac30:	d002      	beq.n	800ac38 <std+0x48>
 800ac32:	33d0      	adds	r3, #208	@ 0xd0
 800ac34:	429c      	cmp	r4, r3
 800ac36:	d105      	bne.n	800ac44 <std+0x54>
 800ac38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac40:	f000 bb38 	b.w	800b2b4 <__retarget_lock_init_recursive>
 800ac44:	bd10      	pop	{r4, pc}
 800ac46:	bf00      	nop
 800ac48:	0800aeb9 	.word	0x0800aeb9
 800ac4c:	0800aedb 	.word	0x0800aedb
 800ac50:	0800af13 	.word	0x0800af13
 800ac54:	0800af37 	.word	0x0800af37
 800ac58:	24004d38 	.word	0x24004d38

0800ac5c <stdio_exit_handler>:
 800ac5c:	4a02      	ldr	r2, [pc, #8]	@ (800ac68 <stdio_exit_handler+0xc>)
 800ac5e:	4903      	ldr	r1, [pc, #12]	@ (800ac6c <stdio_exit_handler+0x10>)
 800ac60:	4803      	ldr	r0, [pc, #12]	@ (800ac70 <stdio_exit_handler+0x14>)
 800ac62:	f000 b87b 	b.w	800ad5c <_fwalk_sglue>
 800ac66:	bf00      	nop
 800ac68:	24000014 	.word	0x24000014
 800ac6c:	0800db3d 	.word	0x0800db3d
 800ac70:	24000024 	.word	0x24000024

0800ac74 <cleanup_stdio>:
 800ac74:	6841      	ldr	r1, [r0, #4]
 800ac76:	4b0c      	ldr	r3, [pc, #48]	@ (800aca8 <cleanup_stdio+0x34>)
 800ac78:	4299      	cmp	r1, r3
 800ac7a:	b510      	push	{r4, lr}
 800ac7c:	4604      	mov	r4, r0
 800ac7e:	d001      	beq.n	800ac84 <cleanup_stdio+0x10>
 800ac80:	f002 ff5c 	bl	800db3c <_fflush_r>
 800ac84:	68a1      	ldr	r1, [r4, #8]
 800ac86:	4b09      	ldr	r3, [pc, #36]	@ (800acac <cleanup_stdio+0x38>)
 800ac88:	4299      	cmp	r1, r3
 800ac8a:	d002      	beq.n	800ac92 <cleanup_stdio+0x1e>
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f002 ff55 	bl	800db3c <_fflush_r>
 800ac92:	68e1      	ldr	r1, [r4, #12]
 800ac94:	4b06      	ldr	r3, [pc, #24]	@ (800acb0 <cleanup_stdio+0x3c>)
 800ac96:	4299      	cmp	r1, r3
 800ac98:	d004      	beq.n	800aca4 <cleanup_stdio+0x30>
 800ac9a:	4620      	mov	r0, r4
 800ac9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aca0:	f002 bf4c 	b.w	800db3c <_fflush_r>
 800aca4:	bd10      	pop	{r4, pc}
 800aca6:	bf00      	nop
 800aca8:	24004d38 	.word	0x24004d38
 800acac:	24004da0 	.word	0x24004da0
 800acb0:	24004e08 	.word	0x24004e08

0800acb4 <global_stdio_init.part.0>:
 800acb4:	b510      	push	{r4, lr}
 800acb6:	4b0b      	ldr	r3, [pc, #44]	@ (800ace4 <global_stdio_init.part.0+0x30>)
 800acb8:	4c0b      	ldr	r4, [pc, #44]	@ (800ace8 <global_stdio_init.part.0+0x34>)
 800acba:	4a0c      	ldr	r2, [pc, #48]	@ (800acec <global_stdio_init.part.0+0x38>)
 800acbc:	601a      	str	r2, [r3, #0]
 800acbe:	4620      	mov	r0, r4
 800acc0:	2200      	movs	r2, #0
 800acc2:	2104      	movs	r1, #4
 800acc4:	f7ff ff94 	bl	800abf0 <std>
 800acc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800accc:	2201      	movs	r2, #1
 800acce:	2109      	movs	r1, #9
 800acd0:	f7ff ff8e 	bl	800abf0 <std>
 800acd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acd8:	2202      	movs	r2, #2
 800acda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acde:	2112      	movs	r1, #18
 800ace0:	f7ff bf86 	b.w	800abf0 <std>
 800ace4:	24004e70 	.word	0x24004e70
 800ace8:	24004d38 	.word	0x24004d38
 800acec:	0800ac5d 	.word	0x0800ac5d

0800acf0 <__sfp_lock_acquire>:
 800acf0:	4801      	ldr	r0, [pc, #4]	@ (800acf8 <__sfp_lock_acquire+0x8>)
 800acf2:	f000 bae0 	b.w	800b2b6 <__retarget_lock_acquire_recursive>
 800acf6:	bf00      	nop
 800acf8:	24004e79 	.word	0x24004e79

0800acfc <__sfp_lock_release>:
 800acfc:	4801      	ldr	r0, [pc, #4]	@ (800ad04 <__sfp_lock_release+0x8>)
 800acfe:	f000 badb 	b.w	800b2b8 <__retarget_lock_release_recursive>
 800ad02:	bf00      	nop
 800ad04:	24004e79 	.word	0x24004e79

0800ad08 <__sinit>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	4604      	mov	r4, r0
 800ad0c:	f7ff fff0 	bl	800acf0 <__sfp_lock_acquire>
 800ad10:	6a23      	ldr	r3, [r4, #32]
 800ad12:	b11b      	cbz	r3, 800ad1c <__sinit+0x14>
 800ad14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad18:	f7ff bff0 	b.w	800acfc <__sfp_lock_release>
 800ad1c:	4b04      	ldr	r3, [pc, #16]	@ (800ad30 <__sinit+0x28>)
 800ad1e:	6223      	str	r3, [r4, #32]
 800ad20:	4b04      	ldr	r3, [pc, #16]	@ (800ad34 <__sinit+0x2c>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d1f5      	bne.n	800ad14 <__sinit+0xc>
 800ad28:	f7ff ffc4 	bl	800acb4 <global_stdio_init.part.0>
 800ad2c:	e7f2      	b.n	800ad14 <__sinit+0xc>
 800ad2e:	bf00      	nop
 800ad30:	0800ac75 	.word	0x0800ac75
 800ad34:	24004e70 	.word	0x24004e70

0800ad38 <fiprintf>:
 800ad38:	b40e      	push	{r1, r2, r3}
 800ad3a:	b503      	push	{r0, r1, lr}
 800ad3c:	4601      	mov	r1, r0
 800ad3e:	ab03      	add	r3, sp, #12
 800ad40:	4805      	ldr	r0, [pc, #20]	@ (800ad58 <fiprintf+0x20>)
 800ad42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad46:	6800      	ldr	r0, [r0, #0]
 800ad48:	9301      	str	r3, [sp, #4]
 800ad4a:	f002 fd5b 	bl	800d804 <_vfiprintf_r>
 800ad4e:	b002      	add	sp, #8
 800ad50:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad54:	b003      	add	sp, #12
 800ad56:	4770      	bx	lr
 800ad58:	24000020 	.word	0x24000020

0800ad5c <_fwalk_sglue>:
 800ad5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad60:	4607      	mov	r7, r0
 800ad62:	4688      	mov	r8, r1
 800ad64:	4614      	mov	r4, r2
 800ad66:	2600      	movs	r6, #0
 800ad68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad6c:	f1b9 0901 	subs.w	r9, r9, #1
 800ad70:	d505      	bpl.n	800ad7e <_fwalk_sglue+0x22>
 800ad72:	6824      	ldr	r4, [r4, #0]
 800ad74:	2c00      	cmp	r4, #0
 800ad76:	d1f7      	bne.n	800ad68 <_fwalk_sglue+0xc>
 800ad78:	4630      	mov	r0, r6
 800ad7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad7e:	89ab      	ldrh	r3, [r5, #12]
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d907      	bls.n	800ad94 <_fwalk_sglue+0x38>
 800ad84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	d003      	beq.n	800ad94 <_fwalk_sglue+0x38>
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	4638      	mov	r0, r7
 800ad90:	47c0      	blx	r8
 800ad92:	4306      	orrs	r6, r0
 800ad94:	3568      	adds	r5, #104	@ 0x68
 800ad96:	e7e9      	b.n	800ad6c <_fwalk_sglue+0x10>

0800ad98 <iprintf>:
 800ad98:	b40f      	push	{r0, r1, r2, r3}
 800ad9a:	b507      	push	{r0, r1, r2, lr}
 800ad9c:	4906      	ldr	r1, [pc, #24]	@ (800adb8 <iprintf+0x20>)
 800ad9e:	ab04      	add	r3, sp, #16
 800ada0:	6808      	ldr	r0, [r1, #0]
 800ada2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ada6:	6881      	ldr	r1, [r0, #8]
 800ada8:	9301      	str	r3, [sp, #4]
 800adaa:	f002 fd2b 	bl	800d804 <_vfiprintf_r>
 800adae:	b003      	add	sp, #12
 800adb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800adb4:	b004      	add	sp, #16
 800adb6:	4770      	bx	lr
 800adb8:	24000020 	.word	0x24000020

0800adbc <_puts_r>:
 800adbc:	6a03      	ldr	r3, [r0, #32]
 800adbe:	b570      	push	{r4, r5, r6, lr}
 800adc0:	6884      	ldr	r4, [r0, #8]
 800adc2:	4605      	mov	r5, r0
 800adc4:	460e      	mov	r6, r1
 800adc6:	b90b      	cbnz	r3, 800adcc <_puts_r+0x10>
 800adc8:	f7ff ff9e 	bl	800ad08 <__sinit>
 800adcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adce:	07db      	lsls	r3, r3, #31
 800add0:	d405      	bmi.n	800adde <_puts_r+0x22>
 800add2:	89a3      	ldrh	r3, [r4, #12]
 800add4:	0598      	lsls	r0, r3, #22
 800add6:	d402      	bmi.n	800adde <_puts_r+0x22>
 800add8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adda:	f000 fa6c 	bl	800b2b6 <__retarget_lock_acquire_recursive>
 800adde:	89a3      	ldrh	r3, [r4, #12]
 800ade0:	0719      	lsls	r1, r3, #28
 800ade2:	d502      	bpl.n	800adea <_puts_r+0x2e>
 800ade4:	6923      	ldr	r3, [r4, #16]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d135      	bne.n	800ae56 <_puts_r+0x9a>
 800adea:	4621      	mov	r1, r4
 800adec:	4628      	mov	r0, r5
 800adee:	f000 f8e5 	bl	800afbc <__swsetup_r>
 800adf2:	b380      	cbz	r0, 800ae56 <_puts_r+0x9a>
 800adf4:	f04f 35ff 	mov.w	r5, #4294967295
 800adf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adfa:	07da      	lsls	r2, r3, #31
 800adfc:	d405      	bmi.n	800ae0a <_puts_r+0x4e>
 800adfe:	89a3      	ldrh	r3, [r4, #12]
 800ae00:	059b      	lsls	r3, r3, #22
 800ae02:	d402      	bmi.n	800ae0a <_puts_r+0x4e>
 800ae04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae06:	f000 fa57 	bl	800b2b8 <__retarget_lock_release_recursive>
 800ae0a:	4628      	mov	r0, r5
 800ae0c:	bd70      	pop	{r4, r5, r6, pc}
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	da04      	bge.n	800ae1c <_puts_r+0x60>
 800ae12:	69a2      	ldr	r2, [r4, #24]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	dc17      	bgt.n	800ae48 <_puts_r+0x8c>
 800ae18:	290a      	cmp	r1, #10
 800ae1a:	d015      	beq.n	800ae48 <_puts_r+0x8c>
 800ae1c:	6823      	ldr	r3, [r4, #0]
 800ae1e:	1c5a      	adds	r2, r3, #1
 800ae20:	6022      	str	r2, [r4, #0]
 800ae22:	7019      	strb	r1, [r3, #0]
 800ae24:	68a3      	ldr	r3, [r4, #8]
 800ae26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ae2a:	3b01      	subs	r3, #1
 800ae2c:	60a3      	str	r3, [r4, #8]
 800ae2e:	2900      	cmp	r1, #0
 800ae30:	d1ed      	bne.n	800ae0e <_puts_r+0x52>
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	da11      	bge.n	800ae5a <_puts_r+0x9e>
 800ae36:	4622      	mov	r2, r4
 800ae38:	210a      	movs	r1, #10
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	f000 f87f 	bl	800af3e <__swbuf_r>
 800ae40:	3001      	adds	r0, #1
 800ae42:	d0d7      	beq.n	800adf4 <_puts_r+0x38>
 800ae44:	250a      	movs	r5, #10
 800ae46:	e7d7      	b.n	800adf8 <_puts_r+0x3c>
 800ae48:	4622      	mov	r2, r4
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	f000 f877 	bl	800af3e <__swbuf_r>
 800ae50:	3001      	adds	r0, #1
 800ae52:	d1e7      	bne.n	800ae24 <_puts_r+0x68>
 800ae54:	e7ce      	b.n	800adf4 <_puts_r+0x38>
 800ae56:	3e01      	subs	r6, #1
 800ae58:	e7e4      	b.n	800ae24 <_puts_r+0x68>
 800ae5a:	6823      	ldr	r3, [r4, #0]
 800ae5c:	1c5a      	adds	r2, r3, #1
 800ae5e:	6022      	str	r2, [r4, #0]
 800ae60:	220a      	movs	r2, #10
 800ae62:	701a      	strb	r2, [r3, #0]
 800ae64:	e7ee      	b.n	800ae44 <_puts_r+0x88>
	...

0800ae68 <puts>:
 800ae68:	4b02      	ldr	r3, [pc, #8]	@ (800ae74 <puts+0xc>)
 800ae6a:	4601      	mov	r1, r0
 800ae6c:	6818      	ldr	r0, [r3, #0]
 800ae6e:	f7ff bfa5 	b.w	800adbc <_puts_r>
 800ae72:	bf00      	nop
 800ae74:	24000020 	.word	0x24000020

0800ae78 <siprintf>:
 800ae78:	b40e      	push	{r1, r2, r3}
 800ae7a:	b500      	push	{lr}
 800ae7c:	b09c      	sub	sp, #112	@ 0x70
 800ae7e:	ab1d      	add	r3, sp, #116	@ 0x74
 800ae80:	9002      	str	r0, [sp, #8]
 800ae82:	9006      	str	r0, [sp, #24]
 800ae84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ae88:	4809      	ldr	r0, [pc, #36]	@ (800aeb0 <siprintf+0x38>)
 800ae8a:	9107      	str	r1, [sp, #28]
 800ae8c:	9104      	str	r1, [sp, #16]
 800ae8e:	4909      	ldr	r1, [pc, #36]	@ (800aeb4 <siprintf+0x3c>)
 800ae90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae94:	9105      	str	r1, [sp, #20]
 800ae96:	6800      	ldr	r0, [r0, #0]
 800ae98:	9301      	str	r3, [sp, #4]
 800ae9a:	a902      	add	r1, sp, #8
 800ae9c:	f002 fb8c 	bl	800d5b8 <_svfiprintf_r>
 800aea0:	9b02      	ldr	r3, [sp, #8]
 800aea2:	2200      	movs	r2, #0
 800aea4:	701a      	strb	r2, [r3, #0]
 800aea6:	b01c      	add	sp, #112	@ 0x70
 800aea8:	f85d eb04 	ldr.w	lr, [sp], #4
 800aeac:	b003      	add	sp, #12
 800aeae:	4770      	bx	lr
 800aeb0:	24000020 	.word	0x24000020
 800aeb4:	ffff0208 	.word	0xffff0208

0800aeb8 <__sread>:
 800aeb8:	b510      	push	{r4, lr}
 800aeba:	460c      	mov	r4, r1
 800aebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aec0:	f000 f986 	bl	800b1d0 <_read_r>
 800aec4:	2800      	cmp	r0, #0
 800aec6:	bfab      	itete	ge
 800aec8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aeca:	89a3      	ldrhlt	r3, [r4, #12]
 800aecc:	181b      	addge	r3, r3, r0
 800aece:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aed2:	bfac      	ite	ge
 800aed4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aed6:	81a3      	strhlt	r3, [r4, #12]
 800aed8:	bd10      	pop	{r4, pc}

0800aeda <__swrite>:
 800aeda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aede:	461f      	mov	r7, r3
 800aee0:	898b      	ldrh	r3, [r1, #12]
 800aee2:	05db      	lsls	r3, r3, #23
 800aee4:	4605      	mov	r5, r0
 800aee6:	460c      	mov	r4, r1
 800aee8:	4616      	mov	r6, r2
 800aeea:	d505      	bpl.n	800aef8 <__swrite+0x1e>
 800aeec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef0:	2302      	movs	r3, #2
 800aef2:	2200      	movs	r2, #0
 800aef4:	f000 f95a 	bl	800b1ac <_lseek_r>
 800aef8:	89a3      	ldrh	r3, [r4, #12]
 800aefa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aefe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af02:	81a3      	strh	r3, [r4, #12]
 800af04:	4632      	mov	r2, r6
 800af06:	463b      	mov	r3, r7
 800af08:	4628      	mov	r0, r5
 800af0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af0e:	f000 b995 	b.w	800b23c <_write_r>

0800af12 <__sseek>:
 800af12:	b510      	push	{r4, lr}
 800af14:	460c      	mov	r4, r1
 800af16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af1a:	f000 f947 	bl	800b1ac <_lseek_r>
 800af1e:	1c43      	adds	r3, r0, #1
 800af20:	89a3      	ldrh	r3, [r4, #12]
 800af22:	bf15      	itete	ne
 800af24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af2e:	81a3      	strheq	r3, [r4, #12]
 800af30:	bf18      	it	ne
 800af32:	81a3      	strhne	r3, [r4, #12]
 800af34:	bd10      	pop	{r4, pc}

0800af36 <__sclose>:
 800af36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af3a:	f000 b8d1 	b.w	800b0e0 <_close_r>

0800af3e <__swbuf_r>:
 800af3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af40:	460e      	mov	r6, r1
 800af42:	4614      	mov	r4, r2
 800af44:	4605      	mov	r5, r0
 800af46:	b118      	cbz	r0, 800af50 <__swbuf_r+0x12>
 800af48:	6a03      	ldr	r3, [r0, #32]
 800af4a:	b90b      	cbnz	r3, 800af50 <__swbuf_r+0x12>
 800af4c:	f7ff fedc 	bl	800ad08 <__sinit>
 800af50:	69a3      	ldr	r3, [r4, #24]
 800af52:	60a3      	str	r3, [r4, #8]
 800af54:	89a3      	ldrh	r3, [r4, #12]
 800af56:	071a      	lsls	r2, r3, #28
 800af58:	d501      	bpl.n	800af5e <__swbuf_r+0x20>
 800af5a:	6923      	ldr	r3, [r4, #16]
 800af5c:	b943      	cbnz	r3, 800af70 <__swbuf_r+0x32>
 800af5e:	4621      	mov	r1, r4
 800af60:	4628      	mov	r0, r5
 800af62:	f000 f82b 	bl	800afbc <__swsetup_r>
 800af66:	b118      	cbz	r0, 800af70 <__swbuf_r+0x32>
 800af68:	f04f 37ff 	mov.w	r7, #4294967295
 800af6c:	4638      	mov	r0, r7
 800af6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af70:	6823      	ldr	r3, [r4, #0]
 800af72:	6922      	ldr	r2, [r4, #16]
 800af74:	1a98      	subs	r0, r3, r2
 800af76:	6963      	ldr	r3, [r4, #20]
 800af78:	b2f6      	uxtb	r6, r6
 800af7a:	4283      	cmp	r3, r0
 800af7c:	4637      	mov	r7, r6
 800af7e:	dc05      	bgt.n	800af8c <__swbuf_r+0x4e>
 800af80:	4621      	mov	r1, r4
 800af82:	4628      	mov	r0, r5
 800af84:	f002 fdda 	bl	800db3c <_fflush_r>
 800af88:	2800      	cmp	r0, #0
 800af8a:	d1ed      	bne.n	800af68 <__swbuf_r+0x2a>
 800af8c:	68a3      	ldr	r3, [r4, #8]
 800af8e:	3b01      	subs	r3, #1
 800af90:	60a3      	str	r3, [r4, #8]
 800af92:	6823      	ldr	r3, [r4, #0]
 800af94:	1c5a      	adds	r2, r3, #1
 800af96:	6022      	str	r2, [r4, #0]
 800af98:	701e      	strb	r6, [r3, #0]
 800af9a:	6962      	ldr	r2, [r4, #20]
 800af9c:	1c43      	adds	r3, r0, #1
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d004      	beq.n	800afac <__swbuf_r+0x6e>
 800afa2:	89a3      	ldrh	r3, [r4, #12]
 800afa4:	07db      	lsls	r3, r3, #31
 800afa6:	d5e1      	bpl.n	800af6c <__swbuf_r+0x2e>
 800afa8:	2e0a      	cmp	r6, #10
 800afaa:	d1df      	bne.n	800af6c <__swbuf_r+0x2e>
 800afac:	4621      	mov	r1, r4
 800afae:	4628      	mov	r0, r5
 800afb0:	f002 fdc4 	bl	800db3c <_fflush_r>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d0d9      	beq.n	800af6c <__swbuf_r+0x2e>
 800afb8:	e7d6      	b.n	800af68 <__swbuf_r+0x2a>
	...

0800afbc <__swsetup_r>:
 800afbc:	b538      	push	{r3, r4, r5, lr}
 800afbe:	4b29      	ldr	r3, [pc, #164]	@ (800b064 <__swsetup_r+0xa8>)
 800afc0:	4605      	mov	r5, r0
 800afc2:	6818      	ldr	r0, [r3, #0]
 800afc4:	460c      	mov	r4, r1
 800afc6:	b118      	cbz	r0, 800afd0 <__swsetup_r+0x14>
 800afc8:	6a03      	ldr	r3, [r0, #32]
 800afca:	b90b      	cbnz	r3, 800afd0 <__swsetup_r+0x14>
 800afcc:	f7ff fe9c 	bl	800ad08 <__sinit>
 800afd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afd4:	0719      	lsls	r1, r3, #28
 800afd6:	d422      	bmi.n	800b01e <__swsetup_r+0x62>
 800afd8:	06da      	lsls	r2, r3, #27
 800afda:	d407      	bmi.n	800afec <__swsetup_r+0x30>
 800afdc:	2209      	movs	r2, #9
 800afde:	602a      	str	r2, [r5, #0]
 800afe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afe4:	81a3      	strh	r3, [r4, #12]
 800afe6:	f04f 30ff 	mov.w	r0, #4294967295
 800afea:	e033      	b.n	800b054 <__swsetup_r+0x98>
 800afec:	0758      	lsls	r0, r3, #29
 800afee:	d512      	bpl.n	800b016 <__swsetup_r+0x5a>
 800aff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aff2:	b141      	cbz	r1, 800b006 <__swsetup_r+0x4a>
 800aff4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aff8:	4299      	cmp	r1, r3
 800affa:	d002      	beq.n	800b002 <__swsetup_r+0x46>
 800affc:	4628      	mov	r0, r5
 800affe:	f000 ff51 	bl	800bea4 <_free_r>
 800b002:	2300      	movs	r3, #0
 800b004:	6363      	str	r3, [r4, #52]	@ 0x34
 800b006:	89a3      	ldrh	r3, [r4, #12]
 800b008:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b00c:	81a3      	strh	r3, [r4, #12]
 800b00e:	2300      	movs	r3, #0
 800b010:	6063      	str	r3, [r4, #4]
 800b012:	6923      	ldr	r3, [r4, #16]
 800b014:	6023      	str	r3, [r4, #0]
 800b016:	89a3      	ldrh	r3, [r4, #12]
 800b018:	f043 0308 	orr.w	r3, r3, #8
 800b01c:	81a3      	strh	r3, [r4, #12]
 800b01e:	6923      	ldr	r3, [r4, #16]
 800b020:	b94b      	cbnz	r3, 800b036 <__swsetup_r+0x7a>
 800b022:	89a3      	ldrh	r3, [r4, #12]
 800b024:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b02c:	d003      	beq.n	800b036 <__swsetup_r+0x7a>
 800b02e:	4621      	mov	r1, r4
 800b030:	4628      	mov	r0, r5
 800b032:	f002 fdd1 	bl	800dbd8 <__smakebuf_r>
 800b036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b03a:	f013 0201 	ands.w	r2, r3, #1
 800b03e:	d00a      	beq.n	800b056 <__swsetup_r+0x9a>
 800b040:	2200      	movs	r2, #0
 800b042:	60a2      	str	r2, [r4, #8]
 800b044:	6962      	ldr	r2, [r4, #20]
 800b046:	4252      	negs	r2, r2
 800b048:	61a2      	str	r2, [r4, #24]
 800b04a:	6922      	ldr	r2, [r4, #16]
 800b04c:	b942      	cbnz	r2, 800b060 <__swsetup_r+0xa4>
 800b04e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b052:	d1c5      	bne.n	800afe0 <__swsetup_r+0x24>
 800b054:	bd38      	pop	{r3, r4, r5, pc}
 800b056:	0799      	lsls	r1, r3, #30
 800b058:	bf58      	it	pl
 800b05a:	6962      	ldrpl	r2, [r4, #20]
 800b05c:	60a2      	str	r2, [r4, #8]
 800b05e:	e7f4      	b.n	800b04a <__swsetup_r+0x8e>
 800b060:	2000      	movs	r0, #0
 800b062:	e7f7      	b.n	800b054 <__swsetup_r+0x98>
 800b064:	24000020 	.word	0x24000020

0800b068 <memset>:
 800b068:	4402      	add	r2, r0
 800b06a:	4603      	mov	r3, r0
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d100      	bne.n	800b072 <memset+0xa>
 800b070:	4770      	bx	lr
 800b072:	f803 1b01 	strb.w	r1, [r3], #1
 800b076:	e7f9      	b.n	800b06c <memset+0x4>

0800b078 <_raise_r>:
 800b078:	291f      	cmp	r1, #31
 800b07a:	b538      	push	{r3, r4, r5, lr}
 800b07c:	4605      	mov	r5, r0
 800b07e:	460c      	mov	r4, r1
 800b080:	d904      	bls.n	800b08c <_raise_r+0x14>
 800b082:	2316      	movs	r3, #22
 800b084:	6003      	str	r3, [r0, #0]
 800b086:	f04f 30ff 	mov.w	r0, #4294967295
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b08e:	b112      	cbz	r2, 800b096 <_raise_r+0x1e>
 800b090:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b094:	b94b      	cbnz	r3, 800b0aa <_raise_r+0x32>
 800b096:	4628      	mov	r0, r5
 800b098:	f000 f8be 	bl	800b218 <_getpid_r>
 800b09c:	4622      	mov	r2, r4
 800b09e:	4601      	mov	r1, r0
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0a6:	f000 b8a5 	b.w	800b1f4 <_kill_r>
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d00a      	beq.n	800b0c4 <_raise_r+0x4c>
 800b0ae:	1c59      	adds	r1, r3, #1
 800b0b0:	d103      	bne.n	800b0ba <_raise_r+0x42>
 800b0b2:	2316      	movs	r3, #22
 800b0b4:	6003      	str	r3, [r0, #0]
 800b0b6:	2001      	movs	r0, #1
 800b0b8:	e7e7      	b.n	800b08a <_raise_r+0x12>
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	4798      	blx	r3
 800b0c4:	2000      	movs	r0, #0
 800b0c6:	e7e0      	b.n	800b08a <_raise_r+0x12>

0800b0c8 <raise>:
 800b0c8:	4b02      	ldr	r3, [pc, #8]	@ (800b0d4 <raise+0xc>)
 800b0ca:	4601      	mov	r1, r0
 800b0cc:	6818      	ldr	r0, [r3, #0]
 800b0ce:	f7ff bfd3 	b.w	800b078 <_raise_r>
 800b0d2:	bf00      	nop
 800b0d4:	24000020 	.word	0x24000020

0800b0d8 <_localeconv_r>:
 800b0d8:	4800      	ldr	r0, [pc, #0]	@ (800b0dc <_localeconv_r+0x4>)
 800b0da:	4770      	bx	lr
 800b0dc:	24000160 	.word	0x24000160

0800b0e0 <_close_r>:
 800b0e0:	b538      	push	{r3, r4, r5, lr}
 800b0e2:	4d06      	ldr	r5, [pc, #24]	@ (800b0fc <_close_r+0x1c>)
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	4604      	mov	r4, r0
 800b0e8:	4608      	mov	r0, r1
 800b0ea:	602b      	str	r3, [r5, #0]
 800b0ec:	f7f5 ffae 	bl	800104c <_close>
 800b0f0:	1c43      	adds	r3, r0, #1
 800b0f2:	d102      	bne.n	800b0fa <_close_r+0x1a>
 800b0f4:	682b      	ldr	r3, [r5, #0]
 800b0f6:	b103      	cbz	r3, 800b0fa <_close_r+0x1a>
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	bd38      	pop	{r3, r4, r5, pc}
 800b0fc:	24004e74 	.word	0x24004e74

0800b100 <_reclaim_reent>:
 800b100:	4b29      	ldr	r3, [pc, #164]	@ (800b1a8 <_reclaim_reent+0xa8>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4283      	cmp	r3, r0
 800b106:	b570      	push	{r4, r5, r6, lr}
 800b108:	4604      	mov	r4, r0
 800b10a:	d04b      	beq.n	800b1a4 <_reclaim_reent+0xa4>
 800b10c:	69c3      	ldr	r3, [r0, #28]
 800b10e:	b1ab      	cbz	r3, 800b13c <_reclaim_reent+0x3c>
 800b110:	68db      	ldr	r3, [r3, #12]
 800b112:	b16b      	cbz	r3, 800b130 <_reclaim_reent+0x30>
 800b114:	2500      	movs	r5, #0
 800b116:	69e3      	ldr	r3, [r4, #28]
 800b118:	68db      	ldr	r3, [r3, #12]
 800b11a:	5959      	ldr	r1, [r3, r5]
 800b11c:	2900      	cmp	r1, #0
 800b11e:	d13b      	bne.n	800b198 <_reclaim_reent+0x98>
 800b120:	3504      	adds	r5, #4
 800b122:	2d80      	cmp	r5, #128	@ 0x80
 800b124:	d1f7      	bne.n	800b116 <_reclaim_reent+0x16>
 800b126:	69e3      	ldr	r3, [r4, #28]
 800b128:	4620      	mov	r0, r4
 800b12a:	68d9      	ldr	r1, [r3, #12]
 800b12c:	f000 feba 	bl	800bea4 <_free_r>
 800b130:	69e3      	ldr	r3, [r4, #28]
 800b132:	6819      	ldr	r1, [r3, #0]
 800b134:	b111      	cbz	r1, 800b13c <_reclaim_reent+0x3c>
 800b136:	4620      	mov	r0, r4
 800b138:	f000 feb4 	bl	800bea4 <_free_r>
 800b13c:	6961      	ldr	r1, [r4, #20]
 800b13e:	b111      	cbz	r1, 800b146 <_reclaim_reent+0x46>
 800b140:	4620      	mov	r0, r4
 800b142:	f000 feaf 	bl	800bea4 <_free_r>
 800b146:	69e1      	ldr	r1, [r4, #28]
 800b148:	b111      	cbz	r1, 800b150 <_reclaim_reent+0x50>
 800b14a:	4620      	mov	r0, r4
 800b14c:	f000 feaa 	bl	800bea4 <_free_r>
 800b150:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b152:	b111      	cbz	r1, 800b15a <_reclaim_reent+0x5a>
 800b154:	4620      	mov	r0, r4
 800b156:	f000 fea5 	bl	800bea4 <_free_r>
 800b15a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b15c:	b111      	cbz	r1, 800b164 <_reclaim_reent+0x64>
 800b15e:	4620      	mov	r0, r4
 800b160:	f000 fea0 	bl	800bea4 <_free_r>
 800b164:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b166:	b111      	cbz	r1, 800b16e <_reclaim_reent+0x6e>
 800b168:	4620      	mov	r0, r4
 800b16a:	f000 fe9b 	bl	800bea4 <_free_r>
 800b16e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b170:	b111      	cbz	r1, 800b178 <_reclaim_reent+0x78>
 800b172:	4620      	mov	r0, r4
 800b174:	f000 fe96 	bl	800bea4 <_free_r>
 800b178:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b17a:	b111      	cbz	r1, 800b182 <_reclaim_reent+0x82>
 800b17c:	4620      	mov	r0, r4
 800b17e:	f000 fe91 	bl	800bea4 <_free_r>
 800b182:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b184:	b111      	cbz	r1, 800b18c <_reclaim_reent+0x8c>
 800b186:	4620      	mov	r0, r4
 800b188:	f000 fe8c 	bl	800bea4 <_free_r>
 800b18c:	6a23      	ldr	r3, [r4, #32]
 800b18e:	b14b      	cbz	r3, 800b1a4 <_reclaim_reent+0xa4>
 800b190:	4620      	mov	r0, r4
 800b192:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b196:	4718      	bx	r3
 800b198:	680e      	ldr	r6, [r1, #0]
 800b19a:	4620      	mov	r0, r4
 800b19c:	f000 fe82 	bl	800bea4 <_free_r>
 800b1a0:	4631      	mov	r1, r6
 800b1a2:	e7bb      	b.n	800b11c <_reclaim_reent+0x1c>
 800b1a4:	bd70      	pop	{r4, r5, r6, pc}
 800b1a6:	bf00      	nop
 800b1a8:	24000020 	.word	0x24000020

0800b1ac <_lseek_r>:
 800b1ac:	b538      	push	{r3, r4, r5, lr}
 800b1ae:	4d07      	ldr	r5, [pc, #28]	@ (800b1cc <_lseek_r+0x20>)
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	4608      	mov	r0, r1
 800b1b4:	4611      	mov	r1, r2
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	602a      	str	r2, [r5, #0]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	f7f5 ff6d 	bl	800109a <_lseek>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_lseek_r+0x1e>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_lseek_r+0x1e>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	24004e74 	.word	0x24004e74

0800b1d0 <_read_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	@ (800b1f0 <_read_r+0x20>)
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	4608      	mov	r0, r1
 800b1d8:	4611      	mov	r1, r2
 800b1da:	2200      	movs	r2, #0
 800b1dc:	602a      	str	r2, [r5, #0]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	f7f5 fefb 	bl	8000fda <_read>
 800b1e4:	1c43      	adds	r3, r0, #1
 800b1e6:	d102      	bne.n	800b1ee <_read_r+0x1e>
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	b103      	cbz	r3, 800b1ee <_read_r+0x1e>
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	bd38      	pop	{r3, r4, r5, pc}
 800b1f0:	24004e74 	.word	0x24004e74

0800b1f4 <_kill_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	4d07      	ldr	r5, [pc, #28]	@ (800b214 <_kill_r+0x20>)
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	4608      	mov	r0, r1
 800b1fe:	4611      	mov	r1, r2
 800b200:	602b      	str	r3, [r5, #0]
 800b202:	f7f5 fecf 	bl	8000fa4 <_kill>
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	d102      	bne.n	800b210 <_kill_r+0x1c>
 800b20a:	682b      	ldr	r3, [r5, #0]
 800b20c:	b103      	cbz	r3, 800b210 <_kill_r+0x1c>
 800b20e:	6023      	str	r3, [r4, #0]
 800b210:	bd38      	pop	{r3, r4, r5, pc}
 800b212:	bf00      	nop
 800b214:	24004e74 	.word	0x24004e74

0800b218 <_getpid_r>:
 800b218:	f7f5 bebc 	b.w	8000f94 <_getpid>

0800b21c <_sbrk_r>:
 800b21c:	b538      	push	{r3, r4, r5, lr}
 800b21e:	4d06      	ldr	r5, [pc, #24]	@ (800b238 <_sbrk_r+0x1c>)
 800b220:	2300      	movs	r3, #0
 800b222:	4604      	mov	r4, r0
 800b224:	4608      	mov	r0, r1
 800b226:	602b      	str	r3, [r5, #0]
 800b228:	f7f5 ff44 	bl	80010b4 <_sbrk>
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	d102      	bne.n	800b236 <_sbrk_r+0x1a>
 800b230:	682b      	ldr	r3, [r5, #0]
 800b232:	b103      	cbz	r3, 800b236 <_sbrk_r+0x1a>
 800b234:	6023      	str	r3, [r4, #0]
 800b236:	bd38      	pop	{r3, r4, r5, pc}
 800b238:	24004e74 	.word	0x24004e74

0800b23c <_write_r>:
 800b23c:	b538      	push	{r3, r4, r5, lr}
 800b23e:	4d07      	ldr	r5, [pc, #28]	@ (800b25c <_write_r+0x20>)
 800b240:	4604      	mov	r4, r0
 800b242:	4608      	mov	r0, r1
 800b244:	4611      	mov	r1, r2
 800b246:	2200      	movs	r2, #0
 800b248:	602a      	str	r2, [r5, #0]
 800b24a:	461a      	mov	r2, r3
 800b24c:	f7f5 fee2 	bl	8001014 <_write>
 800b250:	1c43      	adds	r3, r0, #1
 800b252:	d102      	bne.n	800b25a <_write_r+0x1e>
 800b254:	682b      	ldr	r3, [r5, #0]
 800b256:	b103      	cbz	r3, 800b25a <_write_r+0x1e>
 800b258:	6023      	str	r3, [r4, #0]
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	24004e74 	.word	0x24004e74

0800b260 <__errno>:
 800b260:	4b01      	ldr	r3, [pc, #4]	@ (800b268 <__errno+0x8>)
 800b262:	6818      	ldr	r0, [r3, #0]
 800b264:	4770      	bx	lr
 800b266:	bf00      	nop
 800b268:	24000020 	.word	0x24000020

0800b26c <__libc_init_array>:
 800b26c:	b570      	push	{r4, r5, r6, lr}
 800b26e:	4d0d      	ldr	r5, [pc, #52]	@ (800b2a4 <__libc_init_array+0x38>)
 800b270:	4c0d      	ldr	r4, [pc, #52]	@ (800b2a8 <__libc_init_array+0x3c>)
 800b272:	1b64      	subs	r4, r4, r5
 800b274:	10a4      	asrs	r4, r4, #2
 800b276:	2600      	movs	r6, #0
 800b278:	42a6      	cmp	r6, r4
 800b27a:	d109      	bne.n	800b290 <__libc_init_array+0x24>
 800b27c:	4d0b      	ldr	r5, [pc, #44]	@ (800b2ac <__libc_init_array+0x40>)
 800b27e:	4c0c      	ldr	r4, [pc, #48]	@ (800b2b0 <__libc_init_array+0x44>)
 800b280:	f003 f8e0 	bl	800e444 <_init>
 800b284:	1b64      	subs	r4, r4, r5
 800b286:	10a4      	asrs	r4, r4, #2
 800b288:	2600      	movs	r6, #0
 800b28a:	42a6      	cmp	r6, r4
 800b28c:	d105      	bne.n	800b29a <__libc_init_array+0x2e>
 800b28e:	bd70      	pop	{r4, r5, r6, pc}
 800b290:	f855 3b04 	ldr.w	r3, [r5], #4
 800b294:	4798      	blx	r3
 800b296:	3601      	adds	r6, #1
 800b298:	e7ee      	b.n	800b278 <__libc_init_array+0xc>
 800b29a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b29e:	4798      	blx	r3
 800b2a0:	3601      	adds	r6, #1
 800b2a2:	e7f2      	b.n	800b28a <__libc_init_array+0x1e>
 800b2a4:	0800e96c 	.word	0x0800e96c
 800b2a8:	0800e96c 	.word	0x0800e96c
 800b2ac:	0800e96c 	.word	0x0800e96c
 800b2b0:	0800e970 	.word	0x0800e970

0800b2b4 <__retarget_lock_init_recursive>:
 800b2b4:	4770      	bx	lr

0800b2b6 <__retarget_lock_acquire_recursive>:
 800b2b6:	4770      	bx	lr

0800b2b8 <__retarget_lock_release_recursive>:
 800b2b8:	4770      	bx	lr

0800b2ba <memcpy>:
 800b2ba:	440a      	add	r2, r1
 800b2bc:	4291      	cmp	r1, r2
 800b2be:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2c2:	d100      	bne.n	800b2c6 <memcpy+0xc>
 800b2c4:	4770      	bx	lr
 800b2c6:	b510      	push	{r4, lr}
 800b2c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2d0:	4291      	cmp	r1, r2
 800b2d2:	d1f9      	bne.n	800b2c8 <memcpy+0xe>
 800b2d4:	bd10      	pop	{r4, pc}
	...

0800b2d8 <nanf>:
 800b2d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b2e0 <nanf+0x8>
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	7fc00000 	.word	0x7fc00000

0800b2e4 <quorem>:
 800b2e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e8:	6903      	ldr	r3, [r0, #16]
 800b2ea:	690c      	ldr	r4, [r1, #16]
 800b2ec:	42a3      	cmp	r3, r4
 800b2ee:	4607      	mov	r7, r0
 800b2f0:	db7e      	blt.n	800b3f0 <quorem+0x10c>
 800b2f2:	3c01      	subs	r4, #1
 800b2f4:	f101 0814 	add.w	r8, r1, #20
 800b2f8:	00a3      	lsls	r3, r4, #2
 800b2fa:	f100 0514 	add.w	r5, r0, #20
 800b2fe:	9300      	str	r3, [sp, #0]
 800b300:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b304:	9301      	str	r3, [sp, #4]
 800b306:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b30a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b30e:	3301      	adds	r3, #1
 800b310:	429a      	cmp	r2, r3
 800b312:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b316:	fbb2 f6f3 	udiv	r6, r2, r3
 800b31a:	d32e      	bcc.n	800b37a <quorem+0x96>
 800b31c:	f04f 0a00 	mov.w	sl, #0
 800b320:	46c4      	mov	ip, r8
 800b322:	46ae      	mov	lr, r5
 800b324:	46d3      	mov	fp, sl
 800b326:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b32a:	b298      	uxth	r0, r3
 800b32c:	fb06 a000 	mla	r0, r6, r0, sl
 800b330:	0c02      	lsrs	r2, r0, #16
 800b332:	0c1b      	lsrs	r3, r3, #16
 800b334:	fb06 2303 	mla	r3, r6, r3, r2
 800b338:	f8de 2000 	ldr.w	r2, [lr]
 800b33c:	b280      	uxth	r0, r0
 800b33e:	b292      	uxth	r2, r2
 800b340:	1a12      	subs	r2, r2, r0
 800b342:	445a      	add	r2, fp
 800b344:	f8de 0000 	ldr.w	r0, [lr]
 800b348:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b352:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b356:	b292      	uxth	r2, r2
 800b358:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b35c:	45e1      	cmp	r9, ip
 800b35e:	f84e 2b04 	str.w	r2, [lr], #4
 800b362:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b366:	d2de      	bcs.n	800b326 <quorem+0x42>
 800b368:	9b00      	ldr	r3, [sp, #0]
 800b36a:	58eb      	ldr	r3, [r5, r3]
 800b36c:	b92b      	cbnz	r3, 800b37a <quorem+0x96>
 800b36e:	9b01      	ldr	r3, [sp, #4]
 800b370:	3b04      	subs	r3, #4
 800b372:	429d      	cmp	r5, r3
 800b374:	461a      	mov	r2, r3
 800b376:	d32f      	bcc.n	800b3d8 <quorem+0xf4>
 800b378:	613c      	str	r4, [r7, #16]
 800b37a:	4638      	mov	r0, r7
 800b37c:	f001 f8a0 	bl	800c4c0 <__mcmp>
 800b380:	2800      	cmp	r0, #0
 800b382:	db25      	blt.n	800b3d0 <quorem+0xec>
 800b384:	4629      	mov	r1, r5
 800b386:	2000      	movs	r0, #0
 800b388:	f858 2b04 	ldr.w	r2, [r8], #4
 800b38c:	f8d1 c000 	ldr.w	ip, [r1]
 800b390:	fa1f fe82 	uxth.w	lr, r2
 800b394:	fa1f f38c 	uxth.w	r3, ip
 800b398:	eba3 030e 	sub.w	r3, r3, lr
 800b39c:	4403      	add	r3, r0
 800b39e:	0c12      	lsrs	r2, r2, #16
 800b3a0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b3a4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3ae:	45c1      	cmp	r9, r8
 800b3b0:	f841 3b04 	str.w	r3, [r1], #4
 800b3b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b3b8:	d2e6      	bcs.n	800b388 <quorem+0xa4>
 800b3ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3c2:	b922      	cbnz	r2, 800b3ce <quorem+0xea>
 800b3c4:	3b04      	subs	r3, #4
 800b3c6:	429d      	cmp	r5, r3
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	d30b      	bcc.n	800b3e4 <quorem+0x100>
 800b3cc:	613c      	str	r4, [r7, #16]
 800b3ce:	3601      	adds	r6, #1
 800b3d0:	4630      	mov	r0, r6
 800b3d2:	b003      	add	sp, #12
 800b3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3d8:	6812      	ldr	r2, [r2, #0]
 800b3da:	3b04      	subs	r3, #4
 800b3dc:	2a00      	cmp	r2, #0
 800b3de:	d1cb      	bne.n	800b378 <quorem+0x94>
 800b3e0:	3c01      	subs	r4, #1
 800b3e2:	e7c6      	b.n	800b372 <quorem+0x8e>
 800b3e4:	6812      	ldr	r2, [r2, #0]
 800b3e6:	3b04      	subs	r3, #4
 800b3e8:	2a00      	cmp	r2, #0
 800b3ea:	d1ef      	bne.n	800b3cc <quorem+0xe8>
 800b3ec:	3c01      	subs	r4, #1
 800b3ee:	e7ea      	b.n	800b3c6 <quorem+0xe2>
 800b3f0:	2000      	movs	r0, #0
 800b3f2:	e7ee      	b.n	800b3d2 <quorem+0xee>
 800b3f4:	0000      	movs	r0, r0
	...

0800b3f8 <_dtoa_r>:
 800b3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3fc:	ed2d 8b02 	vpush	{d8}
 800b400:	69c7      	ldr	r7, [r0, #28]
 800b402:	b091      	sub	sp, #68	@ 0x44
 800b404:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b408:	ec55 4b10 	vmov	r4, r5, d0
 800b40c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b40e:	9107      	str	r1, [sp, #28]
 800b410:	4681      	mov	r9, r0
 800b412:	9209      	str	r2, [sp, #36]	@ 0x24
 800b414:	930d      	str	r3, [sp, #52]	@ 0x34
 800b416:	b97f      	cbnz	r7, 800b438 <_dtoa_r+0x40>
 800b418:	2010      	movs	r0, #16
 800b41a:	f7fe fcef 	bl	8009dfc <malloc>
 800b41e:	4602      	mov	r2, r0
 800b420:	f8c9 001c 	str.w	r0, [r9, #28]
 800b424:	b920      	cbnz	r0, 800b430 <_dtoa_r+0x38>
 800b426:	4ba0      	ldr	r3, [pc, #640]	@ (800b6a8 <_dtoa_r+0x2b0>)
 800b428:	21ef      	movs	r1, #239	@ 0xef
 800b42a:	48a0      	ldr	r0, [pc, #640]	@ (800b6ac <_dtoa_r+0x2b4>)
 800b42c:	f7fe fcc8 	bl	8009dc0 <__assert_func>
 800b430:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b434:	6007      	str	r7, [r0, #0]
 800b436:	60c7      	str	r7, [r0, #12]
 800b438:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b43c:	6819      	ldr	r1, [r3, #0]
 800b43e:	b159      	cbz	r1, 800b458 <_dtoa_r+0x60>
 800b440:	685a      	ldr	r2, [r3, #4]
 800b442:	604a      	str	r2, [r1, #4]
 800b444:	2301      	movs	r3, #1
 800b446:	4093      	lsls	r3, r2
 800b448:	608b      	str	r3, [r1, #8]
 800b44a:	4648      	mov	r0, r9
 800b44c:	f000 fdb4 	bl	800bfb8 <_Bfree>
 800b450:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b454:	2200      	movs	r2, #0
 800b456:	601a      	str	r2, [r3, #0]
 800b458:	1e2b      	subs	r3, r5, #0
 800b45a:	bfbb      	ittet	lt
 800b45c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b460:	9303      	strlt	r3, [sp, #12]
 800b462:	2300      	movge	r3, #0
 800b464:	2201      	movlt	r2, #1
 800b466:	bfac      	ite	ge
 800b468:	6033      	strge	r3, [r6, #0]
 800b46a:	6032      	strlt	r2, [r6, #0]
 800b46c:	4b90      	ldr	r3, [pc, #576]	@ (800b6b0 <_dtoa_r+0x2b8>)
 800b46e:	9e03      	ldr	r6, [sp, #12]
 800b470:	43b3      	bics	r3, r6
 800b472:	d110      	bne.n	800b496 <_dtoa_r+0x9e>
 800b474:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b476:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b47a:	6013      	str	r3, [r2, #0]
 800b47c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b480:	4323      	orrs	r3, r4
 800b482:	f000 84de 	beq.w	800be42 <_dtoa_r+0xa4a>
 800b486:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b488:	4f8a      	ldr	r7, [pc, #552]	@ (800b6b4 <_dtoa_r+0x2bc>)
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	f000 84e0 	beq.w	800be50 <_dtoa_r+0xa58>
 800b490:	1cfb      	adds	r3, r7, #3
 800b492:	f000 bcdb 	b.w	800be4c <_dtoa_r+0xa54>
 800b496:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b49a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4a2:	d10a      	bne.n	800b4ba <_dtoa_r+0xc2>
 800b4a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	6013      	str	r3, [r2, #0]
 800b4aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b4ac:	b113      	cbz	r3, 800b4b4 <_dtoa_r+0xbc>
 800b4ae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b4b0:	4b81      	ldr	r3, [pc, #516]	@ (800b6b8 <_dtoa_r+0x2c0>)
 800b4b2:	6013      	str	r3, [r2, #0]
 800b4b4:	4f81      	ldr	r7, [pc, #516]	@ (800b6bc <_dtoa_r+0x2c4>)
 800b4b6:	f000 bccb 	b.w	800be50 <_dtoa_r+0xa58>
 800b4ba:	aa0e      	add	r2, sp, #56	@ 0x38
 800b4bc:	a90f      	add	r1, sp, #60	@ 0x3c
 800b4be:	4648      	mov	r0, r9
 800b4c0:	eeb0 0b48 	vmov.f64	d0, d8
 800b4c4:	f001 f91c 	bl	800c700 <__d2b>
 800b4c8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b4cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4ce:	9001      	str	r0, [sp, #4]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d045      	beq.n	800b560 <_dtoa_r+0x168>
 800b4d4:	eeb0 7b48 	vmov.f64	d7, d8
 800b4d8:	ee18 1a90 	vmov	r1, s17
 800b4dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b4e0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b4e4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b4e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b4ec:	2500      	movs	r5, #0
 800b4ee:	ee07 1a90 	vmov	s15, r1
 800b4f2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b4f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b690 <_dtoa_r+0x298>
 800b4fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b4fe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b698 <_dtoa_r+0x2a0>
 800b502:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b506:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b6a0 <_dtoa_r+0x2a8>
 800b50a:	ee07 3a90 	vmov	s15, r3
 800b50e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b512:	eeb0 7b46 	vmov.f64	d7, d6
 800b516:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b51a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b51e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b526:	ee16 8a90 	vmov	r8, s13
 800b52a:	d508      	bpl.n	800b53e <_dtoa_r+0x146>
 800b52c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b530:	eeb4 6b47 	vcmp.f64	d6, d7
 800b534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b538:	bf18      	it	ne
 800b53a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800b53e:	f1b8 0f16 	cmp.w	r8, #22
 800b542:	d82b      	bhi.n	800b59c <_dtoa_r+0x1a4>
 800b544:	495e      	ldr	r1, [pc, #376]	@ (800b6c0 <_dtoa_r+0x2c8>)
 800b546:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b54a:	ed91 7b00 	vldr	d7, [r1]
 800b54e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b556:	d501      	bpl.n	800b55c <_dtoa_r+0x164>
 800b558:	f108 38ff 	add.w	r8, r8, #4294967295
 800b55c:	2100      	movs	r1, #0
 800b55e:	e01e      	b.n	800b59e <_dtoa_r+0x1a6>
 800b560:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b562:	4413      	add	r3, r2
 800b564:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b568:	2920      	cmp	r1, #32
 800b56a:	bfc1      	itttt	gt
 800b56c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b570:	408e      	lslgt	r6, r1
 800b572:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b576:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b57a:	bfd6      	itet	le
 800b57c:	f1c1 0120 	rsble	r1, r1, #32
 800b580:	4331      	orrgt	r1, r6
 800b582:	fa04 f101 	lslle.w	r1, r4, r1
 800b586:	ee07 1a90 	vmov	s15, r1
 800b58a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b58e:	3b01      	subs	r3, #1
 800b590:	ee17 1a90 	vmov	r1, s15
 800b594:	2501      	movs	r5, #1
 800b596:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b59a:	e7a8      	b.n	800b4ee <_dtoa_r+0xf6>
 800b59c:	2101      	movs	r1, #1
 800b59e:	1ad2      	subs	r2, r2, r3
 800b5a0:	1e53      	subs	r3, r2, #1
 800b5a2:	9306      	str	r3, [sp, #24]
 800b5a4:	bf45      	ittet	mi
 800b5a6:	f1c2 0301 	rsbmi	r3, r2, #1
 800b5aa:	9305      	strmi	r3, [sp, #20]
 800b5ac:	2300      	movpl	r3, #0
 800b5ae:	2300      	movmi	r3, #0
 800b5b0:	bf4c      	ite	mi
 800b5b2:	9306      	strmi	r3, [sp, #24]
 800b5b4:	9305      	strpl	r3, [sp, #20]
 800b5b6:	f1b8 0f00 	cmp.w	r8, #0
 800b5ba:	910c      	str	r1, [sp, #48]	@ 0x30
 800b5bc:	db18      	blt.n	800b5f0 <_dtoa_r+0x1f8>
 800b5be:	9b06      	ldr	r3, [sp, #24]
 800b5c0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b5c4:	4443      	add	r3, r8
 800b5c6:	9306      	str	r3, [sp, #24]
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	9a07      	ldr	r2, [sp, #28]
 800b5cc:	2a09      	cmp	r2, #9
 800b5ce:	d849      	bhi.n	800b664 <_dtoa_r+0x26c>
 800b5d0:	2a05      	cmp	r2, #5
 800b5d2:	bfc4      	itt	gt
 800b5d4:	3a04      	subgt	r2, #4
 800b5d6:	9207      	strgt	r2, [sp, #28]
 800b5d8:	9a07      	ldr	r2, [sp, #28]
 800b5da:	f1a2 0202 	sub.w	r2, r2, #2
 800b5de:	bfcc      	ite	gt
 800b5e0:	2400      	movgt	r4, #0
 800b5e2:	2401      	movle	r4, #1
 800b5e4:	2a03      	cmp	r2, #3
 800b5e6:	d848      	bhi.n	800b67a <_dtoa_r+0x282>
 800b5e8:	e8df f002 	tbb	[pc, r2]
 800b5ec:	3a2c2e0b 	.word	0x3a2c2e0b
 800b5f0:	9b05      	ldr	r3, [sp, #20]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	eba3 0308 	sub.w	r3, r3, r8
 800b5f8:	9305      	str	r3, [sp, #20]
 800b5fa:	920a      	str	r2, [sp, #40]	@ 0x28
 800b5fc:	f1c8 0300 	rsb	r3, r8, #0
 800b600:	e7e3      	b.n	800b5ca <_dtoa_r+0x1d2>
 800b602:	2200      	movs	r2, #0
 800b604:	9208      	str	r2, [sp, #32]
 800b606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b608:	2a00      	cmp	r2, #0
 800b60a:	dc39      	bgt.n	800b680 <_dtoa_r+0x288>
 800b60c:	f04f 0b01 	mov.w	fp, #1
 800b610:	46da      	mov	sl, fp
 800b612:	465a      	mov	r2, fp
 800b614:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b618:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b61c:	2100      	movs	r1, #0
 800b61e:	2004      	movs	r0, #4
 800b620:	f100 0614 	add.w	r6, r0, #20
 800b624:	4296      	cmp	r6, r2
 800b626:	d930      	bls.n	800b68a <_dtoa_r+0x292>
 800b628:	6079      	str	r1, [r7, #4]
 800b62a:	4648      	mov	r0, r9
 800b62c:	9304      	str	r3, [sp, #16]
 800b62e:	f000 fc83 	bl	800bf38 <_Balloc>
 800b632:	9b04      	ldr	r3, [sp, #16]
 800b634:	4607      	mov	r7, r0
 800b636:	2800      	cmp	r0, #0
 800b638:	d146      	bne.n	800b6c8 <_dtoa_r+0x2d0>
 800b63a:	4b22      	ldr	r3, [pc, #136]	@ (800b6c4 <_dtoa_r+0x2cc>)
 800b63c:	4602      	mov	r2, r0
 800b63e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b642:	e6f2      	b.n	800b42a <_dtoa_r+0x32>
 800b644:	2201      	movs	r2, #1
 800b646:	e7dd      	b.n	800b604 <_dtoa_r+0x20c>
 800b648:	2200      	movs	r2, #0
 800b64a:	9208      	str	r2, [sp, #32]
 800b64c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b64e:	eb08 0b02 	add.w	fp, r8, r2
 800b652:	f10b 0a01 	add.w	sl, fp, #1
 800b656:	4652      	mov	r2, sl
 800b658:	2a01      	cmp	r2, #1
 800b65a:	bfb8      	it	lt
 800b65c:	2201      	movlt	r2, #1
 800b65e:	e7db      	b.n	800b618 <_dtoa_r+0x220>
 800b660:	2201      	movs	r2, #1
 800b662:	e7f2      	b.n	800b64a <_dtoa_r+0x252>
 800b664:	2401      	movs	r4, #1
 800b666:	2200      	movs	r2, #0
 800b668:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b66c:	f04f 3bff 	mov.w	fp, #4294967295
 800b670:	2100      	movs	r1, #0
 800b672:	46da      	mov	sl, fp
 800b674:	2212      	movs	r2, #18
 800b676:	9109      	str	r1, [sp, #36]	@ 0x24
 800b678:	e7ce      	b.n	800b618 <_dtoa_r+0x220>
 800b67a:	2201      	movs	r2, #1
 800b67c:	9208      	str	r2, [sp, #32]
 800b67e:	e7f5      	b.n	800b66c <_dtoa_r+0x274>
 800b680:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800b684:	46da      	mov	sl, fp
 800b686:	465a      	mov	r2, fp
 800b688:	e7c6      	b.n	800b618 <_dtoa_r+0x220>
 800b68a:	3101      	adds	r1, #1
 800b68c:	0040      	lsls	r0, r0, #1
 800b68e:	e7c7      	b.n	800b620 <_dtoa_r+0x228>
 800b690:	636f4361 	.word	0x636f4361
 800b694:	3fd287a7 	.word	0x3fd287a7
 800b698:	8b60c8b3 	.word	0x8b60c8b3
 800b69c:	3fc68a28 	.word	0x3fc68a28
 800b6a0:	509f79fb 	.word	0x509f79fb
 800b6a4:	3fd34413 	.word	0x3fd34413
 800b6a8:	0800e5b6 	.word	0x0800e5b6
 800b6ac:	0800e5cd 	.word	0x0800e5cd
 800b6b0:	7ff00000 	.word	0x7ff00000
 800b6b4:	0800e5b2 	.word	0x0800e5b2
 800b6b8:	0800e581 	.word	0x0800e581
 800b6bc:	0800e580 	.word	0x0800e580
 800b6c0:	0800e6c8 	.word	0x0800e6c8
 800b6c4:	0800e625 	.word	0x0800e625
 800b6c8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b6cc:	f1ba 0f0e 	cmp.w	sl, #14
 800b6d0:	6010      	str	r0, [r2, #0]
 800b6d2:	d86f      	bhi.n	800b7b4 <_dtoa_r+0x3bc>
 800b6d4:	2c00      	cmp	r4, #0
 800b6d6:	d06d      	beq.n	800b7b4 <_dtoa_r+0x3bc>
 800b6d8:	f1b8 0f00 	cmp.w	r8, #0
 800b6dc:	f340 80c2 	ble.w	800b864 <_dtoa_r+0x46c>
 800b6e0:	4aca      	ldr	r2, [pc, #808]	@ (800ba0c <_dtoa_r+0x614>)
 800b6e2:	f008 010f 	and.w	r1, r8, #15
 800b6e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b6ea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b6ee:	ed92 7b00 	vldr	d7, [r2]
 800b6f2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b6f6:	f000 80a9 	beq.w	800b84c <_dtoa_r+0x454>
 800b6fa:	4ac5      	ldr	r2, [pc, #788]	@ (800ba10 <_dtoa_r+0x618>)
 800b6fc:	ed92 6b08 	vldr	d6, [r2, #32]
 800b700:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b704:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b708:	f001 010f 	and.w	r1, r1, #15
 800b70c:	2203      	movs	r2, #3
 800b70e:	48c0      	ldr	r0, [pc, #768]	@ (800ba10 <_dtoa_r+0x618>)
 800b710:	2900      	cmp	r1, #0
 800b712:	f040 809d 	bne.w	800b850 <_dtoa_r+0x458>
 800b716:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b71a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b71e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b722:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b724:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b728:	2900      	cmp	r1, #0
 800b72a:	f000 80c1 	beq.w	800b8b0 <_dtoa_r+0x4b8>
 800b72e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b732:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b73a:	f140 80b9 	bpl.w	800b8b0 <_dtoa_r+0x4b8>
 800b73e:	f1ba 0f00 	cmp.w	sl, #0
 800b742:	f000 80b5 	beq.w	800b8b0 <_dtoa_r+0x4b8>
 800b746:	f1bb 0f00 	cmp.w	fp, #0
 800b74a:	dd31      	ble.n	800b7b0 <_dtoa_r+0x3b8>
 800b74c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b750:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b754:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b758:	f108 31ff 	add.w	r1, r8, #4294967295
 800b75c:	9104      	str	r1, [sp, #16]
 800b75e:	3201      	adds	r2, #1
 800b760:	465c      	mov	r4, fp
 800b762:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b766:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b76a:	ee07 2a90 	vmov	s15, r2
 800b76e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b772:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b776:	ee15 2a90 	vmov	r2, s11
 800b77a:	ec51 0b15 	vmov	r0, r1, d5
 800b77e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b782:	2c00      	cmp	r4, #0
 800b784:	f040 8098 	bne.w	800b8b8 <_dtoa_r+0x4c0>
 800b788:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b78c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b790:	ec41 0b17 	vmov	d7, r0, r1
 800b794:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b79c:	f300 8261 	bgt.w	800bc62 <_dtoa_r+0x86a>
 800b7a0:	eeb1 7b47 	vneg.f64	d7, d7
 800b7a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b7a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ac:	f100 80f5 	bmi.w	800b99a <_dtoa_r+0x5a2>
 800b7b0:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b7b4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b7b6:	2a00      	cmp	r2, #0
 800b7b8:	f2c0 812c 	blt.w	800ba14 <_dtoa_r+0x61c>
 800b7bc:	f1b8 0f0e 	cmp.w	r8, #14
 800b7c0:	f300 8128 	bgt.w	800ba14 <_dtoa_r+0x61c>
 800b7c4:	4b91      	ldr	r3, [pc, #580]	@ (800ba0c <_dtoa_r+0x614>)
 800b7c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b7ca:	ed93 6b00 	vldr	d6, [r3]
 800b7ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	da03      	bge.n	800b7dc <_dtoa_r+0x3e4>
 800b7d4:	f1ba 0f00 	cmp.w	sl, #0
 800b7d8:	f340 80d2 	ble.w	800b980 <_dtoa_r+0x588>
 800b7dc:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b7e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b7e4:	463e      	mov	r6, r7
 800b7e6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b7ea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b7ee:	ee15 3a10 	vmov	r3, s10
 800b7f2:	3330      	adds	r3, #48	@ 0x30
 800b7f4:	f806 3b01 	strb.w	r3, [r6], #1
 800b7f8:	1bf3      	subs	r3, r6, r7
 800b7fa:	459a      	cmp	sl, r3
 800b7fc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b800:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b804:	f040 80f8 	bne.w	800b9f8 <_dtoa_r+0x600>
 800b808:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b80c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b814:	f300 80dd 	bgt.w	800b9d2 <_dtoa_r+0x5da>
 800b818:	eeb4 7b46 	vcmp.f64	d7, d6
 800b81c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b820:	d104      	bne.n	800b82c <_dtoa_r+0x434>
 800b822:	ee15 3a10 	vmov	r3, s10
 800b826:	07db      	lsls	r3, r3, #31
 800b828:	f100 80d3 	bmi.w	800b9d2 <_dtoa_r+0x5da>
 800b82c:	9901      	ldr	r1, [sp, #4]
 800b82e:	4648      	mov	r0, r9
 800b830:	f000 fbc2 	bl	800bfb8 <_Bfree>
 800b834:	2300      	movs	r3, #0
 800b836:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b838:	7033      	strb	r3, [r6, #0]
 800b83a:	f108 0301 	add.w	r3, r8, #1
 800b83e:	6013      	str	r3, [r2, #0]
 800b840:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b842:	2b00      	cmp	r3, #0
 800b844:	f000 8304 	beq.w	800be50 <_dtoa_r+0xa58>
 800b848:	601e      	str	r6, [r3, #0]
 800b84a:	e301      	b.n	800be50 <_dtoa_r+0xa58>
 800b84c:	2202      	movs	r2, #2
 800b84e:	e75e      	b.n	800b70e <_dtoa_r+0x316>
 800b850:	07cc      	lsls	r4, r1, #31
 800b852:	d504      	bpl.n	800b85e <_dtoa_r+0x466>
 800b854:	ed90 6b00 	vldr	d6, [r0]
 800b858:	3201      	adds	r2, #1
 800b85a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b85e:	1049      	asrs	r1, r1, #1
 800b860:	3008      	adds	r0, #8
 800b862:	e755      	b.n	800b710 <_dtoa_r+0x318>
 800b864:	d022      	beq.n	800b8ac <_dtoa_r+0x4b4>
 800b866:	f1c8 0100 	rsb	r1, r8, #0
 800b86a:	4a68      	ldr	r2, [pc, #416]	@ (800ba0c <_dtoa_r+0x614>)
 800b86c:	f001 000f 	and.w	r0, r1, #15
 800b870:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b874:	ed92 7b00 	vldr	d7, [r2]
 800b878:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b87c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b880:	4863      	ldr	r0, [pc, #396]	@ (800ba10 <_dtoa_r+0x618>)
 800b882:	1109      	asrs	r1, r1, #4
 800b884:	2400      	movs	r4, #0
 800b886:	2202      	movs	r2, #2
 800b888:	b929      	cbnz	r1, 800b896 <_dtoa_r+0x49e>
 800b88a:	2c00      	cmp	r4, #0
 800b88c:	f43f af49 	beq.w	800b722 <_dtoa_r+0x32a>
 800b890:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b894:	e745      	b.n	800b722 <_dtoa_r+0x32a>
 800b896:	07ce      	lsls	r6, r1, #31
 800b898:	d505      	bpl.n	800b8a6 <_dtoa_r+0x4ae>
 800b89a:	ed90 6b00 	vldr	d6, [r0]
 800b89e:	3201      	adds	r2, #1
 800b8a0:	2401      	movs	r4, #1
 800b8a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b8a6:	1049      	asrs	r1, r1, #1
 800b8a8:	3008      	adds	r0, #8
 800b8aa:	e7ed      	b.n	800b888 <_dtoa_r+0x490>
 800b8ac:	2202      	movs	r2, #2
 800b8ae:	e738      	b.n	800b722 <_dtoa_r+0x32a>
 800b8b0:	f8cd 8010 	str.w	r8, [sp, #16]
 800b8b4:	4654      	mov	r4, sl
 800b8b6:	e754      	b.n	800b762 <_dtoa_r+0x36a>
 800b8b8:	4a54      	ldr	r2, [pc, #336]	@ (800ba0c <_dtoa_r+0x614>)
 800b8ba:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b8be:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b8c2:	9a08      	ldr	r2, [sp, #32]
 800b8c4:	ec41 0b17 	vmov	d7, r0, r1
 800b8c8:	443c      	add	r4, r7
 800b8ca:	b34a      	cbz	r2, 800b920 <_dtoa_r+0x528>
 800b8cc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b8d0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b8d4:	463e      	mov	r6, r7
 800b8d6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b8da:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b8de:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b8e2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b8e6:	ee14 2a90 	vmov	r2, s9
 800b8ea:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b8ee:	3230      	adds	r2, #48	@ 0x30
 800b8f0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b8f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b8f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8fc:	f806 2b01 	strb.w	r2, [r6], #1
 800b900:	d438      	bmi.n	800b974 <_dtoa_r+0x57c>
 800b902:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b906:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b90e:	d462      	bmi.n	800b9d6 <_dtoa_r+0x5de>
 800b910:	42a6      	cmp	r6, r4
 800b912:	f43f af4d 	beq.w	800b7b0 <_dtoa_r+0x3b8>
 800b916:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b91a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b91e:	e7e0      	b.n	800b8e2 <_dtoa_r+0x4ea>
 800b920:	4621      	mov	r1, r4
 800b922:	463e      	mov	r6, r7
 800b924:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b928:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b92c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b930:	ee14 2a90 	vmov	r2, s9
 800b934:	3230      	adds	r2, #48	@ 0x30
 800b936:	f806 2b01 	strb.w	r2, [r6], #1
 800b93a:	42a6      	cmp	r6, r4
 800b93c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b940:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b944:	d119      	bne.n	800b97a <_dtoa_r+0x582>
 800b946:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b94a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b94e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b956:	dc3e      	bgt.n	800b9d6 <_dtoa_r+0x5de>
 800b958:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b95c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b964:	f57f af24 	bpl.w	800b7b0 <_dtoa_r+0x3b8>
 800b968:	460e      	mov	r6, r1
 800b96a:	3901      	subs	r1, #1
 800b96c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b970:	2b30      	cmp	r3, #48	@ 0x30
 800b972:	d0f9      	beq.n	800b968 <_dtoa_r+0x570>
 800b974:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b978:	e758      	b.n	800b82c <_dtoa_r+0x434>
 800b97a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b97e:	e7d5      	b.n	800b92c <_dtoa_r+0x534>
 800b980:	d10b      	bne.n	800b99a <_dtoa_r+0x5a2>
 800b982:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b986:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b98a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b98e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b996:	f2c0 8161 	blt.w	800bc5c <_dtoa_r+0x864>
 800b99a:	2400      	movs	r4, #0
 800b99c:	4625      	mov	r5, r4
 800b99e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a0:	43db      	mvns	r3, r3
 800b9a2:	9304      	str	r3, [sp, #16]
 800b9a4:	463e      	mov	r6, r7
 800b9a6:	f04f 0800 	mov.w	r8, #0
 800b9aa:	4621      	mov	r1, r4
 800b9ac:	4648      	mov	r0, r9
 800b9ae:	f000 fb03 	bl	800bfb8 <_Bfree>
 800b9b2:	2d00      	cmp	r5, #0
 800b9b4:	d0de      	beq.n	800b974 <_dtoa_r+0x57c>
 800b9b6:	f1b8 0f00 	cmp.w	r8, #0
 800b9ba:	d005      	beq.n	800b9c8 <_dtoa_r+0x5d0>
 800b9bc:	45a8      	cmp	r8, r5
 800b9be:	d003      	beq.n	800b9c8 <_dtoa_r+0x5d0>
 800b9c0:	4641      	mov	r1, r8
 800b9c2:	4648      	mov	r0, r9
 800b9c4:	f000 faf8 	bl	800bfb8 <_Bfree>
 800b9c8:	4629      	mov	r1, r5
 800b9ca:	4648      	mov	r0, r9
 800b9cc:	f000 faf4 	bl	800bfb8 <_Bfree>
 800b9d0:	e7d0      	b.n	800b974 <_dtoa_r+0x57c>
 800b9d2:	f8cd 8010 	str.w	r8, [sp, #16]
 800b9d6:	4633      	mov	r3, r6
 800b9d8:	461e      	mov	r6, r3
 800b9da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9de:	2a39      	cmp	r2, #57	@ 0x39
 800b9e0:	d106      	bne.n	800b9f0 <_dtoa_r+0x5f8>
 800b9e2:	429f      	cmp	r7, r3
 800b9e4:	d1f8      	bne.n	800b9d8 <_dtoa_r+0x5e0>
 800b9e6:	9a04      	ldr	r2, [sp, #16]
 800b9e8:	3201      	adds	r2, #1
 800b9ea:	9204      	str	r2, [sp, #16]
 800b9ec:	2230      	movs	r2, #48	@ 0x30
 800b9ee:	703a      	strb	r2, [r7, #0]
 800b9f0:	781a      	ldrb	r2, [r3, #0]
 800b9f2:	3201      	adds	r2, #1
 800b9f4:	701a      	strb	r2, [r3, #0]
 800b9f6:	e7bd      	b.n	800b974 <_dtoa_r+0x57c>
 800b9f8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b9fc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ba00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba04:	f47f aeef 	bne.w	800b7e6 <_dtoa_r+0x3ee>
 800ba08:	e710      	b.n	800b82c <_dtoa_r+0x434>
 800ba0a:	bf00      	nop
 800ba0c:	0800e6c8 	.word	0x0800e6c8
 800ba10:	0800e6a0 	.word	0x0800e6a0
 800ba14:	9908      	ldr	r1, [sp, #32]
 800ba16:	2900      	cmp	r1, #0
 800ba18:	f000 80e3 	beq.w	800bbe2 <_dtoa_r+0x7ea>
 800ba1c:	9907      	ldr	r1, [sp, #28]
 800ba1e:	2901      	cmp	r1, #1
 800ba20:	f300 80c8 	bgt.w	800bbb4 <_dtoa_r+0x7bc>
 800ba24:	2d00      	cmp	r5, #0
 800ba26:	f000 80c1 	beq.w	800bbac <_dtoa_r+0x7b4>
 800ba2a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ba2e:	9e05      	ldr	r6, [sp, #20]
 800ba30:	461c      	mov	r4, r3
 800ba32:	9304      	str	r3, [sp, #16]
 800ba34:	9b05      	ldr	r3, [sp, #20]
 800ba36:	4413      	add	r3, r2
 800ba38:	9305      	str	r3, [sp, #20]
 800ba3a:	9b06      	ldr	r3, [sp, #24]
 800ba3c:	2101      	movs	r1, #1
 800ba3e:	4413      	add	r3, r2
 800ba40:	4648      	mov	r0, r9
 800ba42:	9306      	str	r3, [sp, #24]
 800ba44:	f000 fbb6 	bl	800c1b4 <__i2b>
 800ba48:	9b04      	ldr	r3, [sp, #16]
 800ba4a:	4605      	mov	r5, r0
 800ba4c:	b166      	cbz	r6, 800ba68 <_dtoa_r+0x670>
 800ba4e:	9a06      	ldr	r2, [sp, #24]
 800ba50:	2a00      	cmp	r2, #0
 800ba52:	dd09      	ble.n	800ba68 <_dtoa_r+0x670>
 800ba54:	42b2      	cmp	r2, r6
 800ba56:	9905      	ldr	r1, [sp, #20]
 800ba58:	bfa8      	it	ge
 800ba5a:	4632      	movge	r2, r6
 800ba5c:	1a89      	subs	r1, r1, r2
 800ba5e:	9105      	str	r1, [sp, #20]
 800ba60:	9906      	ldr	r1, [sp, #24]
 800ba62:	1ab6      	subs	r6, r6, r2
 800ba64:	1a8a      	subs	r2, r1, r2
 800ba66:	9206      	str	r2, [sp, #24]
 800ba68:	b1fb      	cbz	r3, 800baaa <_dtoa_r+0x6b2>
 800ba6a:	9a08      	ldr	r2, [sp, #32]
 800ba6c:	2a00      	cmp	r2, #0
 800ba6e:	f000 80bc 	beq.w	800bbea <_dtoa_r+0x7f2>
 800ba72:	b19c      	cbz	r4, 800ba9c <_dtoa_r+0x6a4>
 800ba74:	4629      	mov	r1, r5
 800ba76:	4622      	mov	r2, r4
 800ba78:	4648      	mov	r0, r9
 800ba7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba7c:	f000 fc5a 	bl	800c334 <__pow5mult>
 800ba80:	9a01      	ldr	r2, [sp, #4]
 800ba82:	4601      	mov	r1, r0
 800ba84:	4605      	mov	r5, r0
 800ba86:	4648      	mov	r0, r9
 800ba88:	f000 fbaa 	bl	800c1e0 <__multiply>
 800ba8c:	9901      	ldr	r1, [sp, #4]
 800ba8e:	9004      	str	r0, [sp, #16]
 800ba90:	4648      	mov	r0, r9
 800ba92:	f000 fa91 	bl	800bfb8 <_Bfree>
 800ba96:	9a04      	ldr	r2, [sp, #16]
 800ba98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba9a:	9201      	str	r2, [sp, #4]
 800ba9c:	1b1a      	subs	r2, r3, r4
 800ba9e:	d004      	beq.n	800baaa <_dtoa_r+0x6b2>
 800baa0:	9901      	ldr	r1, [sp, #4]
 800baa2:	4648      	mov	r0, r9
 800baa4:	f000 fc46 	bl	800c334 <__pow5mult>
 800baa8:	9001      	str	r0, [sp, #4]
 800baaa:	2101      	movs	r1, #1
 800baac:	4648      	mov	r0, r9
 800baae:	f000 fb81 	bl	800c1b4 <__i2b>
 800bab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bab4:	4604      	mov	r4, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	f000 81d0 	beq.w	800be5c <_dtoa_r+0xa64>
 800babc:	461a      	mov	r2, r3
 800babe:	4601      	mov	r1, r0
 800bac0:	4648      	mov	r0, r9
 800bac2:	f000 fc37 	bl	800c334 <__pow5mult>
 800bac6:	9b07      	ldr	r3, [sp, #28]
 800bac8:	2b01      	cmp	r3, #1
 800baca:	4604      	mov	r4, r0
 800bacc:	f300 8095 	bgt.w	800bbfa <_dtoa_r+0x802>
 800bad0:	9b02      	ldr	r3, [sp, #8]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	f040 808b 	bne.w	800bbee <_dtoa_r+0x7f6>
 800bad8:	9b03      	ldr	r3, [sp, #12]
 800bada:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800bade:	2a00      	cmp	r2, #0
 800bae0:	f040 8087 	bne.w	800bbf2 <_dtoa_r+0x7fa>
 800bae4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800bae8:	0d12      	lsrs	r2, r2, #20
 800baea:	0512      	lsls	r2, r2, #20
 800baec:	2a00      	cmp	r2, #0
 800baee:	f000 8082 	beq.w	800bbf6 <_dtoa_r+0x7fe>
 800baf2:	9b05      	ldr	r3, [sp, #20]
 800baf4:	3301      	adds	r3, #1
 800baf6:	9305      	str	r3, [sp, #20]
 800baf8:	9b06      	ldr	r3, [sp, #24]
 800bafa:	3301      	adds	r3, #1
 800bafc:	9306      	str	r3, [sp, #24]
 800bafe:	2301      	movs	r3, #1
 800bb00:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	f000 81af 	beq.w	800be68 <_dtoa_r+0xa70>
 800bb0a:	6922      	ldr	r2, [r4, #16]
 800bb0c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bb10:	6910      	ldr	r0, [r2, #16]
 800bb12:	f000 fb03 	bl	800c11c <__hi0bits>
 800bb16:	f1c0 0020 	rsb	r0, r0, #32
 800bb1a:	9b06      	ldr	r3, [sp, #24]
 800bb1c:	4418      	add	r0, r3
 800bb1e:	f010 001f 	ands.w	r0, r0, #31
 800bb22:	d076      	beq.n	800bc12 <_dtoa_r+0x81a>
 800bb24:	f1c0 0220 	rsb	r2, r0, #32
 800bb28:	2a04      	cmp	r2, #4
 800bb2a:	dd69      	ble.n	800bc00 <_dtoa_r+0x808>
 800bb2c:	9b05      	ldr	r3, [sp, #20]
 800bb2e:	f1c0 001c 	rsb	r0, r0, #28
 800bb32:	4403      	add	r3, r0
 800bb34:	9305      	str	r3, [sp, #20]
 800bb36:	9b06      	ldr	r3, [sp, #24]
 800bb38:	4406      	add	r6, r0
 800bb3a:	4403      	add	r3, r0
 800bb3c:	9306      	str	r3, [sp, #24]
 800bb3e:	9b05      	ldr	r3, [sp, #20]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	dd05      	ble.n	800bb50 <_dtoa_r+0x758>
 800bb44:	9901      	ldr	r1, [sp, #4]
 800bb46:	461a      	mov	r2, r3
 800bb48:	4648      	mov	r0, r9
 800bb4a:	f000 fc4d 	bl	800c3e8 <__lshift>
 800bb4e:	9001      	str	r0, [sp, #4]
 800bb50:	9b06      	ldr	r3, [sp, #24]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	dd05      	ble.n	800bb62 <_dtoa_r+0x76a>
 800bb56:	4621      	mov	r1, r4
 800bb58:	461a      	mov	r2, r3
 800bb5a:	4648      	mov	r0, r9
 800bb5c:	f000 fc44 	bl	800c3e8 <__lshift>
 800bb60:	4604      	mov	r4, r0
 800bb62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d056      	beq.n	800bc16 <_dtoa_r+0x81e>
 800bb68:	9801      	ldr	r0, [sp, #4]
 800bb6a:	4621      	mov	r1, r4
 800bb6c:	f000 fca8 	bl	800c4c0 <__mcmp>
 800bb70:	2800      	cmp	r0, #0
 800bb72:	da50      	bge.n	800bc16 <_dtoa_r+0x81e>
 800bb74:	f108 33ff 	add.w	r3, r8, #4294967295
 800bb78:	9304      	str	r3, [sp, #16]
 800bb7a:	9901      	ldr	r1, [sp, #4]
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	220a      	movs	r2, #10
 800bb80:	4648      	mov	r0, r9
 800bb82:	f000 fa3b 	bl	800bffc <__multadd>
 800bb86:	9b08      	ldr	r3, [sp, #32]
 800bb88:	9001      	str	r0, [sp, #4]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	f000 816e 	beq.w	800be6c <_dtoa_r+0xa74>
 800bb90:	4629      	mov	r1, r5
 800bb92:	2300      	movs	r3, #0
 800bb94:	220a      	movs	r2, #10
 800bb96:	4648      	mov	r0, r9
 800bb98:	f000 fa30 	bl	800bffc <__multadd>
 800bb9c:	f1bb 0f00 	cmp.w	fp, #0
 800bba0:	4605      	mov	r5, r0
 800bba2:	dc64      	bgt.n	800bc6e <_dtoa_r+0x876>
 800bba4:	9b07      	ldr	r3, [sp, #28]
 800bba6:	2b02      	cmp	r3, #2
 800bba8:	dc3e      	bgt.n	800bc28 <_dtoa_r+0x830>
 800bbaa:	e060      	b.n	800bc6e <_dtoa_r+0x876>
 800bbac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bbb2:	e73c      	b.n	800ba2e <_dtoa_r+0x636>
 800bbb4:	f10a 34ff 	add.w	r4, sl, #4294967295
 800bbb8:	42a3      	cmp	r3, r4
 800bbba:	bfbf      	itttt	lt
 800bbbc:	1ae2      	sublt	r2, r4, r3
 800bbbe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bbc0:	189b      	addlt	r3, r3, r2
 800bbc2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800bbc4:	bfae      	itee	ge
 800bbc6:	1b1c      	subge	r4, r3, r4
 800bbc8:	4623      	movlt	r3, r4
 800bbca:	2400      	movlt	r4, #0
 800bbcc:	f1ba 0f00 	cmp.w	sl, #0
 800bbd0:	bfb5      	itete	lt
 800bbd2:	9a05      	ldrlt	r2, [sp, #20]
 800bbd4:	9e05      	ldrge	r6, [sp, #20]
 800bbd6:	eba2 060a 	sublt.w	r6, r2, sl
 800bbda:	4652      	movge	r2, sl
 800bbdc:	bfb8      	it	lt
 800bbde:	2200      	movlt	r2, #0
 800bbe0:	e727      	b.n	800ba32 <_dtoa_r+0x63a>
 800bbe2:	9e05      	ldr	r6, [sp, #20]
 800bbe4:	9d08      	ldr	r5, [sp, #32]
 800bbe6:	461c      	mov	r4, r3
 800bbe8:	e730      	b.n	800ba4c <_dtoa_r+0x654>
 800bbea:	461a      	mov	r2, r3
 800bbec:	e758      	b.n	800baa0 <_dtoa_r+0x6a8>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	e786      	b.n	800bb00 <_dtoa_r+0x708>
 800bbf2:	9b02      	ldr	r3, [sp, #8]
 800bbf4:	e784      	b.n	800bb00 <_dtoa_r+0x708>
 800bbf6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bbf8:	e783      	b.n	800bb02 <_dtoa_r+0x70a>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bbfe:	e784      	b.n	800bb0a <_dtoa_r+0x712>
 800bc00:	d09d      	beq.n	800bb3e <_dtoa_r+0x746>
 800bc02:	9b05      	ldr	r3, [sp, #20]
 800bc04:	321c      	adds	r2, #28
 800bc06:	4413      	add	r3, r2
 800bc08:	9305      	str	r3, [sp, #20]
 800bc0a:	9b06      	ldr	r3, [sp, #24]
 800bc0c:	4416      	add	r6, r2
 800bc0e:	4413      	add	r3, r2
 800bc10:	e794      	b.n	800bb3c <_dtoa_r+0x744>
 800bc12:	4602      	mov	r2, r0
 800bc14:	e7f5      	b.n	800bc02 <_dtoa_r+0x80a>
 800bc16:	f1ba 0f00 	cmp.w	sl, #0
 800bc1a:	f8cd 8010 	str.w	r8, [sp, #16]
 800bc1e:	46d3      	mov	fp, sl
 800bc20:	dc21      	bgt.n	800bc66 <_dtoa_r+0x86e>
 800bc22:	9b07      	ldr	r3, [sp, #28]
 800bc24:	2b02      	cmp	r3, #2
 800bc26:	dd1e      	ble.n	800bc66 <_dtoa_r+0x86e>
 800bc28:	f1bb 0f00 	cmp.w	fp, #0
 800bc2c:	f47f aeb7 	bne.w	800b99e <_dtoa_r+0x5a6>
 800bc30:	4621      	mov	r1, r4
 800bc32:	465b      	mov	r3, fp
 800bc34:	2205      	movs	r2, #5
 800bc36:	4648      	mov	r0, r9
 800bc38:	f000 f9e0 	bl	800bffc <__multadd>
 800bc3c:	4601      	mov	r1, r0
 800bc3e:	4604      	mov	r4, r0
 800bc40:	9801      	ldr	r0, [sp, #4]
 800bc42:	f000 fc3d 	bl	800c4c0 <__mcmp>
 800bc46:	2800      	cmp	r0, #0
 800bc48:	f77f aea9 	ble.w	800b99e <_dtoa_r+0x5a6>
 800bc4c:	463e      	mov	r6, r7
 800bc4e:	2331      	movs	r3, #49	@ 0x31
 800bc50:	f806 3b01 	strb.w	r3, [r6], #1
 800bc54:	9b04      	ldr	r3, [sp, #16]
 800bc56:	3301      	adds	r3, #1
 800bc58:	9304      	str	r3, [sp, #16]
 800bc5a:	e6a4      	b.n	800b9a6 <_dtoa_r+0x5ae>
 800bc5c:	f8cd 8010 	str.w	r8, [sp, #16]
 800bc60:	4654      	mov	r4, sl
 800bc62:	4625      	mov	r5, r4
 800bc64:	e7f2      	b.n	800bc4c <_dtoa_r+0x854>
 800bc66:	9b08      	ldr	r3, [sp, #32]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f000 8103 	beq.w	800be74 <_dtoa_r+0xa7c>
 800bc6e:	2e00      	cmp	r6, #0
 800bc70:	dd05      	ble.n	800bc7e <_dtoa_r+0x886>
 800bc72:	4629      	mov	r1, r5
 800bc74:	4632      	mov	r2, r6
 800bc76:	4648      	mov	r0, r9
 800bc78:	f000 fbb6 	bl	800c3e8 <__lshift>
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d058      	beq.n	800bd36 <_dtoa_r+0x93e>
 800bc84:	6869      	ldr	r1, [r5, #4]
 800bc86:	4648      	mov	r0, r9
 800bc88:	f000 f956 	bl	800bf38 <_Balloc>
 800bc8c:	4606      	mov	r6, r0
 800bc8e:	b928      	cbnz	r0, 800bc9c <_dtoa_r+0x8a4>
 800bc90:	4b82      	ldr	r3, [pc, #520]	@ (800be9c <_dtoa_r+0xaa4>)
 800bc92:	4602      	mov	r2, r0
 800bc94:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc98:	f7ff bbc7 	b.w	800b42a <_dtoa_r+0x32>
 800bc9c:	692a      	ldr	r2, [r5, #16]
 800bc9e:	3202      	adds	r2, #2
 800bca0:	0092      	lsls	r2, r2, #2
 800bca2:	f105 010c 	add.w	r1, r5, #12
 800bca6:	300c      	adds	r0, #12
 800bca8:	f7ff fb07 	bl	800b2ba <memcpy>
 800bcac:	2201      	movs	r2, #1
 800bcae:	4631      	mov	r1, r6
 800bcb0:	4648      	mov	r0, r9
 800bcb2:	f000 fb99 	bl	800c3e8 <__lshift>
 800bcb6:	1c7b      	adds	r3, r7, #1
 800bcb8:	9305      	str	r3, [sp, #20]
 800bcba:	eb07 030b 	add.w	r3, r7, fp
 800bcbe:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcc0:	9b02      	ldr	r3, [sp, #8]
 800bcc2:	f003 0301 	and.w	r3, r3, #1
 800bcc6:	46a8      	mov	r8, r5
 800bcc8:	9308      	str	r3, [sp, #32]
 800bcca:	4605      	mov	r5, r0
 800bccc:	9b05      	ldr	r3, [sp, #20]
 800bcce:	9801      	ldr	r0, [sp, #4]
 800bcd0:	4621      	mov	r1, r4
 800bcd2:	f103 3bff 	add.w	fp, r3, #4294967295
 800bcd6:	f7ff fb05 	bl	800b2e4 <quorem>
 800bcda:	4641      	mov	r1, r8
 800bcdc:	9002      	str	r0, [sp, #8]
 800bcde:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bce2:	9801      	ldr	r0, [sp, #4]
 800bce4:	f000 fbec 	bl	800c4c0 <__mcmp>
 800bce8:	462a      	mov	r2, r5
 800bcea:	9006      	str	r0, [sp, #24]
 800bcec:	4621      	mov	r1, r4
 800bcee:	4648      	mov	r0, r9
 800bcf0:	f000 fc02 	bl	800c4f8 <__mdiff>
 800bcf4:	68c2      	ldr	r2, [r0, #12]
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	b9fa      	cbnz	r2, 800bd3a <_dtoa_r+0x942>
 800bcfa:	4601      	mov	r1, r0
 800bcfc:	9801      	ldr	r0, [sp, #4]
 800bcfe:	f000 fbdf 	bl	800c4c0 <__mcmp>
 800bd02:	4602      	mov	r2, r0
 800bd04:	4631      	mov	r1, r6
 800bd06:	4648      	mov	r0, r9
 800bd08:	920a      	str	r2, [sp, #40]	@ 0x28
 800bd0a:	f000 f955 	bl	800bfb8 <_Bfree>
 800bd0e:	9b07      	ldr	r3, [sp, #28]
 800bd10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd12:	9e05      	ldr	r6, [sp, #20]
 800bd14:	ea43 0102 	orr.w	r1, r3, r2
 800bd18:	9b08      	ldr	r3, [sp, #32]
 800bd1a:	4319      	orrs	r1, r3
 800bd1c:	d10f      	bne.n	800bd3e <_dtoa_r+0x946>
 800bd1e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd22:	d028      	beq.n	800bd76 <_dtoa_r+0x97e>
 800bd24:	9b06      	ldr	r3, [sp, #24]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	dd02      	ble.n	800bd30 <_dtoa_r+0x938>
 800bd2a:	9b02      	ldr	r3, [sp, #8]
 800bd2c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800bd30:	f88b a000 	strb.w	sl, [fp]
 800bd34:	e639      	b.n	800b9aa <_dtoa_r+0x5b2>
 800bd36:	4628      	mov	r0, r5
 800bd38:	e7bd      	b.n	800bcb6 <_dtoa_r+0x8be>
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	e7e2      	b.n	800bd04 <_dtoa_r+0x90c>
 800bd3e:	9b06      	ldr	r3, [sp, #24]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	db04      	blt.n	800bd4e <_dtoa_r+0x956>
 800bd44:	9907      	ldr	r1, [sp, #28]
 800bd46:	430b      	orrs	r3, r1
 800bd48:	9908      	ldr	r1, [sp, #32]
 800bd4a:	430b      	orrs	r3, r1
 800bd4c:	d120      	bne.n	800bd90 <_dtoa_r+0x998>
 800bd4e:	2a00      	cmp	r2, #0
 800bd50:	ddee      	ble.n	800bd30 <_dtoa_r+0x938>
 800bd52:	9901      	ldr	r1, [sp, #4]
 800bd54:	2201      	movs	r2, #1
 800bd56:	4648      	mov	r0, r9
 800bd58:	f000 fb46 	bl	800c3e8 <__lshift>
 800bd5c:	4621      	mov	r1, r4
 800bd5e:	9001      	str	r0, [sp, #4]
 800bd60:	f000 fbae 	bl	800c4c0 <__mcmp>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	dc03      	bgt.n	800bd70 <_dtoa_r+0x978>
 800bd68:	d1e2      	bne.n	800bd30 <_dtoa_r+0x938>
 800bd6a:	f01a 0f01 	tst.w	sl, #1
 800bd6e:	d0df      	beq.n	800bd30 <_dtoa_r+0x938>
 800bd70:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd74:	d1d9      	bne.n	800bd2a <_dtoa_r+0x932>
 800bd76:	2339      	movs	r3, #57	@ 0x39
 800bd78:	f88b 3000 	strb.w	r3, [fp]
 800bd7c:	4633      	mov	r3, r6
 800bd7e:	461e      	mov	r6, r3
 800bd80:	3b01      	subs	r3, #1
 800bd82:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd86:	2a39      	cmp	r2, #57	@ 0x39
 800bd88:	d053      	beq.n	800be32 <_dtoa_r+0xa3a>
 800bd8a:	3201      	adds	r2, #1
 800bd8c:	701a      	strb	r2, [r3, #0]
 800bd8e:	e60c      	b.n	800b9aa <_dtoa_r+0x5b2>
 800bd90:	2a00      	cmp	r2, #0
 800bd92:	dd07      	ble.n	800bda4 <_dtoa_r+0x9ac>
 800bd94:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bd98:	d0ed      	beq.n	800bd76 <_dtoa_r+0x97e>
 800bd9a:	f10a 0301 	add.w	r3, sl, #1
 800bd9e:	f88b 3000 	strb.w	r3, [fp]
 800bda2:	e602      	b.n	800b9aa <_dtoa_r+0x5b2>
 800bda4:	9b05      	ldr	r3, [sp, #20]
 800bda6:	9a05      	ldr	r2, [sp, #20]
 800bda8:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bdac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d029      	beq.n	800be06 <_dtoa_r+0xa0e>
 800bdb2:	9901      	ldr	r1, [sp, #4]
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	220a      	movs	r2, #10
 800bdb8:	4648      	mov	r0, r9
 800bdba:	f000 f91f 	bl	800bffc <__multadd>
 800bdbe:	45a8      	cmp	r8, r5
 800bdc0:	9001      	str	r0, [sp, #4]
 800bdc2:	f04f 0300 	mov.w	r3, #0
 800bdc6:	f04f 020a 	mov.w	r2, #10
 800bdca:	4641      	mov	r1, r8
 800bdcc:	4648      	mov	r0, r9
 800bdce:	d107      	bne.n	800bde0 <_dtoa_r+0x9e8>
 800bdd0:	f000 f914 	bl	800bffc <__multadd>
 800bdd4:	4680      	mov	r8, r0
 800bdd6:	4605      	mov	r5, r0
 800bdd8:	9b05      	ldr	r3, [sp, #20]
 800bdda:	3301      	adds	r3, #1
 800bddc:	9305      	str	r3, [sp, #20]
 800bdde:	e775      	b.n	800bccc <_dtoa_r+0x8d4>
 800bde0:	f000 f90c 	bl	800bffc <__multadd>
 800bde4:	4629      	mov	r1, r5
 800bde6:	4680      	mov	r8, r0
 800bde8:	2300      	movs	r3, #0
 800bdea:	220a      	movs	r2, #10
 800bdec:	4648      	mov	r0, r9
 800bdee:	f000 f905 	bl	800bffc <__multadd>
 800bdf2:	4605      	mov	r5, r0
 800bdf4:	e7f0      	b.n	800bdd8 <_dtoa_r+0x9e0>
 800bdf6:	f1bb 0f00 	cmp.w	fp, #0
 800bdfa:	bfcc      	ite	gt
 800bdfc:	465e      	movgt	r6, fp
 800bdfe:	2601      	movle	r6, #1
 800be00:	443e      	add	r6, r7
 800be02:	f04f 0800 	mov.w	r8, #0
 800be06:	9901      	ldr	r1, [sp, #4]
 800be08:	2201      	movs	r2, #1
 800be0a:	4648      	mov	r0, r9
 800be0c:	f000 faec 	bl	800c3e8 <__lshift>
 800be10:	4621      	mov	r1, r4
 800be12:	9001      	str	r0, [sp, #4]
 800be14:	f000 fb54 	bl	800c4c0 <__mcmp>
 800be18:	2800      	cmp	r0, #0
 800be1a:	dcaf      	bgt.n	800bd7c <_dtoa_r+0x984>
 800be1c:	d102      	bne.n	800be24 <_dtoa_r+0xa2c>
 800be1e:	f01a 0f01 	tst.w	sl, #1
 800be22:	d1ab      	bne.n	800bd7c <_dtoa_r+0x984>
 800be24:	4633      	mov	r3, r6
 800be26:	461e      	mov	r6, r3
 800be28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be2c:	2a30      	cmp	r2, #48	@ 0x30
 800be2e:	d0fa      	beq.n	800be26 <_dtoa_r+0xa2e>
 800be30:	e5bb      	b.n	800b9aa <_dtoa_r+0x5b2>
 800be32:	429f      	cmp	r7, r3
 800be34:	d1a3      	bne.n	800bd7e <_dtoa_r+0x986>
 800be36:	9b04      	ldr	r3, [sp, #16]
 800be38:	3301      	adds	r3, #1
 800be3a:	9304      	str	r3, [sp, #16]
 800be3c:	2331      	movs	r3, #49	@ 0x31
 800be3e:	703b      	strb	r3, [r7, #0]
 800be40:	e5b3      	b.n	800b9aa <_dtoa_r+0x5b2>
 800be42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800be44:	4f16      	ldr	r7, [pc, #88]	@ (800bea0 <_dtoa_r+0xaa8>)
 800be46:	b11b      	cbz	r3, 800be50 <_dtoa_r+0xa58>
 800be48:	f107 0308 	add.w	r3, r7, #8
 800be4c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800be4e:	6013      	str	r3, [r2, #0]
 800be50:	4638      	mov	r0, r7
 800be52:	b011      	add	sp, #68	@ 0x44
 800be54:	ecbd 8b02 	vpop	{d8}
 800be58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5c:	9b07      	ldr	r3, [sp, #28]
 800be5e:	2b01      	cmp	r3, #1
 800be60:	f77f ae36 	ble.w	800bad0 <_dtoa_r+0x6d8>
 800be64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be66:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be68:	2001      	movs	r0, #1
 800be6a:	e656      	b.n	800bb1a <_dtoa_r+0x722>
 800be6c:	f1bb 0f00 	cmp.w	fp, #0
 800be70:	f77f aed7 	ble.w	800bc22 <_dtoa_r+0x82a>
 800be74:	463e      	mov	r6, r7
 800be76:	9801      	ldr	r0, [sp, #4]
 800be78:	4621      	mov	r1, r4
 800be7a:	f7ff fa33 	bl	800b2e4 <quorem>
 800be7e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800be82:	f806 ab01 	strb.w	sl, [r6], #1
 800be86:	1bf2      	subs	r2, r6, r7
 800be88:	4593      	cmp	fp, r2
 800be8a:	ddb4      	ble.n	800bdf6 <_dtoa_r+0x9fe>
 800be8c:	9901      	ldr	r1, [sp, #4]
 800be8e:	2300      	movs	r3, #0
 800be90:	220a      	movs	r2, #10
 800be92:	4648      	mov	r0, r9
 800be94:	f000 f8b2 	bl	800bffc <__multadd>
 800be98:	9001      	str	r0, [sp, #4]
 800be9a:	e7ec      	b.n	800be76 <_dtoa_r+0xa7e>
 800be9c:	0800e625 	.word	0x0800e625
 800bea0:	0800e5a9 	.word	0x0800e5a9

0800bea4 <_free_r>:
 800bea4:	b538      	push	{r3, r4, r5, lr}
 800bea6:	4605      	mov	r5, r0
 800bea8:	2900      	cmp	r1, #0
 800beaa:	d041      	beq.n	800bf30 <_free_r+0x8c>
 800beac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb0:	1f0c      	subs	r4, r1, #4
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	bfb8      	it	lt
 800beb6:	18e4      	addlt	r4, r4, r3
 800beb8:	f7fe f84a 	bl	8009f50 <__malloc_lock>
 800bebc:	4a1d      	ldr	r2, [pc, #116]	@ (800bf34 <_free_r+0x90>)
 800bebe:	6813      	ldr	r3, [r2, #0]
 800bec0:	b933      	cbnz	r3, 800bed0 <_free_r+0x2c>
 800bec2:	6063      	str	r3, [r4, #4]
 800bec4:	6014      	str	r4, [r2, #0]
 800bec6:	4628      	mov	r0, r5
 800bec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800becc:	f7fe b846 	b.w	8009f5c <__malloc_unlock>
 800bed0:	42a3      	cmp	r3, r4
 800bed2:	d908      	bls.n	800bee6 <_free_r+0x42>
 800bed4:	6820      	ldr	r0, [r4, #0]
 800bed6:	1821      	adds	r1, r4, r0
 800bed8:	428b      	cmp	r3, r1
 800beda:	bf01      	itttt	eq
 800bedc:	6819      	ldreq	r1, [r3, #0]
 800bede:	685b      	ldreq	r3, [r3, #4]
 800bee0:	1809      	addeq	r1, r1, r0
 800bee2:	6021      	streq	r1, [r4, #0]
 800bee4:	e7ed      	b.n	800bec2 <_free_r+0x1e>
 800bee6:	461a      	mov	r2, r3
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	b10b      	cbz	r3, 800bef0 <_free_r+0x4c>
 800beec:	42a3      	cmp	r3, r4
 800beee:	d9fa      	bls.n	800bee6 <_free_r+0x42>
 800bef0:	6811      	ldr	r1, [r2, #0]
 800bef2:	1850      	adds	r0, r2, r1
 800bef4:	42a0      	cmp	r0, r4
 800bef6:	d10b      	bne.n	800bf10 <_free_r+0x6c>
 800bef8:	6820      	ldr	r0, [r4, #0]
 800befa:	4401      	add	r1, r0
 800befc:	1850      	adds	r0, r2, r1
 800befe:	4283      	cmp	r3, r0
 800bf00:	6011      	str	r1, [r2, #0]
 800bf02:	d1e0      	bne.n	800bec6 <_free_r+0x22>
 800bf04:	6818      	ldr	r0, [r3, #0]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	6053      	str	r3, [r2, #4]
 800bf0a:	4408      	add	r0, r1
 800bf0c:	6010      	str	r0, [r2, #0]
 800bf0e:	e7da      	b.n	800bec6 <_free_r+0x22>
 800bf10:	d902      	bls.n	800bf18 <_free_r+0x74>
 800bf12:	230c      	movs	r3, #12
 800bf14:	602b      	str	r3, [r5, #0]
 800bf16:	e7d6      	b.n	800bec6 <_free_r+0x22>
 800bf18:	6820      	ldr	r0, [r4, #0]
 800bf1a:	1821      	adds	r1, r4, r0
 800bf1c:	428b      	cmp	r3, r1
 800bf1e:	bf04      	itt	eq
 800bf20:	6819      	ldreq	r1, [r3, #0]
 800bf22:	685b      	ldreq	r3, [r3, #4]
 800bf24:	6063      	str	r3, [r4, #4]
 800bf26:	bf04      	itt	eq
 800bf28:	1809      	addeq	r1, r1, r0
 800bf2a:	6021      	streq	r1, [r4, #0]
 800bf2c:	6054      	str	r4, [r2, #4]
 800bf2e:	e7ca      	b.n	800bec6 <_free_r+0x22>
 800bf30:	bd38      	pop	{r3, r4, r5, pc}
 800bf32:	bf00      	nop
 800bf34:	24004d34 	.word	0x24004d34

0800bf38 <_Balloc>:
 800bf38:	b570      	push	{r4, r5, r6, lr}
 800bf3a:	69c6      	ldr	r6, [r0, #28]
 800bf3c:	4604      	mov	r4, r0
 800bf3e:	460d      	mov	r5, r1
 800bf40:	b976      	cbnz	r6, 800bf60 <_Balloc+0x28>
 800bf42:	2010      	movs	r0, #16
 800bf44:	f7fd ff5a 	bl	8009dfc <malloc>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	61e0      	str	r0, [r4, #28]
 800bf4c:	b920      	cbnz	r0, 800bf58 <_Balloc+0x20>
 800bf4e:	4b18      	ldr	r3, [pc, #96]	@ (800bfb0 <_Balloc+0x78>)
 800bf50:	4818      	ldr	r0, [pc, #96]	@ (800bfb4 <_Balloc+0x7c>)
 800bf52:	216b      	movs	r1, #107	@ 0x6b
 800bf54:	f7fd ff34 	bl	8009dc0 <__assert_func>
 800bf58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf5c:	6006      	str	r6, [r0, #0]
 800bf5e:	60c6      	str	r6, [r0, #12]
 800bf60:	69e6      	ldr	r6, [r4, #28]
 800bf62:	68f3      	ldr	r3, [r6, #12]
 800bf64:	b183      	cbz	r3, 800bf88 <_Balloc+0x50>
 800bf66:	69e3      	ldr	r3, [r4, #28]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf6e:	b9b8      	cbnz	r0, 800bfa0 <_Balloc+0x68>
 800bf70:	2101      	movs	r1, #1
 800bf72:	fa01 f605 	lsl.w	r6, r1, r5
 800bf76:	1d72      	adds	r2, r6, #5
 800bf78:	0092      	lsls	r2, r2, #2
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	f001 fec0 	bl	800dd00 <_calloc_r>
 800bf80:	b160      	cbz	r0, 800bf9c <_Balloc+0x64>
 800bf82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf86:	e00e      	b.n	800bfa6 <_Balloc+0x6e>
 800bf88:	2221      	movs	r2, #33	@ 0x21
 800bf8a:	2104      	movs	r1, #4
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	f001 feb7 	bl	800dd00 <_calloc_r>
 800bf92:	69e3      	ldr	r3, [r4, #28]
 800bf94:	60f0      	str	r0, [r6, #12]
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d1e4      	bne.n	800bf66 <_Balloc+0x2e>
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	bd70      	pop	{r4, r5, r6, pc}
 800bfa0:	6802      	ldr	r2, [r0, #0]
 800bfa2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bfac:	e7f7      	b.n	800bf9e <_Balloc+0x66>
 800bfae:	bf00      	nop
 800bfb0:	0800e5b6 	.word	0x0800e5b6
 800bfb4:	0800e636 	.word	0x0800e636

0800bfb8 <_Bfree>:
 800bfb8:	b570      	push	{r4, r5, r6, lr}
 800bfba:	69c6      	ldr	r6, [r0, #28]
 800bfbc:	4605      	mov	r5, r0
 800bfbe:	460c      	mov	r4, r1
 800bfc0:	b976      	cbnz	r6, 800bfe0 <_Bfree+0x28>
 800bfc2:	2010      	movs	r0, #16
 800bfc4:	f7fd ff1a 	bl	8009dfc <malloc>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	61e8      	str	r0, [r5, #28]
 800bfcc:	b920      	cbnz	r0, 800bfd8 <_Bfree+0x20>
 800bfce:	4b09      	ldr	r3, [pc, #36]	@ (800bff4 <_Bfree+0x3c>)
 800bfd0:	4809      	ldr	r0, [pc, #36]	@ (800bff8 <_Bfree+0x40>)
 800bfd2:	218f      	movs	r1, #143	@ 0x8f
 800bfd4:	f7fd fef4 	bl	8009dc0 <__assert_func>
 800bfd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfdc:	6006      	str	r6, [r0, #0]
 800bfde:	60c6      	str	r6, [r0, #12]
 800bfe0:	b13c      	cbz	r4, 800bff2 <_Bfree+0x3a>
 800bfe2:	69eb      	ldr	r3, [r5, #28]
 800bfe4:	6862      	ldr	r2, [r4, #4]
 800bfe6:	68db      	ldr	r3, [r3, #12]
 800bfe8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bfec:	6021      	str	r1, [r4, #0]
 800bfee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bff2:	bd70      	pop	{r4, r5, r6, pc}
 800bff4:	0800e5b6 	.word	0x0800e5b6
 800bff8:	0800e636 	.word	0x0800e636

0800bffc <__multadd>:
 800bffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c000:	690d      	ldr	r5, [r1, #16]
 800c002:	4607      	mov	r7, r0
 800c004:	460c      	mov	r4, r1
 800c006:	461e      	mov	r6, r3
 800c008:	f101 0c14 	add.w	ip, r1, #20
 800c00c:	2000      	movs	r0, #0
 800c00e:	f8dc 3000 	ldr.w	r3, [ip]
 800c012:	b299      	uxth	r1, r3
 800c014:	fb02 6101 	mla	r1, r2, r1, r6
 800c018:	0c1e      	lsrs	r6, r3, #16
 800c01a:	0c0b      	lsrs	r3, r1, #16
 800c01c:	fb02 3306 	mla	r3, r2, r6, r3
 800c020:	b289      	uxth	r1, r1
 800c022:	3001      	adds	r0, #1
 800c024:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c028:	4285      	cmp	r5, r0
 800c02a:	f84c 1b04 	str.w	r1, [ip], #4
 800c02e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c032:	dcec      	bgt.n	800c00e <__multadd+0x12>
 800c034:	b30e      	cbz	r6, 800c07a <__multadd+0x7e>
 800c036:	68a3      	ldr	r3, [r4, #8]
 800c038:	42ab      	cmp	r3, r5
 800c03a:	dc19      	bgt.n	800c070 <__multadd+0x74>
 800c03c:	6861      	ldr	r1, [r4, #4]
 800c03e:	4638      	mov	r0, r7
 800c040:	3101      	adds	r1, #1
 800c042:	f7ff ff79 	bl	800bf38 <_Balloc>
 800c046:	4680      	mov	r8, r0
 800c048:	b928      	cbnz	r0, 800c056 <__multadd+0x5a>
 800c04a:	4602      	mov	r2, r0
 800c04c:	4b0c      	ldr	r3, [pc, #48]	@ (800c080 <__multadd+0x84>)
 800c04e:	480d      	ldr	r0, [pc, #52]	@ (800c084 <__multadd+0x88>)
 800c050:	21ba      	movs	r1, #186	@ 0xba
 800c052:	f7fd feb5 	bl	8009dc0 <__assert_func>
 800c056:	6922      	ldr	r2, [r4, #16]
 800c058:	3202      	adds	r2, #2
 800c05a:	f104 010c 	add.w	r1, r4, #12
 800c05e:	0092      	lsls	r2, r2, #2
 800c060:	300c      	adds	r0, #12
 800c062:	f7ff f92a 	bl	800b2ba <memcpy>
 800c066:	4621      	mov	r1, r4
 800c068:	4638      	mov	r0, r7
 800c06a:	f7ff ffa5 	bl	800bfb8 <_Bfree>
 800c06e:	4644      	mov	r4, r8
 800c070:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c074:	3501      	adds	r5, #1
 800c076:	615e      	str	r6, [r3, #20]
 800c078:	6125      	str	r5, [r4, #16]
 800c07a:	4620      	mov	r0, r4
 800c07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c080:	0800e625 	.word	0x0800e625
 800c084:	0800e636 	.word	0x0800e636

0800c088 <__s2b>:
 800c088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c08c:	460c      	mov	r4, r1
 800c08e:	4615      	mov	r5, r2
 800c090:	461f      	mov	r7, r3
 800c092:	2209      	movs	r2, #9
 800c094:	3308      	adds	r3, #8
 800c096:	4606      	mov	r6, r0
 800c098:	fb93 f3f2 	sdiv	r3, r3, r2
 800c09c:	2100      	movs	r1, #0
 800c09e:	2201      	movs	r2, #1
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	db09      	blt.n	800c0b8 <__s2b+0x30>
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	f7ff ff47 	bl	800bf38 <_Balloc>
 800c0aa:	b940      	cbnz	r0, 800c0be <__s2b+0x36>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	4b19      	ldr	r3, [pc, #100]	@ (800c114 <__s2b+0x8c>)
 800c0b0:	4819      	ldr	r0, [pc, #100]	@ (800c118 <__s2b+0x90>)
 800c0b2:	21d3      	movs	r1, #211	@ 0xd3
 800c0b4:	f7fd fe84 	bl	8009dc0 <__assert_func>
 800c0b8:	0052      	lsls	r2, r2, #1
 800c0ba:	3101      	adds	r1, #1
 800c0bc:	e7f0      	b.n	800c0a0 <__s2b+0x18>
 800c0be:	9b08      	ldr	r3, [sp, #32]
 800c0c0:	6143      	str	r3, [r0, #20]
 800c0c2:	2d09      	cmp	r5, #9
 800c0c4:	f04f 0301 	mov.w	r3, #1
 800c0c8:	6103      	str	r3, [r0, #16]
 800c0ca:	dd16      	ble.n	800c0fa <__s2b+0x72>
 800c0cc:	f104 0909 	add.w	r9, r4, #9
 800c0d0:	46c8      	mov	r8, r9
 800c0d2:	442c      	add	r4, r5
 800c0d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c0d8:	4601      	mov	r1, r0
 800c0da:	3b30      	subs	r3, #48	@ 0x30
 800c0dc:	220a      	movs	r2, #10
 800c0de:	4630      	mov	r0, r6
 800c0e0:	f7ff ff8c 	bl	800bffc <__multadd>
 800c0e4:	45a0      	cmp	r8, r4
 800c0e6:	d1f5      	bne.n	800c0d4 <__s2b+0x4c>
 800c0e8:	f1a5 0408 	sub.w	r4, r5, #8
 800c0ec:	444c      	add	r4, r9
 800c0ee:	1b2d      	subs	r5, r5, r4
 800c0f0:	1963      	adds	r3, r4, r5
 800c0f2:	42bb      	cmp	r3, r7
 800c0f4:	db04      	blt.n	800c100 <__s2b+0x78>
 800c0f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0fa:	340a      	adds	r4, #10
 800c0fc:	2509      	movs	r5, #9
 800c0fe:	e7f6      	b.n	800c0ee <__s2b+0x66>
 800c100:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c104:	4601      	mov	r1, r0
 800c106:	3b30      	subs	r3, #48	@ 0x30
 800c108:	220a      	movs	r2, #10
 800c10a:	4630      	mov	r0, r6
 800c10c:	f7ff ff76 	bl	800bffc <__multadd>
 800c110:	e7ee      	b.n	800c0f0 <__s2b+0x68>
 800c112:	bf00      	nop
 800c114:	0800e625 	.word	0x0800e625
 800c118:	0800e636 	.word	0x0800e636

0800c11c <__hi0bits>:
 800c11c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c120:	4603      	mov	r3, r0
 800c122:	bf36      	itet	cc
 800c124:	0403      	lslcc	r3, r0, #16
 800c126:	2000      	movcs	r0, #0
 800c128:	2010      	movcc	r0, #16
 800c12a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c12e:	bf3c      	itt	cc
 800c130:	021b      	lslcc	r3, r3, #8
 800c132:	3008      	addcc	r0, #8
 800c134:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c138:	bf3c      	itt	cc
 800c13a:	011b      	lslcc	r3, r3, #4
 800c13c:	3004      	addcc	r0, #4
 800c13e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c142:	bf3c      	itt	cc
 800c144:	009b      	lslcc	r3, r3, #2
 800c146:	3002      	addcc	r0, #2
 800c148:	2b00      	cmp	r3, #0
 800c14a:	db05      	blt.n	800c158 <__hi0bits+0x3c>
 800c14c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c150:	f100 0001 	add.w	r0, r0, #1
 800c154:	bf08      	it	eq
 800c156:	2020      	moveq	r0, #32
 800c158:	4770      	bx	lr

0800c15a <__lo0bits>:
 800c15a:	6803      	ldr	r3, [r0, #0]
 800c15c:	4602      	mov	r2, r0
 800c15e:	f013 0007 	ands.w	r0, r3, #7
 800c162:	d00b      	beq.n	800c17c <__lo0bits+0x22>
 800c164:	07d9      	lsls	r1, r3, #31
 800c166:	d421      	bmi.n	800c1ac <__lo0bits+0x52>
 800c168:	0798      	lsls	r0, r3, #30
 800c16a:	bf49      	itett	mi
 800c16c:	085b      	lsrmi	r3, r3, #1
 800c16e:	089b      	lsrpl	r3, r3, #2
 800c170:	2001      	movmi	r0, #1
 800c172:	6013      	strmi	r3, [r2, #0]
 800c174:	bf5c      	itt	pl
 800c176:	6013      	strpl	r3, [r2, #0]
 800c178:	2002      	movpl	r0, #2
 800c17a:	4770      	bx	lr
 800c17c:	b299      	uxth	r1, r3
 800c17e:	b909      	cbnz	r1, 800c184 <__lo0bits+0x2a>
 800c180:	0c1b      	lsrs	r3, r3, #16
 800c182:	2010      	movs	r0, #16
 800c184:	b2d9      	uxtb	r1, r3
 800c186:	b909      	cbnz	r1, 800c18c <__lo0bits+0x32>
 800c188:	3008      	adds	r0, #8
 800c18a:	0a1b      	lsrs	r3, r3, #8
 800c18c:	0719      	lsls	r1, r3, #28
 800c18e:	bf04      	itt	eq
 800c190:	091b      	lsreq	r3, r3, #4
 800c192:	3004      	addeq	r0, #4
 800c194:	0799      	lsls	r1, r3, #30
 800c196:	bf04      	itt	eq
 800c198:	089b      	lsreq	r3, r3, #2
 800c19a:	3002      	addeq	r0, #2
 800c19c:	07d9      	lsls	r1, r3, #31
 800c19e:	d403      	bmi.n	800c1a8 <__lo0bits+0x4e>
 800c1a0:	085b      	lsrs	r3, r3, #1
 800c1a2:	f100 0001 	add.w	r0, r0, #1
 800c1a6:	d003      	beq.n	800c1b0 <__lo0bits+0x56>
 800c1a8:	6013      	str	r3, [r2, #0]
 800c1aa:	4770      	bx	lr
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	4770      	bx	lr
 800c1b0:	2020      	movs	r0, #32
 800c1b2:	4770      	bx	lr

0800c1b4 <__i2b>:
 800c1b4:	b510      	push	{r4, lr}
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	2101      	movs	r1, #1
 800c1ba:	f7ff febd 	bl	800bf38 <_Balloc>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	b928      	cbnz	r0, 800c1ce <__i2b+0x1a>
 800c1c2:	4b05      	ldr	r3, [pc, #20]	@ (800c1d8 <__i2b+0x24>)
 800c1c4:	4805      	ldr	r0, [pc, #20]	@ (800c1dc <__i2b+0x28>)
 800c1c6:	f240 1145 	movw	r1, #325	@ 0x145
 800c1ca:	f7fd fdf9 	bl	8009dc0 <__assert_func>
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	6144      	str	r4, [r0, #20]
 800c1d2:	6103      	str	r3, [r0, #16]
 800c1d4:	bd10      	pop	{r4, pc}
 800c1d6:	bf00      	nop
 800c1d8:	0800e625 	.word	0x0800e625
 800c1dc:	0800e636 	.word	0x0800e636

0800c1e0 <__multiply>:
 800c1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e4:	4614      	mov	r4, r2
 800c1e6:	690a      	ldr	r2, [r1, #16]
 800c1e8:	6923      	ldr	r3, [r4, #16]
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	bfa8      	it	ge
 800c1ee:	4623      	movge	r3, r4
 800c1f0:	460f      	mov	r7, r1
 800c1f2:	bfa4      	itt	ge
 800c1f4:	460c      	movge	r4, r1
 800c1f6:	461f      	movge	r7, r3
 800c1f8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c1fc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c200:	68a3      	ldr	r3, [r4, #8]
 800c202:	6861      	ldr	r1, [r4, #4]
 800c204:	eb0a 0609 	add.w	r6, sl, r9
 800c208:	42b3      	cmp	r3, r6
 800c20a:	b085      	sub	sp, #20
 800c20c:	bfb8      	it	lt
 800c20e:	3101      	addlt	r1, #1
 800c210:	f7ff fe92 	bl	800bf38 <_Balloc>
 800c214:	b930      	cbnz	r0, 800c224 <__multiply+0x44>
 800c216:	4602      	mov	r2, r0
 800c218:	4b44      	ldr	r3, [pc, #272]	@ (800c32c <__multiply+0x14c>)
 800c21a:	4845      	ldr	r0, [pc, #276]	@ (800c330 <__multiply+0x150>)
 800c21c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c220:	f7fd fdce 	bl	8009dc0 <__assert_func>
 800c224:	f100 0514 	add.w	r5, r0, #20
 800c228:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c22c:	462b      	mov	r3, r5
 800c22e:	2200      	movs	r2, #0
 800c230:	4543      	cmp	r3, r8
 800c232:	d321      	bcc.n	800c278 <__multiply+0x98>
 800c234:	f107 0114 	add.w	r1, r7, #20
 800c238:	f104 0214 	add.w	r2, r4, #20
 800c23c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c240:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c244:	9302      	str	r3, [sp, #8]
 800c246:	1b13      	subs	r3, r2, r4
 800c248:	3b15      	subs	r3, #21
 800c24a:	f023 0303 	bic.w	r3, r3, #3
 800c24e:	3304      	adds	r3, #4
 800c250:	f104 0715 	add.w	r7, r4, #21
 800c254:	42ba      	cmp	r2, r7
 800c256:	bf38      	it	cc
 800c258:	2304      	movcc	r3, #4
 800c25a:	9301      	str	r3, [sp, #4]
 800c25c:	9b02      	ldr	r3, [sp, #8]
 800c25e:	9103      	str	r1, [sp, #12]
 800c260:	428b      	cmp	r3, r1
 800c262:	d80c      	bhi.n	800c27e <__multiply+0x9e>
 800c264:	2e00      	cmp	r6, #0
 800c266:	dd03      	ble.n	800c270 <__multiply+0x90>
 800c268:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d05b      	beq.n	800c328 <__multiply+0x148>
 800c270:	6106      	str	r6, [r0, #16]
 800c272:	b005      	add	sp, #20
 800c274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c278:	f843 2b04 	str.w	r2, [r3], #4
 800c27c:	e7d8      	b.n	800c230 <__multiply+0x50>
 800c27e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c282:	f1ba 0f00 	cmp.w	sl, #0
 800c286:	d024      	beq.n	800c2d2 <__multiply+0xf2>
 800c288:	f104 0e14 	add.w	lr, r4, #20
 800c28c:	46a9      	mov	r9, r5
 800c28e:	f04f 0c00 	mov.w	ip, #0
 800c292:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c296:	f8d9 3000 	ldr.w	r3, [r9]
 800c29a:	fa1f fb87 	uxth.w	fp, r7
 800c29e:	b29b      	uxth	r3, r3
 800c2a0:	fb0a 330b 	mla	r3, sl, fp, r3
 800c2a4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c2a8:	f8d9 7000 	ldr.w	r7, [r9]
 800c2ac:	4463      	add	r3, ip
 800c2ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c2b2:	fb0a c70b 	mla	r7, sl, fp, ip
 800c2b6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c2c0:	4572      	cmp	r2, lr
 800c2c2:	f849 3b04 	str.w	r3, [r9], #4
 800c2c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c2ca:	d8e2      	bhi.n	800c292 <__multiply+0xb2>
 800c2cc:	9b01      	ldr	r3, [sp, #4]
 800c2ce:	f845 c003 	str.w	ip, [r5, r3]
 800c2d2:	9b03      	ldr	r3, [sp, #12]
 800c2d4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c2d8:	3104      	adds	r1, #4
 800c2da:	f1b9 0f00 	cmp.w	r9, #0
 800c2de:	d021      	beq.n	800c324 <__multiply+0x144>
 800c2e0:	682b      	ldr	r3, [r5, #0]
 800c2e2:	f104 0c14 	add.w	ip, r4, #20
 800c2e6:	46ae      	mov	lr, r5
 800c2e8:	f04f 0a00 	mov.w	sl, #0
 800c2ec:	f8bc b000 	ldrh.w	fp, [ip]
 800c2f0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c2f4:	fb09 770b 	mla	r7, r9, fp, r7
 800c2f8:	4457      	add	r7, sl
 800c2fa:	b29b      	uxth	r3, r3
 800c2fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c300:	f84e 3b04 	str.w	r3, [lr], #4
 800c304:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c308:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c30c:	f8be 3000 	ldrh.w	r3, [lr]
 800c310:	fb09 330a 	mla	r3, r9, sl, r3
 800c314:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c318:	4562      	cmp	r2, ip
 800c31a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c31e:	d8e5      	bhi.n	800c2ec <__multiply+0x10c>
 800c320:	9f01      	ldr	r7, [sp, #4]
 800c322:	51eb      	str	r3, [r5, r7]
 800c324:	3504      	adds	r5, #4
 800c326:	e799      	b.n	800c25c <__multiply+0x7c>
 800c328:	3e01      	subs	r6, #1
 800c32a:	e79b      	b.n	800c264 <__multiply+0x84>
 800c32c:	0800e625 	.word	0x0800e625
 800c330:	0800e636 	.word	0x0800e636

0800c334 <__pow5mult>:
 800c334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c338:	4615      	mov	r5, r2
 800c33a:	f012 0203 	ands.w	r2, r2, #3
 800c33e:	4607      	mov	r7, r0
 800c340:	460e      	mov	r6, r1
 800c342:	d007      	beq.n	800c354 <__pow5mult+0x20>
 800c344:	4c25      	ldr	r4, [pc, #148]	@ (800c3dc <__pow5mult+0xa8>)
 800c346:	3a01      	subs	r2, #1
 800c348:	2300      	movs	r3, #0
 800c34a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c34e:	f7ff fe55 	bl	800bffc <__multadd>
 800c352:	4606      	mov	r6, r0
 800c354:	10ad      	asrs	r5, r5, #2
 800c356:	d03d      	beq.n	800c3d4 <__pow5mult+0xa0>
 800c358:	69fc      	ldr	r4, [r7, #28]
 800c35a:	b97c      	cbnz	r4, 800c37c <__pow5mult+0x48>
 800c35c:	2010      	movs	r0, #16
 800c35e:	f7fd fd4d 	bl	8009dfc <malloc>
 800c362:	4602      	mov	r2, r0
 800c364:	61f8      	str	r0, [r7, #28]
 800c366:	b928      	cbnz	r0, 800c374 <__pow5mult+0x40>
 800c368:	4b1d      	ldr	r3, [pc, #116]	@ (800c3e0 <__pow5mult+0xac>)
 800c36a:	481e      	ldr	r0, [pc, #120]	@ (800c3e4 <__pow5mult+0xb0>)
 800c36c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c370:	f7fd fd26 	bl	8009dc0 <__assert_func>
 800c374:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c378:	6004      	str	r4, [r0, #0]
 800c37a:	60c4      	str	r4, [r0, #12]
 800c37c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c380:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c384:	b94c      	cbnz	r4, 800c39a <__pow5mult+0x66>
 800c386:	f240 2171 	movw	r1, #625	@ 0x271
 800c38a:	4638      	mov	r0, r7
 800c38c:	f7ff ff12 	bl	800c1b4 <__i2b>
 800c390:	2300      	movs	r3, #0
 800c392:	f8c8 0008 	str.w	r0, [r8, #8]
 800c396:	4604      	mov	r4, r0
 800c398:	6003      	str	r3, [r0, #0]
 800c39a:	f04f 0900 	mov.w	r9, #0
 800c39e:	07eb      	lsls	r3, r5, #31
 800c3a0:	d50a      	bpl.n	800c3b8 <__pow5mult+0x84>
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	4622      	mov	r2, r4
 800c3a6:	4638      	mov	r0, r7
 800c3a8:	f7ff ff1a 	bl	800c1e0 <__multiply>
 800c3ac:	4631      	mov	r1, r6
 800c3ae:	4680      	mov	r8, r0
 800c3b0:	4638      	mov	r0, r7
 800c3b2:	f7ff fe01 	bl	800bfb8 <_Bfree>
 800c3b6:	4646      	mov	r6, r8
 800c3b8:	106d      	asrs	r5, r5, #1
 800c3ba:	d00b      	beq.n	800c3d4 <__pow5mult+0xa0>
 800c3bc:	6820      	ldr	r0, [r4, #0]
 800c3be:	b938      	cbnz	r0, 800c3d0 <__pow5mult+0x9c>
 800c3c0:	4622      	mov	r2, r4
 800c3c2:	4621      	mov	r1, r4
 800c3c4:	4638      	mov	r0, r7
 800c3c6:	f7ff ff0b 	bl	800c1e0 <__multiply>
 800c3ca:	6020      	str	r0, [r4, #0]
 800c3cc:	f8c0 9000 	str.w	r9, [r0]
 800c3d0:	4604      	mov	r4, r0
 800c3d2:	e7e4      	b.n	800c39e <__pow5mult+0x6a>
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3da:	bf00      	nop
 800c3dc:	0800e690 	.word	0x0800e690
 800c3e0:	0800e5b6 	.word	0x0800e5b6
 800c3e4:	0800e636 	.word	0x0800e636

0800c3e8 <__lshift>:
 800c3e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ec:	460c      	mov	r4, r1
 800c3ee:	6849      	ldr	r1, [r1, #4]
 800c3f0:	6923      	ldr	r3, [r4, #16]
 800c3f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c3f6:	68a3      	ldr	r3, [r4, #8]
 800c3f8:	4607      	mov	r7, r0
 800c3fa:	4691      	mov	r9, r2
 800c3fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c400:	f108 0601 	add.w	r6, r8, #1
 800c404:	42b3      	cmp	r3, r6
 800c406:	db0b      	blt.n	800c420 <__lshift+0x38>
 800c408:	4638      	mov	r0, r7
 800c40a:	f7ff fd95 	bl	800bf38 <_Balloc>
 800c40e:	4605      	mov	r5, r0
 800c410:	b948      	cbnz	r0, 800c426 <__lshift+0x3e>
 800c412:	4602      	mov	r2, r0
 800c414:	4b28      	ldr	r3, [pc, #160]	@ (800c4b8 <__lshift+0xd0>)
 800c416:	4829      	ldr	r0, [pc, #164]	@ (800c4bc <__lshift+0xd4>)
 800c418:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c41c:	f7fd fcd0 	bl	8009dc0 <__assert_func>
 800c420:	3101      	adds	r1, #1
 800c422:	005b      	lsls	r3, r3, #1
 800c424:	e7ee      	b.n	800c404 <__lshift+0x1c>
 800c426:	2300      	movs	r3, #0
 800c428:	f100 0114 	add.w	r1, r0, #20
 800c42c:	f100 0210 	add.w	r2, r0, #16
 800c430:	4618      	mov	r0, r3
 800c432:	4553      	cmp	r3, sl
 800c434:	db33      	blt.n	800c49e <__lshift+0xb6>
 800c436:	6920      	ldr	r0, [r4, #16]
 800c438:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c43c:	f104 0314 	add.w	r3, r4, #20
 800c440:	f019 091f 	ands.w	r9, r9, #31
 800c444:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c448:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c44c:	d02b      	beq.n	800c4a6 <__lshift+0xbe>
 800c44e:	f1c9 0e20 	rsb	lr, r9, #32
 800c452:	468a      	mov	sl, r1
 800c454:	2200      	movs	r2, #0
 800c456:	6818      	ldr	r0, [r3, #0]
 800c458:	fa00 f009 	lsl.w	r0, r0, r9
 800c45c:	4310      	orrs	r0, r2
 800c45e:	f84a 0b04 	str.w	r0, [sl], #4
 800c462:	f853 2b04 	ldr.w	r2, [r3], #4
 800c466:	459c      	cmp	ip, r3
 800c468:	fa22 f20e 	lsr.w	r2, r2, lr
 800c46c:	d8f3      	bhi.n	800c456 <__lshift+0x6e>
 800c46e:	ebac 0304 	sub.w	r3, ip, r4
 800c472:	3b15      	subs	r3, #21
 800c474:	f023 0303 	bic.w	r3, r3, #3
 800c478:	3304      	adds	r3, #4
 800c47a:	f104 0015 	add.w	r0, r4, #21
 800c47e:	4584      	cmp	ip, r0
 800c480:	bf38      	it	cc
 800c482:	2304      	movcc	r3, #4
 800c484:	50ca      	str	r2, [r1, r3]
 800c486:	b10a      	cbz	r2, 800c48c <__lshift+0xa4>
 800c488:	f108 0602 	add.w	r6, r8, #2
 800c48c:	3e01      	subs	r6, #1
 800c48e:	4638      	mov	r0, r7
 800c490:	612e      	str	r6, [r5, #16]
 800c492:	4621      	mov	r1, r4
 800c494:	f7ff fd90 	bl	800bfb8 <_Bfree>
 800c498:	4628      	mov	r0, r5
 800c49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c49e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	e7c5      	b.n	800c432 <__lshift+0x4a>
 800c4a6:	3904      	subs	r1, #4
 800c4a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800c4b0:	459c      	cmp	ip, r3
 800c4b2:	d8f9      	bhi.n	800c4a8 <__lshift+0xc0>
 800c4b4:	e7ea      	b.n	800c48c <__lshift+0xa4>
 800c4b6:	bf00      	nop
 800c4b8:	0800e625 	.word	0x0800e625
 800c4bc:	0800e636 	.word	0x0800e636

0800c4c0 <__mcmp>:
 800c4c0:	690a      	ldr	r2, [r1, #16]
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	6900      	ldr	r0, [r0, #16]
 800c4c6:	1a80      	subs	r0, r0, r2
 800c4c8:	b530      	push	{r4, r5, lr}
 800c4ca:	d10e      	bne.n	800c4ea <__mcmp+0x2a>
 800c4cc:	3314      	adds	r3, #20
 800c4ce:	3114      	adds	r1, #20
 800c4d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c4d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c4d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c4dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c4e0:	4295      	cmp	r5, r2
 800c4e2:	d003      	beq.n	800c4ec <__mcmp+0x2c>
 800c4e4:	d205      	bcs.n	800c4f2 <__mcmp+0x32>
 800c4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ea:	bd30      	pop	{r4, r5, pc}
 800c4ec:	42a3      	cmp	r3, r4
 800c4ee:	d3f3      	bcc.n	800c4d8 <__mcmp+0x18>
 800c4f0:	e7fb      	b.n	800c4ea <__mcmp+0x2a>
 800c4f2:	2001      	movs	r0, #1
 800c4f4:	e7f9      	b.n	800c4ea <__mcmp+0x2a>
	...

0800c4f8 <__mdiff>:
 800c4f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4fc:	4689      	mov	r9, r1
 800c4fe:	4606      	mov	r6, r0
 800c500:	4611      	mov	r1, r2
 800c502:	4648      	mov	r0, r9
 800c504:	4614      	mov	r4, r2
 800c506:	f7ff ffdb 	bl	800c4c0 <__mcmp>
 800c50a:	1e05      	subs	r5, r0, #0
 800c50c:	d112      	bne.n	800c534 <__mdiff+0x3c>
 800c50e:	4629      	mov	r1, r5
 800c510:	4630      	mov	r0, r6
 800c512:	f7ff fd11 	bl	800bf38 <_Balloc>
 800c516:	4602      	mov	r2, r0
 800c518:	b928      	cbnz	r0, 800c526 <__mdiff+0x2e>
 800c51a:	4b3f      	ldr	r3, [pc, #252]	@ (800c618 <__mdiff+0x120>)
 800c51c:	f240 2137 	movw	r1, #567	@ 0x237
 800c520:	483e      	ldr	r0, [pc, #248]	@ (800c61c <__mdiff+0x124>)
 800c522:	f7fd fc4d 	bl	8009dc0 <__assert_func>
 800c526:	2301      	movs	r3, #1
 800c528:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c52c:	4610      	mov	r0, r2
 800c52e:	b003      	add	sp, #12
 800c530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c534:	bfbc      	itt	lt
 800c536:	464b      	movlt	r3, r9
 800c538:	46a1      	movlt	r9, r4
 800c53a:	4630      	mov	r0, r6
 800c53c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c540:	bfba      	itte	lt
 800c542:	461c      	movlt	r4, r3
 800c544:	2501      	movlt	r5, #1
 800c546:	2500      	movge	r5, #0
 800c548:	f7ff fcf6 	bl	800bf38 <_Balloc>
 800c54c:	4602      	mov	r2, r0
 800c54e:	b918      	cbnz	r0, 800c558 <__mdiff+0x60>
 800c550:	4b31      	ldr	r3, [pc, #196]	@ (800c618 <__mdiff+0x120>)
 800c552:	f240 2145 	movw	r1, #581	@ 0x245
 800c556:	e7e3      	b.n	800c520 <__mdiff+0x28>
 800c558:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c55c:	6926      	ldr	r6, [r4, #16]
 800c55e:	60c5      	str	r5, [r0, #12]
 800c560:	f109 0310 	add.w	r3, r9, #16
 800c564:	f109 0514 	add.w	r5, r9, #20
 800c568:	f104 0e14 	add.w	lr, r4, #20
 800c56c:	f100 0b14 	add.w	fp, r0, #20
 800c570:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c574:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c578:	9301      	str	r3, [sp, #4]
 800c57a:	46d9      	mov	r9, fp
 800c57c:	f04f 0c00 	mov.w	ip, #0
 800c580:	9b01      	ldr	r3, [sp, #4]
 800c582:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c586:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c58a:	9301      	str	r3, [sp, #4]
 800c58c:	fa1f f38a 	uxth.w	r3, sl
 800c590:	4619      	mov	r1, r3
 800c592:	b283      	uxth	r3, r0
 800c594:	1acb      	subs	r3, r1, r3
 800c596:	0c00      	lsrs	r0, r0, #16
 800c598:	4463      	add	r3, ip
 800c59a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c59e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c5a8:	4576      	cmp	r6, lr
 800c5aa:	f849 3b04 	str.w	r3, [r9], #4
 800c5ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5b2:	d8e5      	bhi.n	800c580 <__mdiff+0x88>
 800c5b4:	1b33      	subs	r3, r6, r4
 800c5b6:	3b15      	subs	r3, #21
 800c5b8:	f023 0303 	bic.w	r3, r3, #3
 800c5bc:	3415      	adds	r4, #21
 800c5be:	3304      	adds	r3, #4
 800c5c0:	42a6      	cmp	r6, r4
 800c5c2:	bf38      	it	cc
 800c5c4:	2304      	movcc	r3, #4
 800c5c6:	441d      	add	r5, r3
 800c5c8:	445b      	add	r3, fp
 800c5ca:	461e      	mov	r6, r3
 800c5cc:	462c      	mov	r4, r5
 800c5ce:	4544      	cmp	r4, r8
 800c5d0:	d30e      	bcc.n	800c5f0 <__mdiff+0xf8>
 800c5d2:	f108 0103 	add.w	r1, r8, #3
 800c5d6:	1b49      	subs	r1, r1, r5
 800c5d8:	f021 0103 	bic.w	r1, r1, #3
 800c5dc:	3d03      	subs	r5, #3
 800c5de:	45a8      	cmp	r8, r5
 800c5e0:	bf38      	it	cc
 800c5e2:	2100      	movcc	r1, #0
 800c5e4:	440b      	add	r3, r1
 800c5e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5ea:	b191      	cbz	r1, 800c612 <__mdiff+0x11a>
 800c5ec:	6117      	str	r7, [r2, #16]
 800c5ee:	e79d      	b.n	800c52c <__mdiff+0x34>
 800c5f0:	f854 1b04 	ldr.w	r1, [r4], #4
 800c5f4:	46e6      	mov	lr, ip
 800c5f6:	0c08      	lsrs	r0, r1, #16
 800c5f8:	fa1c fc81 	uxtah	ip, ip, r1
 800c5fc:	4471      	add	r1, lr
 800c5fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c602:	b289      	uxth	r1, r1
 800c604:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c608:	f846 1b04 	str.w	r1, [r6], #4
 800c60c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c610:	e7dd      	b.n	800c5ce <__mdiff+0xd6>
 800c612:	3f01      	subs	r7, #1
 800c614:	e7e7      	b.n	800c5e6 <__mdiff+0xee>
 800c616:	bf00      	nop
 800c618:	0800e625 	.word	0x0800e625
 800c61c:	0800e636 	.word	0x0800e636

0800c620 <__ulp>:
 800c620:	b082      	sub	sp, #8
 800c622:	ed8d 0b00 	vstr	d0, [sp]
 800c626:	9a01      	ldr	r2, [sp, #4]
 800c628:	4b0f      	ldr	r3, [pc, #60]	@ (800c668 <__ulp+0x48>)
 800c62a:	4013      	ands	r3, r2
 800c62c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c630:	2b00      	cmp	r3, #0
 800c632:	dc08      	bgt.n	800c646 <__ulp+0x26>
 800c634:	425b      	negs	r3, r3
 800c636:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c63a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c63e:	da04      	bge.n	800c64a <__ulp+0x2a>
 800c640:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c644:	4113      	asrs	r3, r2
 800c646:	2200      	movs	r2, #0
 800c648:	e008      	b.n	800c65c <__ulp+0x3c>
 800c64a:	f1a2 0314 	sub.w	r3, r2, #20
 800c64e:	2b1e      	cmp	r3, #30
 800c650:	bfda      	itte	le
 800c652:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c656:	40da      	lsrle	r2, r3
 800c658:	2201      	movgt	r2, #1
 800c65a:	2300      	movs	r3, #0
 800c65c:	4619      	mov	r1, r3
 800c65e:	4610      	mov	r0, r2
 800c660:	ec41 0b10 	vmov	d0, r0, r1
 800c664:	b002      	add	sp, #8
 800c666:	4770      	bx	lr
 800c668:	7ff00000 	.word	0x7ff00000

0800c66c <__b2d>:
 800c66c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c670:	6906      	ldr	r6, [r0, #16]
 800c672:	f100 0814 	add.w	r8, r0, #20
 800c676:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c67a:	1f37      	subs	r7, r6, #4
 800c67c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c680:	4610      	mov	r0, r2
 800c682:	f7ff fd4b 	bl	800c11c <__hi0bits>
 800c686:	f1c0 0320 	rsb	r3, r0, #32
 800c68a:	280a      	cmp	r0, #10
 800c68c:	600b      	str	r3, [r1, #0]
 800c68e:	491b      	ldr	r1, [pc, #108]	@ (800c6fc <__b2d+0x90>)
 800c690:	dc15      	bgt.n	800c6be <__b2d+0x52>
 800c692:	f1c0 0c0b 	rsb	ip, r0, #11
 800c696:	fa22 f30c 	lsr.w	r3, r2, ip
 800c69a:	45b8      	cmp	r8, r7
 800c69c:	ea43 0501 	orr.w	r5, r3, r1
 800c6a0:	bf34      	ite	cc
 800c6a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c6a6:	2300      	movcs	r3, #0
 800c6a8:	3015      	adds	r0, #21
 800c6aa:	fa02 f000 	lsl.w	r0, r2, r0
 800c6ae:	fa23 f30c 	lsr.w	r3, r3, ip
 800c6b2:	4303      	orrs	r3, r0
 800c6b4:	461c      	mov	r4, r3
 800c6b6:	ec45 4b10 	vmov	d0, r4, r5
 800c6ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6be:	45b8      	cmp	r8, r7
 800c6c0:	bf3a      	itte	cc
 800c6c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c6c6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c6ca:	2300      	movcs	r3, #0
 800c6cc:	380b      	subs	r0, #11
 800c6ce:	d012      	beq.n	800c6f6 <__b2d+0x8a>
 800c6d0:	f1c0 0120 	rsb	r1, r0, #32
 800c6d4:	fa23 f401 	lsr.w	r4, r3, r1
 800c6d8:	4082      	lsls	r2, r0
 800c6da:	4322      	orrs	r2, r4
 800c6dc:	4547      	cmp	r7, r8
 800c6de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c6e2:	bf8c      	ite	hi
 800c6e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c6e8:	2200      	movls	r2, #0
 800c6ea:	4083      	lsls	r3, r0
 800c6ec:	40ca      	lsrs	r2, r1
 800c6ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	e7de      	b.n	800c6b4 <__b2d+0x48>
 800c6f6:	ea42 0501 	orr.w	r5, r2, r1
 800c6fa:	e7db      	b.n	800c6b4 <__b2d+0x48>
 800c6fc:	3ff00000 	.word	0x3ff00000

0800c700 <__d2b>:
 800c700:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c704:	460f      	mov	r7, r1
 800c706:	2101      	movs	r1, #1
 800c708:	ec59 8b10 	vmov	r8, r9, d0
 800c70c:	4616      	mov	r6, r2
 800c70e:	f7ff fc13 	bl	800bf38 <_Balloc>
 800c712:	4604      	mov	r4, r0
 800c714:	b930      	cbnz	r0, 800c724 <__d2b+0x24>
 800c716:	4602      	mov	r2, r0
 800c718:	4b23      	ldr	r3, [pc, #140]	@ (800c7a8 <__d2b+0xa8>)
 800c71a:	4824      	ldr	r0, [pc, #144]	@ (800c7ac <__d2b+0xac>)
 800c71c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c720:	f7fd fb4e 	bl	8009dc0 <__assert_func>
 800c724:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c728:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c72c:	b10d      	cbz	r5, 800c732 <__d2b+0x32>
 800c72e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c732:	9301      	str	r3, [sp, #4]
 800c734:	f1b8 0300 	subs.w	r3, r8, #0
 800c738:	d023      	beq.n	800c782 <__d2b+0x82>
 800c73a:	4668      	mov	r0, sp
 800c73c:	9300      	str	r3, [sp, #0]
 800c73e:	f7ff fd0c 	bl	800c15a <__lo0bits>
 800c742:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c746:	b1d0      	cbz	r0, 800c77e <__d2b+0x7e>
 800c748:	f1c0 0320 	rsb	r3, r0, #32
 800c74c:	fa02 f303 	lsl.w	r3, r2, r3
 800c750:	430b      	orrs	r3, r1
 800c752:	40c2      	lsrs	r2, r0
 800c754:	6163      	str	r3, [r4, #20]
 800c756:	9201      	str	r2, [sp, #4]
 800c758:	9b01      	ldr	r3, [sp, #4]
 800c75a:	61a3      	str	r3, [r4, #24]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	bf0c      	ite	eq
 800c760:	2201      	moveq	r2, #1
 800c762:	2202      	movne	r2, #2
 800c764:	6122      	str	r2, [r4, #16]
 800c766:	b1a5      	cbz	r5, 800c792 <__d2b+0x92>
 800c768:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c76c:	4405      	add	r5, r0
 800c76e:	603d      	str	r5, [r7, #0]
 800c770:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c774:	6030      	str	r0, [r6, #0]
 800c776:	4620      	mov	r0, r4
 800c778:	b003      	add	sp, #12
 800c77a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c77e:	6161      	str	r1, [r4, #20]
 800c780:	e7ea      	b.n	800c758 <__d2b+0x58>
 800c782:	a801      	add	r0, sp, #4
 800c784:	f7ff fce9 	bl	800c15a <__lo0bits>
 800c788:	9b01      	ldr	r3, [sp, #4]
 800c78a:	6163      	str	r3, [r4, #20]
 800c78c:	3020      	adds	r0, #32
 800c78e:	2201      	movs	r2, #1
 800c790:	e7e8      	b.n	800c764 <__d2b+0x64>
 800c792:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c796:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c79a:	6038      	str	r0, [r7, #0]
 800c79c:	6918      	ldr	r0, [r3, #16]
 800c79e:	f7ff fcbd 	bl	800c11c <__hi0bits>
 800c7a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c7a6:	e7e5      	b.n	800c774 <__d2b+0x74>
 800c7a8:	0800e625 	.word	0x0800e625
 800c7ac:	0800e636 	.word	0x0800e636

0800c7b0 <__ratio>:
 800c7b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7b4:	4688      	mov	r8, r1
 800c7b6:	4669      	mov	r1, sp
 800c7b8:	4681      	mov	r9, r0
 800c7ba:	f7ff ff57 	bl	800c66c <__b2d>
 800c7be:	a901      	add	r1, sp, #4
 800c7c0:	4640      	mov	r0, r8
 800c7c2:	ec55 4b10 	vmov	r4, r5, d0
 800c7c6:	f7ff ff51 	bl	800c66c <__b2d>
 800c7ca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c7ce:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c7d2:	1ad2      	subs	r2, r2, r3
 800c7d4:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c7d8:	1a5b      	subs	r3, r3, r1
 800c7da:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c7de:	ec57 6b10 	vmov	r6, r7, d0
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	bfd6      	itet	le
 800c7e6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c7ea:	462a      	movgt	r2, r5
 800c7ec:	463a      	movle	r2, r7
 800c7ee:	46ab      	mov	fp, r5
 800c7f0:	46a2      	mov	sl, r4
 800c7f2:	bfce      	itee	gt
 800c7f4:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c7f8:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c7fc:	ee00 3a90 	vmovle	s1, r3
 800c800:	ec4b ab17 	vmov	d7, sl, fp
 800c804:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c808:	b003      	add	sp, #12
 800c80a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c80e <__copybits>:
 800c80e:	3901      	subs	r1, #1
 800c810:	b570      	push	{r4, r5, r6, lr}
 800c812:	1149      	asrs	r1, r1, #5
 800c814:	6914      	ldr	r4, [r2, #16]
 800c816:	3101      	adds	r1, #1
 800c818:	f102 0314 	add.w	r3, r2, #20
 800c81c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c820:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c824:	1f05      	subs	r5, r0, #4
 800c826:	42a3      	cmp	r3, r4
 800c828:	d30c      	bcc.n	800c844 <__copybits+0x36>
 800c82a:	1aa3      	subs	r3, r4, r2
 800c82c:	3b11      	subs	r3, #17
 800c82e:	f023 0303 	bic.w	r3, r3, #3
 800c832:	3211      	adds	r2, #17
 800c834:	42a2      	cmp	r2, r4
 800c836:	bf88      	it	hi
 800c838:	2300      	movhi	r3, #0
 800c83a:	4418      	add	r0, r3
 800c83c:	2300      	movs	r3, #0
 800c83e:	4288      	cmp	r0, r1
 800c840:	d305      	bcc.n	800c84e <__copybits+0x40>
 800c842:	bd70      	pop	{r4, r5, r6, pc}
 800c844:	f853 6b04 	ldr.w	r6, [r3], #4
 800c848:	f845 6f04 	str.w	r6, [r5, #4]!
 800c84c:	e7eb      	b.n	800c826 <__copybits+0x18>
 800c84e:	f840 3b04 	str.w	r3, [r0], #4
 800c852:	e7f4      	b.n	800c83e <__copybits+0x30>

0800c854 <__any_on>:
 800c854:	f100 0214 	add.w	r2, r0, #20
 800c858:	6900      	ldr	r0, [r0, #16]
 800c85a:	114b      	asrs	r3, r1, #5
 800c85c:	4298      	cmp	r0, r3
 800c85e:	b510      	push	{r4, lr}
 800c860:	db11      	blt.n	800c886 <__any_on+0x32>
 800c862:	dd0a      	ble.n	800c87a <__any_on+0x26>
 800c864:	f011 011f 	ands.w	r1, r1, #31
 800c868:	d007      	beq.n	800c87a <__any_on+0x26>
 800c86a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c86e:	fa24 f001 	lsr.w	r0, r4, r1
 800c872:	fa00 f101 	lsl.w	r1, r0, r1
 800c876:	428c      	cmp	r4, r1
 800c878:	d10b      	bne.n	800c892 <__any_on+0x3e>
 800c87a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c87e:	4293      	cmp	r3, r2
 800c880:	d803      	bhi.n	800c88a <__any_on+0x36>
 800c882:	2000      	movs	r0, #0
 800c884:	bd10      	pop	{r4, pc}
 800c886:	4603      	mov	r3, r0
 800c888:	e7f7      	b.n	800c87a <__any_on+0x26>
 800c88a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c88e:	2900      	cmp	r1, #0
 800c890:	d0f5      	beq.n	800c87e <__any_on+0x2a>
 800c892:	2001      	movs	r0, #1
 800c894:	e7f6      	b.n	800c884 <__any_on+0x30>

0800c896 <sulp>:
 800c896:	b570      	push	{r4, r5, r6, lr}
 800c898:	4604      	mov	r4, r0
 800c89a:	460d      	mov	r5, r1
 800c89c:	4616      	mov	r6, r2
 800c89e:	ec45 4b10 	vmov	d0, r4, r5
 800c8a2:	f7ff febd 	bl	800c620 <__ulp>
 800c8a6:	b17e      	cbz	r6, 800c8c8 <sulp+0x32>
 800c8a8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c8ac:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	dd09      	ble.n	800c8c8 <sulp+0x32>
 800c8b4:	051b      	lsls	r3, r3, #20
 800c8b6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800c8c0:	ec41 0b17 	vmov	d7, r0, r1
 800c8c4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c8c8:	bd70      	pop	{r4, r5, r6, pc}
 800c8ca:	0000      	movs	r0, r0
 800c8cc:	0000      	movs	r0, r0
	...

0800c8d0 <_strtod_l>:
 800c8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d4:	ed2d 8b0a 	vpush	{d8-d12}
 800c8d8:	b097      	sub	sp, #92	@ 0x5c
 800c8da:	4688      	mov	r8, r1
 800c8dc:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8de:	2200      	movs	r2, #0
 800c8e0:	9212      	str	r2, [sp, #72]	@ 0x48
 800c8e2:	9005      	str	r0, [sp, #20]
 800c8e4:	f04f 0a00 	mov.w	sl, #0
 800c8e8:	f04f 0b00 	mov.w	fp, #0
 800c8ec:	460a      	mov	r2, r1
 800c8ee:	9211      	str	r2, [sp, #68]	@ 0x44
 800c8f0:	7811      	ldrb	r1, [r2, #0]
 800c8f2:	292b      	cmp	r1, #43	@ 0x2b
 800c8f4:	d04c      	beq.n	800c990 <_strtod_l+0xc0>
 800c8f6:	d839      	bhi.n	800c96c <_strtod_l+0x9c>
 800c8f8:	290d      	cmp	r1, #13
 800c8fa:	d833      	bhi.n	800c964 <_strtod_l+0x94>
 800c8fc:	2908      	cmp	r1, #8
 800c8fe:	d833      	bhi.n	800c968 <_strtod_l+0x98>
 800c900:	2900      	cmp	r1, #0
 800c902:	d03c      	beq.n	800c97e <_strtod_l+0xae>
 800c904:	2200      	movs	r2, #0
 800c906:	9208      	str	r2, [sp, #32]
 800c908:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c90a:	782a      	ldrb	r2, [r5, #0]
 800c90c:	2a30      	cmp	r2, #48	@ 0x30
 800c90e:	f040 80b5 	bne.w	800ca7c <_strtod_l+0x1ac>
 800c912:	786a      	ldrb	r2, [r5, #1]
 800c914:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c918:	2a58      	cmp	r2, #88	@ 0x58
 800c91a:	d170      	bne.n	800c9fe <_strtod_l+0x12e>
 800c91c:	9302      	str	r3, [sp, #8]
 800c91e:	9b08      	ldr	r3, [sp, #32]
 800c920:	9301      	str	r3, [sp, #4]
 800c922:	ab12      	add	r3, sp, #72	@ 0x48
 800c924:	9300      	str	r3, [sp, #0]
 800c926:	4a8b      	ldr	r2, [pc, #556]	@ (800cb54 <_strtod_l+0x284>)
 800c928:	9805      	ldr	r0, [sp, #20]
 800c92a:	ab13      	add	r3, sp, #76	@ 0x4c
 800c92c:	a911      	add	r1, sp, #68	@ 0x44
 800c92e:	f001 fa63 	bl	800ddf8 <__gethex>
 800c932:	f010 060f 	ands.w	r6, r0, #15
 800c936:	4604      	mov	r4, r0
 800c938:	d005      	beq.n	800c946 <_strtod_l+0x76>
 800c93a:	2e06      	cmp	r6, #6
 800c93c:	d12a      	bne.n	800c994 <_strtod_l+0xc4>
 800c93e:	3501      	adds	r5, #1
 800c940:	2300      	movs	r3, #0
 800c942:	9511      	str	r5, [sp, #68]	@ 0x44
 800c944:	9308      	str	r3, [sp, #32]
 800c946:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c948:	2b00      	cmp	r3, #0
 800c94a:	f040 852f 	bne.w	800d3ac <_strtod_l+0xadc>
 800c94e:	9b08      	ldr	r3, [sp, #32]
 800c950:	ec4b ab10 	vmov	d0, sl, fp
 800c954:	b1cb      	cbz	r3, 800c98a <_strtod_l+0xba>
 800c956:	eeb1 0b40 	vneg.f64	d0, d0
 800c95a:	b017      	add	sp, #92	@ 0x5c
 800c95c:	ecbd 8b0a 	vpop	{d8-d12}
 800c960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c964:	2920      	cmp	r1, #32
 800c966:	d1cd      	bne.n	800c904 <_strtod_l+0x34>
 800c968:	3201      	adds	r2, #1
 800c96a:	e7c0      	b.n	800c8ee <_strtod_l+0x1e>
 800c96c:	292d      	cmp	r1, #45	@ 0x2d
 800c96e:	d1c9      	bne.n	800c904 <_strtod_l+0x34>
 800c970:	2101      	movs	r1, #1
 800c972:	9108      	str	r1, [sp, #32]
 800c974:	1c51      	adds	r1, r2, #1
 800c976:	9111      	str	r1, [sp, #68]	@ 0x44
 800c978:	7852      	ldrb	r2, [r2, #1]
 800c97a:	2a00      	cmp	r2, #0
 800c97c:	d1c4      	bne.n	800c908 <_strtod_l+0x38>
 800c97e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c980:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c984:	2b00      	cmp	r3, #0
 800c986:	f040 850f 	bne.w	800d3a8 <_strtod_l+0xad8>
 800c98a:	ec4b ab10 	vmov	d0, sl, fp
 800c98e:	e7e4      	b.n	800c95a <_strtod_l+0x8a>
 800c990:	2100      	movs	r1, #0
 800c992:	e7ee      	b.n	800c972 <_strtod_l+0xa2>
 800c994:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c996:	b13a      	cbz	r2, 800c9a8 <_strtod_l+0xd8>
 800c998:	2135      	movs	r1, #53	@ 0x35
 800c99a:	a814      	add	r0, sp, #80	@ 0x50
 800c99c:	f7ff ff37 	bl	800c80e <__copybits>
 800c9a0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c9a2:	9805      	ldr	r0, [sp, #20]
 800c9a4:	f7ff fb08 	bl	800bfb8 <_Bfree>
 800c9a8:	1e73      	subs	r3, r6, #1
 800c9aa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c9ac:	2b04      	cmp	r3, #4
 800c9ae:	d806      	bhi.n	800c9be <_strtod_l+0xee>
 800c9b0:	e8df f003 	tbb	[pc, r3]
 800c9b4:	201d0314 	.word	0x201d0314
 800c9b8:	14          	.byte	0x14
 800c9b9:	00          	.byte	0x00
 800c9ba:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800c9be:	05e3      	lsls	r3, r4, #23
 800c9c0:	bf48      	it	mi
 800c9c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c9c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c9ca:	0d1b      	lsrs	r3, r3, #20
 800c9cc:	051b      	lsls	r3, r3, #20
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d1b9      	bne.n	800c946 <_strtod_l+0x76>
 800c9d2:	f7fe fc45 	bl	800b260 <__errno>
 800c9d6:	2322      	movs	r3, #34	@ 0x22
 800c9d8:	6003      	str	r3, [r0, #0]
 800c9da:	e7b4      	b.n	800c946 <_strtod_l+0x76>
 800c9dc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800c9e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c9e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c9e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c9ec:	e7e7      	b.n	800c9be <_strtod_l+0xee>
 800c9ee:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800cb5c <_strtod_l+0x28c>
 800c9f2:	e7e4      	b.n	800c9be <_strtod_l+0xee>
 800c9f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c9f8:	f04f 3aff 	mov.w	sl, #4294967295
 800c9fc:	e7df      	b.n	800c9be <_strtod_l+0xee>
 800c9fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ca00:	1c5a      	adds	r2, r3, #1
 800ca02:	9211      	str	r2, [sp, #68]	@ 0x44
 800ca04:	785b      	ldrb	r3, [r3, #1]
 800ca06:	2b30      	cmp	r3, #48	@ 0x30
 800ca08:	d0f9      	beq.n	800c9fe <_strtod_l+0x12e>
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d09b      	beq.n	800c946 <_strtod_l+0x76>
 800ca0e:	2301      	movs	r3, #1
 800ca10:	2600      	movs	r6, #0
 800ca12:	9307      	str	r3, [sp, #28]
 800ca14:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ca16:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca18:	46b1      	mov	r9, r6
 800ca1a:	4635      	mov	r5, r6
 800ca1c:	220a      	movs	r2, #10
 800ca1e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800ca20:	7804      	ldrb	r4, [r0, #0]
 800ca22:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800ca26:	b2d9      	uxtb	r1, r3
 800ca28:	2909      	cmp	r1, #9
 800ca2a:	d929      	bls.n	800ca80 <_strtod_l+0x1b0>
 800ca2c:	494a      	ldr	r1, [pc, #296]	@ (800cb58 <_strtod_l+0x288>)
 800ca2e:	2201      	movs	r2, #1
 800ca30:	f001 f928 	bl	800dc84 <strncmp>
 800ca34:	b378      	cbz	r0, 800ca96 <_strtod_l+0x1c6>
 800ca36:	2000      	movs	r0, #0
 800ca38:	4622      	mov	r2, r4
 800ca3a:	462b      	mov	r3, r5
 800ca3c:	4607      	mov	r7, r0
 800ca3e:	9006      	str	r0, [sp, #24]
 800ca40:	2a65      	cmp	r2, #101	@ 0x65
 800ca42:	d001      	beq.n	800ca48 <_strtod_l+0x178>
 800ca44:	2a45      	cmp	r2, #69	@ 0x45
 800ca46:	d117      	bne.n	800ca78 <_strtod_l+0x1a8>
 800ca48:	b91b      	cbnz	r3, 800ca52 <_strtod_l+0x182>
 800ca4a:	9b07      	ldr	r3, [sp, #28]
 800ca4c:	4303      	orrs	r3, r0
 800ca4e:	d096      	beq.n	800c97e <_strtod_l+0xae>
 800ca50:	2300      	movs	r3, #0
 800ca52:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800ca56:	f108 0201 	add.w	r2, r8, #1
 800ca5a:	9211      	str	r2, [sp, #68]	@ 0x44
 800ca5c:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ca60:	2a2b      	cmp	r2, #43	@ 0x2b
 800ca62:	d06b      	beq.n	800cb3c <_strtod_l+0x26c>
 800ca64:	2a2d      	cmp	r2, #45	@ 0x2d
 800ca66:	d071      	beq.n	800cb4c <_strtod_l+0x27c>
 800ca68:	f04f 0e00 	mov.w	lr, #0
 800ca6c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800ca70:	2c09      	cmp	r4, #9
 800ca72:	d979      	bls.n	800cb68 <_strtod_l+0x298>
 800ca74:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800ca78:	2400      	movs	r4, #0
 800ca7a:	e094      	b.n	800cba6 <_strtod_l+0x2d6>
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	e7c7      	b.n	800ca10 <_strtod_l+0x140>
 800ca80:	2d08      	cmp	r5, #8
 800ca82:	f100 0001 	add.w	r0, r0, #1
 800ca86:	bfd4      	ite	le
 800ca88:	fb02 3909 	mlale	r9, r2, r9, r3
 800ca8c:	fb02 3606 	mlagt	r6, r2, r6, r3
 800ca90:	3501      	adds	r5, #1
 800ca92:	9011      	str	r0, [sp, #68]	@ 0x44
 800ca94:	e7c3      	b.n	800ca1e <_strtod_l+0x14e>
 800ca96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ca98:	1c5a      	adds	r2, r3, #1
 800ca9a:	9211      	str	r2, [sp, #68]	@ 0x44
 800ca9c:	785a      	ldrb	r2, [r3, #1]
 800ca9e:	b375      	cbz	r5, 800cafe <_strtod_l+0x22e>
 800caa0:	4607      	mov	r7, r0
 800caa2:	462b      	mov	r3, r5
 800caa4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800caa8:	2909      	cmp	r1, #9
 800caaa:	d913      	bls.n	800cad4 <_strtod_l+0x204>
 800caac:	2101      	movs	r1, #1
 800caae:	9106      	str	r1, [sp, #24]
 800cab0:	e7c6      	b.n	800ca40 <_strtod_l+0x170>
 800cab2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cab4:	1c5a      	adds	r2, r3, #1
 800cab6:	9211      	str	r2, [sp, #68]	@ 0x44
 800cab8:	785a      	ldrb	r2, [r3, #1]
 800caba:	3001      	adds	r0, #1
 800cabc:	2a30      	cmp	r2, #48	@ 0x30
 800cabe:	d0f8      	beq.n	800cab2 <_strtod_l+0x1e2>
 800cac0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cac4:	2b08      	cmp	r3, #8
 800cac6:	f200 8476 	bhi.w	800d3b6 <_strtod_l+0xae6>
 800caca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cacc:	930a      	str	r3, [sp, #40]	@ 0x28
 800cace:	4607      	mov	r7, r0
 800cad0:	2000      	movs	r0, #0
 800cad2:	4603      	mov	r3, r0
 800cad4:	3a30      	subs	r2, #48	@ 0x30
 800cad6:	f100 0101 	add.w	r1, r0, #1
 800cada:	d023      	beq.n	800cb24 <_strtod_l+0x254>
 800cadc:	440f      	add	r7, r1
 800cade:	eb00 0c03 	add.w	ip, r0, r3
 800cae2:	4619      	mov	r1, r3
 800cae4:	240a      	movs	r4, #10
 800cae6:	4561      	cmp	r1, ip
 800cae8:	d10b      	bne.n	800cb02 <_strtod_l+0x232>
 800caea:	1c5c      	adds	r4, r3, #1
 800caec:	4403      	add	r3, r0
 800caee:	2b08      	cmp	r3, #8
 800caf0:	4404      	add	r4, r0
 800caf2:	dc11      	bgt.n	800cb18 <_strtod_l+0x248>
 800caf4:	230a      	movs	r3, #10
 800caf6:	fb03 2909 	mla	r9, r3, r9, r2
 800cafa:	2100      	movs	r1, #0
 800cafc:	e013      	b.n	800cb26 <_strtod_l+0x256>
 800cafe:	4628      	mov	r0, r5
 800cb00:	e7dc      	b.n	800cabc <_strtod_l+0x1ec>
 800cb02:	2908      	cmp	r1, #8
 800cb04:	f101 0101 	add.w	r1, r1, #1
 800cb08:	dc02      	bgt.n	800cb10 <_strtod_l+0x240>
 800cb0a:	fb04 f909 	mul.w	r9, r4, r9
 800cb0e:	e7ea      	b.n	800cae6 <_strtod_l+0x216>
 800cb10:	2910      	cmp	r1, #16
 800cb12:	bfd8      	it	le
 800cb14:	4366      	mulle	r6, r4
 800cb16:	e7e6      	b.n	800cae6 <_strtod_l+0x216>
 800cb18:	2b0f      	cmp	r3, #15
 800cb1a:	dcee      	bgt.n	800cafa <_strtod_l+0x22a>
 800cb1c:	230a      	movs	r3, #10
 800cb1e:	fb03 2606 	mla	r6, r3, r6, r2
 800cb22:	e7ea      	b.n	800cafa <_strtod_l+0x22a>
 800cb24:	461c      	mov	r4, r3
 800cb26:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb28:	1c5a      	adds	r2, r3, #1
 800cb2a:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb2c:	785a      	ldrb	r2, [r3, #1]
 800cb2e:	4608      	mov	r0, r1
 800cb30:	4623      	mov	r3, r4
 800cb32:	e7b7      	b.n	800caa4 <_strtod_l+0x1d4>
 800cb34:	2301      	movs	r3, #1
 800cb36:	2700      	movs	r7, #0
 800cb38:	9306      	str	r3, [sp, #24]
 800cb3a:	e786      	b.n	800ca4a <_strtod_l+0x17a>
 800cb3c:	f04f 0e00 	mov.w	lr, #0
 800cb40:	f108 0202 	add.w	r2, r8, #2
 800cb44:	9211      	str	r2, [sp, #68]	@ 0x44
 800cb46:	f898 2002 	ldrb.w	r2, [r8, #2]
 800cb4a:	e78f      	b.n	800ca6c <_strtod_l+0x19c>
 800cb4c:	f04f 0e01 	mov.w	lr, #1
 800cb50:	e7f6      	b.n	800cb40 <_strtod_l+0x270>
 800cb52:	bf00      	nop
 800cb54:	0800e7a8 	.word	0x0800e7a8
 800cb58:	0800e790 	.word	0x0800e790
 800cb5c:	7ff00000 	.word	0x7ff00000
 800cb60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cb62:	1c54      	adds	r4, r2, #1
 800cb64:	9411      	str	r4, [sp, #68]	@ 0x44
 800cb66:	7852      	ldrb	r2, [r2, #1]
 800cb68:	2a30      	cmp	r2, #48	@ 0x30
 800cb6a:	d0f9      	beq.n	800cb60 <_strtod_l+0x290>
 800cb6c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800cb70:	2c08      	cmp	r4, #8
 800cb72:	d881      	bhi.n	800ca78 <_strtod_l+0x1a8>
 800cb74:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800cb78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cb7a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb7c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cb7e:	1c51      	adds	r1, r2, #1
 800cb80:	9111      	str	r1, [sp, #68]	@ 0x44
 800cb82:	7852      	ldrb	r2, [r2, #1]
 800cb84:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800cb88:	2c09      	cmp	r4, #9
 800cb8a:	d938      	bls.n	800cbfe <_strtod_l+0x32e>
 800cb8c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800cb8e:	1b0c      	subs	r4, r1, r4
 800cb90:	2c08      	cmp	r4, #8
 800cb92:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800cb96:	dc02      	bgt.n	800cb9e <_strtod_l+0x2ce>
 800cb98:	4564      	cmp	r4, ip
 800cb9a:	bfa8      	it	ge
 800cb9c:	4664      	movge	r4, ip
 800cb9e:	f1be 0f00 	cmp.w	lr, #0
 800cba2:	d000      	beq.n	800cba6 <_strtod_l+0x2d6>
 800cba4:	4264      	negs	r4, r4
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d14e      	bne.n	800cc48 <_strtod_l+0x378>
 800cbaa:	9b07      	ldr	r3, [sp, #28]
 800cbac:	4318      	orrs	r0, r3
 800cbae:	f47f aeca 	bne.w	800c946 <_strtod_l+0x76>
 800cbb2:	9b06      	ldr	r3, [sp, #24]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f47f aee2 	bne.w	800c97e <_strtod_l+0xae>
 800cbba:	2a69      	cmp	r2, #105	@ 0x69
 800cbbc:	d027      	beq.n	800cc0e <_strtod_l+0x33e>
 800cbbe:	dc24      	bgt.n	800cc0a <_strtod_l+0x33a>
 800cbc0:	2a49      	cmp	r2, #73	@ 0x49
 800cbc2:	d024      	beq.n	800cc0e <_strtod_l+0x33e>
 800cbc4:	2a4e      	cmp	r2, #78	@ 0x4e
 800cbc6:	f47f aeda 	bne.w	800c97e <_strtod_l+0xae>
 800cbca:	4997      	ldr	r1, [pc, #604]	@ (800ce28 <_strtod_l+0x558>)
 800cbcc:	a811      	add	r0, sp, #68	@ 0x44
 800cbce:	f001 fb35 	bl	800e23c <__match>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	f43f aed3 	beq.w	800c97e <_strtod_l+0xae>
 800cbd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	2b28      	cmp	r3, #40	@ 0x28
 800cbde:	d12d      	bne.n	800cc3c <_strtod_l+0x36c>
 800cbe0:	4992      	ldr	r1, [pc, #584]	@ (800ce2c <_strtod_l+0x55c>)
 800cbe2:	aa14      	add	r2, sp, #80	@ 0x50
 800cbe4:	a811      	add	r0, sp, #68	@ 0x44
 800cbe6:	f001 fb3d 	bl	800e264 <__hexnan>
 800cbea:	2805      	cmp	r0, #5
 800cbec:	d126      	bne.n	800cc3c <_strtod_l+0x36c>
 800cbee:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cbf0:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800cbf4:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cbf8:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cbfc:	e6a3      	b.n	800c946 <_strtod_l+0x76>
 800cbfe:	240a      	movs	r4, #10
 800cc00:	fb04 2c0c 	mla	ip, r4, ip, r2
 800cc04:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800cc08:	e7b8      	b.n	800cb7c <_strtod_l+0x2ac>
 800cc0a:	2a6e      	cmp	r2, #110	@ 0x6e
 800cc0c:	e7db      	b.n	800cbc6 <_strtod_l+0x2f6>
 800cc0e:	4988      	ldr	r1, [pc, #544]	@ (800ce30 <_strtod_l+0x560>)
 800cc10:	a811      	add	r0, sp, #68	@ 0x44
 800cc12:	f001 fb13 	bl	800e23c <__match>
 800cc16:	2800      	cmp	r0, #0
 800cc18:	f43f aeb1 	beq.w	800c97e <_strtod_l+0xae>
 800cc1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc1e:	4985      	ldr	r1, [pc, #532]	@ (800ce34 <_strtod_l+0x564>)
 800cc20:	3b01      	subs	r3, #1
 800cc22:	a811      	add	r0, sp, #68	@ 0x44
 800cc24:	9311      	str	r3, [sp, #68]	@ 0x44
 800cc26:	f001 fb09 	bl	800e23c <__match>
 800cc2a:	b910      	cbnz	r0, 800cc32 <_strtod_l+0x362>
 800cc2c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc2e:	3301      	adds	r3, #1
 800cc30:	9311      	str	r3, [sp, #68]	@ 0x44
 800cc32:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800ce48 <_strtod_l+0x578>
 800cc36:	f04f 0a00 	mov.w	sl, #0
 800cc3a:	e684      	b.n	800c946 <_strtod_l+0x76>
 800cc3c:	487e      	ldr	r0, [pc, #504]	@ (800ce38 <_strtod_l+0x568>)
 800cc3e:	f001 f857 	bl	800dcf0 <nan>
 800cc42:	ec5b ab10 	vmov	sl, fp, d0
 800cc46:	e67e      	b.n	800c946 <_strtod_l+0x76>
 800cc48:	ee07 9a90 	vmov	s15, r9
 800cc4c:	1be2      	subs	r2, r4, r7
 800cc4e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cc52:	2d00      	cmp	r5, #0
 800cc54:	bf08      	it	eq
 800cc56:	461d      	moveq	r5, r3
 800cc58:	2b10      	cmp	r3, #16
 800cc5a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc5c:	461a      	mov	r2, r3
 800cc5e:	bfa8      	it	ge
 800cc60:	2210      	movge	r2, #16
 800cc62:	2b09      	cmp	r3, #9
 800cc64:	ec5b ab17 	vmov	sl, fp, d7
 800cc68:	dc15      	bgt.n	800cc96 <_strtod_l+0x3c6>
 800cc6a:	1be1      	subs	r1, r4, r7
 800cc6c:	2900      	cmp	r1, #0
 800cc6e:	f43f ae6a 	beq.w	800c946 <_strtod_l+0x76>
 800cc72:	eba4 0107 	sub.w	r1, r4, r7
 800cc76:	dd72      	ble.n	800cd5e <_strtod_l+0x48e>
 800cc78:	2916      	cmp	r1, #22
 800cc7a:	dc59      	bgt.n	800cd30 <_strtod_l+0x460>
 800cc7c:	4b6f      	ldr	r3, [pc, #444]	@ (800ce3c <_strtod_l+0x56c>)
 800cc7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc84:	ed93 7b00 	vldr	d7, [r3]
 800cc88:	ec4b ab16 	vmov	d6, sl, fp
 800cc8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cc90:	ec5b ab17 	vmov	sl, fp, d7
 800cc94:	e657      	b.n	800c946 <_strtod_l+0x76>
 800cc96:	4969      	ldr	r1, [pc, #420]	@ (800ce3c <_strtod_l+0x56c>)
 800cc98:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800cc9c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800cca0:	ee06 6a90 	vmov	s13, r6
 800cca4:	2b0f      	cmp	r3, #15
 800cca6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800ccaa:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ccae:	ec5b ab16 	vmov	sl, fp, d6
 800ccb2:	ddda      	ble.n	800cc6a <_strtod_l+0x39a>
 800ccb4:	1a9a      	subs	r2, r3, r2
 800ccb6:	1be1      	subs	r1, r4, r7
 800ccb8:	440a      	add	r2, r1
 800ccba:	2a00      	cmp	r2, #0
 800ccbc:	f340 8094 	ble.w	800cde8 <_strtod_l+0x518>
 800ccc0:	f012 000f 	ands.w	r0, r2, #15
 800ccc4:	d00a      	beq.n	800ccdc <_strtod_l+0x40c>
 800ccc6:	495d      	ldr	r1, [pc, #372]	@ (800ce3c <_strtod_l+0x56c>)
 800ccc8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cccc:	ed91 7b00 	vldr	d7, [r1]
 800ccd0:	ec4b ab16 	vmov	d6, sl, fp
 800ccd4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ccd8:	ec5b ab17 	vmov	sl, fp, d7
 800ccdc:	f032 020f 	bics.w	r2, r2, #15
 800cce0:	d073      	beq.n	800cdca <_strtod_l+0x4fa>
 800cce2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800cce6:	dd47      	ble.n	800cd78 <_strtod_l+0x4a8>
 800cce8:	2400      	movs	r4, #0
 800ccea:	4625      	mov	r5, r4
 800ccec:	9407      	str	r4, [sp, #28]
 800ccee:	4626      	mov	r6, r4
 800ccf0:	9a05      	ldr	r2, [sp, #20]
 800ccf2:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ce48 <_strtod_l+0x578>
 800ccf6:	2322      	movs	r3, #34	@ 0x22
 800ccf8:	6013      	str	r3, [r2, #0]
 800ccfa:	f04f 0a00 	mov.w	sl, #0
 800ccfe:	9b07      	ldr	r3, [sp, #28]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	f43f ae20 	beq.w	800c946 <_strtod_l+0x76>
 800cd06:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cd08:	9805      	ldr	r0, [sp, #20]
 800cd0a:	f7ff f955 	bl	800bfb8 <_Bfree>
 800cd0e:	9805      	ldr	r0, [sp, #20]
 800cd10:	4631      	mov	r1, r6
 800cd12:	f7ff f951 	bl	800bfb8 <_Bfree>
 800cd16:	9805      	ldr	r0, [sp, #20]
 800cd18:	4629      	mov	r1, r5
 800cd1a:	f7ff f94d 	bl	800bfb8 <_Bfree>
 800cd1e:	9907      	ldr	r1, [sp, #28]
 800cd20:	9805      	ldr	r0, [sp, #20]
 800cd22:	f7ff f949 	bl	800bfb8 <_Bfree>
 800cd26:	9805      	ldr	r0, [sp, #20]
 800cd28:	4621      	mov	r1, r4
 800cd2a:	f7ff f945 	bl	800bfb8 <_Bfree>
 800cd2e:	e60a      	b.n	800c946 <_strtod_l+0x76>
 800cd30:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800cd34:	1be0      	subs	r0, r4, r7
 800cd36:	4281      	cmp	r1, r0
 800cd38:	dbbc      	blt.n	800ccb4 <_strtod_l+0x3e4>
 800cd3a:	4a40      	ldr	r2, [pc, #256]	@ (800ce3c <_strtod_l+0x56c>)
 800cd3c:	f1c3 030f 	rsb	r3, r3, #15
 800cd40:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800cd44:	ed91 7b00 	vldr	d7, [r1]
 800cd48:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd4a:	ec4b ab16 	vmov	d6, sl, fp
 800cd4e:	1acb      	subs	r3, r1, r3
 800cd50:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800cd54:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cd58:	ed92 6b00 	vldr	d6, [r2]
 800cd5c:	e796      	b.n	800cc8c <_strtod_l+0x3bc>
 800cd5e:	3116      	adds	r1, #22
 800cd60:	dba8      	blt.n	800ccb4 <_strtod_l+0x3e4>
 800cd62:	4b36      	ldr	r3, [pc, #216]	@ (800ce3c <_strtod_l+0x56c>)
 800cd64:	1b3c      	subs	r4, r7, r4
 800cd66:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800cd6a:	ed94 7b00 	vldr	d7, [r4]
 800cd6e:	ec4b ab16 	vmov	d6, sl, fp
 800cd72:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800cd76:	e78b      	b.n	800cc90 <_strtod_l+0x3c0>
 800cd78:	2000      	movs	r0, #0
 800cd7a:	ec4b ab17 	vmov	d7, sl, fp
 800cd7e:	4e30      	ldr	r6, [pc, #192]	@ (800ce40 <_strtod_l+0x570>)
 800cd80:	1112      	asrs	r2, r2, #4
 800cd82:	4601      	mov	r1, r0
 800cd84:	2a01      	cmp	r2, #1
 800cd86:	dc23      	bgt.n	800cdd0 <_strtod_l+0x500>
 800cd88:	b108      	cbz	r0, 800cd8e <_strtod_l+0x4be>
 800cd8a:	ec5b ab17 	vmov	sl, fp, d7
 800cd8e:	4a2c      	ldr	r2, [pc, #176]	@ (800ce40 <_strtod_l+0x570>)
 800cd90:	482c      	ldr	r0, [pc, #176]	@ (800ce44 <_strtod_l+0x574>)
 800cd92:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800cd96:	ed92 7b00 	vldr	d7, [r2]
 800cd9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cd9e:	ec4b ab16 	vmov	d6, sl, fp
 800cda2:	4a29      	ldr	r2, [pc, #164]	@ (800ce48 <_strtod_l+0x578>)
 800cda4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cda8:	ee17 1a90 	vmov	r1, s15
 800cdac:	400a      	ands	r2, r1
 800cdae:	4282      	cmp	r2, r0
 800cdb0:	ec5b ab17 	vmov	sl, fp, d7
 800cdb4:	d898      	bhi.n	800cce8 <_strtod_l+0x418>
 800cdb6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800cdba:	4282      	cmp	r2, r0
 800cdbc:	bf86      	itte	hi
 800cdbe:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800ce4c <_strtod_l+0x57c>
 800cdc2:	f04f 3aff 	movhi.w	sl, #4294967295
 800cdc6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800cdca:	2200      	movs	r2, #0
 800cdcc:	9206      	str	r2, [sp, #24]
 800cdce:	e076      	b.n	800cebe <_strtod_l+0x5ee>
 800cdd0:	f012 0f01 	tst.w	r2, #1
 800cdd4:	d004      	beq.n	800cde0 <_strtod_l+0x510>
 800cdd6:	ed96 6b00 	vldr	d6, [r6]
 800cdda:	2001      	movs	r0, #1
 800cddc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cde0:	3101      	adds	r1, #1
 800cde2:	1052      	asrs	r2, r2, #1
 800cde4:	3608      	adds	r6, #8
 800cde6:	e7cd      	b.n	800cd84 <_strtod_l+0x4b4>
 800cde8:	d0ef      	beq.n	800cdca <_strtod_l+0x4fa>
 800cdea:	4252      	negs	r2, r2
 800cdec:	f012 000f 	ands.w	r0, r2, #15
 800cdf0:	d00a      	beq.n	800ce08 <_strtod_l+0x538>
 800cdf2:	4912      	ldr	r1, [pc, #72]	@ (800ce3c <_strtod_l+0x56c>)
 800cdf4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cdf8:	ed91 7b00 	vldr	d7, [r1]
 800cdfc:	ec4b ab16 	vmov	d6, sl, fp
 800ce00:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ce04:	ec5b ab17 	vmov	sl, fp, d7
 800ce08:	1112      	asrs	r2, r2, #4
 800ce0a:	d0de      	beq.n	800cdca <_strtod_l+0x4fa>
 800ce0c:	2a1f      	cmp	r2, #31
 800ce0e:	dd1f      	ble.n	800ce50 <_strtod_l+0x580>
 800ce10:	2400      	movs	r4, #0
 800ce12:	4625      	mov	r5, r4
 800ce14:	9407      	str	r4, [sp, #28]
 800ce16:	4626      	mov	r6, r4
 800ce18:	9a05      	ldr	r2, [sp, #20]
 800ce1a:	2322      	movs	r3, #34	@ 0x22
 800ce1c:	f04f 0a00 	mov.w	sl, #0
 800ce20:	f04f 0b00 	mov.w	fp, #0
 800ce24:	6013      	str	r3, [r2, #0]
 800ce26:	e76a      	b.n	800ccfe <_strtod_l+0x42e>
 800ce28:	0800e57d 	.word	0x0800e57d
 800ce2c:	0800e794 	.word	0x0800e794
 800ce30:	0800e575 	.word	0x0800e575
 800ce34:	0800e5ac 	.word	0x0800e5ac
 800ce38:	0800e56f 	.word	0x0800e56f
 800ce3c:	0800e6c8 	.word	0x0800e6c8
 800ce40:	0800e6a0 	.word	0x0800e6a0
 800ce44:	7ca00000 	.word	0x7ca00000
 800ce48:	7ff00000 	.word	0x7ff00000
 800ce4c:	7fefffff 	.word	0x7fefffff
 800ce50:	f012 0110 	ands.w	r1, r2, #16
 800ce54:	bf18      	it	ne
 800ce56:	216a      	movne	r1, #106	@ 0x6a
 800ce58:	9106      	str	r1, [sp, #24]
 800ce5a:	ec4b ab17 	vmov	d7, sl, fp
 800ce5e:	49b0      	ldr	r1, [pc, #704]	@ (800d120 <_strtod_l+0x850>)
 800ce60:	2000      	movs	r0, #0
 800ce62:	07d6      	lsls	r6, r2, #31
 800ce64:	d504      	bpl.n	800ce70 <_strtod_l+0x5a0>
 800ce66:	ed91 6b00 	vldr	d6, [r1]
 800ce6a:	2001      	movs	r0, #1
 800ce6c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce70:	1052      	asrs	r2, r2, #1
 800ce72:	f101 0108 	add.w	r1, r1, #8
 800ce76:	d1f4      	bne.n	800ce62 <_strtod_l+0x592>
 800ce78:	b108      	cbz	r0, 800ce7e <_strtod_l+0x5ae>
 800ce7a:	ec5b ab17 	vmov	sl, fp, d7
 800ce7e:	9a06      	ldr	r2, [sp, #24]
 800ce80:	b1b2      	cbz	r2, 800ceb0 <_strtod_l+0x5e0>
 800ce82:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800ce86:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800ce8a:	2a00      	cmp	r2, #0
 800ce8c:	4658      	mov	r0, fp
 800ce8e:	dd0f      	ble.n	800ceb0 <_strtod_l+0x5e0>
 800ce90:	2a1f      	cmp	r2, #31
 800ce92:	dd55      	ble.n	800cf40 <_strtod_l+0x670>
 800ce94:	2a34      	cmp	r2, #52	@ 0x34
 800ce96:	bfde      	ittt	le
 800ce98:	f04f 32ff 	movle.w	r2, #4294967295
 800ce9c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800cea0:	408a      	lslle	r2, r1
 800cea2:	f04f 0a00 	mov.w	sl, #0
 800cea6:	bfcc      	ite	gt
 800cea8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ceac:	ea02 0b00 	andle.w	fp, r2, r0
 800ceb0:	ec4b ab17 	vmov	d7, sl, fp
 800ceb4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ceb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cebc:	d0a8      	beq.n	800ce10 <_strtod_l+0x540>
 800cebe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cec0:	9805      	ldr	r0, [sp, #20]
 800cec2:	f8cd 9000 	str.w	r9, [sp]
 800cec6:	462a      	mov	r2, r5
 800cec8:	f7ff f8de 	bl	800c088 <__s2b>
 800cecc:	9007      	str	r0, [sp, #28]
 800cece:	2800      	cmp	r0, #0
 800ced0:	f43f af0a 	beq.w	800cce8 <_strtod_l+0x418>
 800ced4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ced6:	1b3f      	subs	r7, r7, r4
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	bfb4      	ite	lt
 800cedc:	463b      	movlt	r3, r7
 800cede:	2300      	movge	r3, #0
 800cee0:	930a      	str	r3, [sp, #40]	@ 0x28
 800cee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cee4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800d110 <_strtod_l+0x840>
 800cee8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ceec:	2400      	movs	r4, #0
 800ceee:	930d      	str	r3, [sp, #52]	@ 0x34
 800cef0:	4625      	mov	r5, r4
 800cef2:	9b07      	ldr	r3, [sp, #28]
 800cef4:	9805      	ldr	r0, [sp, #20]
 800cef6:	6859      	ldr	r1, [r3, #4]
 800cef8:	f7ff f81e 	bl	800bf38 <_Balloc>
 800cefc:	4606      	mov	r6, r0
 800cefe:	2800      	cmp	r0, #0
 800cf00:	f43f aef6 	beq.w	800ccf0 <_strtod_l+0x420>
 800cf04:	9b07      	ldr	r3, [sp, #28]
 800cf06:	691a      	ldr	r2, [r3, #16]
 800cf08:	ec4b ab19 	vmov	d9, sl, fp
 800cf0c:	3202      	adds	r2, #2
 800cf0e:	f103 010c 	add.w	r1, r3, #12
 800cf12:	0092      	lsls	r2, r2, #2
 800cf14:	300c      	adds	r0, #12
 800cf16:	f7fe f9d0 	bl	800b2ba <memcpy>
 800cf1a:	eeb0 0b49 	vmov.f64	d0, d9
 800cf1e:	9805      	ldr	r0, [sp, #20]
 800cf20:	aa14      	add	r2, sp, #80	@ 0x50
 800cf22:	a913      	add	r1, sp, #76	@ 0x4c
 800cf24:	f7ff fbec 	bl	800c700 <__d2b>
 800cf28:	9012      	str	r0, [sp, #72]	@ 0x48
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	f43f aee0 	beq.w	800ccf0 <_strtod_l+0x420>
 800cf30:	9805      	ldr	r0, [sp, #20]
 800cf32:	2101      	movs	r1, #1
 800cf34:	f7ff f93e 	bl	800c1b4 <__i2b>
 800cf38:	4605      	mov	r5, r0
 800cf3a:	b940      	cbnz	r0, 800cf4e <_strtod_l+0x67e>
 800cf3c:	2500      	movs	r5, #0
 800cf3e:	e6d7      	b.n	800ccf0 <_strtod_l+0x420>
 800cf40:	f04f 31ff 	mov.w	r1, #4294967295
 800cf44:	fa01 f202 	lsl.w	r2, r1, r2
 800cf48:	ea02 0a0a 	and.w	sl, r2, sl
 800cf4c:	e7b0      	b.n	800ceb0 <_strtod_l+0x5e0>
 800cf4e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800cf50:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cf52:	2f00      	cmp	r7, #0
 800cf54:	bfab      	itete	ge
 800cf56:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800cf58:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800cf5a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800cf5e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800cf62:	bfac      	ite	ge
 800cf64:	eb07 0903 	addge.w	r9, r7, r3
 800cf68:	eba3 0807 	sublt.w	r8, r3, r7
 800cf6c:	9b06      	ldr	r3, [sp, #24]
 800cf6e:	1aff      	subs	r7, r7, r3
 800cf70:	4417      	add	r7, r2
 800cf72:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800cf76:	4a6b      	ldr	r2, [pc, #428]	@ (800d124 <_strtod_l+0x854>)
 800cf78:	3f01      	subs	r7, #1
 800cf7a:	4297      	cmp	r7, r2
 800cf7c:	da51      	bge.n	800d022 <_strtod_l+0x752>
 800cf7e:	1bd1      	subs	r1, r2, r7
 800cf80:	291f      	cmp	r1, #31
 800cf82:	eba3 0301 	sub.w	r3, r3, r1
 800cf86:	f04f 0201 	mov.w	r2, #1
 800cf8a:	dc3e      	bgt.n	800d00a <_strtod_l+0x73a>
 800cf8c:	408a      	lsls	r2, r1
 800cf8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf90:	2200      	movs	r2, #0
 800cf92:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cf94:	eb09 0703 	add.w	r7, r9, r3
 800cf98:	4498      	add	r8, r3
 800cf9a:	9b06      	ldr	r3, [sp, #24]
 800cf9c:	45b9      	cmp	r9, r7
 800cf9e:	4498      	add	r8, r3
 800cfa0:	464b      	mov	r3, r9
 800cfa2:	bfa8      	it	ge
 800cfa4:	463b      	movge	r3, r7
 800cfa6:	4543      	cmp	r3, r8
 800cfa8:	bfa8      	it	ge
 800cfaa:	4643      	movge	r3, r8
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	bfc2      	ittt	gt
 800cfb0:	1aff      	subgt	r7, r7, r3
 800cfb2:	eba8 0803 	subgt.w	r8, r8, r3
 800cfb6:	eba9 0903 	subgt.w	r9, r9, r3
 800cfba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	dd16      	ble.n	800cfee <_strtod_l+0x71e>
 800cfc0:	4629      	mov	r1, r5
 800cfc2:	9805      	ldr	r0, [sp, #20]
 800cfc4:	461a      	mov	r2, r3
 800cfc6:	f7ff f9b5 	bl	800c334 <__pow5mult>
 800cfca:	4605      	mov	r5, r0
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	d0b5      	beq.n	800cf3c <_strtod_l+0x66c>
 800cfd0:	4601      	mov	r1, r0
 800cfd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cfd4:	9805      	ldr	r0, [sp, #20]
 800cfd6:	f7ff f903 	bl	800c1e0 <__multiply>
 800cfda:	900f      	str	r0, [sp, #60]	@ 0x3c
 800cfdc:	2800      	cmp	r0, #0
 800cfde:	f43f ae87 	beq.w	800ccf0 <_strtod_l+0x420>
 800cfe2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cfe4:	9805      	ldr	r0, [sp, #20]
 800cfe6:	f7fe ffe7 	bl	800bfb8 <_Bfree>
 800cfea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfec:	9312      	str	r3, [sp, #72]	@ 0x48
 800cfee:	2f00      	cmp	r7, #0
 800cff0:	dc1b      	bgt.n	800d02a <_strtod_l+0x75a>
 800cff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	dd21      	ble.n	800d03c <_strtod_l+0x76c>
 800cff8:	4631      	mov	r1, r6
 800cffa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cffc:	9805      	ldr	r0, [sp, #20]
 800cffe:	f7ff f999 	bl	800c334 <__pow5mult>
 800d002:	4606      	mov	r6, r0
 800d004:	b9d0      	cbnz	r0, 800d03c <_strtod_l+0x76c>
 800d006:	2600      	movs	r6, #0
 800d008:	e672      	b.n	800ccf0 <_strtod_l+0x420>
 800d00a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800d00e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800d012:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800d016:	37e2      	adds	r7, #226	@ 0xe2
 800d018:	fa02 f107 	lsl.w	r1, r2, r7
 800d01c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800d01e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d020:	e7b8      	b.n	800cf94 <_strtod_l+0x6c4>
 800d022:	2200      	movs	r2, #0
 800d024:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d026:	2201      	movs	r2, #1
 800d028:	e7f9      	b.n	800d01e <_strtod_l+0x74e>
 800d02a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d02c:	9805      	ldr	r0, [sp, #20]
 800d02e:	463a      	mov	r2, r7
 800d030:	f7ff f9da 	bl	800c3e8 <__lshift>
 800d034:	9012      	str	r0, [sp, #72]	@ 0x48
 800d036:	2800      	cmp	r0, #0
 800d038:	d1db      	bne.n	800cff2 <_strtod_l+0x722>
 800d03a:	e659      	b.n	800ccf0 <_strtod_l+0x420>
 800d03c:	f1b8 0f00 	cmp.w	r8, #0
 800d040:	dd07      	ble.n	800d052 <_strtod_l+0x782>
 800d042:	4631      	mov	r1, r6
 800d044:	9805      	ldr	r0, [sp, #20]
 800d046:	4642      	mov	r2, r8
 800d048:	f7ff f9ce 	bl	800c3e8 <__lshift>
 800d04c:	4606      	mov	r6, r0
 800d04e:	2800      	cmp	r0, #0
 800d050:	d0d9      	beq.n	800d006 <_strtod_l+0x736>
 800d052:	f1b9 0f00 	cmp.w	r9, #0
 800d056:	dd08      	ble.n	800d06a <_strtod_l+0x79a>
 800d058:	4629      	mov	r1, r5
 800d05a:	9805      	ldr	r0, [sp, #20]
 800d05c:	464a      	mov	r2, r9
 800d05e:	f7ff f9c3 	bl	800c3e8 <__lshift>
 800d062:	4605      	mov	r5, r0
 800d064:	2800      	cmp	r0, #0
 800d066:	f43f ae43 	beq.w	800ccf0 <_strtod_l+0x420>
 800d06a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d06c:	9805      	ldr	r0, [sp, #20]
 800d06e:	4632      	mov	r2, r6
 800d070:	f7ff fa42 	bl	800c4f8 <__mdiff>
 800d074:	4604      	mov	r4, r0
 800d076:	2800      	cmp	r0, #0
 800d078:	f43f ae3a 	beq.w	800ccf0 <_strtod_l+0x420>
 800d07c:	2300      	movs	r3, #0
 800d07e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800d082:	60c3      	str	r3, [r0, #12]
 800d084:	4629      	mov	r1, r5
 800d086:	f7ff fa1b 	bl	800c4c0 <__mcmp>
 800d08a:	2800      	cmp	r0, #0
 800d08c:	da4e      	bge.n	800d12c <_strtod_l+0x85c>
 800d08e:	ea58 080a 	orrs.w	r8, r8, sl
 800d092:	d174      	bne.n	800d17e <_strtod_l+0x8ae>
 800d094:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d170      	bne.n	800d17e <_strtod_l+0x8ae>
 800d09c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d0a0:	0d1b      	lsrs	r3, r3, #20
 800d0a2:	051b      	lsls	r3, r3, #20
 800d0a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d0a8:	d969      	bls.n	800d17e <_strtod_l+0x8ae>
 800d0aa:	6963      	ldr	r3, [r4, #20]
 800d0ac:	b913      	cbnz	r3, 800d0b4 <_strtod_l+0x7e4>
 800d0ae:	6923      	ldr	r3, [r4, #16]
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	dd64      	ble.n	800d17e <_strtod_l+0x8ae>
 800d0b4:	4621      	mov	r1, r4
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	9805      	ldr	r0, [sp, #20]
 800d0ba:	f7ff f995 	bl	800c3e8 <__lshift>
 800d0be:	4629      	mov	r1, r5
 800d0c0:	4604      	mov	r4, r0
 800d0c2:	f7ff f9fd 	bl	800c4c0 <__mcmp>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	dd59      	ble.n	800d17e <_strtod_l+0x8ae>
 800d0ca:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d0ce:	9a06      	ldr	r2, [sp, #24]
 800d0d0:	0d1b      	lsrs	r3, r3, #20
 800d0d2:	051b      	lsls	r3, r3, #20
 800d0d4:	2a00      	cmp	r2, #0
 800d0d6:	d070      	beq.n	800d1ba <_strtod_l+0x8ea>
 800d0d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d0dc:	d86d      	bhi.n	800d1ba <_strtod_l+0x8ea>
 800d0de:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d0e2:	f67f ae99 	bls.w	800ce18 <_strtod_l+0x548>
 800d0e6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800d118 <_strtod_l+0x848>
 800d0ea:	ec4b ab16 	vmov	d6, sl, fp
 800d0ee:	4b0e      	ldr	r3, [pc, #56]	@ (800d128 <_strtod_l+0x858>)
 800d0f0:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d0f4:	ee17 2a90 	vmov	r2, s15
 800d0f8:	4013      	ands	r3, r2
 800d0fa:	ec5b ab17 	vmov	sl, fp, d7
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	f47f ae01 	bne.w	800cd06 <_strtod_l+0x436>
 800d104:	9a05      	ldr	r2, [sp, #20]
 800d106:	2322      	movs	r3, #34	@ 0x22
 800d108:	6013      	str	r3, [r2, #0]
 800d10a:	e5fc      	b.n	800cd06 <_strtod_l+0x436>
 800d10c:	f3af 8000 	nop.w
 800d110:	ffc00000 	.word	0xffc00000
 800d114:	41dfffff 	.word	0x41dfffff
 800d118:	00000000 	.word	0x00000000
 800d11c:	39500000 	.word	0x39500000
 800d120:	0800e7c0 	.word	0x0800e7c0
 800d124:	fffffc02 	.word	0xfffffc02
 800d128:	7ff00000 	.word	0x7ff00000
 800d12c:	46d9      	mov	r9, fp
 800d12e:	d15d      	bne.n	800d1ec <_strtod_l+0x91c>
 800d130:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d134:	f1b8 0f00 	cmp.w	r8, #0
 800d138:	d02a      	beq.n	800d190 <_strtod_l+0x8c0>
 800d13a:	4aab      	ldr	r2, [pc, #684]	@ (800d3e8 <_strtod_l+0xb18>)
 800d13c:	4293      	cmp	r3, r2
 800d13e:	d12a      	bne.n	800d196 <_strtod_l+0x8c6>
 800d140:	9b06      	ldr	r3, [sp, #24]
 800d142:	4652      	mov	r2, sl
 800d144:	b1fb      	cbz	r3, 800d186 <_strtod_l+0x8b6>
 800d146:	4ba9      	ldr	r3, [pc, #676]	@ (800d3ec <_strtod_l+0xb1c>)
 800d148:	ea0b 0303 	and.w	r3, fp, r3
 800d14c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d150:	f04f 31ff 	mov.w	r1, #4294967295
 800d154:	d81a      	bhi.n	800d18c <_strtod_l+0x8bc>
 800d156:	0d1b      	lsrs	r3, r3, #20
 800d158:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d15c:	fa01 f303 	lsl.w	r3, r1, r3
 800d160:	429a      	cmp	r2, r3
 800d162:	d118      	bne.n	800d196 <_strtod_l+0x8c6>
 800d164:	4ba2      	ldr	r3, [pc, #648]	@ (800d3f0 <_strtod_l+0xb20>)
 800d166:	4599      	cmp	r9, r3
 800d168:	d102      	bne.n	800d170 <_strtod_l+0x8a0>
 800d16a:	3201      	adds	r2, #1
 800d16c:	f43f adc0 	beq.w	800ccf0 <_strtod_l+0x420>
 800d170:	4b9e      	ldr	r3, [pc, #632]	@ (800d3ec <_strtod_l+0xb1c>)
 800d172:	ea09 0303 	and.w	r3, r9, r3
 800d176:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800d17a:	f04f 0a00 	mov.w	sl, #0
 800d17e:	9b06      	ldr	r3, [sp, #24]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d1b0      	bne.n	800d0e6 <_strtod_l+0x816>
 800d184:	e5bf      	b.n	800cd06 <_strtod_l+0x436>
 800d186:	f04f 33ff 	mov.w	r3, #4294967295
 800d18a:	e7e9      	b.n	800d160 <_strtod_l+0x890>
 800d18c:	460b      	mov	r3, r1
 800d18e:	e7e7      	b.n	800d160 <_strtod_l+0x890>
 800d190:	ea53 030a 	orrs.w	r3, r3, sl
 800d194:	d099      	beq.n	800d0ca <_strtod_l+0x7fa>
 800d196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d198:	b1c3      	cbz	r3, 800d1cc <_strtod_l+0x8fc>
 800d19a:	ea13 0f09 	tst.w	r3, r9
 800d19e:	d0ee      	beq.n	800d17e <_strtod_l+0x8ae>
 800d1a0:	9a06      	ldr	r2, [sp, #24]
 800d1a2:	4650      	mov	r0, sl
 800d1a4:	4659      	mov	r1, fp
 800d1a6:	f1b8 0f00 	cmp.w	r8, #0
 800d1aa:	d013      	beq.n	800d1d4 <_strtod_l+0x904>
 800d1ac:	f7ff fb73 	bl	800c896 <sulp>
 800d1b0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800d1b4:	ec5b ab17 	vmov	sl, fp, d7
 800d1b8:	e7e1      	b.n	800d17e <_strtod_l+0x8ae>
 800d1ba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d1be:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d1c2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d1c6:	f04f 3aff 	mov.w	sl, #4294967295
 800d1ca:	e7d8      	b.n	800d17e <_strtod_l+0x8ae>
 800d1cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1ce:	ea13 0f0a 	tst.w	r3, sl
 800d1d2:	e7e4      	b.n	800d19e <_strtod_l+0x8ce>
 800d1d4:	f7ff fb5f 	bl	800c896 <sulp>
 800d1d8:	ee39 0b40 	vsub.f64	d0, d9, d0
 800d1dc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d1e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e4:	ec5b ab10 	vmov	sl, fp, d0
 800d1e8:	d1c9      	bne.n	800d17e <_strtod_l+0x8ae>
 800d1ea:	e615      	b.n	800ce18 <_strtod_l+0x548>
 800d1ec:	4629      	mov	r1, r5
 800d1ee:	4620      	mov	r0, r4
 800d1f0:	f7ff fade 	bl	800c7b0 <__ratio>
 800d1f4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800d1f8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d200:	d85d      	bhi.n	800d2be <_strtod_l+0x9ee>
 800d202:	f1b8 0f00 	cmp.w	r8, #0
 800d206:	d164      	bne.n	800d2d2 <_strtod_l+0xa02>
 800d208:	f1ba 0f00 	cmp.w	sl, #0
 800d20c:	d14b      	bne.n	800d2a6 <_strtod_l+0x9d6>
 800d20e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d212:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d216:	2b00      	cmp	r3, #0
 800d218:	d160      	bne.n	800d2dc <_strtod_l+0xa0c>
 800d21a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800d21e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d226:	d401      	bmi.n	800d22c <_strtod_l+0x95c>
 800d228:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d22c:	eeb1 ab48 	vneg.f64	d10, d8
 800d230:	486e      	ldr	r0, [pc, #440]	@ (800d3ec <_strtod_l+0xb1c>)
 800d232:	4970      	ldr	r1, [pc, #448]	@ (800d3f4 <_strtod_l+0xb24>)
 800d234:	ea09 0700 	and.w	r7, r9, r0
 800d238:	428f      	cmp	r7, r1
 800d23a:	ec53 2b1a 	vmov	r2, r3, d10
 800d23e:	d17d      	bne.n	800d33c <_strtod_l+0xa6c>
 800d240:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800d244:	ec4b ab1c 	vmov	d12, sl, fp
 800d248:	eeb0 0b4c 	vmov.f64	d0, d12
 800d24c:	f7ff f9e8 	bl	800c620 <__ulp>
 800d250:	4866      	ldr	r0, [pc, #408]	@ (800d3ec <_strtod_l+0xb1c>)
 800d252:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800d256:	ee1c 3a90 	vmov	r3, s25
 800d25a:	4a67      	ldr	r2, [pc, #412]	@ (800d3f8 <_strtod_l+0xb28>)
 800d25c:	ea03 0100 	and.w	r1, r3, r0
 800d260:	4291      	cmp	r1, r2
 800d262:	ec5b ab1c 	vmov	sl, fp, d12
 800d266:	d93c      	bls.n	800d2e2 <_strtod_l+0xa12>
 800d268:	ee19 2a90 	vmov	r2, s19
 800d26c:	4b60      	ldr	r3, [pc, #384]	@ (800d3f0 <_strtod_l+0xb20>)
 800d26e:	429a      	cmp	r2, r3
 800d270:	d104      	bne.n	800d27c <_strtod_l+0x9ac>
 800d272:	ee19 3a10 	vmov	r3, s18
 800d276:	3301      	adds	r3, #1
 800d278:	f43f ad3a 	beq.w	800ccf0 <_strtod_l+0x420>
 800d27c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800d3f0 <_strtod_l+0xb20>
 800d280:	f04f 3aff 	mov.w	sl, #4294967295
 800d284:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d286:	9805      	ldr	r0, [sp, #20]
 800d288:	f7fe fe96 	bl	800bfb8 <_Bfree>
 800d28c:	9805      	ldr	r0, [sp, #20]
 800d28e:	4631      	mov	r1, r6
 800d290:	f7fe fe92 	bl	800bfb8 <_Bfree>
 800d294:	9805      	ldr	r0, [sp, #20]
 800d296:	4629      	mov	r1, r5
 800d298:	f7fe fe8e 	bl	800bfb8 <_Bfree>
 800d29c:	9805      	ldr	r0, [sp, #20]
 800d29e:	4621      	mov	r1, r4
 800d2a0:	f7fe fe8a 	bl	800bfb8 <_Bfree>
 800d2a4:	e625      	b.n	800cef2 <_strtod_l+0x622>
 800d2a6:	f1ba 0f01 	cmp.w	sl, #1
 800d2aa:	d103      	bne.n	800d2b4 <_strtod_l+0x9e4>
 800d2ac:	f1bb 0f00 	cmp.w	fp, #0
 800d2b0:	f43f adb2 	beq.w	800ce18 <_strtod_l+0x548>
 800d2b4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d2b8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800d2bc:	e7b8      	b.n	800d230 <_strtod_l+0x960>
 800d2be:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800d2c2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800d2c6:	f1b8 0f00 	cmp.w	r8, #0
 800d2ca:	d0af      	beq.n	800d22c <_strtod_l+0x95c>
 800d2cc:	eeb0 ab48 	vmov.f64	d10, d8
 800d2d0:	e7ae      	b.n	800d230 <_strtod_l+0x960>
 800d2d2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800d2d6:	eeb0 8b4a 	vmov.f64	d8, d10
 800d2da:	e7a9      	b.n	800d230 <_strtod_l+0x960>
 800d2dc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800d2e0:	e7a6      	b.n	800d230 <_strtod_l+0x960>
 800d2e2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d2e6:	9b06      	ldr	r3, [sp, #24]
 800d2e8:	46d9      	mov	r9, fp
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d1ca      	bne.n	800d284 <_strtod_l+0x9b4>
 800d2ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d2f2:	0d1b      	lsrs	r3, r3, #20
 800d2f4:	051b      	lsls	r3, r3, #20
 800d2f6:	429f      	cmp	r7, r3
 800d2f8:	d1c4      	bne.n	800d284 <_strtod_l+0x9b4>
 800d2fa:	ec51 0b18 	vmov	r0, r1, d8
 800d2fe:	f7f3 fa23 	bl	8000748 <__aeabi_d2lz>
 800d302:	f7f3 f9db 	bl	80006bc <__aeabi_l2d>
 800d306:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800d30a:	ec41 0b17 	vmov	d7, r0, r1
 800d30e:	ea49 090a 	orr.w	r9, r9, sl
 800d312:	ea59 0908 	orrs.w	r9, r9, r8
 800d316:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d31a:	d03c      	beq.n	800d396 <_strtod_l+0xac6>
 800d31c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800d3d0 <_strtod_l+0xb00>
 800d320:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d328:	f53f aced 	bmi.w	800cd06 <_strtod_l+0x436>
 800d32c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d3d8 <_strtod_l+0xb08>
 800d330:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d338:	dda4      	ble.n	800d284 <_strtod_l+0x9b4>
 800d33a:	e4e4      	b.n	800cd06 <_strtod_l+0x436>
 800d33c:	9906      	ldr	r1, [sp, #24]
 800d33e:	b1e1      	cbz	r1, 800d37a <_strtod_l+0xaaa>
 800d340:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800d344:	d819      	bhi.n	800d37a <_strtod_l+0xaaa>
 800d346:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800d34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d34e:	d811      	bhi.n	800d374 <_strtod_l+0xaa4>
 800d350:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800d354:	ee18 3a10 	vmov	r3, s16
 800d358:	2b01      	cmp	r3, #1
 800d35a:	bf38      	it	cc
 800d35c:	2301      	movcc	r3, #1
 800d35e:	ee08 3a10 	vmov	s16, r3
 800d362:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800d366:	f1b8 0f00 	cmp.w	r8, #0
 800d36a:	d111      	bne.n	800d390 <_strtod_l+0xac0>
 800d36c:	eeb1 7b48 	vneg.f64	d7, d8
 800d370:	ec53 2b17 	vmov	r2, r3, d7
 800d374:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800d378:	1bcb      	subs	r3, r1, r7
 800d37a:	eeb0 0b49 	vmov.f64	d0, d9
 800d37e:	ec43 2b1a 	vmov	d10, r2, r3
 800d382:	f7ff f94d 	bl	800c620 <__ulp>
 800d386:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800d38a:	ec5b ab19 	vmov	sl, fp, d9
 800d38e:	e7aa      	b.n	800d2e6 <_strtod_l+0xa16>
 800d390:	eeb0 7b48 	vmov.f64	d7, d8
 800d394:	e7ec      	b.n	800d370 <_strtod_l+0xaa0>
 800d396:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800d3e0 <_strtod_l+0xb10>
 800d39a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d39e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3a2:	f57f af6f 	bpl.w	800d284 <_strtod_l+0x9b4>
 800d3a6:	e4ae      	b.n	800cd06 <_strtod_l+0x436>
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	9308      	str	r3, [sp, #32]
 800d3ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d3ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3b0:	6013      	str	r3, [r2, #0]
 800d3b2:	f7ff bacc 	b.w	800c94e <_strtod_l+0x7e>
 800d3b6:	2a65      	cmp	r2, #101	@ 0x65
 800d3b8:	f43f abbc 	beq.w	800cb34 <_strtod_l+0x264>
 800d3bc:	2a45      	cmp	r2, #69	@ 0x45
 800d3be:	f43f abb9 	beq.w	800cb34 <_strtod_l+0x264>
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	9306      	str	r3, [sp, #24]
 800d3c6:	f7ff bbf0 	b.w	800cbaa <_strtod_l+0x2da>
 800d3ca:	bf00      	nop
 800d3cc:	f3af 8000 	nop.w
 800d3d0:	94a03595 	.word	0x94a03595
 800d3d4:	3fdfffff 	.word	0x3fdfffff
 800d3d8:	35afe535 	.word	0x35afe535
 800d3dc:	3fe00000 	.word	0x3fe00000
 800d3e0:	94a03595 	.word	0x94a03595
 800d3e4:	3fcfffff 	.word	0x3fcfffff
 800d3e8:	000fffff 	.word	0x000fffff
 800d3ec:	7ff00000 	.word	0x7ff00000
 800d3f0:	7fefffff 	.word	0x7fefffff
 800d3f4:	7fe00000 	.word	0x7fe00000
 800d3f8:	7c9fffff 	.word	0x7c9fffff

0800d3fc <_strtod_r>:
 800d3fc:	4b01      	ldr	r3, [pc, #4]	@ (800d404 <_strtod_r+0x8>)
 800d3fe:	f7ff ba67 	b.w	800c8d0 <_strtod_l>
 800d402:	bf00      	nop
 800d404:	24000070 	.word	0x24000070

0800d408 <_strtol_l.constprop.0>:
 800d408:	2b24      	cmp	r3, #36	@ 0x24
 800d40a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d40e:	4686      	mov	lr, r0
 800d410:	4690      	mov	r8, r2
 800d412:	d801      	bhi.n	800d418 <_strtol_l.constprop.0+0x10>
 800d414:	2b01      	cmp	r3, #1
 800d416:	d106      	bne.n	800d426 <_strtol_l.constprop.0+0x1e>
 800d418:	f7fd ff22 	bl	800b260 <__errno>
 800d41c:	2316      	movs	r3, #22
 800d41e:	6003      	str	r3, [r0, #0]
 800d420:	2000      	movs	r0, #0
 800d422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d426:	4834      	ldr	r0, [pc, #208]	@ (800d4f8 <_strtol_l.constprop.0+0xf0>)
 800d428:	460d      	mov	r5, r1
 800d42a:	462a      	mov	r2, r5
 800d42c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d430:	5d06      	ldrb	r6, [r0, r4]
 800d432:	f016 0608 	ands.w	r6, r6, #8
 800d436:	d1f8      	bne.n	800d42a <_strtol_l.constprop.0+0x22>
 800d438:	2c2d      	cmp	r4, #45	@ 0x2d
 800d43a:	d12d      	bne.n	800d498 <_strtol_l.constprop.0+0x90>
 800d43c:	782c      	ldrb	r4, [r5, #0]
 800d43e:	2601      	movs	r6, #1
 800d440:	1c95      	adds	r5, r2, #2
 800d442:	f033 0210 	bics.w	r2, r3, #16
 800d446:	d109      	bne.n	800d45c <_strtol_l.constprop.0+0x54>
 800d448:	2c30      	cmp	r4, #48	@ 0x30
 800d44a:	d12a      	bne.n	800d4a2 <_strtol_l.constprop.0+0x9a>
 800d44c:	782a      	ldrb	r2, [r5, #0]
 800d44e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d452:	2a58      	cmp	r2, #88	@ 0x58
 800d454:	d125      	bne.n	800d4a2 <_strtol_l.constprop.0+0x9a>
 800d456:	786c      	ldrb	r4, [r5, #1]
 800d458:	2310      	movs	r3, #16
 800d45a:	3502      	adds	r5, #2
 800d45c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d460:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d464:	2200      	movs	r2, #0
 800d466:	fbbc f9f3 	udiv	r9, ip, r3
 800d46a:	4610      	mov	r0, r2
 800d46c:	fb03 ca19 	mls	sl, r3, r9, ip
 800d470:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d474:	2f09      	cmp	r7, #9
 800d476:	d81b      	bhi.n	800d4b0 <_strtol_l.constprop.0+0xa8>
 800d478:	463c      	mov	r4, r7
 800d47a:	42a3      	cmp	r3, r4
 800d47c:	dd27      	ble.n	800d4ce <_strtol_l.constprop.0+0xc6>
 800d47e:	1c57      	adds	r7, r2, #1
 800d480:	d007      	beq.n	800d492 <_strtol_l.constprop.0+0x8a>
 800d482:	4581      	cmp	r9, r0
 800d484:	d320      	bcc.n	800d4c8 <_strtol_l.constprop.0+0xc0>
 800d486:	d101      	bne.n	800d48c <_strtol_l.constprop.0+0x84>
 800d488:	45a2      	cmp	sl, r4
 800d48a:	db1d      	blt.n	800d4c8 <_strtol_l.constprop.0+0xc0>
 800d48c:	fb00 4003 	mla	r0, r0, r3, r4
 800d490:	2201      	movs	r2, #1
 800d492:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d496:	e7eb      	b.n	800d470 <_strtol_l.constprop.0+0x68>
 800d498:	2c2b      	cmp	r4, #43	@ 0x2b
 800d49a:	bf04      	itt	eq
 800d49c:	782c      	ldrbeq	r4, [r5, #0]
 800d49e:	1c95      	addeq	r5, r2, #2
 800d4a0:	e7cf      	b.n	800d442 <_strtol_l.constprop.0+0x3a>
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d1da      	bne.n	800d45c <_strtol_l.constprop.0+0x54>
 800d4a6:	2c30      	cmp	r4, #48	@ 0x30
 800d4a8:	bf0c      	ite	eq
 800d4aa:	2308      	moveq	r3, #8
 800d4ac:	230a      	movne	r3, #10
 800d4ae:	e7d5      	b.n	800d45c <_strtol_l.constprop.0+0x54>
 800d4b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d4b4:	2f19      	cmp	r7, #25
 800d4b6:	d801      	bhi.n	800d4bc <_strtol_l.constprop.0+0xb4>
 800d4b8:	3c37      	subs	r4, #55	@ 0x37
 800d4ba:	e7de      	b.n	800d47a <_strtol_l.constprop.0+0x72>
 800d4bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d4c0:	2f19      	cmp	r7, #25
 800d4c2:	d804      	bhi.n	800d4ce <_strtol_l.constprop.0+0xc6>
 800d4c4:	3c57      	subs	r4, #87	@ 0x57
 800d4c6:	e7d8      	b.n	800d47a <_strtol_l.constprop.0+0x72>
 800d4c8:	f04f 32ff 	mov.w	r2, #4294967295
 800d4cc:	e7e1      	b.n	800d492 <_strtol_l.constprop.0+0x8a>
 800d4ce:	1c53      	adds	r3, r2, #1
 800d4d0:	d108      	bne.n	800d4e4 <_strtol_l.constprop.0+0xdc>
 800d4d2:	2322      	movs	r3, #34	@ 0x22
 800d4d4:	f8ce 3000 	str.w	r3, [lr]
 800d4d8:	4660      	mov	r0, ip
 800d4da:	f1b8 0f00 	cmp.w	r8, #0
 800d4de:	d0a0      	beq.n	800d422 <_strtol_l.constprop.0+0x1a>
 800d4e0:	1e69      	subs	r1, r5, #1
 800d4e2:	e006      	b.n	800d4f2 <_strtol_l.constprop.0+0xea>
 800d4e4:	b106      	cbz	r6, 800d4e8 <_strtol_l.constprop.0+0xe0>
 800d4e6:	4240      	negs	r0, r0
 800d4e8:	f1b8 0f00 	cmp.w	r8, #0
 800d4ec:	d099      	beq.n	800d422 <_strtol_l.constprop.0+0x1a>
 800d4ee:	2a00      	cmp	r2, #0
 800d4f0:	d1f6      	bne.n	800d4e0 <_strtol_l.constprop.0+0xd8>
 800d4f2:	f8c8 1000 	str.w	r1, [r8]
 800d4f6:	e794      	b.n	800d422 <_strtol_l.constprop.0+0x1a>
 800d4f8:	0800e7e9 	.word	0x0800e7e9

0800d4fc <_strtol_r>:
 800d4fc:	f7ff bf84 	b.w	800d408 <_strtol_l.constprop.0>

0800d500 <__ssputs_r>:
 800d500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d504:	688e      	ldr	r6, [r1, #8]
 800d506:	461f      	mov	r7, r3
 800d508:	42be      	cmp	r6, r7
 800d50a:	680b      	ldr	r3, [r1, #0]
 800d50c:	4682      	mov	sl, r0
 800d50e:	460c      	mov	r4, r1
 800d510:	4690      	mov	r8, r2
 800d512:	d82d      	bhi.n	800d570 <__ssputs_r+0x70>
 800d514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d518:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d51c:	d026      	beq.n	800d56c <__ssputs_r+0x6c>
 800d51e:	6965      	ldr	r5, [r4, #20]
 800d520:	6909      	ldr	r1, [r1, #16]
 800d522:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d526:	eba3 0901 	sub.w	r9, r3, r1
 800d52a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d52e:	1c7b      	adds	r3, r7, #1
 800d530:	444b      	add	r3, r9
 800d532:	106d      	asrs	r5, r5, #1
 800d534:	429d      	cmp	r5, r3
 800d536:	bf38      	it	cc
 800d538:	461d      	movcc	r5, r3
 800d53a:	0553      	lsls	r3, r2, #21
 800d53c:	d527      	bpl.n	800d58e <__ssputs_r+0x8e>
 800d53e:	4629      	mov	r1, r5
 800d540:	f7fc fc86 	bl	8009e50 <_malloc_r>
 800d544:	4606      	mov	r6, r0
 800d546:	b360      	cbz	r0, 800d5a2 <__ssputs_r+0xa2>
 800d548:	6921      	ldr	r1, [r4, #16]
 800d54a:	464a      	mov	r2, r9
 800d54c:	f7fd feb5 	bl	800b2ba <memcpy>
 800d550:	89a3      	ldrh	r3, [r4, #12]
 800d552:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d55a:	81a3      	strh	r3, [r4, #12]
 800d55c:	6126      	str	r6, [r4, #16]
 800d55e:	6165      	str	r5, [r4, #20]
 800d560:	444e      	add	r6, r9
 800d562:	eba5 0509 	sub.w	r5, r5, r9
 800d566:	6026      	str	r6, [r4, #0]
 800d568:	60a5      	str	r5, [r4, #8]
 800d56a:	463e      	mov	r6, r7
 800d56c:	42be      	cmp	r6, r7
 800d56e:	d900      	bls.n	800d572 <__ssputs_r+0x72>
 800d570:	463e      	mov	r6, r7
 800d572:	6820      	ldr	r0, [r4, #0]
 800d574:	4632      	mov	r2, r6
 800d576:	4641      	mov	r1, r8
 800d578:	f000 fb6a 	bl	800dc50 <memmove>
 800d57c:	68a3      	ldr	r3, [r4, #8]
 800d57e:	1b9b      	subs	r3, r3, r6
 800d580:	60a3      	str	r3, [r4, #8]
 800d582:	6823      	ldr	r3, [r4, #0]
 800d584:	4433      	add	r3, r6
 800d586:	6023      	str	r3, [r4, #0]
 800d588:	2000      	movs	r0, #0
 800d58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d58e:	462a      	mov	r2, r5
 800d590:	f000 ff15 	bl	800e3be <_realloc_r>
 800d594:	4606      	mov	r6, r0
 800d596:	2800      	cmp	r0, #0
 800d598:	d1e0      	bne.n	800d55c <__ssputs_r+0x5c>
 800d59a:	6921      	ldr	r1, [r4, #16]
 800d59c:	4650      	mov	r0, sl
 800d59e:	f7fe fc81 	bl	800bea4 <_free_r>
 800d5a2:	230c      	movs	r3, #12
 800d5a4:	f8ca 3000 	str.w	r3, [sl]
 800d5a8:	89a3      	ldrh	r3, [r4, #12]
 800d5aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5ae:	81a3      	strh	r3, [r4, #12]
 800d5b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d5b4:	e7e9      	b.n	800d58a <__ssputs_r+0x8a>
	...

0800d5b8 <_svfiprintf_r>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	4698      	mov	r8, r3
 800d5be:	898b      	ldrh	r3, [r1, #12]
 800d5c0:	061b      	lsls	r3, r3, #24
 800d5c2:	b09d      	sub	sp, #116	@ 0x74
 800d5c4:	4607      	mov	r7, r0
 800d5c6:	460d      	mov	r5, r1
 800d5c8:	4614      	mov	r4, r2
 800d5ca:	d510      	bpl.n	800d5ee <_svfiprintf_r+0x36>
 800d5cc:	690b      	ldr	r3, [r1, #16]
 800d5ce:	b973      	cbnz	r3, 800d5ee <_svfiprintf_r+0x36>
 800d5d0:	2140      	movs	r1, #64	@ 0x40
 800d5d2:	f7fc fc3d 	bl	8009e50 <_malloc_r>
 800d5d6:	6028      	str	r0, [r5, #0]
 800d5d8:	6128      	str	r0, [r5, #16]
 800d5da:	b930      	cbnz	r0, 800d5ea <_svfiprintf_r+0x32>
 800d5dc:	230c      	movs	r3, #12
 800d5de:	603b      	str	r3, [r7, #0]
 800d5e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d5e4:	b01d      	add	sp, #116	@ 0x74
 800d5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ea:	2340      	movs	r3, #64	@ 0x40
 800d5ec:	616b      	str	r3, [r5, #20]
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5f2:	2320      	movs	r3, #32
 800d5f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d5f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5fc:	2330      	movs	r3, #48	@ 0x30
 800d5fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d79c <_svfiprintf_r+0x1e4>
 800d602:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d606:	f04f 0901 	mov.w	r9, #1
 800d60a:	4623      	mov	r3, r4
 800d60c:	469a      	mov	sl, r3
 800d60e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d612:	b10a      	cbz	r2, 800d618 <_svfiprintf_r+0x60>
 800d614:	2a25      	cmp	r2, #37	@ 0x25
 800d616:	d1f9      	bne.n	800d60c <_svfiprintf_r+0x54>
 800d618:	ebba 0b04 	subs.w	fp, sl, r4
 800d61c:	d00b      	beq.n	800d636 <_svfiprintf_r+0x7e>
 800d61e:	465b      	mov	r3, fp
 800d620:	4622      	mov	r2, r4
 800d622:	4629      	mov	r1, r5
 800d624:	4638      	mov	r0, r7
 800d626:	f7ff ff6b 	bl	800d500 <__ssputs_r>
 800d62a:	3001      	adds	r0, #1
 800d62c:	f000 80a7 	beq.w	800d77e <_svfiprintf_r+0x1c6>
 800d630:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d632:	445a      	add	r2, fp
 800d634:	9209      	str	r2, [sp, #36]	@ 0x24
 800d636:	f89a 3000 	ldrb.w	r3, [sl]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f000 809f 	beq.w	800d77e <_svfiprintf_r+0x1c6>
 800d640:	2300      	movs	r3, #0
 800d642:	f04f 32ff 	mov.w	r2, #4294967295
 800d646:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d64a:	f10a 0a01 	add.w	sl, sl, #1
 800d64e:	9304      	str	r3, [sp, #16]
 800d650:	9307      	str	r3, [sp, #28]
 800d652:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d656:	931a      	str	r3, [sp, #104]	@ 0x68
 800d658:	4654      	mov	r4, sl
 800d65a:	2205      	movs	r2, #5
 800d65c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d660:	484e      	ldr	r0, [pc, #312]	@ (800d79c <_svfiprintf_r+0x1e4>)
 800d662:	f7f2 fe45 	bl	80002f0 <memchr>
 800d666:	9a04      	ldr	r2, [sp, #16]
 800d668:	b9d8      	cbnz	r0, 800d6a2 <_svfiprintf_r+0xea>
 800d66a:	06d0      	lsls	r0, r2, #27
 800d66c:	bf44      	itt	mi
 800d66e:	2320      	movmi	r3, #32
 800d670:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d674:	0711      	lsls	r1, r2, #28
 800d676:	bf44      	itt	mi
 800d678:	232b      	movmi	r3, #43	@ 0x2b
 800d67a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d67e:	f89a 3000 	ldrb.w	r3, [sl]
 800d682:	2b2a      	cmp	r3, #42	@ 0x2a
 800d684:	d015      	beq.n	800d6b2 <_svfiprintf_r+0xfa>
 800d686:	9a07      	ldr	r2, [sp, #28]
 800d688:	4654      	mov	r4, sl
 800d68a:	2000      	movs	r0, #0
 800d68c:	f04f 0c0a 	mov.w	ip, #10
 800d690:	4621      	mov	r1, r4
 800d692:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d696:	3b30      	subs	r3, #48	@ 0x30
 800d698:	2b09      	cmp	r3, #9
 800d69a:	d94b      	bls.n	800d734 <_svfiprintf_r+0x17c>
 800d69c:	b1b0      	cbz	r0, 800d6cc <_svfiprintf_r+0x114>
 800d69e:	9207      	str	r2, [sp, #28]
 800d6a0:	e014      	b.n	800d6cc <_svfiprintf_r+0x114>
 800d6a2:	eba0 0308 	sub.w	r3, r0, r8
 800d6a6:	fa09 f303 	lsl.w	r3, r9, r3
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	9304      	str	r3, [sp, #16]
 800d6ae:	46a2      	mov	sl, r4
 800d6b0:	e7d2      	b.n	800d658 <_svfiprintf_r+0xa0>
 800d6b2:	9b03      	ldr	r3, [sp, #12]
 800d6b4:	1d19      	adds	r1, r3, #4
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	9103      	str	r1, [sp, #12]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	bfbb      	ittet	lt
 800d6be:	425b      	neglt	r3, r3
 800d6c0:	f042 0202 	orrlt.w	r2, r2, #2
 800d6c4:	9307      	strge	r3, [sp, #28]
 800d6c6:	9307      	strlt	r3, [sp, #28]
 800d6c8:	bfb8      	it	lt
 800d6ca:	9204      	strlt	r2, [sp, #16]
 800d6cc:	7823      	ldrb	r3, [r4, #0]
 800d6ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800d6d0:	d10a      	bne.n	800d6e8 <_svfiprintf_r+0x130>
 800d6d2:	7863      	ldrb	r3, [r4, #1]
 800d6d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6d6:	d132      	bne.n	800d73e <_svfiprintf_r+0x186>
 800d6d8:	9b03      	ldr	r3, [sp, #12]
 800d6da:	1d1a      	adds	r2, r3, #4
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	9203      	str	r2, [sp, #12]
 800d6e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d6e4:	3402      	adds	r4, #2
 800d6e6:	9305      	str	r3, [sp, #20]
 800d6e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d7ac <_svfiprintf_r+0x1f4>
 800d6ec:	7821      	ldrb	r1, [r4, #0]
 800d6ee:	2203      	movs	r2, #3
 800d6f0:	4650      	mov	r0, sl
 800d6f2:	f7f2 fdfd 	bl	80002f0 <memchr>
 800d6f6:	b138      	cbz	r0, 800d708 <_svfiprintf_r+0x150>
 800d6f8:	9b04      	ldr	r3, [sp, #16]
 800d6fa:	eba0 000a 	sub.w	r0, r0, sl
 800d6fe:	2240      	movs	r2, #64	@ 0x40
 800d700:	4082      	lsls	r2, r0
 800d702:	4313      	orrs	r3, r2
 800d704:	3401      	adds	r4, #1
 800d706:	9304      	str	r3, [sp, #16]
 800d708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d70c:	4824      	ldr	r0, [pc, #144]	@ (800d7a0 <_svfiprintf_r+0x1e8>)
 800d70e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d712:	2206      	movs	r2, #6
 800d714:	f7f2 fdec 	bl	80002f0 <memchr>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d036      	beq.n	800d78a <_svfiprintf_r+0x1d2>
 800d71c:	4b21      	ldr	r3, [pc, #132]	@ (800d7a4 <_svfiprintf_r+0x1ec>)
 800d71e:	bb1b      	cbnz	r3, 800d768 <_svfiprintf_r+0x1b0>
 800d720:	9b03      	ldr	r3, [sp, #12]
 800d722:	3307      	adds	r3, #7
 800d724:	f023 0307 	bic.w	r3, r3, #7
 800d728:	3308      	adds	r3, #8
 800d72a:	9303      	str	r3, [sp, #12]
 800d72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d72e:	4433      	add	r3, r6
 800d730:	9309      	str	r3, [sp, #36]	@ 0x24
 800d732:	e76a      	b.n	800d60a <_svfiprintf_r+0x52>
 800d734:	fb0c 3202 	mla	r2, ip, r2, r3
 800d738:	460c      	mov	r4, r1
 800d73a:	2001      	movs	r0, #1
 800d73c:	e7a8      	b.n	800d690 <_svfiprintf_r+0xd8>
 800d73e:	2300      	movs	r3, #0
 800d740:	3401      	adds	r4, #1
 800d742:	9305      	str	r3, [sp, #20]
 800d744:	4619      	mov	r1, r3
 800d746:	f04f 0c0a 	mov.w	ip, #10
 800d74a:	4620      	mov	r0, r4
 800d74c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d750:	3a30      	subs	r2, #48	@ 0x30
 800d752:	2a09      	cmp	r2, #9
 800d754:	d903      	bls.n	800d75e <_svfiprintf_r+0x1a6>
 800d756:	2b00      	cmp	r3, #0
 800d758:	d0c6      	beq.n	800d6e8 <_svfiprintf_r+0x130>
 800d75a:	9105      	str	r1, [sp, #20]
 800d75c:	e7c4      	b.n	800d6e8 <_svfiprintf_r+0x130>
 800d75e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d762:	4604      	mov	r4, r0
 800d764:	2301      	movs	r3, #1
 800d766:	e7f0      	b.n	800d74a <_svfiprintf_r+0x192>
 800d768:	ab03      	add	r3, sp, #12
 800d76a:	9300      	str	r3, [sp, #0]
 800d76c:	462a      	mov	r2, r5
 800d76e:	4b0e      	ldr	r3, [pc, #56]	@ (800d7a8 <_svfiprintf_r+0x1f0>)
 800d770:	a904      	add	r1, sp, #16
 800d772:	4638      	mov	r0, r7
 800d774:	f7fc fc88 	bl	800a088 <_printf_float>
 800d778:	1c42      	adds	r2, r0, #1
 800d77a:	4606      	mov	r6, r0
 800d77c:	d1d6      	bne.n	800d72c <_svfiprintf_r+0x174>
 800d77e:	89ab      	ldrh	r3, [r5, #12]
 800d780:	065b      	lsls	r3, r3, #25
 800d782:	f53f af2d 	bmi.w	800d5e0 <_svfiprintf_r+0x28>
 800d786:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d788:	e72c      	b.n	800d5e4 <_svfiprintf_r+0x2c>
 800d78a:	ab03      	add	r3, sp, #12
 800d78c:	9300      	str	r3, [sp, #0]
 800d78e:	462a      	mov	r2, r5
 800d790:	4b05      	ldr	r3, [pc, #20]	@ (800d7a8 <_svfiprintf_r+0x1f0>)
 800d792:	a904      	add	r1, sp, #16
 800d794:	4638      	mov	r0, r7
 800d796:	f7fc feff 	bl	800a598 <_printf_i>
 800d79a:	e7ed      	b.n	800d778 <_svfiprintf_r+0x1c0>
 800d79c:	0800e8e9 	.word	0x0800e8e9
 800d7a0:	0800e8f3 	.word	0x0800e8f3
 800d7a4:	0800a089 	.word	0x0800a089
 800d7a8:	0800d501 	.word	0x0800d501
 800d7ac:	0800e8ef 	.word	0x0800e8ef

0800d7b0 <__sfputc_r>:
 800d7b0:	6893      	ldr	r3, [r2, #8]
 800d7b2:	3b01      	subs	r3, #1
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	b410      	push	{r4}
 800d7b8:	6093      	str	r3, [r2, #8]
 800d7ba:	da08      	bge.n	800d7ce <__sfputc_r+0x1e>
 800d7bc:	6994      	ldr	r4, [r2, #24]
 800d7be:	42a3      	cmp	r3, r4
 800d7c0:	db01      	blt.n	800d7c6 <__sfputc_r+0x16>
 800d7c2:	290a      	cmp	r1, #10
 800d7c4:	d103      	bne.n	800d7ce <__sfputc_r+0x1e>
 800d7c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7ca:	f7fd bbb8 	b.w	800af3e <__swbuf_r>
 800d7ce:	6813      	ldr	r3, [r2, #0]
 800d7d0:	1c58      	adds	r0, r3, #1
 800d7d2:	6010      	str	r0, [r2, #0]
 800d7d4:	7019      	strb	r1, [r3, #0]
 800d7d6:	4608      	mov	r0, r1
 800d7d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7dc:	4770      	bx	lr

0800d7de <__sfputs_r>:
 800d7de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7e0:	4606      	mov	r6, r0
 800d7e2:	460f      	mov	r7, r1
 800d7e4:	4614      	mov	r4, r2
 800d7e6:	18d5      	adds	r5, r2, r3
 800d7e8:	42ac      	cmp	r4, r5
 800d7ea:	d101      	bne.n	800d7f0 <__sfputs_r+0x12>
 800d7ec:	2000      	movs	r0, #0
 800d7ee:	e007      	b.n	800d800 <__sfputs_r+0x22>
 800d7f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7f4:	463a      	mov	r2, r7
 800d7f6:	4630      	mov	r0, r6
 800d7f8:	f7ff ffda 	bl	800d7b0 <__sfputc_r>
 800d7fc:	1c43      	adds	r3, r0, #1
 800d7fe:	d1f3      	bne.n	800d7e8 <__sfputs_r+0xa>
 800d800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d804 <_vfiprintf_r>:
 800d804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d808:	460d      	mov	r5, r1
 800d80a:	b09d      	sub	sp, #116	@ 0x74
 800d80c:	4614      	mov	r4, r2
 800d80e:	4698      	mov	r8, r3
 800d810:	4606      	mov	r6, r0
 800d812:	b118      	cbz	r0, 800d81c <_vfiprintf_r+0x18>
 800d814:	6a03      	ldr	r3, [r0, #32]
 800d816:	b90b      	cbnz	r3, 800d81c <_vfiprintf_r+0x18>
 800d818:	f7fd fa76 	bl	800ad08 <__sinit>
 800d81c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d81e:	07d9      	lsls	r1, r3, #31
 800d820:	d405      	bmi.n	800d82e <_vfiprintf_r+0x2a>
 800d822:	89ab      	ldrh	r3, [r5, #12]
 800d824:	059a      	lsls	r2, r3, #22
 800d826:	d402      	bmi.n	800d82e <_vfiprintf_r+0x2a>
 800d828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d82a:	f7fd fd44 	bl	800b2b6 <__retarget_lock_acquire_recursive>
 800d82e:	89ab      	ldrh	r3, [r5, #12]
 800d830:	071b      	lsls	r3, r3, #28
 800d832:	d501      	bpl.n	800d838 <_vfiprintf_r+0x34>
 800d834:	692b      	ldr	r3, [r5, #16]
 800d836:	b99b      	cbnz	r3, 800d860 <_vfiprintf_r+0x5c>
 800d838:	4629      	mov	r1, r5
 800d83a:	4630      	mov	r0, r6
 800d83c:	f7fd fbbe 	bl	800afbc <__swsetup_r>
 800d840:	b170      	cbz	r0, 800d860 <_vfiprintf_r+0x5c>
 800d842:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d844:	07dc      	lsls	r4, r3, #31
 800d846:	d504      	bpl.n	800d852 <_vfiprintf_r+0x4e>
 800d848:	f04f 30ff 	mov.w	r0, #4294967295
 800d84c:	b01d      	add	sp, #116	@ 0x74
 800d84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d852:	89ab      	ldrh	r3, [r5, #12]
 800d854:	0598      	lsls	r0, r3, #22
 800d856:	d4f7      	bmi.n	800d848 <_vfiprintf_r+0x44>
 800d858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d85a:	f7fd fd2d 	bl	800b2b8 <__retarget_lock_release_recursive>
 800d85e:	e7f3      	b.n	800d848 <_vfiprintf_r+0x44>
 800d860:	2300      	movs	r3, #0
 800d862:	9309      	str	r3, [sp, #36]	@ 0x24
 800d864:	2320      	movs	r3, #32
 800d866:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d86a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d86e:	2330      	movs	r3, #48	@ 0x30
 800d870:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800da20 <_vfiprintf_r+0x21c>
 800d874:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d878:	f04f 0901 	mov.w	r9, #1
 800d87c:	4623      	mov	r3, r4
 800d87e:	469a      	mov	sl, r3
 800d880:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d884:	b10a      	cbz	r2, 800d88a <_vfiprintf_r+0x86>
 800d886:	2a25      	cmp	r2, #37	@ 0x25
 800d888:	d1f9      	bne.n	800d87e <_vfiprintf_r+0x7a>
 800d88a:	ebba 0b04 	subs.w	fp, sl, r4
 800d88e:	d00b      	beq.n	800d8a8 <_vfiprintf_r+0xa4>
 800d890:	465b      	mov	r3, fp
 800d892:	4622      	mov	r2, r4
 800d894:	4629      	mov	r1, r5
 800d896:	4630      	mov	r0, r6
 800d898:	f7ff ffa1 	bl	800d7de <__sfputs_r>
 800d89c:	3001      	adds	r0, #1
 800d89e:	f000 80a7 	beq.w	800d9f0 <_vfiprintf_r+0x1ec>
 800d8a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8a4:	445a      	add	r2, fp
 800d8a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d8a8:	f89a 3000 	ldrb.w	r3, [sl]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	f000 809f 	beq.w	800d9f0 <_vfiprintf_r+0x1ec>
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	f04f 32ff 	mov.w	r2, #4294967295
 800d8b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8bc:	f10a 0a01 	add.w	sl, sl, #1
 800d8c0:	9304      	str	r3, [sp, #16]
 800d8c2:	9307      	str	r3, [sp, #28]
 800d8c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8ca:	4654      	mov	r4, sl
 800d8cc:	2205      	movs	r2, #5
 800d8ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8d2:	4853      	ldr	r0, [pc, #332]	@ (800da20 <_vfiprintf_r+0x21c>)
 800d8d4:	f7f2 fd0c 	bl	80002f0 <memchr>
 800d8d8:	9a04      	ldr	r2, [sp, #16]
 800d8da:	b9d8      	cbnz	r0, 800d914 <_vfiprintf_r+0x110>
 800d8dc:	06d1      	lsls	r1, r2, #27
 800d8de:	bf44      	itt	mi
 800d8e0:	2320      	movmi	r3, #32
 800d8e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8e6:	0713      	lsls	r3, r2, #28
 800d8e8:	bf44      	itt	mi
 800d8ea:	232b      	movmi	r3, #43	@ 0x2b
 800d8ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d8f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8f6:	d015      	beq.n	800d924 <_vfiprintf_r+0x120>
 800d8f8:	9a07      	ldr	r2, [sp, #28]
 800d8fa:	4654      	mov	r4, sl
 800d8fc:	2000      	movs	r0, #0
 800d8fe:	f04f 0c0a 	mov.w	ip, #10
 800d902:	4621      	mov	r1, r4
 800d904:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d908:	3b30      	subs	r3, #48	@ 0x30
 800d90a:	2b09      	cmp	r3, #9
 800d90c:	d94b      	bls.n	800d9a6 <_vfiprintf_r+0x1a2>
 800d90e:	b1b0      	cbz	r0, 800d93e <_vfiprintf_r+0x13a>
 800d910:	9207      	str	r2, [sp, #28]
 800d912:	e014      	b.n	800d93e <_vfiprintf_r+0x13a>
 800d914:	eba0 0308 	sub.w	r3, r0, r8
 800d918:	fa09 f303 	lsl.w	r3, r9, r3
 800d91c:	4313      	orrs	r3, r2
 800d91e:	9304      	str	r3, [sp, #16]
 800d920:	46a2      	mov	sl, r4
 800d922:	e7d2      	b.n	800d8ca <_vfiprintf_r+0xc6>
 800d924:	9b03      	ldr	r3, [sp, #12]
 800d926:	1d19      	adds	r1, r3, #4
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	9103      	str	r1, [sp, #12]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	bfbb      	ittet	lt
 800d930:	425b      	neglt	r3, r3
 800d932:	f042 0202 	orrlt.w	r2, r2, #2
 800d936:	9307      	strge	r3, [sp, #28]
 800d938:	9307      	strlt	r3, [sp, #28]
 800d93a:	bfb8      	it	lt
 800d93c:	9204      	strlt	r2, [sp, #16]
 800d93e:	7823      	ldrb	r3, [r4, #0]
 800d940:	2b2e      	cmp	r3, #46	@ 0x2e
 800d942:	d10a      	bne.n	800d95a <_vfiprintf_r+0x156>
 800d944:	7863      	ldrb	r3, [r4, #1]
 800d946:	2b2a      	cmp	r3, #42	@ 0x2a
 800d948:	d132      	bne.n	800d9b0 <_vfiprintf_r+0x1ac>
 800d94a:	9b03      	ldr	r3, [sp, #12]
 800d94c:	1d1a      	adds	r2, r3, #4
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	9203      	str	r2, [sp, #12]
 800d952:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d956:	3402      	adds	r4, #2
 800d958:	9305      	str	r3, [sp, #20]
 800d95a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800da30 <_vfiprintf_r+0x22c>
 800d95e:	7821      	ldrb	r1, [r4, #0]
 800d960:	2203      	movs	r2, #3
 800d962:	4650      	mov	r0, sl
 800d964:	f7f2 fcc4 	bl	80002f0 <memchr>
 800d968:	b138      	cbz	r0, 800d97a <_vfiprintf_r+0x176>
 800d96a:	9b04      	ldr	r3, [sp, #16]
 800d96c:	eba0 000a 	sub.w	r0, r0, sl
 800d970:	2240      	movs	r2, #64	@ 0x40
 800d972:	4082      	lsls	r2, r0
 800d974:	4313      	orrs	r3, r2
 800d976:	3401      	adds	r4, #1
 800d978:	9304      	str	r3, [sp, #16]
 800d97a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d97e:	4829      	ldr	r0, [pc, #164]	@ (800da24 <_vfiprintf_r+0x220>)
 800d980:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d984:	2206      	movs	r2, #6
 800d986:	f7f2 fcb3 	bl	80002f0 <memchr>
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d03f      	beq.n	800da0e <_vfiprintf_r+0x20a>
 800d98e:	4b26      	ldr	r3, [pc, #152]	@ (800da28 <_vfiprintf_r+0x224>)
 800d990:	bb1b      	cbnz	r3, 800d9da <_vfiprintf_r+0x1d6>
 800d992:	9b03      	ldr	r3, [sp, #12]
 800d994:	3307      	adds	r3, #7
 800d996:	f023 0307 	bic.w	r3, r3, #7
 800d99a:	3308      	adds	r3, #8
 800d99c:	9303      	str	r3, [sp, #12]
 800d99e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9a0:	443b      	add	r3, r7
 800d9a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9a4:	e76a      	b.n	800d87c <_vfiprintf_r+0x78>
 800d9a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d9aa:	460c      	mov	r4, r1
 800d9ac:	2001      	movs	r0, #1
 800d9ae:	e7a8      	b.n	800d902 <_vfiprintf_r+0xfe>
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	3401      	adds	r4, #1
 800d9b4:	9305      	str	r3, [sp, #20]
 800d9b6:	4619      	mov	r1, r3
 800d9b8:	f04f 0c0a 	mov.w	ip, #10
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9c2:	3a30      	subs	r2, #48	@ 0x30
 800d9c4:	2a09      	cmp	r2, #9
 800d9c6:	d903      	bls.n	800d9d0 <_vfiprintf_r+0x1cc>
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d0c6      	beq.n	800d95a <_vfiprintf_r+0x156>
 800d9cc:	9105      	str	r1, [sp, #20]
 800d9ce:	e7c4      	b.n	800d95a <_vfiprintf_r+0x156>
 800d9d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9d4:	4604      	mov	r4, r0
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	e7f0      	b.n	800d9bc <_vfiprintf_r+0x1b8>
 800d9da:	ab03      	add	r3, sp, #12
 800d9dc:	9300      	str	r3, [sp, #0]
 800d9de:	462a      	mov	r2, r5
 800d9e0:	4b12      	ldr	r3, [pc, #72]	@ (800da2c <_vfiprintf_r+0x228>)
 800d9e2:	a904      	add	r1, sp, #16
 800d9e4:	4630      	mov	r0, r6
 800d9e6:	f7fc fb4f 	bl	800a088 <_printf_float>
 800d9ea:	4607      	mov	r7, r0
 800d9ec:	1c78      	adds	r0, r7, #1
 800d9ee:	d1d6      	bne.n	800d99e <_vfiprintf_r+0x19a>
 800d9f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d9f2:	07d9      	lsls	r1, r3, #31
 800d9f4:	d405      	bmi.n	800da02 <_vfiprintf_r+0x1fe>
 800d9f6:	89ab      	ldrh	r3, [r5, #12]
 800d9f8:	059a      	lsls	r2, r3, #22
 800d9fa:	d402      	bmi.n	800da02 <_vfiprintf_r+0x1fe>
 800d9fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9fe:	f7fd fc5b 	bl	800b2b8 <__retarget_lock_release_recursive>
 800da02:	89ab      	ldrh	r3, [r5, #12]
 800da04:	065b      	lsls	r3, r3, #25
 800da06:	f53f af1f 	bmi.w	800d848 <_vfiprintf_r+0x44>
 800da0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800da0c:	e71e      	b.n	800d84c <_vfiprintf_r+0x48>
 800da0e:	ab03      	add	r3, sp, #12
 800da10:	9300      	str	r3, [sp, #0]
 800da12:	462a      	mov	r2, r5
 800da14:	4b05      	ldr	r3, [pc, #20]	@ (800da2c <_vfiprintf_r+0x228>)
 800da16:	a904      	add	r1, sp, #16
 800da18:	4630      	mov	r0, r6
 800da1a:	f7fc fdbd 	bl	800a598 <_printf_i>
 800da1e:	e7e4      	b.n	800d9ea <_vfiprintf_r+0x1e6>
 800da20:	0800e8e9 	.word	0x0800e8e9
 800da24:	0800e8f3 	.word	0x0800e8f3
 800da28:	0800a089 	.word	0x0800a089
 800da2c:	0800d7df 	.word	0x0800d7df
 800da30:	0800e8ef 	.word	0x0800e8ef

0800da34 <__sflush_r>:
 800da34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da3c:	0716      	lsls	r6, r2, #28
 800da3e:	4605      	mov	r5, r0
 800da40:	460c      	mov	r4, r1
 800da42:	d454      	bmi.n	800daee <__sflush_r+0xba>
 800da44:	684b      	ldr	r3, [r1, #4]
 800da46:	2b00      	cmp	r3, #0
 800da48:	dc02      	bgt.n	800da50 <__sflush_r+0x1c>
 800da4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	dd48      	ble.n	800dae2 <__sflush_r+0xae>
 800da50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da52:	2e00      	cmp	r6, #0
 800da54:	d045      	beq.n	800dae2 <__sflush_r+0xae>
 800da56:	2300      	movs	r3, #0
 800da58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da5c:	682f      	ldr	r7, [r5, #0]
 800da5e:	6a21      	ldr	r1, [r4, #32]
 800da60:	602b      	str	r3, [r5, #0]
 800da62:	d030      	beq.n	800dac6 <__sflush_r+0x92>
 800da64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da66:	89a3      	ldrh	r3, [r4, #12]
 800da68:	0759      	lsls	r1, r3, #29
 800da6a:	d505      	bpl.n	800da78 <__sflush_r+0x44>
 800da6c:	6863      	ldr	r3, [r4, #4]
 800da6e:	1ad2      	subs	r2, r2, r3
 800da70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da72:	b10b      	cbz	r3, 800da78 <__sflush_r+0x44>
 800da74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da76:	1ad2      	subs	r2, r2, r3
 800da78:	2300      	movs	r3, #0
 800da7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da7c:	6a21      	ldr	r1, [r4, #32]
 800da7e:	4628      	mov	r0, r5
 800da80:	47b0      	blx	r6
 800da82:	1c43      	adds	r3, r0, #1
 800da84:	89a3      	ldrh	r3, [r4, #12]
 800da86:	d106      	bne.n	800da96 <__sflush_r+0x62>
 800da88:	6829      	ldr	r1, [r5, #0]
 800da8a:	291d      	cmp	r1, #29
 800da8c:	d82b      	bhi.n	800dae6 <__sflush_r+0xb2>
 800da8e:	4a2a      	ldr	r2, [pc, #168]	@ (800db38 <__sflush_r+0x104>)
 800da90:	410a      	asrs	r2, r1
 800da92:	07d6      	lsls	r6, r2, #31
 800da94:	d427      	bmi.n	800dae6 <__sflush_r+0xb2>
 800da96:	2200      	movs	r2, #0
 800da98:	6062      	str	r2, [r4, #4]
 800da9a:	04d9      	lsls	r1, r3, #19
 800da9c:	6922      	ldr	r2, [r4, #16]
 800da9e:	6022      	str	r2, [r4, #0]
 800daa0:	d504      	bpl.n	800daac <__sflush_r+0x78>
 800daa2:	1c42      	adds	r2, r0, #1
 800daa4:	d101      	bne.n	800daaa <__sflush_r+0x76>
 800daa6:	682b      	ldr	r3, [r5, #0]
 800daa8:	b903      	cbnz	r3, 800daac <__sflush_r+0x78>
 800daaa:	6560      	str	r0, [r4, #84]	@ 0x54
 800daac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800daae:	602f      	str	r7, [r5, #0]
 800dab0:	b1b9      	cbz	r1, 800dae2 <__sflush_r+0xae>
 800dab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dab6:	4299      	cmp	r1, r3
 800dab8:	d002      	beq.n	800dac0 <__sflush_r+0x8c>
 800daba:	4628      	mov	r0, r5
 800dabc:	f7fe f9f2 	bl	800bea4 <_free_r>
 800dac0:	2300      	movs	r3, #0
 800dac2:	6363      	str	r3, [r4, #52]	@ 0x34
 800dac4:	e00d      	b.n	800dae2 <__sflush_r+0xae>
 800dac6:	2301      	movs	r3, #1
 800dac8:	4628      	mov	r0, r5
 800daca:	47b0      	blx	r6
 800dacc:	4602      	mov	r2, r0
 800dace:	1c50      	adds	r0, r2, #1
 800dad0:	d1c9      	bne.n	800da66 <__sflush_r+0x32>
 800dad2:	682b      	ldr	r3, [r5, #0]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d0c6      	beq.n	800da66 <__sflush_r+0x32>
 800dad8:	2b1d      	cmp	r3, #29
 800dada:	d001      	beq.n	800dae0 <__sflush_r+0xac>
 800dadc:	2b16      	cmp	r3, #22
 800dade:	d11e      	bne.n	800db1e <__sflush_r+0xea>
 800dae0:	602f      	str	r7, [r5, #0]
 800dae2:	2000      	movs	r0, #0
 800dae4:	e022      	b.n	800db2c <__sflush_r+0xf8>
 800dae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daea:	b21b      	sxth	r3, r3
 800daec:	e01b      	b.n	800db26 <__sflush_r+0xf2>
 800daee:	690f      	ldr	r7, [r1, #16]
 800daf0:	2f00      	cmp	r7, #0
 800daf2:	d0f6      	beq.n	800dae2 <__sflush_r+0xae>
 800daf4:	0793      	lsls	r3, r2, #30
 800daf6:	680e      	ldr	r6, [r1, #0]
 800daf8:	bf08      	it	eq
 800dafa:	694b      	ldreq	r3, [r1, #20]
 800dafc:	600f      	str	r7, [r1, #0]
 800dafe:	bf18      	it	ne
 800db00:	2300      	movne	r3, #0
 800db02:	eba6 0807 	sub.w	r8, r6, r7
 800db06:	608b      	str	r3, [r1, #8]
 800db08:	f1b8 0f00 	cmp.w	r8, #0
 800db0c:	dde9      	ble.n	800dae2 <__sflush_r+0xae>
 800db0e:	6a21      	ldr	r1, [r4, #32]
 800db10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800db12:	4643      	mov	r3, r8
 800db14:	463a      	mov	r2, r7
 800db16:	4628      	mov	r0, r5
 800db18:	47b0      	blx	r6
 800db1a:	2800      	cmp	r0, #0
 800db1c:	dc08      	bgt.n	800db30 <__sflush_r+0xfc>
 800db1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db26:	81a3      	strh	r3, [r4, #12]
 800db28:	f04f 30ff 	mov.w	r0, #4294967295
 800db2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db30:	4407      	add	r7, r0
 800db32:	eba8 0800 	sub.w	r8, r8, r0
 800db36:	e7e7      	b.n	800db08 <__sflush_r+0xd4>
 800db38:	dfbffffe 	.word	0xdfbffffe

0800db3c <_fflush_r>:
 800db3c:	b538      	push	{r3, r4, r5, lr}
 800db3e:	690b      	ldr	r3, [r1, #16]
 800db40:	4605      	mov	r5, r0
 800db42:	460c      	mov	r4, r1
 800db44:	b913      	cbnz	r3, 800db4c <_fflush_r+0x10>
 800db46:	2500      	movs	r5, #0
 800db48:	4628      	mov	r0, r5
 800db4a:	bd38      	pop	{r3, r4, r5, pc}
 800db4c:	b118      	cbz	r0, 800db56 <_fflush_r+0x1a>
 800db4e:	6a03      	ldr	r3, [r0, #32]
 800db50:	b90b      	cbnz	r3, 800db56 <_fflush_r+0x1a>
 800db52:	f7fd f8d9 	bl	800ad08 <__sinit>
 800db56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d0f3      	beq.n	800db46 <_fflush_r+0xa>
 800db5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db60:	07d0      	lsls	r0, r2, #31
 800db62:	d404      	bmi.n	800db6e <_fflush_r+0x32>
 800db64:	0599      	lsls	r1, r3, #22
 800db66:	d402      	bmi.n	800db6e <_fflush_r+0x32>
 800db68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db6a:	f7fd fba4 	bl	800b2b6 <__retarget_lock_acquire_recursive>
 800db6e:	4628      	mov	r0, r5
 800db70:	4621      	mov	r1, r4
 800db72:	f7ff ff5f 	bl	800da34 <__sflush_r>
 800db76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db78:	07da      	lsls	r2, r3, #31
 800db7a:	4605      	mov	r5, r0
 800db7c:	d4e4      	bmi.n	800db48 <_fflush_r+0xc>
 800db7e:	89a3      	ldrh	r3, [r4, #12]
 800db80:	059b      	lsls	r3, r3, #22
 800db82:	d4e1      	bmi.n	800db48 <_fflush_r+0xc>
 800db84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db86:	f7fd fb97 	bl	800b2b8 <__retarget_lock_release_recursive>
 800db8a:	e7dd      	b.n	800db48 <_fflush_r+0xc>

0800db8c <__swhatbuf_r>:
 800db8c:	b570      	push	{r4, r5, r6, lr}
 800db8e:	460c      	mov	r4, r1
 800db90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db94:	2900      	cmp	r1, #0
 800db96:	b096      	sub	sp, #88	@ 0x58
 800db98:	4615      	mov	r5, r2
 800db9a:	461e      	mov	r6, r3
 800db9c:	da0d      	bge.n	800dbba <__swhatbuf_r+0x2e>
 800db9e:	89a3      	ldrh	r3, [r4, #12]
 800dba0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dba4:	f04f 0100 	mov.w	r1, #0
 800dba8:	bf14      	ite	ne
 800dbaa:	2340      	movne	r3, #64	@ 0x40
 800dbac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dbb0:	2000      	movs	r0, #0
 800dbb2:	6031      	str	r1, [r6, #0]
 800dbb4:	602b      	str	r3, [r5, #0]
 800dbb6:	b016      	add	sp, #88	@ 0x58
 800dbb8:	bd70      	pop	{r4, r5, r6, pc}
 800dbba:	466a      	mov	r2, sp
 800dbbc:	f000 f874 	bl	800dca8 <_fstat_r>
 800dbc0:	2800      	cmp	r0, #0
 800dbc2:	dbec      	blt.n	800db9e <__swhatbuf_r+0x12>
 800dbc4:	9901      	ldr	r1, [sp, #4]
 800dbc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dbca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dbce:	4259      	negs	r1, r3
 800dbd0:	4159      	adcs	r1, r3
 800dbd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dbd6:	e7eb      	b.n	800dbb0 <__swhatbuf_r+0x24>

0800dbd8 <__smakebuf_r>:
 800dbd8:	898b      	ldrh	r3, [r1, #12]
 800dbda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbdc:	079d      	lsls	r5, r3, #30
 800dbde:	4606      	mov	r6, r0
 800dbe0:	460c      	mov	r4, r1
 800dbe2:	d507      	bpl.n	800dbf4 <__smakebuf_r+0x1c>
 800dbe4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dbe8:	6023      	str	r3, [r4, #0]
 800dbea:	6123      	str	r3, [r4, #16]
 800dbec:	2301      	movs	r3, #1
 800dbee:	6163      	str	r3, [r4, #20]
 800dbf0:	b003      	add	sp, #12
 800dbf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbf4:	ab01      	add	r3, sp, #4
 800dbf6:	466a      	mov	r2, sp
 800dbf8:	f7ff ffc8 	bl	800db8c <__swhatbuf_r>
 800dbfc:	9f00      	ldr	r7, [sp, #0]
 800dbfe:	4605      	mov	r5, r0
 800dc00:	4639      	mov	r1, r7
 800dc02:	4630      	mov	r0, r6
 800dc04:	f7fc f924 	bl	8009e50 <_malloc_r>
 800dc08:	b948      	cbnz	r0, 800dc1e <__smakebuf_r+0x46>
 800dc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc0e:	059a      	lsls	r2, r3, #22
 800dc10:	d4ee      	bmi.n	800dbf0 <__smakebuf_r+0x18>
 800dc12:	f023 0303 	bic.w	r3, r3, #3
 800dc16:	f043 0302 	orr.w	r3, r3, #2
 800dc1a:	81a3      	strh	r3, [r4, #12]
 800dc1c:	e7e2      	b.n	800dbe4 <__smakebuf_r+0xc>
 800dc1e:	89a3      	ldrh	r3, [r4, #12]
 800dc20:	6020      	str	r0, [r4, #0]
 800dc22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc26:	81a3      	strh	r3, [r4, #12]
 800dc28:	9b01      	ldr	r3, [sp, #4]
 800dc2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dc2e:	b15b      	cbz	r3, 800dc48 <__smakebuf_r+0x70>
 800dc30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc34:	4630      	mov	r0, r6
 800dc36:	f000 f849 	bl	800dccc <_isatty_r>
 800dc3a:	b128      	cbz	r0, 800dc48 <__smakebuf_r+0x70>
 800dc3c:	89a3      	ldrh	r3, [r4, #12]
 800dc3e:	f023 0303 	bic.w	r3, r3, #3
 800dc42:	f043 0301 	orr.w	r3, r3, #1
 800dc46:	81a3      	strh	r3, [r4, #12]
 800dc48:	89a3      	ldrh	r3, [r4, #12]
 800dc4a:	431d      	orrs	r5, r3
 800dc4c:	81a5      	strh	r5, [r4, #12]
 800dc4e:	e7cf      	b.n	800dbf0 <__smakebuf_r+0x18>

0800dc50 <memmove>:
 800dc50:	4288      	cmp	r0, r1
 800dc52:	b510      	push	{r4, lr}
 800dc54:	eb01 0402 	add.w	r4, r1, r2
 800dc58:	d902      	bls.n	800dc60 <memmove+0x10>
 800dc5a:	4284      	cmp	r4, r0
 800dc5c:	4623      	mov	r3, r4
 800dc5e:	d807      	bhi.n	800dc70 <memmove+0x20>
 800dc60:	1e43      	subs	r3, r0, #1
 800dc62:	42a1      	cmp	r1, r4
 800dc64:	d008      	beq.n	800dc78 <memmove+0x28>
 800dc66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc6e:	e7f8      	b.n	800dc62 <memmove+0x12>
 800dc70:	4402      	add	r2, r0
 800dc72:	4601      	mov	r1, r0
 800dc74:	428a      	cmp	r2, r1
 800dc76:	d100      	bne.n	800dc7a <memmove+0x2a>
 800dc78:	bd10      	pop	{r4, pc}
 800dc7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc82:	e7f7      	b.n	800dc74 <memmove+0x24>

0800dc84 <strncmp>:
 800dc84:	b510      	push	{r4, lr}
 800dc86:	b16a      	cbz	r2, 800dca4 <strncmp+0x20>
 800dc88:	3901      	subs	r1, #1
 800dc8a:	1884      	adds	r4, r0, r2
 800dc8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc90:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d103      	bne.n	800dca0 <strncmp+0x1c>
 800dc98:	42a0      	cmp	r0, r4
 800dc9a:	d001      	beq.n	800dca0 <strncmp+0x1c>
 800dc9c:	2a00      	cmp	r2, #0
 800dc9e:	d1f5      	bne.n	800dc8c <strncmp+0x8>
 800dca0:	1ad0      	subs	r0, r2, r3
 800dca2:	bd10      	pop	{r4, pc}
 800dca4:	4610      	mov	r0, r2
 800dca6:	e7fc      	b.n	800dca2 <strncmp+0x1e>

0800dca8 <_fstat_r>:
 800dca8:	b538      	push	{r3, r4, r5, lr}
 800dcaa:	4d07      	ldr	r5, [pc, #28]	@ (800dcc8 <_fstat_r+0x20>)
 800dcac:	2300      	movs	r3, #0
 800dcae:	4604      	mov	r4, r0
 800dcb0:	4608      	mov	r0, r1
 800dcb2:	4611      	mov	r1, r2
 800dcb4:	602b      	str	r3, [r5, #0]
 800dcb6:	f7f3 f9d5 	bl	8001064 <_fstat>
 800dcba:	1c43      	adds	r3, r0, #1
 800dcbc:	d102      	bne.n	800dcc4 <_fstat_r+0x1c>
 800dcbe:	682b      	ldr	r3, [r5, #0]
 800dcc0:	b103      	cbz	r3, 800dcc4 <_fstat_r+0x1c>
 800dcc2:	6023      	str	r3, [r4, #0]
 800dcc4:	bd38      	pop	{r3, r4, r5, pc}
 800dcc6:	bf00      	nop
 800dcc8:	24004e74 	.word	0x24004e74

0800dccc <_isatty_r>:
 800dccc:	b538      	push	{r3, r4, r5, lr}
 800dcce:	4d06      	ldr	r5, [pc, #24]	@ (800dce8 <_isatty_r+0x1c>)
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	4604      	mov	r4, r0
 800dcd4:	4608      	mov	r0, r1
 800dcd6:	602b      	str	r3, [r5, #0]
 800dcd8:	f7f3 f9d4 	bl	8001084 <_isatty>
 800dcdc:	1c43      	adds	r3, r0, #1
 800dcde:	d102      	bne.n	800dce6 <_isatty_r+0x1a>
 800dce0:	682b      	ldr	r3, [r5, #0]
 800dce2:	b103      	cbz	r3, 800dce6 <_isatty_r+0x1a>
 800dce4:	6023      	str	r3, [r4, #0]
 800dce6:	bd38      	pop	{r3, r4, r5, pc}
 800dce8:	24004e74 	.word	0x24004e74
 800dcec:	00000000 	.word	0x00000000

0800dcf0 <nan>:
 800dcf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dcf8 <nan+0x8>
 800dcf4:	4770      	bx	lr
 800dcf6:	bf00      	nop
 800dcf8:	00000000 	.word	0x00000000
 800dcfc:	7ff80000 	.word	0x7ff80000

0800dd00 <_calloc_r>:
 800dd00:	b570      	push	{r4, r5, r6, lr}
 800dd02:	fba1 5402 	umull	r5, r4, r1, r2
 800dd06:	b93c      	cbnz	r4, 800dd18 <_calloc_r+0x18>
 800dd08:	4629      	mov	r1, r5
 800dd0a:	f7fc f8a1 	bl	8009e50 <_malloc_r>
 800dd0e:	4606      	mov	r6, r0
 800dd10:	b928      	cbnz	r0, 800dd1e <_calloc_r+0x1e>
 800dd12:	2600      	movs	r6, #0
 800dd14:	4630      	mov	r0, r6
 800dd16:	bd70      	pop	{r4, r5, r6, pc}
 800dd18:	220c      	movs	r2, #12
 800dd1a:	6002      	str	r2, [r0, #0]
 800dd1c:	e7f9      	b.n	800dd12 <_calloc_r+0x12>
 800dd1e:	462a      	mov	r2, r5
 800dd20:	4621      	mov	r1, r4
 800dd22:	f7fd f9a1 	bl	800b068 <memset>
 800dd26:	e7f5      	b.n	800dd14 <_calloc_r+0x14>

0800dd28 <rshift>:
 800dd28:	6903      	ldr	r3, [r0, #16]
 800dd2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dd2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd32:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dd36:	f100 0414 	add.w	r4, r0, #20
 800dd3a:	dd45      	ble.n	800ddc8 <rshift+0xa0>
 800dd3c:	f011 011f 	ands.w	r1, r1, #31
 800dd40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dd44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dd48:	d10c      	bne.n	800dd64 <rshift+0x3c>
 800dd4a:	f100 0710 	add.w	r7, r0, #16
 800dd4e:	4629      	mov	r1, r5
 800dd50:	42b1      	cmp	r1, r6
 800dd52:	d334      	bcc.n	800ddbe <rshift+0x96>
 800dd54:	1a9b      	subs	r3, r3, r2
 800dd56:	009b      	lsls	r3, r3, #2
 800dd58:	1eea      	subs	r2, r5, #3
 800dd5a:	4296      	cmp	r6, r2
 800dd5c:	bf38      	it	cc
 800dd5e:	2300      	movcc	r3, #0
 800dd60:	4423      	add	r3, r4
 800dd62:	e015      	b.n	800dd90 <rshift+0x68>
 800dd64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd68:	f1c1 0820 	rsb	r8, r1, #32
 800dd6c:	40cf      	lsrs	r7, r1
 800dd6e:	f105 0e04 	add.w	lr, r5, #4
 800dd72:	46a1      	mov	r9, r4
 800dd74:	4576      	cmp	r6, lr
 800dd76:	46f4      	mov	ip, lr
 800dd78:	d815      	bhi.n	800dda6 <rshift+0x7e>
 800dd7a:	1a9a      	subs	r2, r3, r2
 800dd7c:	0092      	lsls	r2, r2, #2
 800dd7e:	3a04      	subs	r2, #4
 800dd80:	3501      	adds	r5, #1
 800dd82:	42ae      	cmp	r6, r5
 800dd84:	bf38      	it	cc
 800dd86:	2200      	movcc	r2, #0
 800dd88:	18a3      	adds	r3, r4, r2
 800dd8a:	50a7      	str	r7, [r4, r2]
 800dd8c:	b107      	cbz	r7, 800dd90 <rshift+0x68>
 800dd8e:	3304      	adds	r3, #4
 800dd90:	1b1a      	subs	r2, r3, r4
 800dd92:	42a3      	cmp	r3, r4
 800dd94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dd98:	bf08      	it	eq
 800dd9a:	2300      	moveq	r3, #0
 800dd9c:	6102      	str	r2, [r0, #16]
 800dd9e:	bf08      	it	eq
 800dda0:	6143      	streq	r3, [r0, #20]
 800dda2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dda6:	f8dc c000 	ldr.w	ip, [ip]
 800ddaa:	fa0c fc08 	lsl.w	ip, ip, r8
 800ddae:	ea4c 0707 	orr.w	r7, ip, r7
 800ddb2:	f849 7b04 	str.w	r7, [r9], #4
 800ddb6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ddba:	40cf      	lsrs	r7, r1
 800ddbc:	e7da      	b.n	800dd74 <rshift+0x4c>
 800ddbe:	f851 cb04 	ldr.w	ip, [r1], #4
 800ddc2:	f847 cf04 	str.w	ip, [r7, #4]!
 800ddc6:	e7c3      	b.n	800dd50 <rshift+0x28>
 800ddc8:	4623      	mov	r3, r4
 800ddca:	e7e1      	b.n	800dd90 <rshift+0x68>

0800ddcc <__hexdig_fun>:
 800ddcc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ddd0:	2b09      	cmp	r3, #9
 800ddd2:	d802      	bhi.n	800ddda <__hexdig_fun+0xe>
 800ddd4:	3820      	subs	r0, #32
 800ddd6:	b2c0      	uxtb	r0, r0
 800ddd8:	4770      	bx	lr
 800ddda:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ddde:	2b05      	cmp	r3, #5
 800dde0:	d801      	bhi.n	800dde6 <__hexdig_fun+0x1a>
 800dde2:	3847      	subs	r0, #71	@ 0x47
 800dde4:	e7f7      	b.n	800ddd6 <__hexdig_fun+0xa>
 800dde6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ddea:	2b05      	cmp	r3, #5
 800ddec:	d801      	bhi.n	800ddf2 <__hexdig_fun+0x26>
 800ddee:	3827      	subs	r0, #39	@ 0x27
 800ddf0:	e7f1      	b.n	800ddd6 <__hexdig_fun+0xa>
 800ddf2:	2000      	movs	r0, #0
 800ddf4:	4770      	bx	lr
	...

0800ddf8 <__gethex>:
 800ddf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddfc:	b085      	sub	sp, #20
 800ddfe:	468a      	mov	sl, r1
 800de00:	9302      	str	r3, [sp, #8]
 800de02:	680b      	ldr	r3, [r1, #0]
 800de04:	9001      	str	r0, [sp, #4]
 800de06:	4690      	mov	r8, r2
 800de08:	1c9c      	adds	r4, r3, #2
 800de0a:	46a1      	mov	r9, r4
 800de0c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800de10:	2830      	cmp	r0, #48	@ 0x30
 800de12:	d0fa      	beq.n	800de0a <__gethex+0x12>
 800de14:	eba9 0303 	sub.w	r3, r9, r3
 800de18:	f1a3 0b02 	sub.w	fp, r3, #2
 800de1c:	f7ff ffd6 	bl	800ddcc <__hexdig_fun>
 800de20:	4605      	mov	r5, r0
 800de22:	2800      	cmp	r0, #0
 800de24:	d168      	bne.n	800def8 <__gethex+0x100>
 800de26:	49a0      	ldr	r1, [pc, #640]	@ (800e0a8 <__gethex+0x2b0>)
 800de28:	2201      	movs	r2, #1
 800de2a:	4648      	mov	r0, r9
 800de2c:	f7ff ff2a 	bl	800dc84 <strncmp>
 800de30:	4607      	mov	r7, r0
 800de32:	2800      	cmp	r0, #0
 800de34:	d167      	bne.n	800df06 <__gethex+0x10e>
 800de36:	f899 0001 	ldrb.w	r0, [r9, #1]
 800de3a:	4626      	mov	r6, r4
 800de3c:	f7ff ffc6 	bl	800ddcc <__hexdig_fun>
 800de40:	2800      	cmp	r0, #0
 800de42:	d062      	beq.n	800df0a <__gethex+0x112>
 800de44:	4623      	mov	r3, r4
 800de46:	7818      	ldrb	r0, [r3, #0]
 800de48:	2830      	cmp	r0, #48	@ 0x30
 800de4a:	4699      	mov	r9, r3
 800de4c:	f103 0301 	add.w	r3, r3, #1
 800de50:	d0f9      	beq.n	800de46 <__gethex+0x4e>
 800de52:	f7ff ffbb 	bl	800ddcc <__hexdig_fun>
 800de56:	fab0 f580 	clz	r5, r0
 800de5a:	096d      	lsrs	r5, r5, #5
 800de5c:	f04f 0b01 	mov.w	fp, #1
 800de60:	464a      	mov	r2, r9
 800de62:	4616      	mov	r6, r2
 800de64:	3201      	adds	r2, #1
 800de66:	7830      	ldrb	r0, [r6, #0]
 800de68:	f7ff ffb0 	bl	800ddcc <__hexdig_fun>
 800de6c:	2800      	cmp	r0, #0
 800de6e:	d1f8      	bne.n	800de62 <__gethex+0x6a>
 800de70:	498d      	ldr	r1, [pc, #564]	@ (800e0a8 <__gethex+0x2b0>)
 800de72:	2201      	movs	r2, #1
 800de74:	4630      	mov	r0, r6
 800de76:	f7ff ff05 	bl	800dc84 <strncmp>
 800de7a:	2800      	cmp	r0, #0
 800de7c:	d13f      	bne.n	800defe <__gethex+0x106>
 800de7e:	b944      	cbnz	r4, 800de92 <__gethex+0x9a>
 800de80:	1c74      	adds	r4, r6, #1
 800de82:	4622      	mov	r2, r4
 800de84:	4616      	mov	r6, r2
 800de86:	3201      	adds	r2, #1
 800de88:	7830      	ldrb	r0, [r6, #0]
 800de8a:	f7ff ff9f 	bl	800ddcc <__hexdig_fun>
 800de8e:	2800      	cmp	r0, #0
 800de90:	d1f8      	bne.n	800de84 <__gethex+0x8c>
 800de92:	1ba4      	subs	r4, r4, r6
 800de94:	00a7      	lsls	r7, r4, #2
 800de96:	7833      	ldrb	r3, [r6, #0]
 800de98:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800de9c:	2b50      	cmp	r3, #80	@ 0x50
 800de9e:	d13e      	bne.n	800df1e <__gethex+0x126>
 800dea0:	7873      	ldrb	r3, [r6, #1]
 800dea2:	2b2b      	cmp	r3, #43	@ 0x2b
 800dea4:	d033      	beq.n	800df0e <__gethex+0x116>
 800dea6:	2b2d      	cmp	r3, #45	@ 0x2d
 800dea8:	d034      	beq.n	800df14 <__gethex+0x11c>
 800deaa:	1c71      	adds	r1, r6, #1
 800deac:	2400      	movs	r4, #0
 800deae:	7808      	ldrb	r0, [r1, #0]
 800deb0:	f7ff ff8c 	bl	800ddcc <__hexdig_fun>
 800deb4:	1e43      	subs	r3, r0, #1
 800deb6:	b2db      	uxtb	r3, r3
 800deb8:	2b18      	cmp	r3, #24
 800deba:	d830      	bhi.n	800df1e <__gethex+0x126>
 800debc:	f1a0 0210 	sub.w	r2, r0, #16
 800dec0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dec4:	f7ff ff82 	bl	800ddcc <__hexdig_fun>
 800dec8:	f100 3cff 	add.w	ip, r0, #4294967295
 800decc:	fa5f fc8c 	uxtb.w	ip, ip
 800ded0:	f1bc 0f18 	cmp.w	ip, #24
 800ded4:	f04f 030a 	mov.w	r3, #10
 800ded8:	d91e      	bls.n	800df18 <__gethex+0x120>
 800deda:	b104      	cbz	r4, 800dede <__gethex+0xe6>
 800dedc:	4252      	negs	r2, r2
 800dede:	4417      	add	r7, r2
 800dee0:	f8ca 1000 	str.w	r1, [sl]
 800dee4:	b1ed      	cbz	r5, 800df22 <__gethex+0x12a>
 800dee6:	f1bb 0f00 	cmp.w	fp, #0
 800deea:	bf0c      	ite	eq
 800deec:	2506      	moveq	r5, #6
 800deee:	2500      	movne	r5, #0
 800def0:	4628      	mov	r0, r5
 800def2:	b005      	add	sp, #20
 800def4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800def8:	2500      	movs	r5, #0
 800defa:	462c      	mov	r4, r5
 800defc:	e7b0      	b.n	800de60 <__gethex+0x68>
 800defe:	2c00      	cmp	r4, #0
 800df00:	d1c7      	bne.n	800de92 <__gethex+0x9a>
 800df02:	4627      	mov	r7, r4
 800df04:	e7c7      	b.n	800de96 <__gethex+0x9e>
 800df06:	464e      	mov	r6, r9
 800df08:	462f      	mov	r7, r5
 800df0a:	2501      	movs	r5, #1
 800df0c:	e7c3      	b.n	800de96 <__gethex+0x9e>
 800df0e:	2400      	movs	r4, #0
 800df10:	1cb1      	adds	r1, r6, #2
 800df12:	e7cc      	b.n	800deae <__gethex+0xb6>
 800df14:	2401      	movs	r4, #1
 800df16:	e7fb      	b.n	800df10 <__gethex+0x118>
 800df18:	fb03 0002 	mla	r0, r3, r2, r0
 800df1c:	e7ce      	b.n	800debc <__gethex+0xc4>
 800df1e:	4631      	mov	r1, r6
 800df20:	e7de      	b.n	800dee0 <__gethex+0xe8>
 800df22:	eba6 0309 	sub.w	r3, r6, r9
 800df26:	3b01      	subs	r3, #1
 800df28:	4629      	mov	r1, r5
 800df2a:	2b07      	cmp	r3, #7
 800df2c:	dc0a      	bgt.n	800df44 <__gethex+0x14c>
 800df2e:	9801      	ldr	r0, [sp, #4]
 800df30:	f7fe f802 	bl	800bf38 <_Balloc>
 800df34:	4604      	mov	r4, r0
 800df36:	b940      	cbnz	r0, 800df4a <__gethex+0x152>
 800df38:	4b5c      	ldr	r3, [pc, #368]	@ (800e0ac <__gethex+0x2b4>)
 800df3a:	4602      	mov	r2, r0
 800df3c:	21e4      	movs	r1, #228	@ 0xe4
 800df3e:	485c      	ldr	r0, [pc, #368]	@ (800e0b0 <__gethex+0x2b8>)
 800df40:	f7fb ff3e 	bl	8009dc0 <__assert_func>
 800df44:	3101      	adds	r1, #1
 800df46:	105b      	asrs	r3, r3, #1
 800df48:	e7ef      	b.n	800df2a <__gethex+0x132>
 800df4a:	f100 0a14 	add.w	sl, r0, #20
 800df4e:	2300      	movs	r3, #0
 800df50:	4655      	mov	r5, sl
 800df52:	469b      	mov	fp, r3
 800df54:	45b1      	cmp	r9, r6
 800df56:	d337      	bcc.n	800dfc8 <__gethex+0x1d0>
 800df58:	f845 bb04 	str.w	fp, [r5], #4
 800df5c:	eba5 050a 	sub.w	r5, r5, sl
 800df60:	10ad      	asrs	r5, r5, #2
 800df62:	6125      	str	r5, [r4, #16]
 800df64:	4658      	mov	r0, fp
 800df66:	f7fe f8d9 	bl	800c11c <__hi0bits>
 800df6a:	016d      	lsls	r5, r5, #5
 800df6c:	f8d8 6000 	ldr.w	r6, [r8]
 800df70:	1a2d      	subs	r5, r5, r0
 800df72:	42b5      	cmp	r5, r6
 800df74:	dd54      	ble.n	800e020 <__gethex+0x228>
 800df76:	1bad      	subs	r5, r5, r6
 800df78:	4629      	mov	r1, r5
 800df7a:	4620      	mov	r0, r4
 800df7c:	f7fe fc6a 	bl	800c854 <__any_on>
 800df80:	4681      	mov	r9, r0
 800df82:	b178      	cbz	r0, 800dfa4 <__gethex+0x1ac>
 800df84:	1e6b      	subs	r3, r5, #1
 800df86:	1159      	asrs	r1, r3, #5
 800df88:	f003 021f 	and.w	r2, r3, #31
 800df8c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800df90:	f04f 0901 	mov.w	r9, #1
 800df94:	fa09 f202 	lsl.w	r2, r9, r2
 800df98:	420a      	tst	r2, r1
 800df9a:	d003      	beq.n	800dfa4 <__gethex+0x1ac>
 800df9c:	454b      	cmp	r3, r9
 800df9e:	dc36      	bgt.n	800e00e <__gethex+0x216>
 800dfa0:	f04f 0902 	mov.w	r9, #2
 800dfa4:	4629      	mov	r1, r5
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	f7ff febe 	bl	800dd28 <rshift>
 800dfac:	442f      	add	r7, r5
 800dfae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dfb2:	42bb      	cmp	r3, r7
 800dfb4:	da42      	bge.n	800e03c <__gethex+0x244>
 800dfb6:	9801      	ldr	r0, [sp, #4]
 800dfb8:	4621      	mov	r1, r4
 800dfba:	f7fd fffd 	bl	800bfb8 <_Bfree>
 800dfbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	6013      	str	r3, [r2, #0]
 800dfc4:	25a3      	movs	r5, #163	@ 0xa3
 800dfc6:	e793      	b.n	800def0 <__gethex+0xf8>
 800dfc8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dfcc:	2a2e      	cmp	r2, #46	@ 0x2e
 800dfce:	d012      	beq.n	800dff6 <__gethex+0x1fe>
 800dfd0:	2b20      	cmp	r3, #32
 800dfd2:	d104      	bne.n	800dfde <__gethex+0x1e6>
 800dfd4:	f845 bb04 	str.w	fp, [r5], #4
 800dfd8:	f04f 0b00 	mov.w	fp, #0
 800dfdc:	465b      	mov	r3, fp
 800dfde:	7830      	ldrb	r0, [r6, #0]
 800dfe0:	9303      	str	r3, [sp, #12]
 800dfe2:	f7ff fef3 	bl	800ddcc <__hexdig_fun>
 800dfe6:	9b03      	ldr	r3, [sp, #12]
 800dfe8:	f000 000f 	and.w	r0, r0, #15
 800dfec:	4098      	lsls	r0, r3
 800dfee:	ea4b 0b00 	orr.w	fp, fp, r0
 800dff2:	3304      	adds	r3, #4
 800dff4:	e7ae      	b.n	800df54 <__gethex+0x15c>
 800dff6:	45b1      	cmp	r9, r6
 800dff8:	d8ea      	bhi.n	800dfd0 <__gethex+0x1d8>
 800dffa:	492b      	ldr	r1, [pc, #172]	@ (800e0a8 <__gethex+0x2b0>)
 800dffc:	9303      	str	r3, [sp, #12]
 800dffe:	2201      	movs	r2, #1
 800e000:	4630      	mov	r0, r6
 800e002:	f7ff fe3f 	bl	800dc84 <strncmp>
 800e006:	9b03      	ldr	r3, [sp, #12]
 800e008:	2800      	cmp	r0, #0
 800e00a:	d1e1      	bne.n	800dfd0 <__gethex+0x1d8>
 800e00c:	e7a2      	b.n	800df54 <__gethex+0x15c>
 800e00e:	1ea9      	subs	r1, r5, #2
 800e010:	4620      	mov	r0, r4
 800e012:	f7fe fc1f 	bl	800c854 <__any_on>
 800e016:	2800      	cmp	r0, #0
 800e018:	d0c2      	beq.n	800dfa0 <__gethex+0x1a8>
 800e01a:	f04f 0903 	mov.w	r9, #3
 800e01e:	e7c1      	b.n	800dfa4 <__gethex+0x1ac>
 800e020:	da09      	bge.n	800e036 <__gethex+0x23e>
 800e022:	1b75      	subs	r5, r6, r5
 800e024:	4621      	mov	r1, r4
 800e026:	9801      	ldr	r0, [sp, #4]
 800e028:	462a      	mov	r2, r5
 800e02a:	f7fe f9dd 	bl	800c3e8 <__lshift>
 800e02e:	1b7f      	subs	r7, r7, r5
 800e030:	4604      	mov	r4, r0
 800e032:	f100 0a14 	add.w	sl, r0, #20
 800e036:	f04f 0900 	mov.w	r9, #0
 800e03a:	e7b8      	b.n	800dfae <__gethex+0x1b6>
 800e03c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e040:	42bd      	cmp	r5, r7
 800e042:	dd6f      	ble.n	800e124 <__gethex+0x32c>
 800e044:	1bed      	subs	r5, r5, r7
 800e046:	42ae      	cmp	r6, r5
 800e048:	dc34      	bgt.n	800e0b4 <__gethex+0x2bc>
 800e04a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e04e:	2b02      	cmp	r3, #2
 800e050:	d022      	beq.n	800e098 <__gethex+0x2a0>
 800e052:	2b03      	cmp	r3, #3
 800e054:	d024      	beq.n	800e0a0 <__gethex+0x2a8>
 800e056:	2b01      	cmp	r3, #1
 800e058:	d115      	bne.n	800e086 <__gethex+0x28e>
 800e05a:	42ae      	cmp	r6, r5
 800e05c:	d113      	bne.n	800e086 <__gethex+0x28e>
 800e05e:	2e01      	cmp	r6, #1
 800e060:	d10b      	bne.n	800e07a <__gethex+0x282>
 800e062:	9a02      	ldr	r2, [sp, #8]
 800e064:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e068:	6013      	str	r3, [r2, #0]
 800e06a:	2301      	movs	r3, #1
 800e06c:	6123      	str	r3, [r4, #16]
 800e06e:	f8ca 3000 	str.w	r3, [sl]
 800e072:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e074:	2562      	movs	r5, #98	@ 0x62
 800e076:	601c      	str	r4, [r3, #0]
 800e078:	e73a      	b.n	800def0 <__gethex+0xf8>
 800e07a:	1e71      	subs	r1, r6, #1
 800e07c:	4620      	mov	r0, r4
 800e07e:	f7fe fbe9 	bl	800c854 <__any_on>
 800e082:	2800      	cmp	r0, #0
 800e084:	d1ed      	bne.n	800e062 <__gethex+0x26a>
 800e086:	9801      	ldr	r0, [sp, #4]
 800e088:	4621      	mov	r1, r4
 800e08a:	f7fd ff95 	bl	800bfb8 <_Bfree>
 800e08e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e090:	2300      	movs	r3, #0
 800e092:	6013      	str	r3, [r2, #0]
 800e094:	2550      	movs	r5, #80	@ 0x50
 800e096:	e72b      	b.n	800def0 <__gethex+0xf8>
 800e098:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d1f3      	bne.n	800e086 <__gethex+0x28e>
 800e09e:	e7e0      	b.n	800e062 <__gethex+0x26a>
 800e0a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d1dd      	bne.n	800e062 <__gethex+0x26a>
 800e0a6:	e7ee      	b.n	800e086 <__gethex+0x28e>
 800e0a8:	0800e790 	.word	0x0800e790
 800e0ac:	0800e625 	.word	0x0800e625
 800e0b0:	0800e902 	.word	0x0800e902
 800e0b4:	1e6f      	subs	r7, r5, #1
 800e0b6:	f1b9 0f00 	cmp.w	r9, #0
 800e0ba:	d130      	bne.n	800e11e <__gethex+0x326>
 800e0bc:	b127      	cbz	r7, 800e0c8 <__gethex+0x2d0>
 800e0be:	4639      	mov	r1, r7
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	f7fe fbc7 	bl	800c854 <__any_on>
 800e0c6:	4681      	mov	r9, r0
 800e0c8:	117a      	asrs	r2, r7, #5
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e0d0:	f007 071f 	and.w	r7, r7, #31
 800e0d4:	40bb      	lsls	r3, r7
 800e0d6:	4213      	tst	r3, r2
 800e0d8:	4629      	mov	r1, r5
 800e0da:	4620      	mov	r0, r4
 800e0dc:	bf18      	it	ne
 800e0de:	f049 0902 	orrne.w	r9, r9, #2
 800e0e2:	f7ff fe21 	bl	800dd28 <rshift>
 800e0e6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e0ea:	1b76      	subs	r6, r6, r5
 800e0ec:	2502      	movs	r5, #2
 800e0ee:	f1b9 0f00 	cmp.w	r9, #0
 800e0f2:	d047      	beq.n	800e184 <__gethex+0x38c>
 800e0f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0f8:	2b02      	cmp	r3, #2
 800e0fa:	d015      	beq.n	800e128 <__gethex+0x330>
 800e0fc:	2b03      	cmp	r3, #3
 800e0fe:	d017      	beq.n	800e130 <__gethex+0x338>
 800e100:	2b01      	cmp	r3, #1
 800e102:	d109      	bne.n	800e118 <__gethex+0x320>
 800e104:	f019 0f02 	tst.w	r9, #2
 800e108:	d006      	beq.n	800e118 <__gethex+0x320>
 800e10a:	f8da 3000 	ldr.w	r3, [sl]
 800e10e:	ea49 0903 	orr.w	r9, r9, r3
 800e112:	f019 0f01 	tst.w	r9, #1
 800e116:	d10e      	bne.n	800e136 <__gethex+0x33e>
 800e118:	f045 0510 	orr.w	r5, r5, #16
 800e11c:	e032      	b.n	800e184 <__gethex+0x38c>
 800e11e:	f04f 0901 	mov.w	r9, #1
 800e122:	e7d1      	b.n	800e0c8 <__gethex+0x2d0>
 800e124:	2501      	movs	r5, #1
 800e126:	e7e2      	b.n	800e0ee <__gethex+0x2f6>
 800e128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e12a:	f1c3 0301 	rsb	r3, r3, #1
 800e12e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e132:	2b00      	cmp	r3, #0
 800e134:	d0f0      	beq.n	800e118 <__gethex+0x320>
 800e136:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e13a:	f104 0314 	add.w	r3, r4, #20
 800e13e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e142:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e146:	f04f 0c00 	mov.w	ip, #0
 800e14a:	4618      	mov	r0, r3
 800e14c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e150:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e154:	d01b      	beq.n	800e18e <__gethex+0x396>
 800e156:	3201      	adds	r2, #1
 800e158:	6002      	str	r2, [r0, #0]
 800e15a:	2d02      	cmp	r5, #2
 800e15c:	f104 0314 	add.w	r3, r4, #20
 800e160:	d13c      	bne.n	800e1dc <__gethex+0x3e4>
 800e162:	f8d8 2000 	ldr.w	r2, [r8]
 800e166:	3a01      	subs	r2, #1
 800e168:	42b2      	cmp	r2, r6
 800e16a:	d109      	bne.n	800e180 <__gethex+0x388>
 800e16c:	1171      	asrs	r1, r6, #5
 800e16e:	2201      	movs	r2, #1
 800e170:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e174:	f006 061f 	and.w	r6, r6, #31
 800e178:	fa02 f606 	lsl.w	r6, r2, r6
 800e17c:	421e      	tst	r6, r3
 800e17e:	d13a      	bne.n	800e1f6 <__gethex+0x3fe>
 800e180:	f045 0520 	orr.w	r5, r5, #32
 800e184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e186:	601c      	str	r4, [r3, #0]
 800e188:	9b02      	ldr	r3, [sp, #8]
 800e18a:	601f      	str	r7, [r3, #0]
 800e18c:	e6b0      	b.n	800def0 <__gethex+0xf8>
 800e18e:	4299      	cmp	r1, r3
 800e190:	f843 cc04 	str.w	ip, [r3, #-4]
 800e194:	d8d9      	bhi.n	800e14a <__gethex+0x352>
 800e196:	68a3      	ldr	r3, [r4, #8]
 800e198:	459b      	cmp	fp, r3
 800e19a:	db17      	blt.n	800e1cc <__gethex+0x3d4>
 800e19c:	6861      	ldr	r1, [r4, #4]
 800e19e:	9801      	ldr	r0, [sp, #4]
 800e1a0:	3101      	adds	r1, #1
 800e1a2:	f7fd fec9 	bl	800bf38 <_Balloc>
 800e1a6:	4681      	mov	r9, r0
 800e1a8:	b918      	cbnz	r0, 800e1b2 <__gethex+0x3ba>
 800e1aa:	4b1a      	ldr	r3, [pc, #104]	@ (800e214 <__gethex+0x41c>)
 800e1ac:	4602      	mov	r2, r0
 800e1ae:	2184      	movs	r1, #132	@ 0x84
 800e1b0:	e6c5      	b.n	800df3e <__gethex+0x146>
 800e1b2:	6922      	ldr	r2, [r4, #16]
 800e1b4:	3202      	adds	r2, #2
 800e1b6:	f104 010c 	add.w	r1, r4, #12
 800e1ba:	0092      	lsls	r2, r2, #2
 800e1bc:	300c      	adds	r0, #12
 800e1be:	f7fd f87c 	bl	800b2ba <memcpy>
 800e1c2:	4621      	mov	r1, r4
 800e1c4:	9801      	ldr	r0, [sp, #4]
 800e1c6:	f7fd fef7 	bl	800bfb8 <_Bfree>
 800e1ca:	464c      	mov	r4, r9
 800e1cc:	6923      	ldr	r3, [r4, #16]
 800e1ce:	1c5a      	adds	r2, r3, #1
 800e1d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e1d4:	6122      	str	r2, [r4, #16]
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	615a      	str	r2, [r3, #20]
 800e1da:	e7be      	b.n	800e15a <__gethex+0x362>
 800e1dc:	6922      	ldr	r2, [r4, #16]
 800e1de:	455a      	cmp	r2, fp
 800e1e0:	dd0b      	ble.n	800e1fa <__gethex+0x402>
 800e1e2:	2101      	movs	r1, #1
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	f7ff fd9f 	bl	800dd28 <rshift>
 800e1ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e1ee:	3701      	adds	r7, #1
 800e1f0:	42bb      	cmp	r3, r7
 800e1f2:	f6ff aee0 	blt.w	800dfb6 <__gethex+0x1be>
 800e1f6:	2501      	movs	r5, #1
 800e1f8:	e7c2      	b.n	800e180 <__gethex+0x388>
 800e1fa:	f016 061f 	ands.w	r6, r6, #31
 800e1fe:	d0fa      	beq.n	800e1f6 <__gethex+0x3fe>
 800e200:	4453      	add	r3, sl
 800e202:	f1c6 0620 	rsb	r6, r6, #32
 800e206:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e20a:	f7fd ff87 	bl	800c11c <__hi0bits>
 800e20e:	42b0      	cmp	r0, r6
 800e210:	dbe7      	blt.n	800e1e2 <__gethex+0x3ea>
 800e212:	e7f0      	b.n	800e1f6 <__gethex+0x3fe>
 800e214:	0800e625 	.word	0x0800e625

0800e218 <L_shift>:
 800e218:	f1c2 0208 	rsb	r2, r2, #8
 800e21c:	0092      	lsls	r2, r2, #2
 800e21e:	b570      	push	{r4, r5, r6, lr}
 800e220:	f1c2 0620 	rsb	r6, r2, #32
 800e224:	6843      	ldr	r3, [r0, #4]
 800e226:	6804      	ldr	r4, [r0, #0]
 800e228:	fa03 f506 	lsl.w	r5, r3, r6
 800e22c:	432c      	orrs	r4, r5
 800e22e:	40d3      	lsrs	r3, r2
 800e230:	6004      	str	r4, [r0, #0]
 800e232:	f840 3f04 	str.w	r3, [r0, #4]!
 800e236:	4288      	cmp	r0, r1
 800e238:	d3f4      	bcc.n	800e224 <L_shift+0xc>
 800e23a:	bd70      	pop	{r4, r5, r6, pc}

0800e23c <__match>:
 800e23c:	b530      	push	{r4, r5, lr}
 800e23e:	6803      	ldr	r3, [r0, #0]
 800e240:	3301      	adds	r3, #1
 800e242:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e246:	b914      	cbnz	r4, 800e24e <__match+0x12>
 800e248:	6003      	str	r3, [r0, #0]
 800e24a:	2001      	movs	r0, #1
 800e24c:	bd30      	pop	{r4, r5, pc}
 800e24e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e252:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e256:	2d19      	cmp	r5, #25
 800e258:	bf98      	it	ls
 800e25a:	3220      	addls	r2, #32
 800e25c:	42a2      	cmp	r2, r4
 800e25e:	d0f0      	beq.n	800e242 <__match+0x6>
 800e260:	2000      	movs	r0, #0
 800e262:	e7f3      	b.n	800e24c <__match+0x10>

0800e264 <__hexnan>:
 800e264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e268:	680b      	ldr	r3, [r1, #0]
 800e26a:	6801      	ldr	r1, [r0, #0]
 800e26c:	115e      	asrs	r6, r3, #5
 800e26e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e272:	f013 031f 	ands.w	r3, r3, #31
 800e276:	b087      	sub	sp, #28
 800e278:	bf18      	it	ne
 800e27a:	3604      	addne	r6, #4
 800e27c:	2500      	movs	r5, #0
 800e27e:	1f37      	subs	r7, r6, #4
 800e280:	4682      	mov	sl, r0
 800e282:	4690      	mov	r8, r2
 800e284:	9301      	str	r3, [sp, #4]
 800e286:	f846 5c04 	str.w	r5, [r6, #-4]
 800e28a:	46b9      	mov	r9, r7
 800e28c:	463c      	mov	r4, r7
 800e28e:	9502      	str	r5, [sp, #8]
 800e290:	46ab      	mov	fp, r5
 800e292:	784a      	ldrb	r2, [r1, #1]
 800e294:	1c4b      	adds	r3, r1, #1
 800e296:	9303      	str	r3, [sp, #12]
 800e298:	b342      	cbz	r2, 800e2ec <__hexnan+0x88>
 800e29a:	4610      	mov	r0, r2
 800e29c:	9105      	str	r1, [sp, #20]
 800e29e:	9204      	str	r2, [sp, #16]
 800e2a0:	f7ff fd94 	bl	800ddcc <__hexdig_fun>
 800e2a4:	2800      	cmp	r0, #0
 800e2a6:	d151      	bne.n	800e34c <__hexnan+0xe8>
 800e2a8:	9a04      	ldr	r2, [sp, #16]
 800e2aa:	9905      	ldr	r1, [sp, #20]
 800e2ac:	2a20      	cmp	r2, #32
 800e2ae:	d818      	bhi.n	800e2e2 <__hexnan+0x7e>
 800e2b0:	9b02      	ldr	r3, [sp, #8]
 800e2b2:	459b      	cmp	fp, r3
 800e2b4:	dd13      	ble.n	800e2de <__hexnan+0x7a>
 800e2b6:	454c      	cmp	r4, r9
 800e2b8:	d206      	bcs.n	800e2c8 <__hexnan+0x64>
 800e2ba:	2d07      	cmp	r5, #7
 800e2bc:	dc04      	bgt.n	800e2c8 <__hexnan+0x64>
 800e2be:	462a      	mov	r2, r5
 800e2c0:	4649      	mov	r1, r9
 800e2c2:	4620      	mov	r0, r4
 800e2c4:	f7ff ffa8 	bl	800e218 <L_shift>
 800e2c8:	4544      	cmp	r4, r8
 800e2ca:	d952      	bls.n	800e372 <__hexnan+0x10e>
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	f1a4 0904 	sub.w	r9, r4, #4
 800e2d2:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2d6:	f8cd b008 	str.w	fp, [sp, #8]
 800e2da:	464c      	mov	r4, r9
 800e2dc:	461d      	mov	r5, r3
 800e2de:	9903      	ldr	r1, [sp, #12]
 800e2e0:	e7d7      	b.n	800e292 <__hexnan+0x2e>
 800e2e2:	2a29      	cmp	r2, #41	@ 0x29
 800e2e4:	d157      	bne.n	800e396 <__hexnan+0x132>
 800e2e6:	3102      	adds	r1, #2
 800e2e8:	f8ca 1000 	str.w	r1, [sl]
 800e2ec:	f1bb 0f00 	cmp.w	fp, #0
 800e2f0:	d051      	beq.n	800e396 <__hexnan+0x132>
 800e2f2:	454c      	cmp	r4, r9
 800e2f4:	d206      	bcs.n	800e304 <__hexnan+0xa0>
 800e2f6:	2d07      	cmp	r5, #7
 800e2f8:	dc04      	bgt.n	800e304 <__hexnan+0xa0>
 800e2fa:	462a      	mov	r2, r5
 800e2fc:	4649      	mov	r1, r9
 800e2fe:	4620      	mov	r0, r4
 800e300:	f7ff ff8a 	bl	800e218 <L_shift>
 800e304:	4544      	cmp	r4, r8
 800e306:	d936      	bls.n	800e376 <__hexnan+0x112>
 800e308:	f1a8 0204 	sub.w	r2, r8, #4
 800e30c:	4623      	mov	r3, r4
 800e30e:	f853 1b04 	ldr.w	r1, [r3], #4
 800e312:	f842 1f04 	str.w	r1, [r2, #4]!
 800e316:	429f      	cmp	r7, r3
 800e318:	d2f9      	bcs.n	800e30e <__hexnan+0xaa>
 800e31a:	1b3b      	subs	r3, r7, r4
 800e31c:	f023 0303 	bic.w	r3, r3, #3
 800e320:	3304      	adds	r3, #4
 800e322:	3401      	adds	r4, #1
 800e324:	3e03      	subs	r6, #3
 800e326:	42b4      	cmp	r4, r6
 800e328:	bf88      	it	hi
 800e32a:	2304      	movhi	r3, #4
 800e32c:	4443      	add	r3, r8
 800e32e:	2200      	movs	r2, #0
 800e330:	f843 2b04 	str.w	r2, [r3], #4
 800e334:	429f      	cmp	r7, r3
 800e336:	d2fb      	bcs.n	800e330 <__hexnan+0xcc>
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	b91b      	cbnz	r3, 800e344 <__hexnan+0xe0>
 800e33c:	4547      	cmp	r7, r8
 800e33e:	d128      	bne.n	800e392 <__hexnan+0x12e>
 800e340:	2301      	movs	r3, #1
 800e342:	603b      	str	r3, [r7, #0]
 800e344:	2005      	movs	r0, #5
 800e346:	b007      	add	sp, #28
 800e348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e34c:	3501      	adds	r5, #1
 800e34e:	2d08      	cmp	r5, #8
 800e350:	f10b 0b01 	add.w	fp, fp, #1
 800e354:	dd06      	ble.n	800e364 <__hexnan+0x100>
 800e356:	4544      	cmp	r4, r8
 800e358:	d9c1      	bls.n	800e2de <__hexnan+0x7a>
 800e35a:	2300      	movs	r3, #0
 800e35c:	f844 3c04 	str.w	r3, [r4, #-4]
 800e360:	2501      	movs	r5, #1
 800e362:	3c04      	subs	r4, #4
 800e364:	6822      	ldr	r2, [r4, #0]
 800e366:	f000 000f 	and.w	r0, r0, #15
 800e36a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e36e:	6020      	str	r0, [r4, #0]
 800e370:	e7b5      	b.n	800e2de <__hexnan+0x7a>
 800e372:	2508      	movs	r5, #8
 800e374:	e7b3      	b.n	800e2de <__hexnan+0x7a>
 800e376:	9b01      	ldr	r3, [sp, #4]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d0dd      	beq.n	800e338 <__hexnan+0xd4>
 800e37c:	f1c3 0320 	rsb	r3, r3, #32
 800e380:	f04f 32ff 	mov.w	r2, #4294967295
 800e384:	40da      	lsrs	r2, r3
 800e386:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e38a:	4013      	ands	r3, r2
 800e38c:	f846 3c04 	str.w	r3, [r6, #-4]
 800e390:	e7d2      	b.n	800e338 <__hexnan+0xd4>
 800e392:	3f04      	subs	r7, #4
 800e394:	e7d0      	b.n	800e338 <__hexnan+0xd4>
 800e396:	2004      	movs	r0, #4
 800e398:	e7d5      	b.n	800e346 <__hexnan+0xe2>

0800e39a <__ascii_mbtowc>:
 800e39a:	b082      	sub	sp, #8
 800e39c:	b901      	cbnz	r1, 800e3a0 <__ascii_mbtowc+0x6>
 800e39e:	a901      	add	r1, sp, #4
 800e3a0:	b142      	cbz	r2, 800e3b4 <__ascii_mbtowc+0x1a>
 800e3a2:	b14b      	cbz	r3, 800e3b8 <__ascii_mbtowc+0x1e>
 800e3a4:	7813      	ldrb	r3, [r2, #0]
 800e3a6:	600b      	str	r3, [r1, #0]
 800e3a8:	7812      	ldrb	r2, [r2, #0]
 800e3aa:	1e10      	subs	r0, r2, #0
 800e3ac:	bf18      	it	ne
 800e3ae:	2001      	movne	r0, #1
 800e3b0:	b002      	add	sp, #8
 800e3b2:	4770      	bx	lr
 800e3b4:	4610      	mov	r0, r2
 800e3b6:	e7fb      	b.n	800e3b0 <__ascii_mbtowc+0x16>
 800e3b8:	f06f 0001 	mvn.w	r0, #1
 800e3bc:	e7f8      	b.n	800e3b0 <__ascii_mbtowc+0x16>

0800e3be <_realloc_r>:
 800e3be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3c2:	4680      	mov	r8, r0
 800e3c4:	4615      	mov	r5, r2
 800e3c6:	460c      	mov	r4, r1
 800e3c8:	b921      	cbnz	r1, 800e3d4 <_realloc_r+0x16>
 800e3ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ce:	4611      	mov	r1, r2
 800e3d0:	f7fb bd3e 	b.w	8009e50 <_malloc_r>
 800e3d4:	b92a      	cbnz	r2, 800e3e2 <_realloc_r+0x24>
 800e3d6:	f7fd fd65 	bl	800bea4 <_free_r>
 800e3da:	2400      	movs	r4, #0
 800e3dc:	4620      	mov	r0, r4
 800e3de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3e2:	f000 f827 	bl	800e434 <_malloc_usable_size_r>
 800e3e6:	4285      	cmp	r5, r0
 800e3e8:	4606      	mov	r6, r0
 800e3ea:	d802      	bhi.n	800e3f2 <_realloc_r+0x34>
 800e3ec:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e3f0:	d8f4      	bhi.n	800e3dc <_realloc_r+0x1e>
 800e3f2:	4629      	mov	r1, r5
 800e3f4:	4640      	mov	r0, r8
 800e3f6:	f7fb fd2b 	bl	8009e50 <_malloc_r>
 800e3fa:	4607      	mov	r7, r0
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	d0ec      	beq.n	800e3da <_realloc_r+0x1c>
 800e400:	42b5      	cmp	r5, r6
 800e402:	462a      	mov	r2, r5
 800e404:	4621      	mov	r1, r4
 800e406:	bf28      	it	cs
 800e408:	4632      	movcs	r2, r6
 800e40a:	f7fc ff56 	bl	800b2ba <memcpy>
 800e40e:	4621      	mov	r1, r4
 800e410:	4640      	mov	r0, r8
 800e412:	f7fd fd47 	bl	800bea4 <_free_r>
 800e416:	463c      	mov	r4, r7
 800e418:	e7e0      	b.n	800e3dc <_realloc_r+0x1e>

0800e41a <__ascii_wctomb>:
 800e41a:	4603      	mov	r3, r0
 800e41c:	4608      	mov	r0, r1
 800e41e:	b141      	cbz	r1, 800e432 <__ascii_wctomb+0x18>
 800e420:	2aff      	cmp	r2, #255	@ 0xff
 800e422:	d904      	bls.n	800e42e <__ascii_wctomb+0x14>
 800e424:	228a      	movs	r2, #138	@ 0x8a
 800e426:	601a      	str	r2, [r3, #0]
 800e428:	f04f 30ff 	mov.w	r0, #4294967295
 800e42c:	4770      	bx	lr
 800e42e:	700a      	strb	r2, [r1, #0]
 800e430:	2001      	movs	r0, #1
 800e432:	4770      	bx	lr

0800e434 <_malloc_usable_size_r>:
 800e434:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e438:	1f18      	subs	r0, r3, #4
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	bfbc      	itt	lt
 800e43e:	580b      	ldrlt	r3, [r1, r0]
 800e440:	18c0      	addlt	r0, r0, r3
 800e442:	4770      	bx	lr

0800e444 <_init>:
 800e444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e446:	bf00      	nop
 800e448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e44a:	bc08      	pop	{r3}
 800e44c:	469e      	mov	lr, r3
 800e44e:	4770      	bx	lr

0800e450 <_fini>:
 800e450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e452:	bf00      	nop
 800e454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e456:	bc08      	pop	{r3}
 800e458:	469e      	mov	lr, r3
 800e45a:	4770      	bx	lr
