# Digital-System-Design
Final projects for the class, using Verilog


Project 1: Design the Finite state machine to simulate a basic calculator in Verilog

Project 2: Design a system that find the maximum number in an array. The project includes the design of and finite state machine (FSM), and a Datapath.
