Timing Analyzer report for Timestamp
Mon Apr  1 15:37:42 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 14. Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 15. Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 16. Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 17. Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 19. Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 20. Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 21. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 22. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 23. Slow 1200mV 85C Model Recovery: 'Trigger'
 24. Slow 1200mV 85C Model Recovery: 'Hit'
 25. Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'Hit'
 28. Slow 1200mV 85C Model Removal: 'Trigger'
 29. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 30. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 31. Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 32. Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 33. Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 43. Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 44. Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 45. Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 46. Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 48. Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 49. Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 50. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 51. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 52. Slow 1200mV 0C Model Recovery: 'Trigger'
 53. Slow 1200mV 0C Model Recovery: 'Hit'
 54. Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'Hit'
 57. Slow 1200mV 0C Model Removal: 'Trigger'
 58. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 59. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 60. Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 61. Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 62. Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 71. Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 72. Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 73. Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 74. Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 76. Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 77. Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 78. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 79. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 80. Fast 1200mV 0C Model Recovery: 'Trigger'
 81. Fast 1200mV 0C Model Recovery: 'Hit'
 82. Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Removal: 'Hit'
 85. Fast 1200mV 0C Model Removal: 'Trigger'
 86. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 87. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 88. Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 89. Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 90. Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Timestamp                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; CLK0                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { CLK0 }                                                ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] } ;
; Global_P:sc1|FFD:sc1|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc1|Q }                              ;
; Global_P:sc1|FFD:sc5|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc5|Q }                              ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q }           ;
; Hit                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Hit }                                                 ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; CLK0   ; sc2|sc0|altpll_component|auto_generated|pll1|inclk[0] ; { sc2|sc0|altpll_component|auto_generated|pll1|clk[0] } ;
; TDC:sc0|FFD:sc4|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc4|Q }                                   ;
; TDC:sc0|FFD:sc6|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc6|Q }                                   ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q }                ;
; Trigger                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Trigger }                                             ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 113.88 MHz ; 113.88 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -17.210 ; -4705.872     ;
; Global_P:sc1|FFD:sc5|Q                              ; -11.720 ; -977.192      ;
; TDC:sc0|FFD:sc4|Q                                   ; -11.648 ; -995.207      ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.349 ; -0.384        ;
; TDC:sc0|FFD:sc4|Q                                   ; -0.192 ; -0.335        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.197  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -4.447 ; -4.447        ;
; TDC:sc0|FFD:sc6|Q                                   ; -4.205 ; -4.205        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -4.049 ; -4.049        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.575 ; -3.575        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.754 ; -2.754        ;
; Trigger                                             ; -2.089 ; -2.089        ;
; Hit                                                 ; -1.600 ; -1.600        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.076 ; -7.774        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.340 ; 0.000         ;
; Hit                                                 ; 1.106 ; 0.000         ;
; Trigger                                             ; 1.180 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.914 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.772 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.260 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.408 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.657 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.193 ; -1068.928     ;
; CLK0                                                ; 9.894  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -17.210 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.864     ; 16.824     ;
; -17.177 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.792     ;
; -17.176 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.791     ;
; -17.164 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.876     ; 16.766     ;
; -17.160 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.864     ; 16.774     ;
; -17.139 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.742     ;
; -17.131 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.734     ;
; -17.114 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.876     ; 16.716     ;
; -17.098 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.714     ;
; -17.070 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.686     ;
; -17.052 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.656     ;
; -17.038 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.858     ; 16.658     ;
; -17.024 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.639     ;
; -17.024 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.628     ;
; -17.015 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.870     ; 16.623     ;
; -17.005 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.857     ; 16.626     ;
; -17.004 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.857     ; 16.625     ;
; -16.990 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.869     ; 16.599     ;
; -16.988 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.858     ; 16.608     ;
; -16.986 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.602     ;
; -16.982 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.585     ;
; -16.982 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.869     ; 16.591     ;
; -16.965 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.870     ; 16.573     ;
; -16.950 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.884     ; 16.544     ;
; -16.940 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.544     ;
; -16.932 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.864     ; 16.546     ;
; -16.930 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.876     ; 16.532     ;
; -16.926 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.856     ; 16.548     ;
; -16.925 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.883     ; 16.520     ;
; -16.917 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.883     ; 16.512     ;
; -16.907 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.522     ;
; -16.905 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.508     ;
; -16.903 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.868     ; 16.513     ;
; -16.900 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.884     ; 16.494     ;
; -16.899 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.515     ;
; -16.899 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.514     ;
; -16.898 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.867     ; 16.509     ;
; -16.898 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.856     ; 16.520     ;
; -16.897 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.500     ;
; -16.894 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.498     ;
; -16.891 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.859     ; 16.510     ;
; -16.885 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.489     ;
; -16.882 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.498     ;
; -16.882 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.864     ; 16.496     ;
; -16.880 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.876     ; 16.482     ;
; -16.879 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.864     ; 16.493     ;
; -16.876 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.492     ;
; -16.875 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.868     ; 16.485     ;
; -16.873 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.836     ; 16.515     ;
; -16.866 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.858     ; 16.486     ;
; -16.865 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.866     ; 16.477     ;
; -16.864 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.866     ; 16.476     ;
; -16.861 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.873     ; 16.466     ;
; -16.860 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.873     ; 16.465     ;
; -16.858 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.858     ; 16.478     ;
; -16.854 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.876     ; 16.456     ;
; -16.854 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.458     ;
; -16.852 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.857     ; 16.473     ;
; -16.849 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.831     ; 16.496     ;
; -16.848 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.867     ; 16.459     ;
; -16.848 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.835     ; 16.491     ;
; -16.844 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.448     ;
; -16.841 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.859     ; 16.460     ;
; -16.840 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.835     ; 16.483     ;
; -16.838 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.882     ; 16.434     ;
; -16.836 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.440     ;
; -16.835 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.845     ; 16.468     ;
; -16.833 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.869     ; 16.442     ;
; -16.826 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.861     ; 16.443     ;
; -16.823 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.836     ; 16.465     ;
; -16.820 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.436     ;
; -16.818 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.422     ;
; -16.816 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.830     ; 16.464     ;
; -16.815 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.830     ; 16.463     ;
; -16.814 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.856     ; 16.436     ;
; -16.810 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.882     ; 16.406     ;
; -16.810 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.844     ; 16.444     ;
; -16.802 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.844     ; 16.436     ;
; -16.799 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.831     ; 16.446     ;
; -16.793 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.860     ; 16.411     ;
; -16.792 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.862     ; 16.408     ;
; -16.792 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.860     ; 16.410     ;
; -16.791 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.406     ;
; -16.791 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.868     ; 16.401     ;
; -16.790 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.874     ; 16.394     ;
; -16.786 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.865     ; 16.399     ;
; -16.785 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.845     ; 16.418     ;
; -16.782 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.872     ; 16.388     ;
; -16.779 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.857     ; 16.400     ;
; -16.776 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.861     ; 16.393     ;
; -16.768 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.883     ; 16.363     ;
; -16.767 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.370     ;
; -16.761 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.834     ; 16.405     ;
; -16.758 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.865     ; 16.371     ;
; -16.754 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.872     ; 16.360     ;
; -16.751 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.857     ; 16.372     ;
; -16.750 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.863     ; 16.365     ;
; -16.748 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.875     ; 16.351     ;
; -16.747 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.827     ; 16.398     ;
; -16.741 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.848     ; 16.371     ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -11.720 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.369     ;
; -11.643 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.292     ;
; -11.639 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.285     ;
; -11.619 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.265     ;
; -11.588 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.237     ;
; -11.583 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 12.231     ;
; -11.569 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.218     ;
; -11.567 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.216     ;
; -11.558 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.204     ;
; -11.548 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.197     ;
; -11.531 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.180     ;
; -11.511 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.160     ;
; -11.507 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.153     ;
; -11.492 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.141     ;
; -11.488 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.134     ;
; -11.488 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 12.136     ;
; -11.487 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.133     ;
; -11.468 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.114     ;
; -11.456 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.105     ;
; -11.451 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 12.099     ;
; -11.437 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.086     ;
; -11.435 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.084     ;
; -11.426 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.072     ;
; -11.423 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.069     ;
; -11.416 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.065     ;
; -11.407 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.053     ;
; -11.399 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.048     ;
; -11.380 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.029     ;
; -11.379 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.028     ;
; -11.378 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.027     ;
; -11.375 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.021     ;
; -11.360 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.009     ;
; -11.359 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 12.008     ;
; -11.356 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.002     ;
; -11.356 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 12.004     ;
; -11.355 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 12.001     ;
; -11.336 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.982     ;
; -11.324 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.973     ;
; -11.319 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.967     ;
; -11.305 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.954     ;
; -11.304 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.952     ;
; -11.303 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.952     ;
; -11.297 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.945     ;
; -11.294 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.940     ;
; -11.291 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.937     ;
; -11.289 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.938     ;
; -11.286 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.934     ;
; -11.285 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.933     ;
; -11.284 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.933     ;
; -11.275 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.921     ;
; -11.272 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.918     ;
; -11.267 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.916     ;
; -11.248 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.897     ;
; -11.247 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.896     ;
; -11.246 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.895     ;
; -11.243 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.889     ;
; -11.228 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.877     ;
; -11.227 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.876     ;
; -11.224 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.870     ;
; -11.224 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.872     ;
; -11.223 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.869     ;
; -11.204 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.850     ;
; -11.201 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.849     ;
; -11.191 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.232      ; 11.841     ;
; -11.187 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.835     ;
; -11.177 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.226      ; 11.821     ;
; -11.173 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.822     ;
; -11.172 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.820     ;
; -11.171 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.820     ;
; -11.165 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.813     ;
; -11.162 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.811     ;
; -11.162 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.808     ;
; -11.159 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.805     ;
; -11.157 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.806     ;
; -11.154 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.802     ;
; -11.153 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.801     ;
; -11.152 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.801     ;
; -11.143 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.792     ;
; -11.143 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.789     ;
; -11.140 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.788     ;
; -11.140 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.786     ;
; -11.138 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.787     ;
; -11.135 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.784     ;
; -11.116 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.765     ;
; -11.114 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.763     ;
; -11.114 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.232      ; 11.764     ;
; -11.113 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.761     ;
; -11.110 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.229      ; 11.757     ;
; -11.098 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.746     ;
; -11.096 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.745     ;
; -11.095 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.744     ;
; -11.092 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.738     ;
; -11.092 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.740     ;
; -11.090 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.229      ; 11.737     ;
; -11.072 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.228      ; 11.718     ;
; -11.069 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.230      ; 11.717     ;
; -11.059 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.232      ; 11.709     ;
; -11.054 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.231      ; 11.703     ;
; -11.045 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.226      ; 11.689     ;
; -11.040 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.232      ; 11.690     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -11.648 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.448     ;
; -11.647 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.446     ;
; -11.600 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.400     ;
; -11.597 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.394     ;
; -11.580 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.379     ;
; -11.534 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.334     ;
; -11.516 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.316     ;
; -11.515 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.315     ;
; -11.515 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.314     ;
; -11.497 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.297     ;
; -11.481 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.281     ;
; -11.468 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.268     ;
; -11.465 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.262     ;
; -11.453 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.250     ;
; -11.449 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.249     ;
; -11.448 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.247     ;
; -11.446 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.243     ;
; -11.419 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.216     ;
; -11.417 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.217     ;
; -11.402 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.202     ;
; -11.398 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.198     ;
; -11.384 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.184     ;
; -11.383 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.183     ;
; -11.383 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.182     ;
; -11.365 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.165     ;
; -11.349 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.149     ;
; -11.336 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.136     ;
; -11.333 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.130     ;
; -11.330 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.130     ;
; -11.321 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.118     ;
; -11.317 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.117     ;
; -11.316 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.115     ;
; -11.314 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.111     ;
; -11.309 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.108     ;
; -11.302 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.099     ;
; -11.287 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.084     ;
; -11.285 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.085     ;
; -11.270 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.070     ;
; -11.269 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.066     ;
; -11.268 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 12.065     ;
; -11.266 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.066     ;
; -11.252 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.052     ;
; -11.251 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.051     ;
; -11.251 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.050     ;
; -11.243 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.042     ;
; -11.234 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.034     ;
; -11.233 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.033     ;
; -11.224 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 12.023     ;
; -11.217 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.017     ;
; -11.215 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.015     ;
; -11.204 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 12.004     ;
; -11.201 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.998     ;
; -11.198 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.998     ;
; -11.189 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.986     ;
; -11.185 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.985     ;
; -11.184 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.983     ;
; -11.182 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.979     ;
; -11.180 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.980     ;
; -11.177 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.976     ;
; -11.170 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.967     ;
; -11.161 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.960     ;
; -11.155 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.952     ;
; -11.153 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.953     ;
; -11.138 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.938     ;
; -11.137 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.934     ;
; -11.136 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.933     ;
; -11.134 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.934     ;
; -11.119 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.383      ; 11.920     ;
; -11.119 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.919     ;
; -11.118 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.915     ;
; -11.118 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.918     ;
; -11.111 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.910     ;
; -11.111 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.910     ;
; -11.102 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.902     ;
; -11.101 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.901     ;
; -11.094 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.893     ;
; -11.092 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.891     ;
; -11.085 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.885     ;
; -11.083 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.883     ;
; -11.071 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.383      ; 11.872     ;
; -11.068 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.380      ; 11.866     ;
; -11.066 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.866     ;
; -11.057 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.854     ;
; -11.053 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.853     ;
; -11.051 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.851     ;
; -11.050 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.847     ;
; -11.048 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.848     ;
; -11.045 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.844     ;
; -11.038 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.835     ;
; -11.029 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.829     ;
; -11.029 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.828     ;
; -11.027 ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.826     ;
; -11.026 ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.381      ; 11.825     ;
; -11.023 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.820     ;
; -11.021 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.821     ;
; -11.005 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.802     ;
; -11.005 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.383      ; 11.806     ;
; -11.004 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.379      ; 11.801     ;
; -11.002 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.382      ; 11.802     ;
; -10.987 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.383      ; 11.788     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                    ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.349 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 0.921      ;
; -0.020 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 1.250      ;
; -0.015 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 1.255      ;
; 0.099  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 0.924      ;
; 0.102  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 0.927      ;
; 0.105  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 1.376      ;
; 0.110  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 1.381      ;
; 0.167  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 1.437      ;
; 0.236  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 1.507      ;
; 0.415  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.240      ;
; 0.416  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.241      ;
; 0.541  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.366      ;
; 0.542  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.367      ;
; 0.786  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.056      ;
; 0.797  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.067      ;
; 0.805  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.630      ;
; 0.810  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.635      ;
; 0.861  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.132      ;
; 0.866  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.137      ;
; 0.880  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.150      ;
; 0.912  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.182      ;
; 0.913  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.183      ;
; 0.931  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.756      ;
; 0.987  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.258      ;
; 1.005  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.550      ; 1.821      ;
; 1.006  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.276      ;
; 1.037  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.308      ;
; 1.048  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.319      ;
; 1.056  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 1.882      ;
; 1.061  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 1.887      ;
; 1.112  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.384      ;
; 1.117  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.389      ;
; 1.131  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.402      ;
; 1.163  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.434      ;
; 1.164  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.435      ;
; 1.166  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.991      ;
; 1.167  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.992      ;
; 1.171  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.432      ;
; 1.171  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.996      ;
; 1.172  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 1.997      ;
; 1.174  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.445      ;
; 1.182  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.008      ;
; 1.184  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.550      ; 2.000      ;
; 1.187  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.013      ;
; 1.201  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.462      ;
; 1.238  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.510      ;
; 1.240  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.502      ;
; 1.243  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.515      ;
; 1.257  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.528      ;
; 1.270  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.532      ;
; 1.287  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.548      ;
; 1.289  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.560      ;
; 1.290  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.561      ;
; 1.292  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 2.117      ;
; 1.293  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.559      ; 2.118      ;
; 1.293  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.636      ; 5.357      ;
; 1.298  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.636      ; 5.362      ;
; 1.300  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.571      ;
; 1.308  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.134      ;
; 1.313  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.139      ;
; 1.317  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.578      ;
; 1.329  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.590      ;
; 1.342  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.550      ; 2.158      ;
; 1.364  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.636      ;
; 1.369  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.641      ;
; 1.374  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.004      ; 2.644      ;
; 1.383  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.654      ;
; 1.398  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.660      ;
; 1.415  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.686      ;
; 1.416  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.687      ;
; 1.417  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.243      ;
; 1.418  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.244      ;
; 1.419  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.636      ; 5.483      ;
; 1.422  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.248      ;
; 1.423  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.249      ;
; 1.424  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.685      ;
; 1.424  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.636      ; 5.488      ;
; 1.426  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.697      ;
; 1.434  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.260      ;
; 1.437  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.994      ; 2.697      ;
; 1.439  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.994      ; 2.699      ;
; 1.439  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.265      ;
; 1.446  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.994      ; 2.706      ;
; 1.450  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.549      ; 2.265      ;
; 1.452  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.549      ; 2.267      ;
; 1.459  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.549      ; 2.274      ;
; 1.490  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.762      ;
; 1.495  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.006      ; 2.767      ;
; 1.506  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.767      ;
; 1.508  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.769      ;
; 1.509  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.780      ;
; 1.515  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 2.776      ;
; 1.541  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.812      ;
; 1.542  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.005      ; 2.813      ;
; 1.543  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.369      ;
; 1.544  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.560      ; 2.370      ;
; 1.545  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.550      ; 2.361      ;
; 1.545  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.636      ; 5.609      ;
; 1.546  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.550      ; 2.362      ;
; 1.547  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.994      ; 2.807      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -0.192 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.238      ;
; -0.143 ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.287      ;
; 0.055  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.485      ;
; 0.186  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.616      ;
; 0.312  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.742      ;
; 0.431  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 1.863      ;
; 0.438  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.868      ;
; 0.441  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 1.870      ;
; 0.443  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.873      ;
; 0.562  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 1.994      ;
; 0.564  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.994      ;
; 0.569  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 1.999      ;
; 0.633  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 2.062      ;
; 0.683  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.115      ;
; 0.690  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.120      ;
; 0.695  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.125      ;
; 0.814  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.246      ;
; 0.816  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.246      ;
; 0.821  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.251      ;
; 0.899  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 2.328      ;
; 0.901  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 2.330      ;
; 0.935  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.367      ;
; 0.942  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.372      ;
; 0.947  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.377      ;
; 0.977  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.749      ; 1.992      ;
; 1.061  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.493      ;
; 1.066  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.498      ;
; 1.068  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.498      ;
; 1.073  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.503      ;
; 1.075  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.223      ;
; 1.089  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.237      ;
; 1.187  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.619      ;
; 1.194  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.624      ;
; 1.199  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 2.629      ;
; 1.201  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.349      ;
; 1.215  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.363      ;
; 1.234  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 2.663      ;
; 1.240  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 2.669      ;
; 1.327  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.475      ;
; 1.341  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.489      ;
; 1.439  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.871      ;
; 1.444  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.876      ;
; 1.445  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 2.876      ;
; 1.450  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 2.881      ;
; 1.453  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.601      ;
; 1.467  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.952      ; 4.615      ;
; 1.543  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.749      ; 2.558      ;
; 1.565  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 2.997      ;
; 1.570  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 3.002      ;
; 1.571  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.002      ;
; 1.576  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.007      ;
; 1.590  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[19]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.021      ;
; 1.595  ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.023      ;
; 1.617  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.751      ; 2.634      ;
; 1.634  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.065      ;
; 1.690  ; Shift_Left:sc4|shift_reg[46]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.120      ;
; 1.691  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 3.123      ;
; 1.696  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 3.128      ;
; 1.697  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.128      ;
; 1.702  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.133      ;
; 1.703  ; Shift_Left:sc3|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.133      ;
; 1.714  ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.144      ;
; 1.717  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.954      ; 4.867      ;
; 1.723  ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.151      ;
; 1.725  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.154      ;
; 1.727  ; Shift_Left:sc4|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.155      ;
; 1.743  ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.172      ;
; 1.747  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.175      ;
; 1.749  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.179      ;
; 1.752  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.180      ;
; 1.755  ; Shift_Left:sc4|shift_reg[27]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.185      ;
; 1.757  ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.186      ;
; 1.760  ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.188      ;
; 1.764  ; Shift_Left:sc4|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.193      ;
; 1.765  ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.194      ;
; 1.765  ; Shift_Left:sc3|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.195      ;
; 1.767  ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.197      ;
; 1.770  ; Shift_Left:sc3|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.199      ;
; 1.774  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.204      ;
; 1.775  ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.203      ;
; 1.784  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.212      ;
; 1.786  ; Shift_Left:sc4|shift_reg[123]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.214      ;
; 1.793  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.751      ; 2.810      ;
; 1.794  ; Shift_Left:sc4|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.223      ;
; 1.799  ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.227      ;
; 1.804  ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.233      ;
; 1.806  ; Shift_Left:sc3|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.235      ;
; 1.810  ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.163      ; 3.239      ;
; 1.810  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.240      ;
; 1.813  ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.243      ;
; 1.814  ; Shift_Left:sc4|shift_reg[47]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.244      ;
; 1.815  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.243      ;
; 1.817  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 3.249      ;
; 1.822  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.166      ; 3.254      ;
; 1.823  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.254      ;
; 1.823  ; Shift_Left:sc4|shift_reg[32]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.253      ;
; 1.823  ; Shift_Left:sc4|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.251      ;
; 1.824  ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.162      ; 3.252      ;
; 1.827  ; Shift_Left:sc4|shift_reg[52]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.164      ; 3.257      ;
; 1.828  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.165      ; 3.259      ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.197 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 0.897      ;
; 0.298 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.874      ; 1.208      ;
; 0.311 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.874      ; 1.221      ;
; 0.322 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.213      ; 4.053      ;
; 0.326 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.026      ;
; 0.343 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.009      ;
; 0.347 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.258      ; 2.641      ;
; 0.349 ; Shift_Left:sc3|shift_reg[26]                        ; Shift_Left:sc3|shift_reg[27]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 1.080      ;
; 0.364 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.030      ;
; 0.371 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.037      ;
; 0.374 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.095      ; 3.737      ;
; 0.383 ; fsm_wr:sc7|Q1p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.049      ;
; 0.383 ; fsm_wr:sc7|Q2p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.041      ;
; 0.385 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.096      ;
; 0.399 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.059      ;
; 0.401 ; fsm_wr:sc7|Q1p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.067      ;
; 0.402 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.418 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.078      ;
; 0.419 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.085      ;
; 0.427 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.127      ;
; 0.427 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.085      ; 2.548      ;
; 0.429 ; uart:sc6|tx_buffer[1]                               ; uart:sc6|tx_buffer[0]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; uart:sc6|tx_buffer[0]                               ; uart:sc6|tx                                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; uart:sc6|tx_buffer[9]                               ; uart:sc6|tx_buffer[8]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.095      ; 3.795      ;
; 0.433 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a214~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.078      ;
; 0.433 ; Shift_Left:sc3|shift_reg[53]                        ; Shift_Left:sc3|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.718      ;
; 0.434 ; Shift_Left:sc3|shift_reg[52]                        ; Shift_Left:sc3|shift_reg[53]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.719      ;
; 0.436 ; Shift_Left:sc3|shift_reg[40]                        ; Shift_Left:sc3|shift_reg[41]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.721      ;
; 0.437 ; fsm_wr:sc7|Q1p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.103      ;
; 0.449 ; Shift_Left:sc3|shift_reg[107]                       ; Shift_Left:sc3|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; Shift_Left:sc4|shift_reg[66]                        ; Shift_Left:sc4|shift_reg[67]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; Shift_Left:sc4|shift_reg[47]                        ; Shift_Left:sc4|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; Shift_Left:sc4|shift_reg[34]                        ; Shift_Left:sc4|shift_reg[35]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[105]                       ; Shift_Left:sc4|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[97]                        ; Shift_Left:sc4|shift_reg[98]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[90]                        ; Shift_Left:sc3|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[89]                        ; Shift_Left:sc4|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc4|shift_reg[69]                        ; Shift_Left:sc4|shift_reg[70]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc4|shift_reg[68]                        ; Shift_Left:sc4|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc4|shift_reg[67]                        ; Shift_Left:sc4|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc3|shift_reg[66]                        ; Shift_Left:sc3|shift_reg[67]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc3|shift_reg[61]                        ; Shift_Left:sc3|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc4|shift_reg[59]                        ; Shift_Left:sc4|shift_reg[60]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[43]                        ; Shift_Left:sc3|shift_reg[44]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc3|shift_reg[34]                        ; Shift_Left:sc3|shift_reg[35]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc3|shift_reg[2]                         ; Shift_Left:sc3|shift_reg[3]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[125]                       ; Shift_Left:sc3|shift_reg[126]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[110]                       ; Shift_Left:sc4|shift_reg[111]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[110]                       ; Shift_Left:sc3|shift_reg[111]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[100]                       ; Shift_Left:sc4|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[94]                        ; Shift_Left:sc3|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[84]                        ; Shift_Left:sc4|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[83]                        ; Shift_Left:sc3|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[81]                        ; Shift_Left:sc4|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[80]                        ; Shift_Left:sc4|shift_reg[81]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[79]                        ; Shift_Left:sc3|shift_reg[80]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[73]                        ; Shift_Left:sc4|shift_reg[74]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a130~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.094      ;
; 0.451 ; Shift_Left:sc3|shift_reg[64]                        ; Shift_Left:sc3|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; Shift_Left:sc4|shift_reg[61]                        ; Shift_Left:sc4|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[60]                        ; Shift_Left:sc4|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[8]                         ; Shift_Left:sc3|shift_reg[9]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[117]                       ; Shift_Left:sc4|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[96]                        ; Shift_Left:sc4|shift_reg[97]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[90]                        ; Shift_Left:sc4|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[76]                        ; Shift_Left:sc4|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a48~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.097      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -4.447 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.089     ; 2.526      ;
; -4.261 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.089     ; 2.340      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -4.205 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.258     ; 2.115      ;
; -4.057 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.258     ; 1.967      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.049 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.290     ; 1.927      ;
; -3.884 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.290     ; 1.762      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.575 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.863     ; 1.880      ;
; -3.412 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.863     ; 1.717      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.754 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.874     ; 2.048      ;
; -2.611 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.874     ; 1.905      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Trigger'                                                                                                                                  ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -2.089 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.465      ; 2.712      ;
; -1.925 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.465      ; 2.548      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Hit'                                                                                                                            ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.600 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.583      ; 5.903      ;
; -1.440 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.583      ; 5.753      ;
; -1.049 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.583      ; 5.852      ;
; -0.829 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.250      ; 3.077      ;
; -0.680 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.583      ; 5.493      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -1.076 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.349      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.948 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.593      ; 4.221      ;
; -0.121 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.083     ; 2.526      ;
; -0.121 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.083     ; 2.526      ;
; 0.065  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.083     ; 2.340      ;
; 0.065  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.083     ; 2.340      ;
; 0.482  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 1.927      ;
; 0.482  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 1.927      ;
; 0.647  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 1.762      ;
; 0.647  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 1.762      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 0.340 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.193      ; 4.051      ;
; 1.361 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.626      ;
; 1.478 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.743      ;
; 1.478 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.743      ;
; 1.970 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.231      ;
; 1.970 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.231      ;
; 2.125 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.386      ;
; 2.125 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.386      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
; 5.463 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.193      ; 4.174      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Hit'                                                                                                                            ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.106 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.727      ; 5.271      ;
; 1.217 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.506      ; 2.929      ;
; 1.444 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.727      ; 5.619      ;
; 1.859 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.727      ; 5.524      ;
; 1.990 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.727      ; 5.665      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Trigger'                                                                                                                                  ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.180 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.204      ; 2.410      ;
; 1.356 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.204      ; 2.586      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.914 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.166     ; 1.754      ;
; 2.047 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.166     ; 1.887      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.772 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.196     ; 1.582      ;
; 2.888 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.196     ; 1.698      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.260 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.640     ; 1.626      ;
; 3.377 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.640     ; 1.743      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.408 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.607     ; 1.807      ;
; 3.541 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.607     ; 1.940      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.657 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.432     ; 2.231      ;
; 3.812 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.432     ; 2.386      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.619 ns




+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 124.78 MHz ; 124.78 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -15.687 ; -4127.411     ;
; TDC:sc0|FFD:sc4|Q                                   ; -10.396 ; -899.070      ;
; Global_P:sc1|FFD:sc5|Q                              ; -10.389 ; -879.037      ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.226 ; -0.226        ;
; TDC:sc0|FFD:sc4|Q                                   ; -0.078 ; -0.101        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -4.045 ; -4.045        ;
; TDC:sc0|FFD:sc6|Q                                   ; -3.808 ; -3.808        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -3.678 ; -3.678        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.224 ; -3.224        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.449 ; -2.449        ;
; Trigger                                             ; -1.844 ; -1.844        ;
; Hit                                                 ; -1.257 ; -1.257        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.846 ; -5.922        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.255 ; 0.000         ;
; Hit                                                 ; 0.962 ; 0.000         ;
; Trigger                                             ; 1.026 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.730 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.541 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.008 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.130 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.369 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.149 ; -1029.504     ;
; CLK0                                                ; 9.890  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -15.687 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.458     ;
; -15.645 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.416     ;
; -15.644 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.415     ;
; -15.636 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.407     ;
; -15.589 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.347     ;
; -15.569 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.342     ;
; -15.547 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.305     ;
; -15.546 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.304     ;
; -15.539 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.312     ;
; -15.538 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.296     ;
; -15.514 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.285     ;
; -15.471 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 15.231     ;
; -15.467 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.693     ; 15.244     ;
; -15.465 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.238     ;
; -15.441 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 15.201     ;
; -15.425 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.693     ; 15.202     ;
; -15.424 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.693     ; 15.201     ;
; -15.418 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.705     ; 15.183     ;
; -15.416 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.174     ;
; -15.416 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.693     ; 15.193     ;
; -15.386 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.157     ;
; -15.384 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.711     ; 15.143     ;
; -15.377 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.703     ; 15.144     ;
; -15.376 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.705     ; 15.141     ;
; -15.375 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.705     ; 15.140     ;
; -15.367 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 15.127     ;
; -15.367 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.705     ; 15.132     ;
; -15.366 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.139     ;
; -15.365 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.719     ; 15.116     ;
; -15.363 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.136     ;
; -15.349 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.107     ;
; -15.349 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.691     ; 15.128     ;
; -15.346 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.117     ;
; -15.342 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.711     ; 15.101     ;
; -15.342 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.115     ;
; -15.341 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.711     ; 15.100     ;
; -15.335 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.703     ; 15.102     ;
; -15.334 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.703     ; 15.101     ;
; -15.333 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 15.138     ;
; -15.333 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.711     ; 15.092     ;
; -15.326 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.703     ; 15.093     ;
; -15.324 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.694     ; 15.100     ;
; -15.323 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.696     ; 15.097     ;
; -15.323 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.719     ; 15.074     ;
; -15.322 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.719     ; 15.073     ;
; -15.319 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.691     ; 15.098     ;
; -15.314 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.719     ; 15.065     ;
; -15.307 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.065     ;
; -15.306 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.064     ;
; -15.304 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.075     ;
; -15.303 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.074     ;
; -15.300 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.703     ; 15.067     ;
; -15.298 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.056     ;
; -15.295 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.066     ;
; -15.294 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.693     ; 15.071     ;
; -15.291 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 15.091     ;
; -15.291 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 15.096     ;
; -15.290 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 15.095     ;
; -15.288 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.712     ; 15.046     ;
; -15.282 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.694     ; 15.058     ;
; -15.282 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 15.087     ;
; -15.281 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.696     ; 15.055     ;
; -15.281 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.694     ; 15.057     ;
; -15.280 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.696     ; 15.054     ;
; -15.273 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.694     ; 15.049     ;
; -15.272 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.696     ; 15.046     ;
; -15.270 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.703     ; 15.037     ;
; -15.268 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 15.028     ;
; -15.266 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.709     ; 15.027     ;
; -15.265 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 15.025     ;
; -15.263 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.682     ; 15.051     ;
; -15.259 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.701     ; 15.028     ;
; -15.258 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a155~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.695     ; 15.033     ;
; -15.255 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.728     ; 14.997     ;
; -15.254 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.680     ; 15.044     ;
; -15.253 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.024     ;
; -15.253 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.699     ; 15.024     ;
; -15.249 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 15.049     ;
; -15.248 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 15.048     ;
; -15.247 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.717     ; 15.000     ;
; -15.245 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.705     ; 15.010     ;
; -15.245 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.691     ; 15.024     ;
; -15.244 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 15.004     ;
; -15.240 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 15.040     ;
; -15.236 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.709     ; 14.997     ;
; -15.234 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.667     ; 15.037     ;
; -15.231 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.710     ; 14.991     ;
; -15.229 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.701     ; 14.998     ;
; -15.228 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.697     ; 15.001     ;
; -15.221 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.682     ; 15.009     ;
; -15.220 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.682     ; 15.008     ;
; -15.217 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.717     ; 14.970     ;
; -15.216 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a155~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.695     ; 14.991     ;
; -15.215 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.663     ; 15.022     ;
; -15.215 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a155~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.695     ; 14.990     ;
; -15.213 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.728     ; 14.955     ;
; -15.212 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.680     ; 15.002     ;
; -15.212 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.682     ; 15.000     ;
; -15.212 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.728     ; 14.954     ;
; -15.211 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.711     ; 14.970     ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                         ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -10.396 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 11.069     ;
; -10.367 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 11.040     ;
; -10.362 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 11.036     ;
; -10.341 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 11.015     ;
; -10.333 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 11.007     ;
; -10.312 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.986     ;
; -10.309 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.981     ;
; -10.296 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.970     ;
; -10.280 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.953     ;
; -10.265 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.939     ;
; -10.251 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.924     ;
; -10.246 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.920     ;
; -10.236 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.910     ;
; -10.225 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.899     ;
; -10.217 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.891     ;
; -10.196 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.870     ;
; -10.193 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.865     ;
; -10.185 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.859     ;
; -10.180 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.854     ;
; -10.178 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.850     ;
; -10.164 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.837     ;
; -10.164 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.836     ;
; -10.151 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.825     ;
; -10.150 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.822     ;
; -10.149 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.823     ;
; -10.140 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.814     ;
; -10.135 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.808     ;
; -10.130 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.804     ;
; -10.120 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.794     ;
; -10.109 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.783     ;
; -10.101 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.775     ;
; -10.098 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.772     ;
; -10.088 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.761     ;
; -10.080 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.754     ;
; -10.077 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.749     ;
; -10.069 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.743     ;
; -10.069 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.743     ;
; -10.064 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.738     ;
; -10.062 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.734     ;
; -10.059 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.732     ;
; -10.048 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.721     ;
; -10.048 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.720     ;
; -10.036 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.709     ;
; -10.035 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.709     ;
; -10.034 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.706     ;
; -10.033 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.705     ;
; -10.033 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.707     ;
; -10.024 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.698     ;
; -10.022 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.694     ;
; -10.021 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.694     ;
; -10.019 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.692     ;
; -10.014 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.688     ;
; -10.007 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.679     ;
; -10.004 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.678     ;
; -9.993  ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.667     ;
; -9.985  ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.659     ;
; -9.982  ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.656     ;
; -9.972  ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.645     ;
; -9.967  ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.640     ;
; -9.964  ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.638     ;
; -9.961  ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.633     ;
; -9.953  ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.627     ;
; -9.953  ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.627     ;
; -9.948  ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.622     ;
; -9.946  ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.618     ;
; -9.943  ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.616     ;
; -9.938  ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.611     ;
; -9.932  ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.604     ;
; -9.931  ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.605     ;
; -9.920  ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.593     ;
; -9.919  ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.593     ;
; -9.919  ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.593     ;
; -9.918  ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.590     ;
; -9.917  ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.589     ;
; -9.917  ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.591     ;
; -9.908  ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.582     ;
; -9.906  ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.578     ;
; -9.905  ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.578     ;
; -9.902  ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.576     ;
; -9.900  ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.573     ;
; -9.897  ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.572     ;
; -9.891  ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.563     ;
; -9.888  ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.562     ;
; -9.879  ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.551     ;
; -9.876  ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.551     ;
; -9.871  ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.544     ;
; -9.868  ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.543     ;
; -9.866  ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.540     ;
; -9.856  ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.529     ;
; -9.851  ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.524     ;
; -9.847  ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.522     ;
; -9.844  ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.517     ;
; -9.843  ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.517     ;
; -9.837  ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.511     ;
; -9.837  ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.255      ; 10.511     ;
; -9.831  ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.506     ;
; -9.830  ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.502     ;
; -9.827  ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.500     ;
; -9.822  ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.254      ; 10.495     ;
; -9.816  ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.253      ; 10.488     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -10.389 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.934     ;
; -10.377 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.922     ;
; -10.348 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.893     ;
; -10.337 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.880     ;
; -10.323 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.868     ;
; -10.315 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.858     ;
; -10.298 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.842     ;
; -10.273 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.818     ;
; -10.273 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.816     ;
; -10.273 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.817     ;
; -10.273 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.818     ;
; -10.261 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.806     ;
; -10.244 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.789     ;
; -10.232 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.777     ;
; -10.230 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.775     ;
; -10.221 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.764     ;
; -10.214 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.759     ;
; -10.207 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.752     ;
; -10.199 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.742     ;
; -10.197 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.740     ;
; -10.185 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.730     ;
; -10.182 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.726     ;
; -10.173 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.718     ;
; -10.170 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.713     ;
; -10.157 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.702     ;
; -10.157 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.700     ;
; -10.157 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.701     ;
; -10.157 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.702     ;
; -10.156 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.699     ;
; -10.145 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.690     ;
; -10.142 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.686     ;
; -10.137 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.680     ;
; -10.130 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.674     ;
; -10.128 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.673     ;
; -10.116 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.661     ;
; -10.114 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.659     ;
; -10.113 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.657     ;
; -10.105 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.648     ;
; -10.101 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.645     ;
; -10.098 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.643     ;
; -10.091 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.636     ;
; -10.083 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.626     ;
; -10.081 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.624     ;
; -10.069 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.614     ;
; -10.066 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.610     ;
; -10.057 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.602     ;
; -10.054 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.597     ;
; -10.041 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.586     ;
; -10.041 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.584     ;
; -10.041 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.585     ;
; -10.041 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.586     ;
; -10.040 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.583     ;
; -10.029 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.574     ;
; -10.028 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.571     ;
; -10.026 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.570     ;
; -10.021 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.566     ;
; -10.021 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.566     ;
; -10.021 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.564     ;
; -10.014 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.558     ;
; -10.012 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.557     ;
; -10.000 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.545     ;
; -9.998  ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.543     ;
; -9.997  ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.541     ;
; -9.992  ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.537     ;
; -9.989  ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.532     ;
; -9.988  ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.532     ;
; -9.985  ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.529     ;
; -9.982  ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.527     ;
; -9.975  ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.520     ;
; -9.967  ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.510     ;
; -9.965  ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.508     ;
; -9.959  ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.503     ;
; -9.955  ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.499     ;
; -9.953  ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.498     ;
; -9.950  ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.494     ;
; -9.941  ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.486     ;
; -9.939  ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.121      ; 10.479     ;
; -9.938  ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.481     ;
; -9.936  ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.481     ;
; -9.926  ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.470     ;
; -9.925  ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.468     ;
; -9.925  ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.469     ;
; -9.925  ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.470     ;
; -9.924  ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.127      ; 10.470     ;
; -9.924  ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.467     ;
; -9.912  ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.127      ; 10.458     ;
; -9.912  ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.455     ;
; -9.910  ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.454     ;
; -9.905  ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.450     ;
; -9.905  ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.450     ;
; -9.905  ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.124      ; 10.448     ;
; -9.898  ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.442     ;
; -9.896  ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.441     ;
; -9.883  ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.127      ; 10.429     ;
; -9.882  ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.427     ;
; -9.881  ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.425     ;
; -9.876  ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.126      ; 10.421     ;
; -9.872  ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.416     ;
; -9.872  ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.416     ;
; -9.869  ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.125      ; 10.413     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.226 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.816      ; 0.841      ;
; 0.063  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.816      ; 1.130      ;
; 0.074  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.816      ; 1.141      ;
; 0.171  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 1.240      ;
; 0.182  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 1.251      ;
; 0.183  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 0.843      ;
; 0.187  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 0.847      ;
; 0.255  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 1.323      ;
; 0.292  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 1.361      ;
; 0.468  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.128      ;
; 0.472  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.132      ;
; 0.578  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.238      ;
; 0.582  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.242      ;
; 0.758  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 1.826      ;
; 0.803  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.463      ;
; 0.805  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 1.873      ;
; 0.814  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.474      ;
; 0.831  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 1.900      ;
; 0.842  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 1.911      ;
; 0.847  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 1.915      ;
; 0.868  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 1.936      ;
; 0.913  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.573      ;
; 0.924  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 1.992      ;
; 0.941  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.010      ;
; 0.957  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.025      ;
; 0.978  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.046      ;
; 0.999  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.400      ; 1.650      ;
; 1.023  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.683      ;
; 1.025  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.093      ;
; 1.034  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.694      ;
; 1.051  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.120      ;
; 1.062  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.131      ;
; 1.067  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.135      ;
; 1.088  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.156      ;
; 1.117  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.777      ;
; 1.121  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.781      ;
; 1.128  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.788      ;
; 1.132  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.792      ;
; 1.133  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.793      ;
; 1.135  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.203      ;
; 1.136  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.195      ;
; 1.144  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.212      ;
; 1.144  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.804      ;
; 1.145  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.400      ; 1.796      ;
; 1.161  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.230      ;
; 1.172  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.241      ;
; 1.173  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.809      ; 2.233      ;
; 1.175  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.234      ;
; 1.177  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.245      ;
; 1.198  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.266      ;
; 1.212  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.809      ; 2.272      ;
; 1.227  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.887      ;
; 1.231  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.891      ;
; 1.243  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.903      ;
; 1.245  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.313      ;
; 1.254  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.322      ;
; 1.254  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.914      ;
; 1.255  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.314      ;
; 1.262  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.321      ;
; 1.271  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.340      ;
; 1.282  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.351      ;
; 1.284  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.299      ; 4.977      ;
; 1.287  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.355      ;
; 1.290  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.400      ; 1.941      ;
; 1.294  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.353      ;
; 1.295  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.299      ; 4.988      ;
; 1.308  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.376      ;
; 1.318  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.809      ; 2.378      ;
; 1.330  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.398      ;
; 1.337  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 1.997      ;
; 1.341  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.001      ;
; 1.348  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.008      ;
; 1.351  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.410      ;
; 1.352  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.012      ;
; 1.353  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.013      ;
; 1.355  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.423      ;
; 1.360  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.807      ; 2.418      ;
; 1.361  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.807      ; 2.419      ;
; 1.364  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.432      ;
; 1.364  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.024      ;
; 1.381  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.450      ;
; 1.388  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.399      ; 2.038      ;
; 1.389  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.399      ; 2.039      ;
; 1.392  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.807      ; 2.450      ;
; 1.392  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.818      ; 2.461      ;
; 1.394  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.299      ; 5.087      ;
; 1.397  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.465      ;
; 1.401  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.399      ; 2.051      ;
; 1.405  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.299      ; 5.098      ;
; 1.416  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.475      ;
; 1.417  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.476      ;
; 1.418  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.817      ; 2.486      ;
; 1.429  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.808      ; 2.488      ;
; 1.447  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.107      ;
; 1.449  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.807      ; 2.507      ;
; 1.450  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.807      ; 2.508      ;
; 1.451  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.111      ;
; 1.458  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.118      ;
; 1.459  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.400      ; 2.110      ;
; 1.462  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.409      ; 2.122      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -0.078 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.126      ;
; -0.023 ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 1.180      ;
; 0.131  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.335      ;
; 0.248  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 1.451      ;
; 0.362  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.566      ;
; 0.459  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 1.665      ;
; 0.467  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.671      ;
; 0.496  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.700      ;
; 0.507  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.711      ;
; 0.577  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.781      ;
; 0.580  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 1.786      ;
; 0.617  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.821      ;
; 0.660  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.864      ;
; 0.679  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 1.885      ;
; 0.687  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.891      ;
; 0.727  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 1.931      ;
; 0.797  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.001      ;
; 0.800  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 2.006      ;
; 0.837  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.041      ;
; 0.899  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 2.105      ;
; 0.902  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.106      ;
; 0.907  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.111      ;
; 0.943  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.145      ;
; 0.947  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.151      ;
; 0.952  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 3.795      ;
; 0.964  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.573      ; 1.788      ;
; 1.009  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 2.215      ;
; 1.017  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.221      ;
; 1.020  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 2.226      ;
; 1.051  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 3.894      ;
; 1.057  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.261      ;
; 1.062  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 3.905      ;
; 1.119  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.955      ; 2.325      ;
; 1.127  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.331      ;
; 1.161  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 4.004      ;
; 1.167  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.371      ;
; 1.172  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 4.015      ;
; 1.188  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.392      ;
; 1.213  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.415      ;
; 1.271  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 4.114      ;
; 1.282  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 4.125      ;
; 1.338  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.545      ;
; 1.346  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.551      ;
; 1.349  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.556      ;
; 1.381  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.662      ; 4.224      ;
; 1.386  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.591      ;
; 1.448  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.655      ;
; 1.456  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.661      ;
; 1.459  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.666      ;
; 1.496  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.701      ;
; 1.511  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[19]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.716      ;
; 1.518  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.573      ; 2.342      ;
; 1.526  ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.728      ;
; 1.527  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.575      ; 2.353      ;
; 1.537  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.742      ;
; 1.558  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.765      ;
; 1.566  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.771      ;
; 1.569  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.776      ;
; 1.599  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.664      ; 4.444      ;
; 1.601  ; Shift_Left:sc3|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.805      ;
; 1.606  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.811      ;
; 1.610  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.664      ; 4.455      ;
; 1.631  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.835      ;
; 1.638  ; Shift_Left:sc4|shift_reg[46]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.842      ;
; 1.641  ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.844      ;
; 1.647  ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.849      ;
; 1.648  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.851      ;
; 1.652  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.855      ;
; 1.653  ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.856      ;
; 1.659  ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.863      ;
; 1.663  ; Shift_Left:sc4|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.866      ;
; 1.668  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.875      ;
; 1.671  ; Shift_Left:sc3|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.875      ;
; 1.675  ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.878      ;
; 1.676  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.881      ;
; 1.679  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.956      ; 2.886      ;
; 1.680  ; Shift_Left:sc4|shift_reg[27]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.883      ;
; 1.681  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.884      ;
; 1.690  ; Shift_Left:sc4|shift_reg[123]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.892      ;
; 1.690  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.894      ;
; 1.699  ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.903      ;
; 1.701  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.905      ;
; 1.709  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.664      ; 4.554      ;
; 1.711  ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.915      ;
; 1.716  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.954      ; 2.921      ;
; 1.721  ; Shift_Left:sc4|shift_reg[52]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.925      ;
; 1.725  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.929      ;
; 1.725  ; Shift_Left:sc4|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.928      ;
; 1.728  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.931      ;
; 1.732  ; Shift_Left:sc4|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.934      ;
; 1.732  ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.951      ; 2.934      ;
; 1.733  ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.936      ;
; 1.735  ; Shift_Left:sc3|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.938      ;
; 1.736  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.939      ;
; 1.736  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.575      ; 2.562      ;
; 1.736  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.940      ;
; 1.736  ; Shift_Left:sc4|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.952      ; 2.939      ;
; 1.739  ; Shift_Left:sc4|shift_reg[47]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.943      ;
; 1.747  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.575      ; 2.573      ;
; 1.754  ; Shift_Left:sc4|shift_reg[49]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.953      ; 2.958      ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.187 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 0.829      ;
; 0.222 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.993      ; 3.699      ;
; 0.279 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.071      ; 2.371      ;
; 0.286 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.746      ;
; 0.311 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.773      ; 1.105      ;
; 0.314 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.954      ;
; 0.314 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.773      ; 1.108      ;
; 0.332 ; Shift_Left:sc3|shift_reg[26]                        ; Shift_Left:sc3|shift_reg[27]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.001      ;
; 0.350 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.949      ;
; 0.353 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.368 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.837      ; 3.439      ;
; 0.369 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.968      ;
; 0.370 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.905      ; 2.296      ;
; 0.374 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.973      ;
; 0.379 ; fsm_wr:sc7|Q2p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.969      ;
; 0.379 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.021      ;
; 0.385 ; fsm_wr:sc7|Q1p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.984      ;
; 0.391 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.837      ; 3.462      ;
; 0.396 ; uart:sc6|tx_buffer[1]                               ; uart:sc6|tx_buffer[0]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.986      ;
; 0.397 ; uart:sc6|tx_buffer[0]                               ; uart:sc6|tx                                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; uart:sc6|tx_buffer[9]                               ; uart:sc6|tx_buffer[8]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Shift_Left:sc3|shift_reg[53]                        ; Shift_Left:sc3|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.659      ;
; 0.401 ; Shift_Left:sc3|shift_reg[52]                        ; Shift_Left:sc3|shift_reg[53]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.661      ;
; 0.403 ; fsm_wr:sc7|Q1p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.002      ;
; 0.403 ; Shift_Left:sc3|shift_reg[40]                        ; Shift_Left:sc3|shift_reg[41]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.663      ;
; 0.414 ; Shift_Left:sc3|shift_reg[107]                       ; Shift_Left:sc3|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.004      ;
; 0.414 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.414 ; Shift_Left:sc3|shift_reg[66]                        ; Shift_Left:sc3|shift_reg[67]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.414 ; Shift_Left:sc4|shift_reg[66]                        ; Shift_Left:sc4|shift_reg[67]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.414 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.659      ;
; 0.414 ; Shift_Left:sc4|shift_reg[47]                        ; Shift_Left:sc4|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[100]                       ; Shift_Left:sc4|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[97]                        ; Shift_Left:sc4|shift_reg[98]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[94]                        ; Shift_Left:sc3|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[89]                        ; Shift_Left:sc4|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[81]                        ; Shift_Left:sc4|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[80]                        ; Shift_Left:sc4|shift_reg[81]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[79]                        ; Shift_Left:sc3|shift_reg[80]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[69]                        ; Shift_Left:sc4|shift_reg[70]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; Shift_Left:sc4|shift_reg[68]                        ; Shift_Left:sc4|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; Shift_Left:sc4|shift_reg[67]                        ; Shift_Left:sc4|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; Shift_Left:sc3|shift_reg[64]                        ; Shift_Left:sc3|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; Shift_Left:sc4|shift_reg[61]                        ; Shift_Left:sc4|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[61]                        ; Shift_Left:sc3|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.660      ;
; 0.415 ; Shift_Left:sc4|shift_reg[60]                        ; Shift_Left:sc4|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[59]                        ; Shift_Left:sc4|shift_reg[60]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[43]                        ; Shift_Left:sc3|shift_reg[44]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[34]                        ; Shift_Left:sc3|shift_reg[35]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[34]                        ; Shift_Left:sc4|shift_reg[35]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[8]                         ; Shift_Left:sc3|shift_reg[9]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[2]                         ; Shift_Left:sc3|shift_reg[3]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[125]                       ; Shift_Left:sc3|shift_reg[126]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[110]                       ; Shift_Left:sc4|shift_reg[111]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[110]                       ; Shift_Left:sc3|shift_reg[111]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[105]                       ; Shift_Left:sc4|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[90]                        ; Shift_Left:sc3|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[84]                        ; Shift_Left:sc4|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[83]                        ; Shift_Left:sc3|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[76]                        ; Shift_Left:sc4|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[73]                        ; Shift_Left:sc4|shift_reg[74]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[22]                        ; Shift_Left:sc4|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[96]                        ; Shift_Left:sc4|shift_reg[97]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc4|shift_reg[90]                        ; Shift_Left:sc4|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc4|shift_reg[58]                        ; Shift_Left:sc4|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc4|shift_reg[33]                        ; Shift_Left:sc4|shift_reg[34]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.017      ;
; 0.418 ; Shift_Left:sc4|shift_reg[117]                       ; Shift_Left:sc4|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -4.045 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.909     ; 2.305      ;
; -3.864 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.909     ; 2.124      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -3.808 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.071     ; 1.906      ;
; -3.694 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.071     ; 1.792      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.678 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.103     ; 1.744      ;
; -3.524 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.103     ; 1.590      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.224 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.693     ; 1.700      ;
; -3.073 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.693     ; 1.549      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.449 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.773     ; 1.845      ;
; -2.338 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.773     ; 1.734      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.844 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.498      ; 2.501      ;
; -1.663 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.498      ; 2.320      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.257 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.347      ; 5.306      ;
; -1.159 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.347      ; 5.218      ;
; -0.903 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.347      ; 5.452      ;
; -0.679 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.179      ; 2.857      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.347      ; 5.050      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.846 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.951      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; -0.767 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.443      ; 3.872      ;
; 0.110  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.074     ; 2.305      ;
; 0.110  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.074     ; 2.305      ;
; 0.291  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.074     ; 2.124      ;
; 0.291  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.074     ; 2.124      ;
; 0.674  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.744      ;
; 0.674  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.744      ;
; 0.828  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.590      ;
; 0.828  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.590      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 0.255 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.976      ; 3.715      ;
; 1.232 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.474      ;
; 1.232 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.474      ;
; 1.341 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.583      ;
; 1.341 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.583      ;
; 1.800 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.037      ;
; 1.800 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.037      ;
; 1.934 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.171      ;
; 1.934 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.171      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
; 5.334 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.976      ; 3.794      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.962 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.480      ; 4.846      ;
; 1.018 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.416      ; 2.625      ;
; 1.340 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.480      ; 5.234      ;
; 1.626 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.480      ; 5.010      ;
; 1.697 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.480      ; 5.091      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.026 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.159      ; 2.196      ;
; 1.160 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.159      ; 2.330      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.730 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.140     ; 1.581      ;
; 1.874 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.140     ; 1.725      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.541 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.099     ; 1.433      ;
; 2.650 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.099     ; 1.542      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.008 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.525     ; 1.474      ;
; 3.117 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.525     ; 1.583      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.130 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.491     ; 1.630      ;
; 3.278 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.491     ; 1.778      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.369 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.323     ; 2.037      ;
; 3.503 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.323     ; 2.171      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.706 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -8.560 ; -1687.581     ;
; Global_P:sc1|FFD:sc5|Q                              ; -5.831 ; -477.469      ;
; TDC:sc0|FFD:sc4|Q                                   ; -5.799 ; -482.940      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.336 ; -1.034        ;
; TDC:sc0|FFD:sc4|Q                                   ; -0.287 ; -0.880        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.066  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -2.246 ; -2.246        ;
; TDC:sc0|FFD:sc6|Q                                   ; -2.105 ; -2.105        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -2.018 ; -2.018        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.811 ; -1.811        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.385 ; -1.385        ;
; Trigger                                             ; -0.953 ; -0.953        ;
; Hit                                                 ; -0.709 ; -0.709        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.451 ; -3.157        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.141 ; 0.000         ;
; Hit                                                 ; 0.406 ; 0.000         ;
; Trigger                                             ; 0.599 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.115 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 1.563 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 1.772 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 1.855 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 1.968 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.283 ; -2.283        ;
; Trigger                                             ; -1.283 ; -2.283        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.000 ; -134.000      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.000 ; -128.000      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.000 ; -1.000        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.000 ; -1.000        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.000 ; -1.000        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.000 ; -1.000        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.000 ; -1.000        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500  ; 0.000         ;
; CLK0                                                ; 9.577  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -8.560 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.415      ;
; -8.528 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.383      ;
; -8.522 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.377      ;
; -8.507 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.362      ;
; -8.498 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.367      ;
; -8.466 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.335      ;
; -8.460 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.329      ;
; -8.457 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.312      ;
; -8.455 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.312      ;
; -8.445 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.314      ;
; -8.444 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 8.306      ;
; -8.433 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.290      ;
; -8.432 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.601     ; 8.280      ;
; -8.417 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.272      ;
; -8.412 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 8.274      ;
; -8.407 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.262      ;
; -8.406 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.263      ;
; -8.406 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 8.268      ;
; -8.404 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.273      ;
; -8.400 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.601     ; 8.248      ;
; -8.395 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.269      ;
; -8.395 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.264      ;
; -8.394 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.601     ; 8.242      ;
; -8.393 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.264      ;
; -8.391 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 8.253      ;
; -8.385 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.240      ;
; -8.381 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.577     ; 8.253      ;
; -8.379 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.601     ; 8.227      ;
; -8.379 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.234      ;
; -8.372 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.241      ;
; -8.371 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.242      ;
; -8.366 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.235      ;
; -8.364 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.219      ;
; -8.363 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.552     ; 8.260      ;
; -8.363 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.237      ;
; -8.359 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.216      ;
; -8.357 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.231      ;
; -8.351 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.220      ;
; -8.349 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.577     ; 8.221      ;
; -8.345 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.214      ;
; -8.344 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.215      ;
; -8.343 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.577     ; 8.215      ;
; -8.342 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.199      ;
; -8.342 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.216      ;
; -8.342 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.199      ;
; -8.341 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 8.203      ;
; -8.340 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.563     ; 8.226      ;
; -8.340 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 8.193      ;
; -8.339 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.585     ; 8.203      ;
; -8.333 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.588     ; 8.194      ;
; -8.331 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.552     ; 8.228      ;
; -8.330 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.185      ;
; -8.329 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.601     ; 8.177      ;
; -8.328 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.577     ; 8.200      ;
; -8.327 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.599     ; 8.177      ;
; -8.325 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.552     ; 8.222      ;
; -8.317 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.585     ; 8.181      ;
; -8.314 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.169      ;
; -8.312 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.169      ;
; -8.310 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.552     ; 8.207      ;
; -8.308 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.563     ; 8.194      ;
; -8.308 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 8.161      ;
; -8.305 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.599     ; 8.155      ;
; -8.302 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.563     ; 8.188      ;
; -8.302 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 8.155      ;
; -8.301 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.170      ;
; -8.301 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.588     ; 8.162      ;
; -8.299 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.154      ;
; -8.299 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.170      ;
; -8.297 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.168      ;
; -8.296 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.151      ;
; -8.295 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.588     ; 8.156      ;
; -8.292 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.166      ;
; -8.291 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 8.153      ;
; -8.290 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.573     ; 8.166      ;
; -8.290 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.585     ; 8.154      ;
; -8.290 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.147      ;
; -8.287 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.581     ; 8.155      ;
; -8.287 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.563     ; 8.173      ;
; -8.287 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 8.140      ;
; -8.282 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.546     ; 8.185      ;
; -8.280 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.151      ;
; -8.280 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.588     ; 8.141      ;
; -8.280 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.151      ;
; -8.279 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.548     ; 8.180      ;
; -8.279 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.601     ; 8.127      ;
; -8.278 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.577     ; 8.150      ;
; -8.278 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.599     ; 8.128      ;
; -8.277 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 8.148      ;
; -8.276 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.150      ;
; -8.268 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.137      ;
; -8.268 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.573     ; 8.144      ;
; -8.264 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 8.119      ;
; -8.263 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 8.120      ;
; -8.260 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.552     ; 8.157      ;
; -8.258 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.550     ; 8.157      ;
; -8.255 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.129      ;
; -8.255 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.581     ; 8.123      ;
; -8.254 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 8.128      ;
; -8.251 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 8.120      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -5.831 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.429      ;
; -5.809 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.407      ;
; -5.804 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.403      ;
; -5.799 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.397      ;
; -5.767 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.365      ;
; -5.767 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.366      ;
; -5.763 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.361      ;
; -5.750 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.348      ;
; -5.745 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.343      ;
; -5.741 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.339      ;
; -5.740 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.339      ;
; -5.739 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.337      ;
; -5.736 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.335      ;
; -5.735 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.333      ;
; -5.731 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.329      ;
; -5.723 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.322      ;
; -5.716 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.315      ;
; -5.703 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.302      ;
; -5.699 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.297      ;
; -5.699 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.298      ;
; -5.695 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.293      ;
; -5.686 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.284      ;
; -5.682 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.280      ;
; -5.677 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.275      ;
; -5.675 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.273      ;
; -5.673 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.271      ;
; -5.672 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.271      ;
; -5.671 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.269      ;
; -5.668 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.267      ;
; -5.667 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.265      ;
; -5.663 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.261      ;
; -5.659 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.258      ;
; -5.655 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.254      ;
; -5.652 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.251      ;
; -5.648 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.247      ;
; -5.638 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.237      ;
; -5.635 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.234      ;
; -5.631 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.229      ;
; -5.631 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.230      ;
; -5.627 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.225      ;
; -5.618 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.216      ;
; -5.614 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.212      ;
; -5.610 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.209      ;
; -5.609 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.207      ;
; -5.607 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.205      ;
; -5.605 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.203      ;
; -5.604 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.189      ; 6.200      ;
; -5.604 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.203      ;
; -5.603 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.201      ;
; -5.600 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.199      ;
; -5.599 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.197      ;
; -5.595 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.193      ;
; -5.591 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.189      ;
; -5.591 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.190      ;
; -5.587 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.186      ;
; -5.584 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.183      ;
; -5.580 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.179      ;
; -5.574 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.173      ;
; -5.570 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.169      ;
; -5.567 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.166      ;
; -5.563 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.161      ;
; -5.563 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.162      ;
; -5.559 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.157      ;
; -5.558 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.156      ;
; -5.550 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.148      ;
; -5.546 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.145      ;
; -5.546 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.144      ;
; -5.542 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.141      ;
; -5.541 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.139      ;
; -5.540 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.189      ; 6.136      ;
; -5.539 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.137      ;
; -5.537 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.135      ;
; -5.536 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.189      ; 6.132      ;
; -5.536 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.135      ;
; -5.535 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.133      ;
; -5.532 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.131      ;
; -5.531 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.129      ;
; -5.527 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.125      ;
; -5.527 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.125      ;
; -5.523 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.121      ;
; -5.523 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.122      ;
; -5.519 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.118      ;
; -5.517 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.115      ;
; -5.516 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.115      ;
; -5.512 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.111      ;
; -5.512 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.111      ;
; -5.506 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.105      ;
; -5.502 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.101      ;
; -5.500 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.098      ;
; -5.499 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.098      ;
; -5.495 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.093      ;
; -5.495 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.094      ;
; -5.494 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.092      ;
; -5.491 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.089      ;
; -5.490 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.088      ;
; -5.485 ; Shift_Left:sc4|shift_reg[11] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.189      ; 6.081      ;
; -5.482 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.080      ;
; -5.478 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.077      ;
; -5.478 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.191      ; 6.076      ;
; -5.474 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.192      ; 6.073      ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -5.799 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.490      ;
; -5.771 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.463      ;
; -5.771 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.462      ;
; -5.744 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.436      ;
; -5.735 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.426      ;
; -5.731 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.422      ;
; -5.717 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.408      ;
; -5.709 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.400      ;
; -5.707 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.399      ;
; -5.707 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.398      ;
; -5.703 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.395      ;
; -5.703 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.394      ;
; -5.689 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.381      ;
; -5.680 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.372      ;
; -5.676 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.368      ;
; -5.667 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.358      ;
; -5.664 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.356      ;
; -5.663 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.354      ;
; -5.653 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.344      ;
; -5.649 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.340      ;
; -5.645 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.336      ;
; -5.644 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.335      ;
; -5.641 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.332      ;
; -5.639 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.331      ;
; -5.639 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.330      ;
; -5.638 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.330      ;
; -5.635 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.327      ;
; -5.635 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.326      ;
; -5.625 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.317      ;
; -5.621 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.313      ;
; -5.612 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.304      ;
; -5.608 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.300      ;
; -5.600 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.292      ;
; -5.599 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.290      ;
; -5.596 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.288      ;
; -5.595 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.286      ;
; -5.585 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.276      ;
; -5.581 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.272      ;
; -5.581 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.272      ;
; -5.580 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.271      ;
; -5.577 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.268      ;
; -5.576 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.267      ;
; -5.574 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.266      ;
; -5.573 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.264      ;
; -5.571 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.263      ;
; -5.571 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.262      ;
; -5.570 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.262      ;
; -5.567 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.259      ;
; -5.567 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.258      ;
; -5.557 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.249      ;
; -5.553 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.245      ;
; -5.544 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.236      ;
; -5.540 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.232      ;
; -5.532 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.224      ;
; -5.531 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.222      ;
; -5.528 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.220      ;
; -5.526 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.218      ;
; -5.523 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.215      ;
; -5.518 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.210      ;
; -5.517 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.208      ;
; -5.517 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.208      ;
; -5.515 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.206      ;
; -5.513 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.204      ;
; -5.513 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.204      ;
; -5.512 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.203      ;
; -5.509 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.200      ;
; -5.508 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.199      ;
; -5.506 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.198      ;
; -5.505 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.196      ;
; -5.503 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.195      ;
; -5.503 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.194      ;
; -5.502 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.194      ;
; -5.498 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.286      ; 6.191      ;
; -5.498 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.190      ;
; -5.489 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.181      ;
; -5.485 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.177      ;
; -5.480 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.171      ;
; -5.476 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.168      ;
; -5.471 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.286      ; 6.164      ;
; -5.464 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.156      ;
; -5.462 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.154      ;
; -5.460 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.152      ;
; -5.459 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.151      ;
; -5.458 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.150      ;
; -5.455 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.147      ;
; -5.454 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.146      ;
; -5.451 ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.142      ;
; -5.451 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.142      ;
; -5.450 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.142      ;
; -5.449 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.140      ;
; -5.449 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.140      ;
; -5.447 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.138      ;
; -5.445 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.136      ;
; -5.444 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.135      ;
; -5.444 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.136      ;
; -5.441 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.132      ;
; -5.440 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.284      ; 6.131      ;
; -5.438 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.130      ;
; -5.436 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.128      ;
; -5.434 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.285      ; 6.126      ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.336 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.596      ; 0.424      ;
; -0.177 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.596      ; 0.583      ;
; -0.174 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.596      ; 0.586      ;
; -0.129 ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.426      ;
; -0.128 ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.427      ;
; -0.114 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.599      ; 0.649      ;
; -0.111 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.599      ; 0.652      ;
; -0.107 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 0.654      ;
; -0.045 ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.599      ; 0.718      ;
; 0.019  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.574      ;
; 0.020  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.575      ;
; 0.085  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.640      ;
; 0.086  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.641      ;
; 0.220  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 0.981      ;
; 0.223  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 0.984      ;
; 0.226  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.781      ;
; 0.229  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.784      ;
; 0.264  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 1.025      ;
; 0.267  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 1.028      ;
; 0.278  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 0.827      ;
; 0.282  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.599      ; 1.045      ;
; 0.285  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.599      ; 1.048      ;
; 0.286  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 1.047      ;
; 0.292  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.847      ;
; 0.330  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.597      ; 1.091      ;
; 0.348  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.599      ; 1.111      ;
; 0.351  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.113      ;
; 0.354  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.116      ;
; 0.357  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 0.913      ;
; 0.360  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 0.916      ;
; 0.368  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.591      ; 1.123      ;
; 0.374  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.591      ; 1.129      ;
; 0.380  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 0.929      ;
; 0.395  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.157      ;
; 0.398  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.160      ;
; 0.412  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.967      ;
; 0.412  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.591      ; 1.167      ;
; 0.413  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.968      ;
; 0.413  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.177      ;
; 0.415  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.970      ;
; 0.416  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 0.971      ;
; 0.416  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.180      ;
; 0.417  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.179      ;
; 0.418  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.591      ; 1.173      ;
; 0.420  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.182      ;
; 0.423  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 0.979      ;
; 0.426  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 0.982      ;
; 0.430  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.593      ; 1.187      ;
; 0.436  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.593      ; 1.193      ;
; 0.442  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.591      ; 1.197      ;
; 0.448  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 0.997      ;
; 0.461  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.223      ;
; 0.464  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.226      ;
; 0.478  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 1.033      ;
; 0.479  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.391      ; 1.034      ;
; 0.479  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.243      ;
; 0.482  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.246      ;
; 0.483  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.245      ;
; 0.486  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.248      ;
; 0.486  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.591      ; 1.241      ;
; 0.489  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.045      ;
; 0.492  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.048      ;
; 0.500  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.590      ; 1.254      ;
; 0.503  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.590      ; 1.257      ;
; 0.504  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.596      ; 1.264      ;
; 0.504  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.593      ; 1.261      ;
; 0.506  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.384      ; 1.054      ;
; 0.509  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.384      ; 1.057      ;
; 0.521  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.590      ; 1.275      ;
; 0.527  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.289      ;
; 0.527  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.384      ; 1.075      ;
; 0.530  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.292      ;
; 0.543  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.099      ;
; 0.544  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.100      ;
; 0.544  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.590      ; 1.298      ;
; 0.545  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.309      ;
; 0.546  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.102      ;
; 0.547  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.103      ;
; 0.547  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.590      ; 1.301      ;
; 0.548  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.312      ;
; 0.549  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.311      ;
; 0.552  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.314      ;
; 0.555  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.111      ;
; 0.558  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.114      ;
; 0.559  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.592      ; 1.315      ;
; 0.560  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 1.109      ;
; 0.561  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 1.110      ;
; 0.562  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.592      ; 1.318      ;
; 0.565  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.592      ; 1.321      ;
; 0.565  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.590      ; 1.319      ;
; 0.566  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 1.115      ;
; 0.567  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.385      ; 1.116      ;
; 0.583  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.592      ; 1.339      ;
; 0.585  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.885      ; 2.669      ;
; 0.588  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.885      ; 2.672      ;
; 0.593  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.355      ;
; 0.596  ; Shift_Left:sc4|shift_reg[28] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.598      ; 1.358      ;
; 0.609  ; Shift_Left:sc3|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.165      ;
; 0.610  ; Shift_Left:sc4|shift_reg[24] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.392      ; 1.166      ;
; 0.611  ; Shift_Left:sc3|shift_reg[21] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.600      ; 1.375      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -0.287 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.573      ;
; -0.277 ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.583      ;
; -0.158 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.702      ;
; -0.118 ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.742      ;
; -0.023 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.837      ;
; -0.017 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.843      ;
; 0.013  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 0.874      ;
; 0.016  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 0.877      ;
; 0.038  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 0.900      ;
; 0.079  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 0.940      ;
; 0.081  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 0.941      ;
; 0.082  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 0.943      ;
; 0.107  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 0.969      ;
; 0.145  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.006      ;
; 0.148  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.009      ;
; 0.170  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.032      ;
; 0.188  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.048      ;
; 0.198  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.058      ;
; 0.211  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.072      ;
; 0.214  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.075      ;
; 0.239  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.101      ;
; 0.247  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.501      ; 0.912      ;
; 0.277  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.138      ;
; 0.280  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.141      ;
; 0.302  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.164      ;
; 0.343  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.204      ;
; 0.346  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.207      ;
; 0.363  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.036      ;
; 0.366  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.039      ;
; 0.367  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.227      ;
; 0.368  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.230      ;
; 0.371  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.233      ;
; 0.394  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.254      ;
; 0.409  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.270      ;
; 0.412  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.273      ;
; 0.429  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.102      ;
; 0.432  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.105      ;
; 0.434  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.296      ;
; 0.495  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.168      ;
; 0.498  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.171      ;
; 0.527  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.501      ; 1.192      ;
; 0.536  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[19]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.398      ;
; 0.540  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.402      ;
; 0.543  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.405      ;
; 0.550  ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.409      ;
; 0.561  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.234      ;
; 0.564  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.579      ; 2.237      ;
; 0.565  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.428      ;
; 0.568  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.431      ;
; 0.587  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.449      ;
; 0.588  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.503      ; 1.255      ;
; 0.606  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.468      ;
; 0.609  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.471      ;
; 0.620  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.480      ;
; 0.629  ; Shift_Left:sc3|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.489      ;
; 0.631  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.494      ;
; 0.634  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.497      ;
; 0.635  ; Shift_Left:sc4|shift_reg[46]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.494      ;
; 0.645  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.505      ;
; 0.647  ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.507      ;
; 0.647  ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.507      ;
; 0.655  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.515      ;
; 0.657  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.503      ; 1.324      ;
; 0.659  ; Shift_Left:sc3|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.519      ;
; 0.661  ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.521      ;
; 0.666  ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.526      ;
; 0.669  ; Shift_Left:sc4|shift_reg[27]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.529      ;
; 0.671  ; Shift_Left:sc4|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.531      ;
; 0.672  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.534      ;
; 0.674  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.533      ;
; 0.675  ; Shift_Left:sc4|shift_reg[35]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.537      ;
; 0.678  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.537      ;
; 0.679  ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.538      ;
; 0.681  ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.541      ;
; 0.682  ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.541      ;
; 0.682  ; Shift_Left:sc3|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.541      ;
; 0.684  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.543      ;
; 0.685  ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.546      ;
; 0.688  ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.549      ;
; 0.692  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.551      ;
; 0.693  ; Shift_Left:sc4|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.553      ;
; 0.694  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.581      ; 2.369      ;
; 0.696  ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.556      ;
; 0.697  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.560      ;
; 0.700  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.563      ;
; 0.701  ; Shift_Left:sc4|shift_reg[123]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.560      ;
; 0.701  ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.561      ;
; 0.706  ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.565      ;
; 0.707  ; Shift_Left:sc4|shift_reg[52]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.566      ;
; 0.708  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.568      ;
; 0.711  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.571      ;
; 0.713  ; Shift_Left:sc4|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.573      ;
; 0.714  ; Shift_Left:sc4|shift_reg[47]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.573      ;
; 0.714  ; Shift_Left:sc3|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.574      ;
; 0.717  ; Shift_Left:sc3|shift_reg[86]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[86]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.699      ; 1.580      ;
; 0.717  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.576      ;
; 0.717  ; Shift_Left:sc3|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.577      ;
; 0.718  ; Shift_Left:sc4|shift_reg[49]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.695      ; 1.577      ;
; 0.718  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.578      ;
; 0.719  ; Shift_Left:sc3|shift_reg[102]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[102] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.696      ; 1.579      ;
+--------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.066 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.543      ; 0.543      ;
; 0.068 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.398      ;
; 0.083 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 1.943      ;
; 0.085 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.543      ; 0.562      ;
; 0.094 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.224      ; 1.252      ;
; 0.098 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[1]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.599      ; 1.986      ;
; 0.119 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.148      ; 1.201      ;
; 0.128 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.458      ;
; 0.129 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.463      ;
; 0.136 ; Shift_Left:sc3|shift_reg[26]                        ; Shift_Left:sc3|shift_reg[27]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.477      ;
; 0.137 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.580      ; 2.006      ;
; 0.151 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.485      ;
; 0.156 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.490      ;
; 0.165 ; fsm_wr:sc7|Q1p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.499      ;
; 0.166 ; fsm_wr:sc7|Q2p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.168 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.628      ; 1.835      ;
; 0.169 ; fsm_wr:sc7|Q1p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.503      ;
; 0.170 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.173 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.628      ; 1.840      ;
; 0.175 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.505      ;
; 0.178 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a173~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.512      ;
; 0.178 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.507      ;
; 0.181 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a214~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.509      ;
; 0.187 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; uart:sc6|tx_buffer[0]                               ; uart:sc6|tx                                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; uart:sc6|tx_buffer[1]                               ; uart:sc6|tx_buffer[0]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; uart:sc6|tx_buffer[9]                               ; uart:sc6|tx_buffer[8]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a48~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.189 ; fsm_wr:sc7|Q1p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.522      ;
; 0.191 ; Shift_Left:sc3|shift_reg[53]                        ; Shift_Left:sc3|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.326      ;
; 0.192 ; Shift_Left:sc3|shift_reg[52]                        ; Shift_Left:sc3|shift_reg[53]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.327      ;
; 0.194 ; Shift_Left:sc3|shift_reg[40]                        ; Shift_Left:sc3|shift_reg[41]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.329      ;
; 0.194 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[1]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.629      ; 1.862      ;
; 0.195 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.525      ;
; 0.198 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Shift_Left:sc3|shift_reg[107]                       ; Shift_Left:sc3|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Shift_Left:sc3|shift_reg[79]                        ; Shift_Left:sc3|shift_reg[80]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc4|shift_reg[61]                        ; Shift_Left:sc4|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc4|shift_reg[60]                        ; Shift_Left:sc4|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc3|shift_reg[34]                        ; Shift_Left:sc3|shift_reg[35]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc4|shift_reg[34]                        ; Shift_Left:sc4|shift_reg[35]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[125]                       ; Shift_Left:sc3|shift_reg[126]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[110]                       ; Shift_Left:sc4|shift_reg[111]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[110]                       ; Shift_Left:sc3|shift_reg[111]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[105]                       ; Shift_Left:sc4|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[100]                       ; Shift_Left:sc4|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[97]                        ; Shift_Left:sc4|shift_reg[98]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[94]                        ; Shift_Left:sc3|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[90]                        ; Shift_Left:sc3|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[80]                        ; Shift_Left:sc4|shift_reg[81]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[76]                        ; Shift_Left:sc4|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc4|shift_reg[73]                        ; Shift_Left:sc4|shift_reg[74]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[68]                        ; Shift_Left:sc4|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[66]                        ; Shift_Left:sc3|shift_reg[67]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[66]                        ; Shift_Left:sc4|shift_reg[67]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[61]                        ; Shift_Left:sc3|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc4|shift_reg[59]                        ; Shift_Left:sc4|shift_reg[60]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc4|shift_reg[47]                        ; Shift_Left:sc4|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[43]                        ; Shift_Left:sc3|shift_reg[44]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[2]                         ; Shift_Left:sc3|shift_reg[3]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[89]                        ; Shift_Left:sc4|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[84]                        ; Shift_Left:sc4|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[83]                        ; Shift_Left:sc3|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[81]                        ; Shift_Left:sc4|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; Shift_Left:sc4|shift_reg[69]                        ; Shift_Left:sc4|shift_reg[70]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[67]                        ; Shift_Left:sc4|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[58]                        ; Shift_Left:sc4|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; Shift_Left:sc4|shift_reg[22]                        ; Shift_Left:sc4|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[8]                         ; Shift_Left:sc3|shift_reg[9]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -2.246 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.152     ; 1.251      ;
; -2.130 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.152     ; 1.135      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -2.105 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.224     ; 1.038      ;
; -2.004 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.224     ; 0.937      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.018 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.238     ; 0.937      ;
; -1.932 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.238     ; 0.851      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.811 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.059     ; 0.909      ;
; -1.731 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.059     ; 0.829      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.385 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.543     ; 0.999      ;
; -1.293 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.543     ; 0.907      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.953 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.250      ; 1.350      ;
; -0.832 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.250      ; 1.229      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.709 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 1.888      ; 3.179      ;
; -0.531 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 1.888      ; 3.011      ;
; 0.136  ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 1.888      ; 2.834      ;
; 0.156  ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.747      ; 1.578      ;
; 0.190  ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 1.888      ; 2.790      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.451 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.248      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; -0.293 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.255      ; 2.090      ;
; 1.178  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.048     ; 1.251      ;
; 1.178  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.048     ; 1.251      ;
; 1.294  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.048     ; 1.135      ;
; 1.294  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.048     ; 1.135      ;
; 1.497  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.937      ;
; 1.497  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.937      ;
; 1.583  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.851      ;
; 1.583  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.851      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.141 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.571      ; 2.001      ;
; 0.656 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.783      ;
; 0.656 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.783      ;
; 0.708 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.835      ;
; 0.708 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.835      ;
; 0.945 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.069      ;
; 0.945 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.069      ;
; 0.975 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.099      ;
; 0.975 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.099      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
; 5.297 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.571      ; 2.157      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.406 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 0.877      ; 1.387      ;
; 0.502 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 1.962      ; 2.673      ;
; 0.539 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 1.962      ; 2.720      ;
; 1.220 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 1.962      ; 2.891      ;
; 1.366 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 1.962      ; 3.047      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.599 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.641      ; 1.164      ;
; 0.624 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.641      ; 1.189      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.115 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.168     ; 0.851      ;
; 1.154 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.168     ; 0.890      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.563 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.706     ; 0.761      ;
; 1.610 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.706     ; 0.808      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.772 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.893     ; 0.783      ;
; 1.824 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.893     ; 0.835      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 1.855 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.878     ; 0.881      ;
; 1.892 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.878     ; 0.918      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.968 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.803     ; 1.069      ;
; 1.998 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.803     ; 1.099      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 2.062 ns




+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -17.210   ; -0.349 ; -4.447   ; 0.141   ; -1.481              ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 9.577               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.754   ; 1.115   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.447   ; 1.968   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -11.720   ; -0.349 ; N/A      ; N/A     ; -1.285              ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.575   ; 1.563   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.600   ; 0.406   ; -1.481              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -11.648   ; -0.287 ; N/A      ; N/A     ; -1.285              ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.205   ; 1.855   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.049   ; 1.772   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -2.089   ; 0.599   ; -1.481              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -17.210   ; 0.066  ; -1.076   ; 0.141   ; -1.193              ;
; Design-wide TNS                                      ; -6678.271 ; -1.914 ; -30.493  ; 0.0     ; -1417.555           ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.754   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.447   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -977.192  ; -1.034 ; N/A      ; N/A     ; -164.480            ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.575   ; 0.000   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.600   ; 0.000   ; -2.766              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -995.207  ; -0.880 ; N/A      ; N/A     ; -172.190            ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.205   ; 0.000   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.049   ; 0.000   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -2.089   ; 0.000   ; -2.766              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -4705.872 ; 0.000  ; -7.774   ; 0.000   ; -1068.928           ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FCout1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FCout2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; One                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Hit                     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Hit(n)                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 987312   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9805     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 939712   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 987312   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9805     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 939712   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 755   ; 755  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 515   ; 515  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; CLK0                                                ; CLK0                                                ; Base      ; Constrained ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc1|Q                              ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; Base      ; Constrained ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; Constrained ;
; Hit                                                 ; Hit                                                 ; Base      ; Constrained ;
; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; Base      ; Constrained ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc6|Q                                   ; Base      ; Constrained ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; Constrained ;
; Trigger                                             ; Trigger                                             ; Base      ; Constrained ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Apr  1 15:37:19 2024
Info: Command: quartus_sta Timestamp -c Timestamp
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK0 CLK0
    Info (332110): create_generated_clock -source {sc2|sc0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]} {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Trigger Trigger
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc6|Q TDC:sc0|FFD:sc6|Q
    Info (332105): create_clock -period 1.000 -name TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Hit Hit
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc4|Q TDC:sc0|FFD:sc4|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc5|Q Global_P:sc1|FFD:sc5|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc1|Q Global_P:sc1|FFD:sc1|Q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -17.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.210           -4705.872 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -11.720            -977.192 Global_P:sc1|FFD:sc5|Q 
    Info (332119):   -11.648            -995.207 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is -0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.349              -0.384 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -0.192              -0.335 TDC:sc0|FFD:sc4|Q 
    Info (332119):     0.197               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.447              -4.447 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -4.205              -4.205 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -4.049              -4.049 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.575              -3.575 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.754              -2.754 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -2.089              -2.089 Trigger 
    Info (332119):    -1.600              -1.600 Hit 
    Info (332119):    -1.076              -7.774 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.106               0.000 Hit 
    Info (332119):     1.180               0.000 Trigger 
    Info (332119):     1.914               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.772               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.260               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.408               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     3.657               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.193           -1068.928 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.894               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.619 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.687           -4127.411 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -10.396            -899.070 TDC:sc0|FFD:sc4|Q 
    Info (332119):   -10.389            -879.037 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case hold slack is -0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.226              -0.226 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -0.078              -0.101 TDC:sc0|FFD:sc4|Q 
    Info (332119):     0.187               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.045              -4.045 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -3.808              -3.808 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -3.678              -3.678 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.224              -3.224 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.449              -2.449 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.844              -1.844 Trigger 
    Info (332119):    -1.257              -1.257 Hit 
    Info (332119):    -0.846              -5.922 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.255               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.962               0.000 Hit 
    Info (332119):     1.026               0.000 Trigger 
    Info (332119):     1.730               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.541               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.008               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.130               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     3.369               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.149           -1029.504 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.890               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.706 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.560           -1687.581 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.831            -477.469 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -5.799            -482.940 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is -0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.336              -1.034 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -0.287              -0.880 TDC:sc0|FFD:sc4|Q 
    Info (332119):     0.066               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.246              -2.246 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -2.105              -2.105 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -2.018              -2.018 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.811              -1.811 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.385              -1.385 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -0.953              -0.953 Trigger 
    Info (332119):    -0.709              -0.709 Hit 
    Info (332119):    -0.451              -3.157 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.406               0.000 Hit 
    Info (332119):     0.599               0.000 Trigger 
    Info (332119):     1.115               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     1.563               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     1.772               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     1.855               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     1.968               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.283              -2.283 Hit 
    Info (332119):    -1.283              -2.283 Trigger 
    Info (332119):    -1.000            -134.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.000            -128.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.000              -1.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     0.500               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.577               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2.062 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Mon Apr  1 15:37:42 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:20


