
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  w.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b w.vhd -u Fw.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Tue Jan 16 18:47:58 2024

Library 'work' => directory 'lc22v10'
Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'c:\tools\lib\ieee\work'
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Tue Jan 16 18:47:58 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Tue Jan 16 18:47:58 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 8 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (18:48:00)

Input File(s): w.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : w.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (18:48:00)

Messages:
  Information: Process virtual 'bit_valueD'bit_valueD ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         data_out.D

  Information: Selected logic optimization OFF for signals:
         data_out.AR data_out.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (18:48:00)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Optimizing logic without changing polarity for signals:
         data_out.D

  Information: Selected logic optimization OFF for signals:
         data_out.AR data_out.SP data_out.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (18:48:00)

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (18:48:00)
</CYPRESSTAG>

    data_out.D =
          data_out.Q 
        + data_in 

    data_out.AR =
          reset 

    data_out.SP =
          GND

    data_out.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (18:48:00)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (18:48:00)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
          reset =| 2|                                  |23|* not used       
        data_in =| 3|                                  |22|* not used       
       not used *| 4|                                  |21|* not used       
       not used *| 5|                                  |20|* not used       
       not used *| 6|                                  |19|* not used       
       not used *| 7|                                  |18|* not used       
       not used *| 8|                                  |17|* not used       
       not used *| 9|                                  |16|* not used       
       not used *|10|                                  |15|* not used       
       not used *|11|                                  |14|= data_out       
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (18:48:00)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    2  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    1  |   10  |
                 ______________________________________
                                           4  /   22   = 18  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  data_out        |   2  |   8  |
                 | 15  |  Unused          |   0  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  Unused          |   0  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                              2  / 121   = 1   %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (18:48:00)

Messages:
  Information: Output file 'w.pin' created.
  Information: Output file 'w.jed' created.

  Usercode:    
  Checksum:    14F4



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 18:48:00
