{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717131707785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717131707792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:01:47 2024 " "Processing started: Fri May 31 00:01:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717131707792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131707792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Otro -c Otro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Otro -c Otro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131707792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717131708804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717131708804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/synthesis/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu/synthesis/cpu.vhd" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/cpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719389 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/synthesis/cpu.vhd" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "cpu/synthesis/submodules/cpu_irq_mapper.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719422 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717131719434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717131719434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719435 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717131719437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717131719438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719438 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_1 " "Found entity 1: cpu_onchip_memory2_1" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_1.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_0 " "Found entity 1: cpu_onchip_memory2_0" {  } { { "cpu/synthesis/submodules/cpu_onchip_memory2_0.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0 " "Found entity 1: cpu_nios2_gen2_0" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_gen2_0_cpu " "Found entity 21: cpu_nios2_gen2_0_cpu" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_nios2_gen2_0_cpu_test_bench" {  } { { "cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/script/vhdl-altera/32_Otro/cpu/synthesis/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717131719508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719508 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Otro " "Top-level design entity \"Otro\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1717131719609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/script/vhdl-altera/32_Otro/output_files/Otro.map.smsg " "Generated suppressed messages file D:/script/vhdl-altera/32_Otro/output_files/Otro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131719699 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717131721363 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 31 00:02:01 2024 " "Processing ended: Fri May 31 00:02:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717131721363 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717131721363 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717131721363 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131721363 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717131722024 ""}
