// Code your design here
module mux2to1(
  input [1:0]a,
  input select,
  output reg out
);
  always@(*)
      begin
        case(select)
          1'b0: out=a[0];
          1'b1: out=a[1];
        endcase
      end
endmodule
