{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@73:83@HdlStmAssign", "  wire link_valid_tmp;\n\n  reg link_valid_d = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@72:82", "  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n  wire link_valid_tmp;\n\n  reg link_valid_d = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@76:86", "\n  assign link_ready = 1'b1;\n  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    link_valid_d <= link_valid;\n  end\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@74:84", "\n  reg link_valid_d = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    link_valid_d <= link_valid;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@70:80", "  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n  wire link_valid_tmp;\n\n  reg link_valid_d = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@78:90", "  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    link_valid_d <= link_valid;\n  end\n\n  // synchronization logic\n  util_ext_sync #(\n    .ENABLED (EXT_SYNC)\n  ) i_util_ext_sync (\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@75:85", "  reg link_valid_d = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n  assign adc_valid = {NUM_CHANNELS{link_valid_tmp & ~adc_sync_armed}};\n  assign adc_sync_status = adc_sync_armed;\n  assign adc_rst_sync = adc_sync_armed;\n\n  always @(posedge clk) begin\n    link_valid_d <= link_valid;\n  end\n"]], "Diff Content": {"Delete": [[78, "  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_d : link_valid;\n"]], "Add": [[78, "  assign link_valid_tmp = EN_FRAME_ALIGN ? link_valid_dd : link_valid_d;\n"]]}}