{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1457380949182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1457380949197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 15:02:28 2016 " "Processing started: Mon Mar 07 15:02:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1457380949197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457380949197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457380949197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1457381018259 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ghrd_top.v(304) " "Verilog HDL Module Instantiation warning at ghrd_top.v(304): ignored dangling comma in List of Port Connections" {  } { { "ghrd_top.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/ghrd_top.v" 304 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1457381108651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_top " "Found entity 1: ghrd_top" {  } { { "ghrd_top.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/ghrd_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381108820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381108820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/audioconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioconfig/synthesis/audioconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioConfig-rtl " "Found design unit 1: AudioConfig-rtl" {  } { { "AudioConfig/synthesis/AudioConfig.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/AudioConfig.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120677 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioConfig " "Found entity 1: AudioConfig" {  } { { "AudioConfig/synthesis/AudioConfig.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/AudioConfig.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381120677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381120872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "AudioConfig/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381120901 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381120933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381120934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381120967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381120998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381120998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioconfig/synthesis/submodules/audioconfig_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audioconfig/synthesis/submodules/audioconfig_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioConfig_audio_and_video_config_0 " "Found entity 1: AudioConfig_audio_and_video_config_0" {  } { { "AudioConfig/synthesis/submodules/AudioConfig_audio_and_video_config_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioConfig/synthesis/submodules/AudioConfig_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/audioclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audioclk/synthesis/audioclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClk-rtl " "Found design unit 1: AudioClk-rtl" {  } { { "AudioClk/synthesis/AudioClk.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/AudioClk.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121475 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClk " "Found entity 1: AudioClk" {  } { { "AudioClk/synthesis/AudioClk.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/AudioClk.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/submodules/audioclk_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/submodules/audioclk_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClk_audio_pll_0 " "Found entity 1: AudioClk_audio_pll_0" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "AudioClk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioclk/synthesis/submodules/audioclk_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audioclk/synthesis/submodules/audioclk_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClk_audio_pll_0_audio_pll " "Found entity 1: AudioClk_audio_pll_0_audio_pll" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381121974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381121974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio/synthesis/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio-rtl " "Found design unit 1: Audio-rtl" {  } { { "Audio/synthesis/Audio.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/Audio.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "Audio/synthesis/Audio.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/Audio.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Audio/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Audio/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Audio/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122419 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1457381122424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/synthesis/submodules/audio_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/audio_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_audio_0 " "Found entity 1: Audio_audio_0" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/Audio_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/i2c.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_karaoke_de1_quartus_15_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_karaoke_de1_quartus_15_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Karaoke_DE1_Quartus_15_1 " "Found entity 1: Altera_Karaoke_DE1_Quartus_15_1" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381122921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381122921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "clock_500.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/clock_500.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381123108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381123108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381123167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381123167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381123417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381123417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381124800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381124800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381125224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381125224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381125963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381125963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381126380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381126380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381126721 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381126721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381126721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127480 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381127770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381127770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381128118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381128471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381128473 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381128473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381128473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381129354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381129355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381129356 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381129356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381129356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381129421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381129421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381131054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381131054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381131657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381131657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381132472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381132472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381132511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381132511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381132528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381132528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381132573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381132573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381132612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381132612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381132653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381132653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381133000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381133000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381133145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381133145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381133192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381133192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381133335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381133335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134955 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134955 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134955 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134955 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381134955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381134955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135313 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_010 " "Found entity 2: soc_system_mm_interconnect_0_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135336 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135350 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135406 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135436 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135505 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457381135530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135531 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_vol_flag_rr_in_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_vol_flag_rr_in_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_vol_flag_RR_in_0 " "Found entity 1: soc_system_vol_flag_RR_in_0" {  } { { "soc_system/synthesis/submodules/soc_system_vol_flag_RR_in_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_vol_flag_RR_in_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_vol_ctrl_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_vol_ctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_vol_ctrl_0 " "Found entity 1: soc_system_vol_ctrl_0" {  } { { "soc_system/synthesis/submodules/soc_system_vol_ctrl_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_vol_ctrl_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_timer_0 " "Found entity 1: soc_system_timer_0" {  } { { "soc_system/synthesis/submodules/soc_system_timer_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_play_out_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_play_out_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_play_out_0 " "Found entity 1: soc_system_play_out_0" {  } { { "soc_system/synthesis/submodules/soc_system_play_out_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_play_out_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec " "Found entity 1: soc_system_master_non_sec" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_p2b_adapter " "Found entity 1: soc_system_master_non_sec_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_b2p_adapter " "Found entity 1: soc_system_master_non_sec_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381135990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381135990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_timing_adt " "Found entity 1: soc_system_master_non_sec_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136287 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136287 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136642 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136642 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136642 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136642 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381136952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381136952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381137672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381137672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fifo_0.v 4 4 " "Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/soc_system_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fifo_0_single_clock_fifo " "Found entity 1: soc_system_fifo_0_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138671 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_fifo_0_scfifo_with_controls " "Found entity 2: soc_system_fifo_0_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138671 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_fifo_0_map_avalonmm_to_avalonst " "Found entity 3: soc_system_fifo_0_map_avalonmm_to_avalonst" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138671 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_fifo_0 " "Found entity 4: soc_system_fifo_0" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSP " "Found entity 1: DSP" {  } { { "DSP.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/DSP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381138744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381138744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "falling_edge keytr.v(106) " "Verilog HDL Implicit Net warning at keytr.v(106): created implicit net for \"falling_edge\"" {  } { { "keytr.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/keytr.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381138772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381138772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381138773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Altera_Karaoke_DE1_Quartus_15_1 " "Elaborating entity \"Altera_Karaoke_DE1_Quartus_15_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1457381140213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:inst\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "inst" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 168 120 352 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381142014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.v(87) " "Verilog HDL assignment warning at clock_500.v(87): truncated value with size 32 to match size of target (1)" {  } { { "clock_500.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/clock_500.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381142270 "|Altera_Karaoke_DE1_Quartus_15_1|CLOCK_500:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.v(107) " "Verilog HDL assignment warning at clock_500.v(107): truncated value with size 32 to match size of target (6)" {  } { { "clock_500.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/clock_500.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381142272 "|Altera_Karaoke_DE1_Quartus_15_1|CLOCK_500:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.v(146) " "Verilog HDL assignment warning at clock_500.v(146): truncated value with size 32 to match size of target (11)" {  } { { "clock_500.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/clock_500.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381142274 "|Altera_Karaoke_DE1_Quartus_15_1|CLOCK_500:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:inst1 " "Elaborating entity \"i2c\" for hierarchy \"i2c:inst1\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "inst1" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 168 472 736 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381144197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(86) " "Verilog HDL assignment warning at i2c.v(86): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/i2c.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381144198 "|Altera_Karaoke_DE1_Quartus_15_1|i2c:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(85) " "Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/i2c.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381144199 "|Altera_Karaoke_DE1_Quartus_15_1|i2c:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(110) " "Verilog HDL assignment warning at i2c.v(110): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/i2c.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381144199 "|Altera_Karaoke_DE1_Quartus_15_1|i2c:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst3\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "inst3" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 352 -48 64 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381146977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst3\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 352 -48 64 400 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381147608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst3 " "Instantiated megafunction \"LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381147666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381147666 ""}  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 352 -48 64 400 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381147666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:inst16 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:inst16\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "inst16" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381147672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_0 soc_system:inst16\|soc_system_fifo_0:fifo_0 " "Elaborating entity \"soc_system_fifo_0\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "fifo_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381147967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_0_scfifo_with_controls soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"soc_system_fifo_0_scfifo_with_controls\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "the_scfifo_with_controls" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381148059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_0_single_clock_fifo soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"soc_system_fifo_0_single_clock_fifo\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "the_scfifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381148418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "single_clock_fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381158062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381158171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381158208 ""}  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381158208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q3a1 " "Found entity 1: scfifo_q3a1" {  } { { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381158500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381158500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q3a1 soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated " "Elaborating entity \"scfifo_q3a1\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381158502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1aa1 " "Found entity 1: a_dpfifo_1aa1" {  } { { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381158602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381158602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1aa1 soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo " "Elaborating entity \"a_dpfifo_1aa1\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\"" {  } { { "db/scfifo_q3a1.tdf" "dpfifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381158604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_fefifo_s7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381158718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381158718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_1aa1.tdf" "fifo_state" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381158721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381158995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381158995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw " "Elaborating entity \"cntr_2h7\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_fefifo_s7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381158998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uts1 " "Found entity 1: altsyncram_uts1" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381160944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381160944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uts1 soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram " "Elaborating entity \"altsyncram_uts1\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\"" {  } { { "db/a_dpfifo_1aa1.tdf" "FIFOram" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381160952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381162504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381162504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|cntr_mgb:rd_ptr_count " "Elaborating entity \"cntr_mgb\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|cntr_mgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_1aa1.tdf" "rd_ptr_count" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381162508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_0_map_avalonmm_to_avalonst soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"soc_system_fifo_0_map_avalonmm_to_avalonst\" for hierarchy \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "the_map_avalonmm_to_avalonst" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381162553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:inst16\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381162716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381162913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381163816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381164198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381164710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381165296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381165332 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457381165333 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381165772 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381165809 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381166002 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1457381166149 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381166150 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1457381166166 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457381166166 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381167435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381167436 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381167436 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381167617 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457381167674 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457381167674 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457381167675 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457381167675 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381167805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381168323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381169051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381169269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381169549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381173445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381173923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381173924 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381173924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381174326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381174326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381174332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381174655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381175233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381175415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381180228 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1457381180426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381180565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381180691 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381180691 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381180691 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381180691 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381180692 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381180692 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381184540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:inst16\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381184854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:inst16\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:inst16\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381185351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:inst16\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381185657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381185836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381186514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381186734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381186734 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381186734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381187369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381187369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381187372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381187754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381187754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381187756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381188086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381188086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381188089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381188537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381188537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381188540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381189250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381189250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381189253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381189671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381189671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381189674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381189786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381191129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381191226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381191226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381191226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381191226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381191226 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381191226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381191546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381191866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381192046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:inst16\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381192245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:inst16\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:inst16\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381192288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec soc_system:inst16\|soc_system_master_non_sec:master_non_sec " "Elaborating entity \"soc_system_master_non_sec\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\"" {  } { { "soc_system/synthesis/soc_system.v" "master_non_sec" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381192547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381193006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381193401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381193619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381193735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381193735 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381193735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381193739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381193816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381194145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381194772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381195057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381195611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381195860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381195860 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381195860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381195867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381196644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381196835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381196835 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381196835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381196840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381197151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381197437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381197718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381197843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381197945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381198139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381198386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_timing_adt soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_timing_adt:timing_adt " "Elaborating entity \"soc_system_master_non_sec_timing_adt\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "timing_adt" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381198682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_master_non_sec_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_master_non_sec_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381198682 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381199065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "b2p" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381199565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "p2b" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381199875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "transacto" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381200211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381200505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_b2p_adapter soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_master_non_sec_b2p_adapter\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "b2p_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381200837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_master_non_sec_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_master_non_sec_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381200838 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_master_non_sec_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_master_non_sec_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457381200838 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_p2b_adapter soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_master_non_sec_p2b_adapter\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "p2b_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381201208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "rst_controller" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381201525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381201824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381202057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381202452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381203529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381203758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381203758 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381203758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkj1 " "Found entity 1: altsyncram_vkj1" {  } { { "db/altsyncram_vkj1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_vkj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381203958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381203958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkj1 soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vkj1:auto_generated " "Elaborating entity \"altsyncram_vkj1\" for hierarchy \"soc_system:inst16\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381203960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_play_out_0 soc_system:inst16\|soc_system_play_out_0:play_out_0 " "Elaborating entity \"soc_system_play_out_0\" for hierarchy \"soc_system:inst16\|soc_system_play_out_0:play_out_0\"" {  } { { "soc_system/synthesis/soc_system.v" "play_out_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381205448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:inst16\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:inst16\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381205503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_timer_0 soc_system:inst16\|soc_system_timer_0:timer_0 " "Elaborating entity \"soc_system_timer_0\" for hierarchy \"soc_system:inst16\|soc_system_timer_0:timer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "timer_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381205606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_vol_ctrl_0 soc_system:inst16\|soc_system_vol_ctrl_0:vol_ctrl_0 " "Elaborating entity \"soc_system_vol_ctrl_0\" for hierarchy \"soc_system:inst16\|soc_system_vol_ctrl_0:vol_ctrl_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vol_ctrl_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381205727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_vol_flag_RR_in_0 soc_system:inst16\|soc_system_vol_flag_RR_in_0:vol_flag_rr_in_0 " "Elaborating entity \"soc_system_vol_flag_RR_in_0\" for hierarchy \"soc_system:inst16\|soc_system_vol_flag_RR_in_0:vol_flag_rr_in_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vol_flag_rr_in_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381205874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381206041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_non_sec_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_non_sec_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_non_sec_master_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381210899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381211049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381211312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "intr_capturer_0_avalon_slave_0_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381211521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381211792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_0_in_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381212036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_0_in_csr_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381212242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381212518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381213010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381213631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_non_sec_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_non_sec_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_non_sec_master_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381214101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381214549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381214846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381215104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381215355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381215548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381216006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381216237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381216503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381216891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381217273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381217967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381218328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381218568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381218927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381218954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381219394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381219583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381219864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381220115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381220376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381220402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381220626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_0_router_010\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_010" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381220857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010_default_decode soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381221326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_non_sec_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_non_sec_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_non_sec_master_limiter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381221751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381222377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381222856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381223501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381223727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381223932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381223975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381224097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381224315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381224582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381225071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381227028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381227335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381227770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381228139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381228645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381228791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381228881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381229083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_005 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381229472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381229879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381230095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381230616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381231080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381231557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_005 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381232171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381232543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381232823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381233020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381233409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381233633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381234231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381234424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381234659 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457381234789 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457381234790 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381235346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_non_sec_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_non_sec_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_non_sec_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381235623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381235686 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_non_sec_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381235688 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_non_sec_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381235688 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_non_sec_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381236094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381236116 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381236119 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381236119 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381236677 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457381236744 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457381236745 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_master_non_sec_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381237013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381237051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381237168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381237312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381237472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381237968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:master_secure_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:master_secure_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381238977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381239215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381239697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381239870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381240069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381240815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381240984 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381241442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381241644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381242174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:master_secure_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:master_secure_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_limiter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381242214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381242512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381242854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381243183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381243527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381244043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381244279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381244301 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381244408 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457381244409 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381244692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:inst16\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381244825 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457381244856 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457381244856 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:inst16\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:inst16\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381245001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:inst16\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:inst16\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381245062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:inst16\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:inst16\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381245243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio Audio:inst5 " "Elaborating entity \"Audio\" for hierarchy \"Audio:inst5\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "inst5" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { -344 976 1440 48 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381245642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_audio_0 Audio:inst5\|Audio_audio_0:audio_0 " "Elaborating entity \"Audio_audio_0\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\"" {  } { { "Audio/synthesis/Audio.vhd" "audio_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/Audio.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381246004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Audio:inst5\|Audio_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "Bit_Clock_Edges" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/Audio_audio_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381246295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "Audio_In_Deserializer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/Audio_audio_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381246683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381247053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381247376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381248442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381248686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381248687 ""}  } { { "Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381248687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381249029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381249029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381249032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381249272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381249272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381249275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381249961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381249961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381249964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381250652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381250652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381250656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381250835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381251053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381251053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381251056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381251405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381251405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381251515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381252035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381252035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381252037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Audio:inst5\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Audio/synthesis/submodules/Audio_audio_0.v" "Audio_Out_Serializer" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Audio/synthesis/submodules/Audio_audio_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381253186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClk AudioClk:inst4 " "Elaborating entity \"AudioClk\" for hierarchy \"AudioClk:inst4\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "inst4" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { -200 184 456 -56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381255062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClk_audio_pll_0 AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioClk_audio_pll_0\" for hierarchy \"AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\"" {  } { { "AudioClk/synthesis/AudioClk.vhd" "audio_pll_0" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/AudioClk.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381255327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClk_audio_pll_0_audio_pll AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"AudioClk_audio_pll_0_audio_pll\" for hierarchy \"AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" "audio_pll" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381255477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381255850 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1457381256246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381256542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381256543 ""}  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381256543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"AudioClk:inst4\|AudioClk_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/AudioClk/synthesis/submodules/AudioClk_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381256829 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1457381273518 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1457381282889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.07.15:08:59 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2016.03.07.15:08:59 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381340077 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381358207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381362551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381369913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381370388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381370620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381371017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381371416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381371493 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1457381373808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381375368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381375368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381375625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381375625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381375720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381375720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381375860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381375860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381376085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381376085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381376085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381376280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381376280 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 40 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 70 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 100 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 130 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 160 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 190 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 220 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 250 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 280 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 310 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 340 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 370 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 400 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 430 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 460 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 490 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 520 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 550 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 580 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 610 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 640 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 670 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 700 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 730 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 760 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 790 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[26\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 820 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[27\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 850 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[28\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 880 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[29\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 910 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[30\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 940 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[31\] " "Synthesized away node \"soc_system:inst16\|soc_system_fifo_0:fifo_0\|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|soc_system_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_uts1.tdf" 970 2 0 } } { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/a_dpfifo_1aa1.tdf" 44 2 0 } } { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/scfifo_q3a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 62 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 186 0 0 } } { "soc_system/synthesis/submodules/soc_system_fifo_0.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/submodules/soc_system_fifo_0.v" 549 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system/synthesis/soc_system.v" 300 0 0 } } { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 624 -232 456 1928 "inst16" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381389217 "|Altera_Karaoke_DE1_Quartus_15_1|soc_system:inst16|soc_system_fifo_0:fifo_0|soc_system_fifo_0_scfifo_with_controls:the_scfifo_with_controls|soc_system_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_q3a1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_uts1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1457381389217 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1457381389217 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AudioConfig 19 " "Ignored 19 assignments for entity \"AudioConfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1457381529127 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:inst16\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:inst16\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1457381563073 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1457381563073 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1457381563073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381563678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:inst16\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457381563678 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457381563678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457381564321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381564321 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1457381574198 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { -80 704 888 -64 "AUD_ADCLRCK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1457381727689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { -64 712 888 -48 "AUD_BCLK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1457381727689 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { -32 704 888 -16 "AUD_DACLRCK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1457381727689 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1457381727689 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 824 -480 -280 840 "HPS_ENET_MDIO" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA~synth " "Node \"HPS_FLASH_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 952 -512 -280 968 "HPS_FLASH_DATA\[0\]" "" } { 968 -520 -280 984 "HPS_FLASH_DATA\[1\]" "" } { 984 -520 -280 1000 "HPS_FLASH_DATA\[2\]" "" } { 1000 -520 -280 1016 "HPS_FLASH_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA~synth " "Node \"HPS_FLASH_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 952 -512 -280 968 "HPS_FLASH_DATA\[0\]" "" } { 968 -520 -280 984 "HPS_FLASH_DATA\[1\]" "" } { 984 -520 -280 1000 "HPS_FLASH_DATA\[2\]" "" } { 1000 -520 -280 1016 "HPS_FLASH_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA~synth " "Node \"HPS_FLASH_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 952 -512 -280 968 "HPS_FLASH_DATA\[0\]" "" } { 968 -520 -280 984 "HPS_FLASH_DATA\[1\]" "" } { 984 -520 -280 1000 "HPS_FLASH_DATA\[2\]" "" } { 1000 -520 -280 1016 "HPS_FLASH_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA~synth " "Node \"HPS_FLASH_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 952 -512 -280 968 "HPS_FLASH_DATA\[0\]" "" } { 968 -520 -280 984 "HPS_FLASH_DATA\[1\]" "" } { 984 -520 -280 1000 "HPS_FLASH_DATA\[2\]" "" } { 1000 -520 -280 1016 "HPS_FLASH_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1048 -464 -280 1064 "HPS_SD_CMD" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA~synth " "Node \"HPS_SD_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1064 -488 -280 1080 "HPS_SD_DATA\[0\]" "" } { 1080 -496 -280 1096 "HPS_SD_DATA\[1\]" "" } { 1112 -496 -280 1128 "HPS_SD_DATA\[2\]" "" } { 1128 -496 -280 1144 "HPS_SD_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA~synth " "Node \"HPS_SD_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1064 -488 -280 1080 "HPS_SD_DATA\[0\]" "" } { 1080 -496 -280 1096 "HPS_SD_DATA\[1\]" "" } { 1112 -496 -280 1128 "HPS_SD_DATA\[2\]" "" } { 1128 -496 -280 1144 "HPS_SD_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA~synth " "Node \"HPS_SD_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1064 -488 -280 1080 "HPS_SD_DATA\[0\]" "" } { 1080 -496 -280 1096 "HPS_SD_DATA\[1\]" "" } { 1112 -496 -280 1128 "HPS_SD_DATA\[2\]" "" } { 1128 -496 -280 1144 "HPS_SD_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA~synth " "Node \"HPS_SD_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1064 -488 -280 1080 "HPS_SD_DATA\[0\]" "" } { 1080 -496 -280 1096 "HPS_SD_DATA\[1\]" "" } { 1112 -496 -280 1128 "HPS_SD_DATA\[2\]" "" } { 1128 -496 -280 1144 "HPS_SD_DATA\[3\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA~synth " "Node \"HPS_USB_DATA~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1144 -504 -280 1160 "HPS_USB_DATA\[0\]" "" } { 1160 -504 -280 1176 "HPS_USB_DATA\[1\]" "" } { 1176 -504 -280 1192 "HPS_USB_DATA\[2\]" "" } { 1192 -504 -280 1208 "HPS_USB_DATA\[3\]" "" } { 1208 -504 -280 1224 "HPS_USB_DATA\[4\]" "" } { 1224 -504 -280 1240 "HPS_USB_DATA\[5\]" "" } { 1240 -504 -280 1256 "HPS_USB_DATA\[6\]" "" } { 1256 -504 -280 1272 "HPS_USB_DATA\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1432 -480 -280 1448 "HPS_I2C1_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1448 -480 -280 1464 "HPS_I2C1_SCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1464 -480 -280 1480 "HPS_I2C2_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1480 -480 -280 1496 "HPS_I2C2_SCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1496 -488 -280 1512 "HPS_CONV_USB_N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1512 -488 -280 1528 "HPS_ENET_INT_N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO~synth " "Node \"HPS_GPIO~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1528 -472 -280 1544 "HPS_GPIO\[0\]" "" } { 1544 -472 -280 1560 "HPS_GPIO\[1\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO~synth " "Node \"HPS_GPIO~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1528 -472 -280 1544 "HPS_GPIO\[0\]" "" } { 1544 -472 -280 1560 "HPS_GPIO\[1\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1560 -496 -280 1576 "HPS_I2C_CONTROL" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1576 -456 -280 1592 "HPS_LED" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1592 -456 -280 1608 "HPS_KEY" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1608 -496 -280 1624 "HPS_GSENSOR_INT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ~synth " "Node \"HPS_DDR3_DQ~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 960 560 804 976 "HPS_DDR3_DQ\[31..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P~synth " "Node \"HPS_DDR3_DQS_P~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 976 560 821 992 "HPS_DDR3_DQS_P\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P~synth " "Node \"HPS_DDR3_DQS_P~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 976 560 821 992 "HPS_DDR3_DQS_P\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P~synth " "Node \"HPS_DDR3_DQS_P~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 976 560 821 992 "HPS_DDR3_DQS_P\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P~synth " "Node \"HPS_DDR3_DQS_P~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 976 560 821 992 "HPS_DDR3_DQS_P\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 992 560 821 1008 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 992 560 821 1008 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 992 560 821 1008 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 992 560 821 1008 "HPS_DDR3_DQS_N\[3..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "Altera_Karaoke_DE1_Quartus_15_1.bdf" "" { Schematic "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/Altera_Karaoke_DE1_Quartus_15_1.bdf" { { 1384 -472 -280 1400 "HPS_SPIM_SS" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457381752425 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1457381752425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381768274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1466 " "1466 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1457381802079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457381810444 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AudioConfig 19 " "Ignored 19 assignments for entity \"AudioConfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1457381828377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system.map.smsg " "Generated suppressed messages file C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1_v1_1/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457381836499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 1 0 0 " "Adding 23 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1457382212030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457382212030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9894 " "Implemented 9894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1457382224867 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1457382224867 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "75 " "Implemented 75 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1457382224867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8897 " "Implemented 8897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1457382224867 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1457382224867 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1457382224867 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1457382224867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1457382224867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1354 " "Peak virtual memory: 1354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1457382226394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 15:23:46 2016 " "Processing ended: Mon Mar 07 15:23:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1457382226394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:21:18 " "Elapsed time: 00:21:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1457382226394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:59 " "Total CPU time (on all processors): 00:09:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1457382226394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1457382226394 ""}
