\hypertarget{struct_r_n_g___type_def}{}\section{R\+N\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_n_g___type_def}\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}


H\+A\+SH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+A\+SH. 

Definition at line 989 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

R\+NG control register, Address offset\+: 0x00 

Definition at line 991 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

R\+NG data register, Address offset\+: 0x08 

Definition at line 993 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

R\+NG status register, Address offset\+: 0x04 

Definition at line 992 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
