// Seed: 1987021399
module module_0 (
    input wand void id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8[-1 : -1 'b0],
    output wor id_9,
    input tri id_10,
    output wand id_11,
    input tri1 id_12,
    output wor id_13,
    output wand id_14
);
  tri1 id_16 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output wire id_2
);
  if (1) logic id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_16 = 0;
endmodule
