// Seed: 1576721675
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4 = id_6;
  module_0(); id_8 :
  assert property (@(posedge {1{id_6}}) 1)
  else $display();
  wire id_9;
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    output uwire id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input uwire id_10,
    output wire id_11,
    output tri id_12,
    output supply1 id_13,
    input uwire id_14,
    input tri id_15,
    input supply0 id_16,
    output logic id_17
);
  wire id_19, id_20;
  wire id_21;
  wire id_22;
  tri  id_23 = 1;
  module_0();
  assign id_23 = id_7 == id_16;
  wire id_24;
  supply1 id_25 = id_16;
  wire id_26;
  uwire id_27 = id_3;
  logic [7:0] id_28, id_29;
  wire id_30 = 1;
  always @(posedge 1 or posedge 1) begin
    id_17 <= 1'b0;
  end
  wire id_31;
  wire id_32;
  wire id_33;
  assign id_25 = id_2++;
  assign id_33 = id_29[1];
  assign id_11 = id_0 ? id_25 : id_20;
endmodule
