
CC_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000473c  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004920  08004920  00005920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049b8  080049b8  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080049b8  080049b8  000059b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049c0  080049c0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049c0  080049c0  000059c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049c4  080049c4  000059c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080049c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  20000068  08004a30  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08004a30  000062c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d860  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec3  00000000  00000000  000138f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  000157b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab0  00000000  00000000  00016568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f832  00000000  00000000  00017018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e5ad  00000000  00000000  0003684a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7d8b  00000000  00000000  00044df7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcb82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004264  00000000  00000000  000fcbc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00100e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000068 	.word	0x20000068
 8000200:	00000000 	.word	0x00000000
 8000204:	08004908 	.word	0x08004908

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000006c 	.word	0x2000006c
 8000220:	08004908 	.word	0x08004908

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__aeabi_f2uiz>:
 80006e0:	0042      	lsls	r2, r0, #1
 80006e2:	d20e      	bcs.n	8000702 <__aeabi_f2uiz+0x22>
 80006e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80006e8:	d30b      	bcc.n	8000702 <__aeabi_f2uiz+0x22>
 80006ea:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80006ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80006f2:	d409      	bmi.n	8000708 <__aeabi_f2uiz+0x28>
 80006f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80006f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80006fc:	fa23 f002 	lsr.w	r0, r3, r2
 8000700:	4770      	bx	lr
 8000702:	f04f 0000 	mov.w	r0, #0
 8000706:	4770      	bx	lr
 8000708:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800070c:	d101      	bne.n	8000712 <__aeabi_f2uiz+0x32>
 800070e:	0242      	lsls	r2, r0, #9
 8000710:	d102      	bne.n	8000718 <__aeabi_f2uiz+0x38>
 8000712:	f04f 30ff 	mov.w	r0, #4294967295
 8000716:	4770      	bx	lr
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop

08000720 <__aeabi_uldivmod>:
 8000720:	b953      	cbnz	r3, 8000738 <__aeabi_uldivmod+0x18>
 8000722:	b94a      	cbnz	r2, 8000738 <__aeabi_uldivmod+0x18>
 8000724:	2900      	cmp	r1, #0
 8000726:	bf08      	it	eq
 8000728:	2800      	cmpeq	r0, #0
 800072a:	bf1c      	itt	ne
 800072c:	f04f 31ff 	movne.w	r1, #4294967295
 8000730:	f04f 30ff 	movne.w	r0, #4294967295
 8000734:	f000 b98c 	b.w	8000a50 <__aeabi_idiv0>
 8000738:	f1ad 0c08 	sub.w	ip, sp, #8
 800073c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000740:	f000 f806 	bl	8000750 <__udivmoddi4>
 8000744:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000748:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800074c:	b004      	add	sp, #16
 800074e:	4770      	bx	lr

08000750 <__udivmoddi4>:
 8000750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000754:	9d08      	ldr	r5, [sp, #32]
 8000756:	468e      	mov	lr, r1
 8000758:	4604      	mov	r4, r0
 800075a:	4688      	mov	r8, r1
 800075c:	2b00      	cmp	r3, #0
 800075e:	d14a      	bne.n	80007f6 <__udivmoddi4+0xa6>
 8000760:	428a      	cmp	r2, r1
 8000762:	4617      	mov	r7, r2
 8000764:	d962      	bls.n	800082c <__udivmoddi4+0xdc>
 8000766:	fab2 f682 	clz	r6, r2
 800076a:	b14e      	cbz	r6, 8000780 <__udivmoddi4+0x30>
 800076c:	f1c6 0320 	rsb	r3, r6, #32
 8000770:	fa01 f806 	lsl.w	r8, r1, r6
 8000774:	fa20 f303 	lsr.w	r3, r0, r3
 8000778:	40b7      	lsls	r7, r6
 800077a:	ea43 0808 	orr.w	r8, r3, r8
 800077e:	40b4      	lsls	r4, r6
 8000780:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000784:	fbb8 f1fe 	udiv	r1, r8, lr
 8000788:	fa1f fc87 	uxth.w	ip, r7
 800078c:	fb0e 8811 	mls	r8, lr, r1, r8
 8000790:	fb01 f20c 	mul.w	r2, r1, ip
 8000794:	0c23      	lsrs	r3, r4, #16
 8000796:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800079a:	429a      	cmp	r2, r3
 800079c:	d909      	bls.n	80007b2 <__udivmoddi4+0x62>
 800079e:	18fb      	adds	r3, r7, r3
 80007a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80007a4:	f080 80eb 	bcs.w	800097e <__udivmoddi4+0x22e>
 80007a8:	429a      	cmp	r2, r3
 80007aa:	f240 80e8 	bls.w	800097e <__udivmoddi4+0x22e>
 80007ae:	3902      	subs	r1, #2
 80007b0:	443b      	add	r3, r7
 80007b2:	1a9a      	subs	r2, r3, r2
 80007b4:	fbb2 f0fe 	udiv	r0, r2, lr
 80007b8:	fb0e 2210 	mls	r2, lr, r0, r2
 80007bc:	fb00 fc0c 	mul.w	ip, r0, ip
 80007c0:	b2a3      	uxth	r3, r4
 80007c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007c6:	459c      	cmp	ip, r3
 80007c8:	d909      	bls.n	80007de <__udivmoddi4+0x8e>
 80007ca:	18fb      	adds	r3, r7, r3
 80007cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80007d0:	f080 80d7 	bcs.w	8000982 <__udivmoddi4+0x232>
 80007d4:	459c      	cmp	ip, r3
 80007d6:	f240 80d4 	bls.w	8000982 <__udivmoddi4+0x232>
 80007da:	443b      	add	r3, r7
 80007dc:	3802      	subs	r0, #2
 80007de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007e2:	2100      	movs	r1, #0
 80007e4:	eba3 030c 	sub.w	r3, r3, ip
 80007e8:	b11d      	cbz	r5, 80007f2 <__udivmoddi4+0xa2>
 80007ea:	2200      	movs	r2, #0
 80007ec:	40f3      	lsrs	r3, r6
 80007ee:	e9c5 3200 	strd	r3, r2, [r5]
 80007f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007f6:	428b      	cmp	r3, r1
 80007f8:	d905      	bls.n	8000806 <__udivmoddi4+0xb6>
 80007fa:	b10d      	cbz	r5, 8000800 <__udivmoddi4+0xb0>
 80007fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000800:	2100      	movs	r1, #0
 8000802:	4608      	mov	r0, r1
 8000804:	e7f5      	b.n	80007f2 <__udivmoddi4+0xa2>
 8000806:	fab3 f183 	clz	r1, r3
 800080a:	2900      	cmp	r1, #0
 800080c:	d146      	bne.n	800089c <__udivmoddi4+0x14c>
 800080e:	4573      	cmp	r3, lr
 8000810:	d302      	bcc.n	8000818 <__udivmoddi4+0xc8>
 8000812:	4282      	cmp	r2, r0
 8000814:	f200 8108 	bhi.w	8000a28 <__udivmoddi4+0x2d8>
 8000818:	1a84      	subs	r4, r0, r2
 800081a:	eb6e 0203 	sbc.w	r2, lr, r3
 800081e:	2001      	movs	r0, #1
 8000820:	4690      	mov	r8, r2
 8000822:	2d00      	cmp	r5, #0
 8000824:	d0e5      	beq.n	80007f2 <__udivmoddi4+0xa2>
 8000826:	e9c5 4800 	strd	r4, r8, [r5]
 800082a:	e7e2      	b.n	80007f2 <__udivmoddi4+0xa2>
 800082c:	2a00      	cmp	r2, #0
 800082e:	f000 8091 	beq.w	8000954 <__udivmoddi4+0x204>
 8000832:	fab2 f682 	clz	r6, r2
 8000836:	2e00      	cmp	r6, #0
 8000838:	f040 80a5 	bne.w	8000986 <__udivmoddi4+0x236>
 800083c:	1a8a      	subs	r2, r1, r2
 800083e:	2101      	movs	r1, #1
 8000840:	0c03      	lsrs	r3, r0, #16
 8000842:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000846:	b280      	uxth	r0, r0
 8000848:	b2bc      	uxth	r4, r7
 800084a:	fbb2 fcfe 	udiv	ip, r2, lr
 800084e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000852:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000856:	fb04 f20c 	mul.w	r2, r4, ip
 800085a:	429a      	cmp	r2, r3
 800085c:	d907      	bls.n	800086e <__udivmoddi4+0x11e>
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000864:	d202      	bcs.n	800086c <__udivmoddi4+0x11c>
 8000866:	429a      	cmp	r2, r3
 8000868:	f200 80e3 	bhi.w	8000a32 <__udivmoddi4+0x2e2>
 800086c:	46c4      	mov	ip, r8
 800086e:	1a9b      	subs	r3, r3, r2
 8000870:	fbb3 f2fe 	udiv	r2, r3, lr
 8000874:	fb0e 3312 	mls	r3, lr, r2, r3
 8000878:	fb02 f404 	mul.w	r4, r2, r4
 800087c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000880:	429c      	cmp	r4, r3
 8000882:	d907      	bls.n	8000894 <__udivmoddi4+0x144>
 8000884:	18fb      	adds	r3, r7, r3
 8000886:	f102 30ff 	add.w	r0, r2, #4294967295
 800088a:	d202      	bcs.n	8000892 <__udivmoddi4+0x142>
 800088c:	429c      	cmp	r4, r3
 800088e:	f200 80cd 	bhi.w	8000a2c <__udivmoddi4+0x2dc>
 8000892:	4602      	mov	r2, r0
 8000894:	1b1b      	subs	r3, r3, r4
 8000896:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800089a:	e7a5      	b.n	80007e8 <__udivmoddi4+0x98>
 800089c:	f1c1 0620 	rsb	r6, r1, #32
 80008a0:	408b      	lsls	r3, r1
 80008a2:	fa22 f706 	lsr.w	r7, r2, r6
 80008a6:	431f      	orrs	r7, r3
 80008a8:	fa2e fa06 	lsr.w	sl, lr, r6
 80008ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008b0:	fbba f8f9 	udiv	r8, sl, r9
 80008b4:	fa0e fe01 	lsl.w	lr, lr, r1
 80008b8:	fa20 f306 	lsr.w	r3, r0, r6
 80008bc:	fb09 aa18 	mls	sl, r9, r8, sl
 80008c0:	fa1f fc87 	uxth.w	ip, r7
 80008c4:	ea43 030e 	orr.w	r3, r3, lr
 80008c8:	fa00 fe01 	lsl.w	lr, r0, r1
 80008cc:	fb08 f00c 	mul.w	r0, r8, ip
 80008d0:	0c1c      	lsrs	r4, r3, #16
 80008d2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80008d6:	42a0      	cmp	r0, r4
 80008d8:	fa02 f201 	lsl.w	r2, r2, r1
 80008dc:	d90a      	bls.n	80008f4 <__udivmoddi4+0x1a4>
 80008de:	193c      	adds	r4, r7, r4
 80008e0:	f108 3aff 	add.w	sl, r8, #4294967295
 80008e4:	f080 809e 	bcs.w	8000a24 <__udivmoddi4+0x2d4>
 80008e8:	42a0      	cmp	r0, r4
 80008ea:	f240 809b 	bls.w	8000a24 <__udivmoddi4+0x2d4>
 80008ee:	f1a8 0802 	sub.w	r8, r8, #2
 80008f2:	443c      	add	r4, r7
 80008f4:	1a24      	subs	r4, r4, r0
 80008f6:	b298      	uxth	r0, r3
 80008f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80008fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000900:	fb03 fc0c 	mul.w	ip, r3, ip
 8000904:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000908:	45a4      	cmp	ip, r4
 800090a:	d909      	bls.n	8000920 <__udivmoddi4+0x1d0>
 800090c:	193c      	adds	r4, r7, r4
 800090e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000912:	f080 8085 	bcs.w	8000a20 <__udivmoddi4+0x2d0>
 8000916:	45a4      	cmp	ip, r4
 8000918:	f240 8082 	bls.w	8000a20 <__udivmoddi4+0x2d0>
 800091c:	3b02      	subs	r3, #2
 800091e:	443c      	add	r4, r7
 8000920:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000924:	eba4 040c 	sub.w	r4, r4, ip
 8000928:	fba0 8c02 	umull	r8, ip, r0, r2
 800092c:	4564      	cmp	r4, ip
 800092e:	4643      	mov	r3, r8
 8000930:	46e1      	mov	r9, ip
 8000932:	d364      	bcc.n	80009fe <__udivmoddi4+0x2ae>
 8000934:	d061      	beq.n	80009fa <__udivmoddi4+0x2aa>
 8000936:	b15d      	cbz	r5, 8000950 <__udivmoddi4+0x200>
 8000938:	ebbe 0203 	subs.w	r2, lr, r3
 800093c:	eb64 0409 	sbc.w	r4, r4, r9
 8000940:	fa04 f606 	lsl.w	r6, r4, r6
 8000944:	fa22 f301 	lsr.w	r3, r2, r1
 8000948:	431e      	orrs	r6, r3
 800094a:	40cc      	lsrs	r4, r1
 800094c:	e9c5 6400 	strd	r6, r4, [r5]
 8000950:	2100      	movs	r1, #0
 8000952:	e74e      	b.n	80007f2 <__udivmoddi4+0xa2>
 8000954:	fbb1 fcf2 	udiv	ip, r1, r2
 8000958:	0c01      	lsrs	r1, r0, #16
 800095a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800095e:	b280      	uxth	r0, r0
 8000960:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000964:	463b      	mov	r3, r7
 8000966:	fbb1 f1f7 	udiv	r1, r1, r7
 800096a:	4638      	mov	r0, r7
 800096c:	463c      	mov	r4, r7
 800096e:	46b8      	mov	r8, r7
 8000970:	46be      	mov	lr, r7
 8000972:	2620      	movs	r6, #32
 8000974:	eba2 0208 	sub.w	r2, r2, r8
 8000978:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800097c:	e765      	b.n	800084a <__udivmoddi4+0xfa>
 800097e:	4601      	mov	r1, r0
 8000980:	e717      	b.n	80007b2 <__udivmoddi4+0x62>
 8000982:	4610      	mov	r0, r2
 8000984:	e72b      	b.n	80007de <__udivmoddi4+0x8e>
 8000986:	f1c6 0120 	rsb	r1, r6, #32
 800098a:	fa2e fc01 	lsr.w	ip, lr, r1
 800098e:	40b7      	lsls	r7, r6
 8000990:	fa0e fe06 	lsl.w	lr, lr, r6
 8000994:	fa20 f101 	lsr.w	r1, r0, r1
 8000998:	ea41 010e 	orr.w	r1, r1, lr
 800099c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a0:	fbbc f8fe 	udiv	r8, ip, lr
 80009a4:	b2bc      	uxth	r4, r7
 80009a6:	fb0e cc18 	mls	ip, lr, r8, ip
 80009aa:	fb08 f904 	mul.w	r9, r8, r4
 80009ae:	0c0a      	lsrs	r2, r1, #16
 80009b0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80009b4:	40b0      	lsls	r0, r6
 80009b6:	4591      	cmp	r9, r2
 80009b8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009bc:	b280      	uxth	r0, r0
 80009be:	d93e      	bls.n	8000a3e <__udivmoddi4+0x2ee>
 80009c0:	18ba      	adds	r2, r7, r2
 80009c2:	f108 3cff 	add.w	ip, r8, #4294967295
 80009c6:	d201      	bcs.n	80009cc <__udivmoddi4+0x27c>
 80009c8:	4591      	cmp	r9, r2
 80009ca:	d81f      	bhi.n	8000a0c <__udivmoddi4+0x2bc>
 80009cc:	eba2 0209 	sub.w	r2, r2, r9
 80009d0:	fbb2 f9fe 	udiv	r9, r2, lr
 80009d4:	fb09 f804 	mul.w	r8, r9, r4
 80009d8:	fb0e 2a19 	mls	sl, lr, r9, r2
 80009dc:	b28a      	uxth	r2, r1
 80009de:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80009e2:	4542      	cmp	r2, r8
 80009e4:	d229      	bcs.n	8000a3a <__udivmoddi4+0x2ea>
 80009e6:	18ba      	adds	r2, r7, r2
 80009e8:	f109 31ff 	add.w	r1, r9, #4294967295
 80009ec:	d2c2      	bcs.n	8000974 <__udivmoddi4+0x224>
 80009ee:	4542      	cmp	r2, r8
 80009f0:	d2c0      	bcs.n	8000974 <__udivmoddi4+0x224>
 80009f2:	f1a9 0102 	sub.w	r1, r9, #2
 80009f6:	443a      	add	r2, r7
 80009f8:	e7bc      	b.n	8000974 <__udivmoddi4+0x224>
 80009fa:	45c6      	cmp	lr, r8
 80009fc:	d29b      	bcs.n	8000936 <__udivmoddi4+0x1e6>
 80009fe:	ebb8 0302 	subs.w	r3, r8, r2
 8000a02:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a06:	3801      	subs	r0, #1
 8000a08:	46e1      	mov	r9, ip
 8000a0a:	e794      	b.n	8000936 <__udivmoddi4+0x1e6>
 8000a0c:	eba7 0909 	sub.w	r9, r7, r9
 8000a10:	444a      	add	r2, r9
 8000a12:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a16:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a1a:	fb09 f804 	mul.w	r8, r9, r4
 8000a1e:	e7db      	b.n	80009d8 <__udivmoddi4+0x288>
 8000a20:	4603      	mov	r3, r0
 8000a22:	e77d      	b.n	8000920 <__udivmoddi4+0x1d0>
 8000a24:	46d0      	mov	r8, sl
 8000a26:	e765      	b.n	80008f4 <__udivmoddi4+0x1a4>
 8000a28:	4608      	mov	r0, r1
 8000a2a:	e6fa      	b.n	8000822 <__udivmoddi4+0xd2>
 8000a2c:	443b      	add	r3, r7
 8000a2e:	3a02      	subs	r2, #2
 8000a30:	e730      	b.n	8000894 <__udivmoddi4+0x144>
 8000a32:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a36:	443b      	add	r3, r7
 8000a38:	e719      	b.n	800086e <__udivmoddi4+0x11e>
 8000a3a:	4649      	mov	r1, r9
 8000a3c:	e79a      	b.n	8000974 <__udivmoddi4+0x224>
 8000a3e:	eba2 0209 	sub.w	r2, r2, r9
 8000a42:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a46:	46c4      	mov	ip, r8
 8000a48:	fb09 f804 	mul.w	r8, r9, r4
 8000a4c:	e7c4      	b.n	80009d8 <__udivmoddi4+0x288>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_idiv0>:
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <WaitTimerTick>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void WaitTimerTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
    while (!timer_tick_flag);  // ждём, пока не установится
 8000a58:	bf00      	nop
 8000a5a:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <WaitTimerTick+0x1c>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d0fb      	beq.n	8000a5a <WaitTimerTick+0x6>
    timer_tick_flag = 0;       // сбрасываем после ожидания
 8000a62:	4b03      	ldr	r3, [pc, #12]	@ (8000a70 <WaitTimerTick+0x1c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr
 8000a70:	20000164 	.word	0x20000164

08000a74 <ADC_ChipSelect>:

void ADC_ChipSelect(uint8_t adc_index)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	71fb      	strb	r3, [r7, #7]
	uint8_t bit0 = (adc_index >> 0) & 0x01;
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	f003 0301 	and.w	r3, r3, #1
 8000a84:	73fb      	strb	r3, [r7, #15]
	uint8_t bit1 = (adc_index >> 1) & 0x01;
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	085b      	lsrs	r3, r3, #1
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	f003 0301 	and.w	r3, r3, #1
 8000a90:	73bb      	strb	r3, [r7, #14]
	uint8_t bit2 = (adc_index >> 2) & 0x01;
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	089b      	lsrs	r3, r3, #2
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	f003 0301 	and.w	r3, r3, #1
 8000a9c:	737b      	strb	r3, [r7, #13]
	uint8_t bit3 = (adc_index >> 3) & 0x01;
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	08db      	lsrs	r3, r3, #3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(GPIOA, A0_Pin, bit0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000aaa:	7bfb      	ldrb	r3, [r7, #15]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	bf14      	ite	ne
 8000ab0:	2301      	movne	r3, #1
 8000ab2:	2300      	moveq	r3, #0
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	2101      	movs	r1, #1
 8000aba:	4814      	ldr	r0, [pc, #80]	@ (8000b0c <ADC_ChipSelect+0x98>)
 8000abc:	f001 fc19 	bl	80022f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, A1_Pin, bit1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ac0:	7bbb      	ldrb	r3, [r7, #14]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	bf14      	ite	ne
 8000ac6:	2301      	movne	r3, #1
 8000ac8:	2300      	moveq	r3, #0
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	461a      	mov	r2, r3
 8000ace:	2102      	movs	r1, #2
 8000ad0:	480e      	ldr	r0, [pc, #56]	@ (8000b0c <ADC_ChipSelect+0x98>)
 8000ad2:	f001 fc0e 	bl	80022f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, A2_Pin, bit2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ad6:	7b7b      	ldrb	r3, [r7, #13]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	bf14      	ite	ne
 8000adc:	2301      	movne	r3, #1
 8000ade:	2300      	moveq	r3, #0
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	2104      	movs	r1, #4
 8000ae6:	4809      	ldr	r0, [pc, #36]	@ (8000b0c <ADC_ChipSelect+0x98>)
 8000ae8:	f001 fc03 	bl	80022f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, A3_Pin, bit3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000aec:	7b3b      	ldrb	r3, [r7, #12]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	bf14      	ite	ne
 8000af2:	2301      	movne	r3, #1
 8000af4:	2300      	moveq	r3, #0
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	461a      	mov	r2, r3
 8000afa:	2108      	movs	r1, #8
 8000afc:	4803      	ldr	r0, [pc, #12]	@ (8000b0c <ADC_ChipSelect+0x98>)
 8000afe:	f001 fbf8 	bl	80022f2 <HAL_GPIO_WritePin>
}
 8000b02:	bf00      	nop
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40010800 	.word	0x40010800

08000b10 <ADC_LevelSet>:

void ADC_LevelSet(uint8_t adc_index, GPIO_PinState adc_level)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	460a      	mov	r2, r1
 8000b1a:	71fb      	strb	r3, [r7, #7]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	71bb      	strb	r3, [r7, #6]
	uint8_t board_index = adc_index / 14;
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	085b      	lsrs	r3, r3, #1
 8000b24:	4a2c      	ldr	r2, [pc, #176]	@ (8000bd8 <ADC_LevelSet+0xc8>)
 8000b26:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2a:	089b      	lsrs	r3, r3, #2
 8000b2c:	73fb      	strb	r3, [r7, #15]

	switch (board_index)
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	2b04      	cmp	r3, #4
 8000b32:	d831      	bhi.n	8000b98 <ADC_LevelSet+0x88>
 8000b34:	a201      	add	r2, pc, #4	@ (adr r2, 8000b3c <ADC_LevelSet+0x2c>)
 8000b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b3a:	bf00      	nop
 8000b3c:	08000b51 	.word	0x08000b51
 8000b40:	08000b5f 	.word	0x08000b5f
 8000b44:	08000b6d 	.word	0x08000b6d
 8000b48:	08000b7b 	.word	0x08000b7b
 8000b4c:	08000b89 	.word	0x08000b89
	{
		case (0):
			HAL_GPIO_WritePin(GPIOC, E1_Pin, adc_level);
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	461a      	mov	r2, r3
 8000b54:	2108      	movs	r1, #8
 8000b56:	4821      	ldr	r0, [pc, #132]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000b58:	f001 fbcb 	bl	80022f2 <HAL_GPIO_WritePin>
			break;
 8000b5c:	e037      	b.n	8000bce <ADC_LevelSet+0xbe>
		case (1):
			HAL_GPIO_WritePin(GPIOC, E2_Pin, adc_level);
 8000b5e:	79bb      	ldrb	r3, [r7, #6]
 8000b60:	461a      	mov	r2, r3
 8000b62:	2104      	movs	r1, #4
 8000b64:	481d      	ldr	r0, [pc, #116]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000b66:	f001 fbc4 	bl	80022f2 <HAL_GPIO_WritePin>
			break;
 8000b6a:	e030      	b.n	8000bce <ADC_LevelSet+0xbe>
		case (2):
			HAL_GPIO_WritePin(GPIOC, E3_Pin, adc_level);
 8000b6c:	79bb      	ldrb	r3, [r7, #6]
 8000b6e:	461a      	mov	r2, r3
 8000b70:	2102      	movs	r1, #2
 8000b72:	481a      	ldr	r0, [pc, #104]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000b74:	f001 fbbd 	bl	80022f2 <HAL_GPIO_WritePin>
			break;
 8000b78:	e029      	b.n	8000bce <ADC_LevelSet+0xbe>
		case (3):
			HAL_GPIO_WritePin(GPIOC, E4_Pin, adc_level);
 8000b7a:	79bb      	ldrb	r3, [r7, #6]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2101      	movs	r1, #1
 8000b80:	4816      	ldr	r0, [pc, #88]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000b82:	f001 fbb6 	bl	80022f2 <HAL_GPIO_WritePin>
			break;
 8000b86:	e022      	b.n	8000bce <ADC_LevelSet+0xbe>
		case (4):
			HAL_GPIO_WritePin(GPIOC, E5_Pin, adc_level);
 8000b88:	79bb      	ldrb	r3, [r7, #6]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b90:	4812      	ldr	r0, [pc, #72]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000b92:	f001 fbae 	bl	80022f2 <HAL_GPIO_WritePin>
			break;
 8000b96:	e01a      	b.n	8000bce <ADC_LevelSet+0xbe>
		default:
			HAL_GPIO_WritePin(GPIOC, E1_Pin, GPIO_PIN_SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2108      	movs	r1, #8
 8000b9c:	480f      	ldr	r0, [pc, #60]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000b9e:	f001 fba8 	bl	80022f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, E2_Pin, GPIO_PIN_SET);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	480d      	ldr	r0, [pc, #52]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000ba8:	f001 fba3 	bl	80022f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, E3_Pin, GPIO_PIN_SET);
 8000bac:	2201      	movs	r2, #1
 8000bae:	2102      	movs	r1, #2
 8000bb0:	480a      	ldr	r0, [pc, #40]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000bb2:	f001 fb9e 	bl	80022f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, E4_Pin, GPIO_PIN_SET);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	2101      	movs	r1, #1
 8000bba:	4808      	ldr	r0, [pc, #32]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000bbc:	f001 fb99 	bl	80022f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, E5_Pin, GPIO_PIN_SET);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bc6:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <ADC_LevelSet+0xcc>)
 8000bc8:	f001 fb93 	bl	80022f2 <HAL_GPIO_WritePin>
			break;
 8000bcc:	bf00      	nop
	}

}
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	92492493 	.word	0x92492493
 8000bdc:	40011000 	.word	0x40011000

08000be0 <MISO_READ>:

uint8_t MISO_READ(uint8_t adc_index)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
    uint8_t board_index = adc_index / 14;
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	085b      	lsrs	r3, r3, #1
 8000bee:	4a1d      	ldr	r2, [pc, #116]	@ (8000c64 <MISO_READ+0x84>)
 8000bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf4:	089b      	lsrs	r3, r3, #2
 8000bf6:	73fb      	strb	r3, [r7, #15]

    switch (board_index)
 8000bf8:	7bfb      	ldrb	r3, [r7, #15]
 8000bfa:	2b04      	cmp	r3, #4
 8000bfc:	d82c      	bhi.n	8000c58 <MISO_READ+0x78>
 8000bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8000c04 <MISO_READ+0x24>)
 8000c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c04:	08000c19 	.word	0x08000c19
 8000c08:	08000c27 	.word	0x08000c27
 8000c0c:	08000c33 	.word	0x08000c33
 8000c10:	08000c41 	.word	0x08000c41
 8000c14:	08000c4d 	.word	0x08000c4d
    {
        case 0:
            return HAL_GPIO_ReadPin(GPIOB, MISO1_Pin);
 8000c18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c1c:	4812      	ldr	r0, [pc, #72]	@ (8000c68 <MISO_READ+0x88>)
 8000c1e:	f001 fb51 	bl	80022c4 <HAL_GPIO_ReadPin>
 8000c22:	4603      	mov	r3, r0
 8000c24:	e019      	b.n	8000c5a <MISO_READ+0x7a>
        case 1:
            return HAL_GPIO_ReadPin(GPIOC, MISO2_Pin);
 8000c26:	2180      	movs	r1, #128	@ 0x80
 8000c28:	4810      	ldr	r0, [pc, #64]	@ (8000c6c <MISO_READ+0x8c>)
 8000c2a:	f001 fb4b 	bl	80022c4 <HAL_GPIO_ReadPin>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	e013      	b.n	8000c5a <MISO_READ+0x7a>
        case 2:
            return HAL_GPIO_ReadPin(GPIOC, MISO3_Pin);
 8000c32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c36:	480d      	ldr	r0, [pc, #52]	@ (8000c6c <MISO_READ+0x8c>)
 8000c38:	f001 fb44 	bl	80022c4 <HAL_GPIO_ReadPin>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	e00c      	b.n	8000c5a <MISO_READ+0x7a>
        case 3:
            return HAL_GPIO_ReadPin(GPIOC, MISO4_Pin);
 8000c40:	2120      	movs	r1, #32
 8000c42:	480a      	ldr	r0, [pc, #40]	@ (8000c6c <MISO_READ+0x8c>)
 8000c44:	f001 fb3e 	bl	80022c4 <HAL_GPIO_ReadPin>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	e006      	b.n	8000c5a <MISO_READ+0x7a>
        case 4:
            return HAL_GPIO_ReadPin(GPIOA, MISO5_Pin);
 8000c4c:	2180      	movs	r1, #128	@ 0x80
 8000c4e:	4808      	ldr	r0, [pc, #32]	@ (8000c70 <MISO_READ+0x90>)
 8000c50:	f001 fb38 	bl	80022c4 <HAL_GPIO_ReadPin>
 8000c54:	4603      	mov	r3, r0
 8000c56:	e000      	b.n	8000c5a <MISO_READ+0x7a>
        default:
            return 0;
 8000c58:	2300      	movs	r3, #0
    }
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	92492493 	.word	0x92492493
 8000c68:	40010c00 	.word	0x40010c00
 8000c6c:	40011000 	.word	0x40011000
 8000c70:	40010800 	.word	0x40010800

08000c74 <ADC_On>:

void ADC_On(uint8_t adc_index)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
	HAL_TIM_Base_Start_IT(&htim2); // запускаем таймер
 8000c7e:	480f      	ldr	r0, [pc, #60]	@ (8000cbc <ADC_On+0x48>)
 8000c80:	f002 f8fc 	bl	8002e7c <HAL_TIM_Base_Start_IT>

	ADC_LevelSet(adc_index, GPIO_PIN_RESET);
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2100      	movs	r1, #0
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff41 	bl	8000b10 <ADC_LevelSet>
	for(int i=0; i<22; i++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	e004      	b.n	8000c9e <ADC_On+0x2a>
	{
		WaitTimerTick();
 8000c94:	f7ff fede 	bl	8000a54 <WaitTimerTick>
	for(int i=0; i<22; i++)
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	2b15      	cmp	r3, #21
 8000ca2:	ddf7      	ble.n	8000c94 <ADC_On+0x20>
	}
	ADC_LevelSet(adc_index, GPIO_PIN_SET);
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff31 	bl	8000b10 <ADC_LevelSet>

	HAL_TIM_Base_Stop_IT(&htim2);
 8000cae:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <ADC_On+0x48>)
 8000cb0:	f002 f93e 	bl	8002f30 <HAL_TIM_Base_Stop_IT>
}
 8000cb4:	bf00      	nop
 8000cb6:	3710      	adds	r7, #16
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	200000d4 	.word	0x200000d4

08000cc0 <ADC_DataRead>:

void ADC_DataRead(uint8_t adc_index)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
	HAL_TIM_Base_Start_IT(&htim2); // запускаем таймер
 8000cca:	483b      	ldr	r0, [pc, #236]	@ (8000db8 <ADC_DataRead+0xf8>)
 8000ccc:	f002 f8d6 	bl	8002e7c <HAL_TIM_Base_Start_IT>

	ADC_LevelSet(adc_index, GPIO_PIN_RESET);
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff ff1b 	bl	8000b10 <ADC_LevelSet>

	for(int i=0; i<16; i++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	e024      	b.n	8000d2a <ADC_DataRead+0x6a>
	{
	    // фронт
	    SCK_HIGH();
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	4835      	ldr	r0, [pc, #212]	@ (8000dbc <ADC_DataRead+0xfc>)
 8000ce6:	f001 fb04 	bl	80022f2 <HAL_GPIO_WritePin>
	    WaitTimerTick();
 8000cea:	f7ff feb3 	bl	8000a54 <WaitTimerTick>
	    adc_value <<= 1;
 8000cee:	4b34      	ldr	r3, [pc, #208]	@ (8000dc0 <ADC_DataRead+0x100>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	4b32      	ldr	r3, [pc, #200]	@ (8000dc0 <ADC_DataRead+0x100>)
 8000cf8:	801a      	strh	r2, [r3, #0]
	    if(MISO_READ(adc_index)) adc_value |= 1;
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ff6f 	bl	8000be0 <MISO_READ>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d006      	beq.n	8000d16 <ADC_DataRead+0x56>
 8000d08:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc0 <ADC_DataRead+0x100>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	b29a      	uxth	r2, r3
 8000d12:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc0 <ADC_DataRead+0x100>)
 8000d14:	801a      	strh	r2, [r3, #0]

	    // спад
	    SCK_LOW();
 8000d16:	2200      	movs	r2, #0
 8000d18:	2120      	movs	r1, #32
 8000d1a:	4828      	ldr	r0, [pc, #160]	@ (8000dbc <ADC_DataRead+0xfc>)
 8000d1c:	f001 fae9 	bl	80022f2 <HAL_GPIO_WritePin>
	    WaitTimerTick();
 8000d20:	f7ff fe98 	bl	8000a54 <WaitTimerTick>
	for(int i=0; i<16; i++)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	ddd7      	ble.n	8000ce0 <ADC_DataRead+0x20>
	}

	ADC_LevelSet(adc_index, GPIO_PIN_SET);
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	2101      	movs	r1, #1
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff feeb 	bl	8000b10 <ADC_LevelSet>
	HAL_TIM_Base_Stop_IT(&htim2);
 8000d3a:	481f      	ldr	r0, [pc, #124]	@ (8000db8 <ADC_DataRead+0xf8>)
 8000d3c:	f002 f8f8 	bl	8002f30 <HAL_TIM_Base_Stop_IT>

	adc12 = adc_value & 0x0FFF; // 12 бит ADC
 8000d40:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc0 <ADC_DataRead+0x100>)
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc4 <ADC_DataRead+0x104>)
 8000d4c:	801a      	strh	r2, [r3, #0]
	V = (uint16_t)(adc12 * 1000 * 3.3f * 6.6f / 4095.0f);
 8000d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc4 <ADC_DataRead+0x104>)
 8000d50:	881b      	ldrh	r3, [r3, #0]
 8000d52:	461a      	mov	r2, r3
 8000d54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d58:	fb02 f303 	mul.w	r3, r2, r3
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fb1b 	bl	8000398 <__aeabi_i2f>
 8000d62:	4603      	mov	r3, r0
 8000d64:	4918      	ldr	r1, [pc, #96]	@ (8000dc8 <ADC_DataRead+0x108>)
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fb6a 	bl	8000440 <__aeabi_fmul>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	4917      	ldr	r1, [pc, #92]	@ (8000dcc <ADC_DataRead+0x10c>)
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fb65 	bl	8000440 <__aeabi_fmul>
 8000d76:	4603      	mov	r3, r0
 8000d78:	4915      	ldr	r1, [pc, #84]	@ (8000dd0 <ADC_DataRead+0x110>)
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fc14 	bl	80005a8 <__aeabi_fdiv>
 8000d80:	4603      	mov	r3, r0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fcac 	bl	80006e0 <__aeabi_f2uiz>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <ADC_DataRead+0x114>)
 8000d8e:	801a      	strh	r2, [r3, #0]
	printf("ADC = %u, V = %u mV\n\r", adc12, V);
 8000d90:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <ADC_DataRead+0x104>)
 8000d92:	881b      	ldrh	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <ADC_DataRead+0x114>)
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	480e      	ldr	r0, [pc, #56]	@ (8000dd8 <ADC_DataRead+0x118>)
 8000d9e:	f002 ff3d 	bl	8003c1c <iprintf>
	sck_state = 0;
 8000da2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <ADC_DataRead+0x11c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
	bit_index = 0;
 8000da8:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <ADC_DataRead+0x120>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
	return;
 8000dae:	bf00      	nop
}
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	200000d4 	.word	0x200000d4
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	20000166 	.word	0x20000166
 8000dc4:	2000016a 	.word	0x2000016a
 8000dc8:	40533333 	.word	0x40533333
 8000dcc:	40d33333 	.word	0x40d33333
 8000dd0:	457ff000 	.word	0x457ff000
 8000dd4:	20000168 	.word	0x20000168
 8000dd8:	08004920 	.word	0x08004920
 8000ddc:	2000016d 	.word	0x2000016d
 8000de0:	2000016c 	.word	0x2000016c

08000de4 <ADC_Off>:

void ADC_Off(uint8_t adc_index)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
	HAL_TIM_Base_Start_IT(&htim2); // запускаем таймер
 8000dee:	480f      	ldr	r0, [pc, #60]	@ (8000e2c <ADC_Off+0x48>)
 8000df0:	f002 f844 	bl	8002e7c <HAL_TIM_Base_Start_IT>

	ADC_LevelSet(adc_index, GPIO_PIN_RESET);
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fe89 	bl	8000b10 <ADC_LevelSet>
	for(int i=0; i<8; i++)
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	e004      	b.n	8000e0e <ADC_Off+0x2a>
	{
		WaitTimerTick();
 8000e04:	f7ff fe26 	bl	8000a54 <WaitTimerTick>
	for(int i=0; i<8; i++)
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	2b07      	cmp	r3, #7
 8000e12:	ddf7      	ble.n	8000e04 <ADC_Off+0x20>
	}
	ADC_LevelSet(adc_index, GPIO_PIN_SET);
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	2101      	movs	r1, #1
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fe79 	bl	8000b10 <ADC_LevelSet>

	HAL_TIM_Base_Stop_IT(&htim2);
 8000e1e:	4803      	ldr	r0, [pc, #12]	@ (8000e2c <ADC_Off+0x48>)
 8000e20:	f002 f886 	bl	8002f30 <HAL_TIM_Base_Stop_IT>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200000d4 	.word	0x200000d4

08000e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b092      	sub	sp, #72	@ 0x48
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e36:	f000 fd0d 	bl	8001854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e3a:	f000 f86d 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e3e:	f000 f9d3 	bl	80011e8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000e42:	f000 f8b7 	bl	8000fb4 <MX_CAN1_Init>
  MX_CAN2_Init();
 8000e46:	f000 f907 	bl	8001058 <MX_CAN2_Init>
  MX_USART1_UART_Init();
 8000e4a:	f000 f9a3 	bl	8001194 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000e4e:	f000 f955 	bl	80010fc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan1);
 8000e52:	482a      	ldr	r0, [pc, #168]	@ (8000efc <main+0xcc>)
 8000e54:	f000 ff60 	bl	8001d18 <HAL_CAN_Start>


     CAN_TxHeaderTypeDef TxHeader;
     CAN_RxHeaderTypeDef RxHeader;
     uint8_t TxData[8] = {1,2,3,4,5,6,7,8};
 8000e58:	4a29      	ldr	r2, [pc, #164]	@ (8000f00 <main+0xd0>)
 8000e5a:	f107 0308 	add.w	r3, r7, #8
 8000e5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e62:	e883 0003 	stmia.w	r3, {r0, r1}
     uint8_t RxData[8];
     uint32_t TxMailbox;

     TxHeader.DLC = 8;
 8000e66:	2308      	movs	r3, #8
 8000e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
     TxHeader.IDE = CAN_ID_STD;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	637b      	str	r3, [r7, #52]	@ 0x34
     TxHeader.RTR = CAN_RTR_DATA;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	63bb      	str	r3, [r7, #56]	@ 0x38
     TxHeader.StdId = 0x100;
 8000e72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  for (uint8_t adc_index = 42; adc_index <= 55; adc_index++)
 8000e78:	232a      	movs	r3, #42	@ 0x2a
 8000e7a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000e7e:	e027      	b.n	8000ed0 <main+0xa0>
	  {
			bit_index = 0;
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <main+0xd4>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	701a      	strb	r2, [r3, #0]
			adc_value = 0;
 8000e86:	4b20      	ldr	r3, [pc, #128]	@ (8000f08 <main+0xd8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	801a      	strh	r2, [r3, #0]
			ADC_ChipSelect(adc_index);
 8000e8c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fdef 	bl	8000a74 <ADC_ChipSelect>
			ADC_On(adc_index);
 8000e96:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff feea 	bl	8000c74 <ADC_On>
			HAL_Delay(1);
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f000 fd39 	bl	8001918 <HAL_Delay>
			ADC_DataRead(adc_index);
 8000ea6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff ff08 	bl	8000cc0 <ADC_DataRead>
			HAL_Delay(1);
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	f000 fd31 	bl	8001918 <HAL_Delay>
			ADC_Off(adc_index);
 8000eb6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff ff92 	bl	8000de4 <ADC_Off>
			HAL_Delay(1);
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	f000 fd29 	bl	8001918 <HAL_Delay>
	  for (uint8_t adc_index = 42; adc_index <= 55; adc_index++)
 8000ec6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000eca:	3301      	adds	r3, #1
 8000ecc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ed4:	2b37      	cmp	r3, #55	@ 0x37
 8000ed6:	d9d3      	bls.n	8000e80 <main+0x50>
	  }
	  HAL_GPIO_TogglePin(GPIOB, LED1_Pin);
 8000ed8:	2102      	movs	r1, #2
 8000eda:	480c      	ldr	r0, [pc, #48]	@ (8000f0c <main+0xdc>)
 8000edc:	f001 fa21 	bl	8002322 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000ee0:	2064      	movs	r0, #100	@ 0x64
 8000ee2:	f000 fd19 	bl	8001918 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8000ee6:	2104      	movs	r1, #4
 8000ee8:	4808      	ldr	r0, [pc, #32]	@ (8000f0c <main+0xdc>)
 8000eea:	f001 fa1a 	bl	8002322 <HAL_GPIO_TogglePin>
	  printf("\033[2J");  // очистить весь экран
 8000eee:	4808      	ldr	r0, [pc, #32]	@ (8000f10 <main+0xe0>)
 8000ef0:	f002 fe94 	bl	8003c1c <iprintf>
	  printf("\033[H");   // курсор в начало
 8000ef4:	4807      	ldr	r0, [pc, #28]	@ (8000f14 <main+0xe4>)
 8000ef6:	f002 fe91 	bl	8003c1c <iprintf>
  {
 8000efa:	e7bd      	b.n	8000e78 <main+0x48>
 8000efc:	20000084 	.word	0x20000084
 8000f00:	08004944 	.word	0x08004944
 8000f04:	2000016c 	.word	0x2000016c
 8000f08:	20000166 	.word	0x20000166
 8000f0c:	40010c00 	.word	0x40010c00
 8000f10:	08004938 	.word	0x08004938
 8000f14:	08004940 	.word	0x08004940

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b094      	sub	sp, #80	@ 0x50
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0318 	add.w	r3, r7, #24
 8000f22:	2238      	movs	r2, #56	@ 0x38
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f002 fecd 	bl	8003cc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
 8000f38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f44:	2300      	movs	r3, #0
 8000f46:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f50:	2302      	movs	r3, #2
 8000f52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f5a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000f60:	2300      	movs	r3, #0
 8000f62:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f64:	f107 0318 	add.w	r3, r7, #24
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 f9f3 	bl	8002354 <HAL_RCC_OscConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000f74:	f000 fa1c 	bl	80013b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f78:	230f      	movs	r3, #15
 8000f7a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	2102      	movs	r1, #2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f001 fcf4 	bl	8002980 <HAL_RCC_ClockConfig>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000f9e:	f000 fa07 	bl	80013b0 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000fa2:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <SystemClock_Config+0x98>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	3750      	adds	r7, #80	@ 0x50
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	42420070 	.word	0x42420070

08000fb4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000fba:	4b25      	ldr	r3, [pc, #148]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fbc:	4a25      	ldr	r2, [pc, #148]	@ (8001054 <MX_CAN1_Init+0xa0>)
 8000fbe:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8000fc0:	4b23      	ldr	r3, [pc, #140]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fc6:	4b22      	ldr	r3, [pc, #136]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fcc:	4b20      	ldr	r3, [pc, #128]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fd4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000fd8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000fda:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fdc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000fe0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000fe8:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fee:	4b18      	ldr	r3, [pc, #96]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8001002:	2200      	movs	r2, #0
 8001004:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001006:	4812      	ldr	r0, [pc, #72]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8001008:	f000 fcaa 	bl	8001960 <HAL_CAN_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001012:	f000 f9cd 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  // Конфигурация фильтра (пропускает все кадры)
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001016:	2301      	movs	r3, #1
 8001018:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x0000;
 8001022:	2300      	movs	r3, #0
 8001024:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0000;
 800102a:	2300      	movs	r3, #0
 800102c:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001036:	2301      	movs	r3, #1
 8001038:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 14;
 800103a:	230e      	movs	r3, #14
 800103c:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 800103e:	463b      	mov	r3, r7
 8001040:	4619      	mov	r1, r3
 8001042:	4803      	ldr	r0, [pc, #12]	@ (8001050 <MX_CAN1_Init+0x9c>)
 8001044:	f000 fd88 	bl	8001b58 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8001048:	bf00      	nop
 800104a:	3728      	adds	r7, #40	@ 0x28
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000084 	.word	0x20000084
 8001054:	40006400 	.word	0x40006400

08001058 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	@ 0x28
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800105e:	4b25      	ldr	r3, [pc, #148]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001060:	4a25      	ldr	r2, [pc, #148]	@ (80010f8 <MX_CAN2_Init+0xa0>)
 8001062:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 8001064:	4b23      	ldr	r3, [pc, #140]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001066:	2204      	movs	r2, #4
 8001068:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800106a:	4b22      	ldr	r3, [pc, #136]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001070:	4b20      	ldr	r3, [pc, #128]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001076:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001078:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800107c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800107e:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001080:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001084:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001086:	4b1b      	ldr	r3, [pc, #108]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001088:	2200      	movs	r2, #0
 800108a:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800108c:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 800108e:	2200      	movs	r2, #0
 8001090:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001092:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 8001094:	2200      	movs	r2, #0
 8001096:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 800109a:	2200      	movs	r2, #0
 800109c:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800109e:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80010aa:	4812      	ldr	r0, [pc, #72]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 80010ac:	f000 fc58 	bl	8001960 <HAL_CAN_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 80010b6:	f000 f97b 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  // Конфигурация фильтра (пропускает все кадры)
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80010ba:	2301      	movs	r3, #1
 80010bc:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x0000;
 80010c6:	2300      	movs	r3, #0
 80010c8:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0000;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80010da:	2301      	movs	r3, #1
 80010dc:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 14;
 80010de:	230e      	movs	r3, #14
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
 80010e2:	463b      	mov	r3, r7
 80010e4:	4619      	mov	r1, r3
 80010e6:	4803      	ldr	r0, [pc, #12]	@ (80010f4 <MX_CAN2_Init+0x9c>)
 80010e8:	f000 fd36 	bl	8001b58 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 80010ec:	bf00      	nop
 80010ee:	3728      	adds	r7, #40	@ 0x28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200000ac 	.word	0x200000ac
 80010f8:	40006800 	.word	0x40006800

080010fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001110:	463b      	mov	r3, r7
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001118:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_TIM2_Init+0x94>)
 800111a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800111e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3599;
 8001120:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_TIM2_Init+0x94>)
 8001122:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001126:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001128:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <MX_TIM2_Init+0x94>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_TIM2_Init+0x94>)
 8001130:	220a      	movs	r2, #10
 8001132:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001134:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <MX_TIM2_Init+0x94>)
 8001136:	2200      	movs	r2, #0
 8001138:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113a:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <MX_TIM2_Init+0x94>)
 800113c:	2200      	movs	r2, #0
 800113e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001140:	4813      	ldr	r0, [pc, #76]	@ (8001190 <MX_TIM2_Init+0x94>)
 8001142:	f001 fe4b 	bl	8002ddc <HAL_TIM_Base_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800114c:	f000 f930 	bl	80013b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001150:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001154:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001156:	f107 0308 	add.w	r3, r7, #8
 800115a:	4619      	mov	r1, r3
 800115c:	480c      	ldr	r0, [pc, #48]	@ (8001190 <MX_TIM2_Init+0x94>)
 800115e:	f002 f805 	bl	800316c <HAL_TIM_ConfigClockSource>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001168:	f000 f922 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800116c:	2300      	movs	r3, #0
 800116e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	4805      	ldr	r0, [pc, #20]	@ (8001190 <MX_TIM2_Init+0x94>)
 800117a:	f002 f9f1 	bl	8003560 <HAL_TIMEx_MasterConfigSynchronization>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001184:	f000 f914 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200000d4 	.word	0x200000d4

08001194 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001198:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 800119a:	4a12      	ldr	r2, [pc, #72]	@ (80011e4 <MX_USART1_UART_Init+0x50>)
 800119c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011b2:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011ba:	220c      	movs	r2, #12
 80011bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_USART1_UART_Init+0x4c>)
 80011cc:	f002 fa40 	bl	8003650 <HAL_UART_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011d6:	f000 f8eb 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	2000011c 	.word	0x2000011c
 80011e4:	40013800 	.word	0x40013800

080011e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ee:	f107 0310 	add.w	r3, r7, #16
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fc:	4b54      	ldr	r3, [pc, #336]	@ (8001350 <MX_GPIO_Init+0x168>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	4a53      	ldr	r2, [pc, #332]	@ (8001350 <MX_GPIO_Init+0x168>)
 8001202:	f043 0310 	orr.w	r3, r3, #16
 8001206:	6193      	str	r3, [r2, #24]
 8001208:	4b51      	ldr	r3, [pc, #324]	@ (8001350 <MX_GPIO_Init+0x168>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	f003 0310 	and.w	r3, r3, #16
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001214:	4b4e      	ldr	r3, [pc, #312]	@ (8001350 <MX_GPIO_Init+0x168>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	4a4d      	ldr	r2, [pc, #308]	@ (8001350 <MX_GPIO_Init+0x168>)
 800121a:	f043 0320 	orr.w	r3, r3, #32
 800121e:	6193      	str	r3, [r2, #24]
 8001220:	4b4b      	ldr	r3, [pc, #300]	@ (8001350 <MX_GPIO_Init+0x168>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f003 0320 	and.w	r3, r3, #32
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122c:	4b48      	ldr	r3, [pc, #288]	@ (8001350 <MX_GPIO_Init+0x168>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	4a47      	ldr	r2, [pc, #284]	@ (8001350 <MX_GPIO_Init+0x168>)
 8001232:	f043 0304 	orr.w	r3, r3, #4
 8001236:	6193      	str	r3, [r2, #24]
 8001238:	4b45      	ldr	r3, [pc, #276]	@ (8001350 <MX_GPIO_Init+0x168>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001244:	4b42      	ldr	r3, [pc, #264]	@ (8001350 <MX_GPIO_Init+0x168>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a41      	ldr	r2, [pc, #260]	@ (8001350 <MX_GPIO_Init+0x168>)
 800124a:	f043 0308 	orr.w	r3, r3, #8
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b3f      	ldr	r3, [pc, #252]	@ (8001350 <MX_GPIO_Init+0x168>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f003 0308 	and.w	r3, r3, #8
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, E5_Pin|E4_Pin|E3_Pin|E2_Pin
 800125c:	2200      	movs	r2, #0
 800125e:	f649 410f 	movw	r1, #39951	@ 0x9c0f
 8001262:	483c      	ldr	r0, [pc, #240]	@ (8001354 <MX_GPIO_Init+0x16c>)
 8001264:	f001 f845 	bl	80022f2 <HAL_GPIO_WritePin>
                          |E1_Pin|Bus1_Pin|Bus6_Pin|Bus2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001268:	2200      	movs	r2, #0
 800126a:	f248 012f 	movw	r1, #32815	@ 0x802f
 800126e:	483a      	ldr	r0, [pc, #232]	@ (8001358 <MX_GPIO_Init+0x170>)
 8001270:	f001 f83f 	bl	80022f2 <HAL_GPIO_WritePin>
                          |SCK_Pin|Bus5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|Bus3_Pin|Bus8_Pin
 8001274:	2200      	movs	r2, #0
 8001276:	213e      	movs	r1, #62	@ 0x3e
 8001278:	4838      	ldr	r0, [pc, #224]	@ (800135c <MX_GPIO_Init+0x174>)
 800127a:	f001 f83a 	bl	80022f2 <HAL_GPIO_WritePin>
                          |Bus4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Bus7_GPIO_Port, Bus7_Pin, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	2104      	movs	r1, #4
 8001282:	4837      	ldr	r0, [pc, #220]	@ (8001360 <MX_GPIO_Init+0x178>)
 8001284:	f001 f835 	bl	80022f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : E5_Pin E4_Pin E3_Pin E2_Pin
                           E1_Pin Bus1_Pin Bus6_Pin Bus2_Pin */
  GPIO_InitStruct.Pin = E5_Pin|E4_Pin|E3_Pin|E2_Pin
 8001288:	f649 430f 	movw	r3, #39951	@ 0x9c0f
 800128c:	613b      	str	r3, [r7, #16]
                          |E1_Pin|Bus1_Pin|Bus6_Pin|Bus2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128e:	2301      	movs	r3, #1
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2302      	movs	r3, #2
 8001298:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129a:	f107 0310 	add.w	r3, r7, #16
 800129e:	4619      	mov	r1, r3
 80012a0:	482c      	ldr	r0, [pc, #176]	@ (8001354 <MX_GPIO_Init+0x16c>)
 80012a2:	f000 fe8b 	bl	8001fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           SCK_Pin Bus5_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80012a6:	f248 032f 	movw	r3, #32815	@ 0x802f
 80012aa:	613b      	str	r3, [r7, #16]
                          |SCK_Pin|Bus5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ac:	2301      	movs	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2302      	movs	r3, #2
 80012b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4619      	mov	r1, r3
 80012be:	4826      	ldr	r0, [pc, #152]	@ (8001358 <MX_GPIO_Init+0x170>)
 80012c0:	f000 fe7c 	bl	8001fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : MISO5_Pin */
  GPIO_InitStruct.Pin = MISO5_Pin;
 80012c4:	2380      	movs	r3, #128	@ 0x80
 80012c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MISO5_GPIO_Port, &GPIO_InitStruct);
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	4619      	mov	r1, r3
 80012d6:	4820      	ldr	r0, [pc, #128]	@ (8001358 <MX_GPIO_Init+0x170>)
 80012d8:	f000 fe70 	bl	8001fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : MISO4_Pin MISO2_Pin MISO3_Pin */
  GPIO_InitStruct.Pin = MISO4_Pin|MISO2_Pin|MISO3_Pin;
 80012dc:	f44f 7328 	mov.w	r3, #672	@ 0x2a0
 80012e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	4619      	mov	r1, r3
 80012f0:	4818      	ldr	r0, [pc, #96]	@ (8001354 <MX_GPIO_Init+0x16c>)
 80012f2:	f000 fe63 	bl	8001fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin Bus3_Pin Bus8_Pin
                           Bus4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|Bus3_Pin|Bus8_Pin
 80012f6:	233e      	movs	r3, #62	@ 0x3e
 80012f8:	613b      	str	r3, [r7, #16]
                          |Bus4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2302      	movs	r3, #2
 8001304:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001306:	f107 0310 	add.w	r3, r7, #16
 800130a:	4619      	mov	r1, r3
 800130c:	4813      	ldr	r0, [pc, #76]	@ (800135c <MX_GPIO_Init+0x174>)
 800130e:	f000 fe55 	bl	8001fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : MISO1_Pin */
  GPIO_InitStruct.Pin = MISO1_Pin;
 8001312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MISO1_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 0310 	add.w	r3, r7, #16
 8001324:	4619      	mov	r1, r3
 8001326:	480d      	ldr	r0, [pc, #52]	@ (800135c <MX_GPIO_Init+0x174>)
 8001328:	f000 fe48 	bl	8001fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : Bus7_Pin */
  GPIO_InitStruct.Pin = Bus7_Pin;
 800132c:	2304      	movs	r3, #4
 800132e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001330:	2301      	movs	r3, #1
 8001332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2302      	movs	r3, #2
 800133a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bus7_GPIO_Port, &GPIO_InitStruct);
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	4619      	mov	r1, r3
 8001342:	4807      	ldr	r0, [pc, #28]	@ (8001360 <MX_GPIO_Init+0x178>)
 8001344:	f000 fe3a 	bl	8001fbc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001348:	bf00      	nop
 800134a:	3720      	adds	r7, #32
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40021000 	.word	0x40021000
 8001354:	40011000 	.word	0x40011000
 8001358:	40010800 	.word	0x40010800
 800135c:	40010c00 	.word	0x40010c00
 8001360:	40011400 	.word	0x40011400

08001364 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800136c:	1d39      	adds	r1, r7, #4
 800136e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001372:	2201      	movs	r2, #1
 8001374:	4803      	ldr	r0, [pc, #12]	@ (8001384 <__io_putchar+0x20>)
 8001376:	f002 f9bb 	bl	80036f0 <HAL_UART_Transmit>

  return ch;
 800137a:	687b      	ldr	r3, [r7, #4]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	2000011c 	.word	0x2000011c

08001388 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001398:	d102      	bne.n	80013a0 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
    	timer_tick_flag = 1;
 800139a:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <HAL_TIM_PeriodElapsedCallback+0x24>)
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]

    }
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000164 	.word	0x20000164

080013b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b4:	b672      	cpsid	i
}
 80013b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <Error_Handler+0x8>

080013bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013c2:	4b15      	ldr	r3, [pc, #84]	@ (8001418 <HAL_MspInit+0x5c>)
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	4a14      	ldr	r2, [pc, #80]	@ (8001418 <HAL_MspInit+0x5c>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6193      	str	r3, [r2, #24]
 80013ce:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <HAL_MspInit+0x5c>)
 80013d0:	699b      	ldr	r3, [r3, #24]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <HAL_MspInit+0x5c>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	4a0e      	ldr	r2, [pc, #56]	@ (8001418 <HAL_MspInit+0x5c>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e4:	61d3      	str	r3, [r2, #28]
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <HAL_MspInit+0x5c>)
 80013e8:	69db      	ldr	r3, [r3, #28]
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013f2:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <HAL_MspInit+0x60>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	4a04      	ldr	r2, [pc, #16]	@ (800141c <HAL_MspInit+0x60>)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	40021000 	.word	0x40021000
 800141c:	40010000 	.word	0x40010000

08001420 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08c      	sub	sp, #48	@ 0x30
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0320 	add.w	r3, r7, #32
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a47      	ldr	r2, [pc, #284]	@ (8001558 <HAL_CAN_MspInit+0x138>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d13b      	bne.n	80014b8 <HAL_CAN_MspInit+0x98>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001440:	4b46      	ldr	r3, [pc, #280]	@ (800155c <HAL_CAN_MspInit+0x13c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	4a45      	ldr	r2, [pc, #276]	@ (800155c <HAL_CAN_MspInit+0x13c>)
 8001448:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800144a:	4b44      	ldr	r3, [pc, #272]	@ (800155c <HAL_CAN_MspInit+0x13c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d10b      	bne.n	800146a <HAL_CAN_MspInit+0x4a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001452:	4b43      	ldr	r3, [pc, #268]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	4a42      	ldr	r2, [pc, #264]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001458:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800145c:	61d3      	str	r3, [r2, #28]
 800145e:	4b40      	ldr	r3, [pc, #256]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001466:	61fb      	str	r3, [r7, #28]
 8001468:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	4b3d      	ldr	r3, [pc, #244]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	4a3c      	ldr	r2, [pc, #240]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	6193      	str	r3, [r2, #24]
 8001476:	4b3a      	ldr	r3, [pc, #232]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	61bb      	str	r3, [r7, #24]
 8001480:	69bb      	ldr	r3, [r7, #24]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001482:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001486:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001490:	f107 0320 	add.w	r3, r7, #32
 8001494:	4619      	mov	r1, r3
 8001496:	4833      	ldr	r0, [pc, #204]	@ (8001564 <HAL_CAN_MspInit+0x144>)
 8001498:	f000 fd90 	bl	8001fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800149c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014aa:	f107 0320 	add.w	r3, r7, #32
 80014ae:	4619      	mov	r1, r3
 80014b0:	482c      	ldr	r0, [pc, #176]	@ (8001564 <HAL_CAN_MspInit+0x144>)
 80014b2:	f000 fd83 	bl	8001fbc <HAL_GPIO_Init>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 80014b6:	e04b      	b.n	8001550 <HAL_CAN_MspInit+0x130>
  else if(hcan->Instance==CAN2)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001568 <HAL_CAN_MspInit+0x148>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d146      	bne.n	8001550 <HAL_CAN_MspInit+0x130>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80014c2:	4b27      	ldr	r3, [pc, #156]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	4a26      	ldr	r2, [pc, #152]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 80014c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80014cc:	61d3      	str	r3, [r2, #28]
 80014ce:	4b24      	ldr	r3, [pc, #144]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80014da:	4b20      	ldr	r3, [pc, #128]	@ (800155c <HAL_CAN_MspInit+0x13c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	3301      	adds	r3, #1
 80014e0:	4a1e      	ldr	r2, [pc, #120]	@ (800155c <HAL_CAN_MspInit+0x13c>)
 80014e2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80014e4:	4b1d      	ldr	r3, [pc, #116]	@ (800155c <HAL_CAN_MspInit+0x13c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d10b      	bne.n	8001504 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80014ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 80014f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014f6:	61d3      	str	r3, [r2, #28]
 80014f8:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 80014fa:	69db      	ldr	r3, [r3, #28]
 80014fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	4b16      	ldr	r3, [pc, #88]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a15      	ldr	r2, [pc, #84]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 800150a:	f043 0308 	orr.w	r3, r3, #8
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <HAL_CAN_MspInit+0x140>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0308 	and.w	r3, r3, #8
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800151c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001522:	2300      	movs	r3, #0
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	4619      	mov	r1, r3
 8001530:	480e      	ldr	r0, [pc, #56]	@ (800156c <HAL_CAN_MspInit+0x14c>)
 8001532:	f000 fd43 	bl	8001fbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001536:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800153a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001540:	2303      	movs	r3, #3
 8001542:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001544:	f107 0320 	add.w	r3, r7, #32
 8001548:	4619      	mov	r1, r3
 800154a:	4808      	ldr	r0, [pc, #32]	@ (800156c <HAL_CAN_MspInit+0x14c>)
 800154c:	f000 fd36 	bl	8001fbc <HAL_GPIO_Init>
}
 8001550:	bf00      	nop
 8001552:	3730      	adds	r7, #48	@ 0x30
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40006400 	.word	0x40006400
 800155c:	20000170 	.word	0x20000170
 8001560:	40021000 	.word	0x40021000
 8001564:	40010800 	.word	0x40010800
 8001568:	40006800 	.word	0x40006800
 800156c:	40010c00 	.word	0x40010c00

08001570 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001580:	d113      	bne.n	80015aa <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001582:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	61d3      	str	r3, [r2, #28]
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	201c      	movs	r0, #28
 80015a0:	f000 fcd5 	bl	8001f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015a4:	201c      	movs	r0, #28
 80015a6:	f000 fcee 	bl	8001f86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40021000 	.word	0x40021000

080015b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	f107 0310 	add.w	r3, r7, #16
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <HAL_UART_MspInit+0x8c>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d131      	bne.n	800163c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001648 <HAL_UART_MspInit+0x90>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001648 <HAL_UART_MspInit+0x90>)
 80015de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b18      	ldr	r3, [pc, #96]	@ (8001648 <HAL_UART_MspInit+0x90>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f0:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <HAL_UART_MspInit+0x90>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a14      	ldr	r2, [pc, #80]	@ (8001648 <HAL_UART_MspInit+0x90>)
 80015f6:	f043 0304 	orr.w	r3, r3, #4
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b12      	ldr	r3, [pc, #72]	@ (8001648 <HAL_UART_MspInit+0x90>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001608:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800160c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001612:	2303      	movs	r3, #3
 8001614:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	4619      	mov	r1, r3
 800161c:	480b      	ldr	r0, [pc, #44]	@ (800164c <HAL_UART_MspInit+0x94>)
 800161e:	f000 fccd 	bl	8001fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001622:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	4619      	mov	r1, r3
 8001636:	4805      	ldr	r0, [pc, #20]	@ (800164c <HAL_UART_MspInit+0x94>)
 8001638:	f000 fcc0 	bl	8001fbc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40013800 	.word	0x40013800
 8001648:	40021000 	.word	0x40021000
 800164c:	40010800 	.word	0x40010800

08001650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <NMI_Handler+0x4>

08001658 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <HardFault_Handler+0x4>

08001660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <MemManage_Handler+0x4>

08001668 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <BusFault_Handler+0x4>

08001670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <UsageFault_Handler+0x4>

08001678 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr

08001684 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr

08001690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f000 f91e 	bl	80018e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016ac:	4802      	ldr	r0, [pc, #8]	@ (80016b8 <TIM2_IRQHandler+0x10>)
 80016ae:	f001 fc6d 	bl	8002f8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000d4 	.word	0x200000d4

080016bc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
 80016cc:	e00a      	b.n	80016e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ce:	f3af 8000 	nop.w
 80016d2:	4601      	mov	r1, r0
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	60ba      	str	r2, [r7, #8]
 80016da:	b2ca      	uxtb	r2, r1
 80016dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	3301      	adds	r3, #1
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697a      	ldr	r2, [r7, #20]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	dbf0      	blt.n	80016ce <_read+0x12>
  }

  return len;
 80016ec:	687b      	ldr	r3, [r7, #4]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b086      	sub	sp, #24
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	60f8      	str	r0, [r7, #12]
 80016fe:	60b9      	str	r1, [r7, #8]
 8001700:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	e009      	b.n	800171c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	1c5a      	adds	r2, r3, #1
 800170c:	60ba      	str	r2, [r7, #8]
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fe27 	bl	8001364 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	3301      	adds	r3, #1
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	697a      	ldr	r2, [r7, #20]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	429a      	cmp	r2, r3
 8001722:	dbf1      	blt.n	8001708 <_write+0x12>
  }
  return len;
 8001724:	687b      	ldr	r3, [r7, #4]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <_close>:

int _close(int file)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001736:	f04f 33ff 	mov.w	r3, #4294967295
}
 800173a:	4618      	mov	r0, r3
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001754:	605a      	str	r2, [r3, #4]
  return 0;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	bc80      	pop	{r7}
 8001760:	4770      	bx	lr

08001762 <_isatty>:

int _isatty(int file)
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800176a:	2301      	movs	r3, #1
}
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001776:	b480      	push	{r7}
 8001778:	b085      	sub	sp, #20
 800177a:	af00      	add	r7, sp, #0
 800177c:	60f8      	str	r0, [r7, #12]
 800177e:	60b9      	str	r1, [r7, #8]
 8001780:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
	...

08001790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001798:	4a14      	ldr	r2, [pc, #80]	@ (80017ec <_sbrk+0x5c>)
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <_sbrk+0x60>)
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a4:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d102      	bne.n	80017b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <_sbrk+0x64>)
 80017ae:	4a12      	ldr	r2, [pc, #72]	@ (80017f8 <_sbrk+0x68>)
 80017b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017b2:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <_sbrk+0x64>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d207      	bcs.n	80017d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017c0:	f002 fad0 	bl	8003d64 <__errno>
 80017c4:	4603      	mov	r3, r0
 80017c6:	220c      	movs	r2, #12
 80017c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ca:	f04f 33ff 	mov.w	r3, #4294967295
 80017ce:	e009      	b.n	80017e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <_sbrk+0x64>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017d6:	4b07      	ldr	r3, [pc, #28]	@ (80017f4 <_sbrk+0x64>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <_sbrk+0x64>)
 80017e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017e2:	68fb      	ldr	r3, [r7, #12]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20010000 	.word	0x20010000
 80017f0:	00000400 	.word	0x00000400
 80017f4:	20000174 	.word	0x20000174
 80017f8:	200002c8 	.word	0x200002c8

080017fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001808:	f7ff fff8 	bl	80017fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800180c:	480b      	ldr	r0, [pc, #44]	@ (800183c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800180e:	490c      	ldr	r1, [pc, #48]	@ (8001840 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001810:	4a0c      	ldr	r2, [pc, #48]	@ (8001844 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001814:	e002      	b.n	800181c <LoopCopyDataInit>

08001816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800181a:	3304      	adds	r3, #4

0800181c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800181c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001820:	d3f9      	bcc.n	8001816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001822:	4a09      	ldr	r2, [pc, #36]	@ (8001848 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001824:	4c09      	ldr	r4, [pc, #36]	@ (800184c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001828:	e001      	b.n	800182e <LoopFillZerobss>

0800182a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800182a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800182c:	3204      	adds	r2, #4

0800182e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001830:	d3fb      	bcc.n	800182a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001832:	f002 fa9d 	bl	8003d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001836:	f7ff fafb 	bl	8000e30 <main>
  bx lr
 800183a:	4770      	bx	lr
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001844:	080049c8 	.word	0x080049c8
  ldr r2, =_sbss
 8001848:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800184c:	200002c8 	.word	0x200002c8

08001850 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC1_2_IRQHandler>
	...

08001854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001858:	4b08      	ldr	r3, [pc, #32]	@ (800187c <HAL_Init+0x28>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a07      	ldr	r2, [pc, #28]	@ (800187c <HAL_Init+0x28>)
 800185e:	f043 0310 	orr.w	r3, r3, #16
 8001862:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001864:	2003      	movs	r0, #3
 8001866:	f000 fb67 	bl	8001f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800186a:	200f      	movs	r0, #15
 800186c:	f000 f808 	bl	8001880 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001870:	f7ff fda4 	bl	80013bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40022000 	.word	0x40022000

08001880 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001888:	4b12      	ldr	r3, [pc, #72]	@ (80018d4 <HAL_InitTick+0x54>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_InitTick+0x58>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	4619      	mov	r1, r3
 8001892:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001896:	fbb3 f3f1 	udiv	r3, r3, r1
 800189a:	fbb2 f3f3 	udiv	r3, r2, r3
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 fb7f 	bl	8001fa2 <HAL_SYSTICK_Config>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00e      	b.n	80018cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b0f      	cmp	r3, #15
 80018b2:	d80a      	bhi.n	80018ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b4:	2200      	movs	r2, #0
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f000 fb47 	bl	8001f4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018c0:	4a06      	ldr	r2, [pc, #24]	@ (80018dc <HAL_InitTick+0x5c>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018c6:	2300      	movs	r3, #0
 80018c8:	e000      	b.n	80018cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000000 	.word	0x20000000
 80018d8:	20000008 	.word	0x20000008
 80018dc:	20000004 	.word	0x20000004

080018e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018e4:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <HAL_IncTick+0x1c>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	461a      	mov	r2, r3
 80018ea:	4b05      	ldr	r3, [pc, #20]	@ (8001900 <HAL_IncTick+0x20>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4413      	add	r3, r2
 80018f0:	4a03      	ldr	r2, [pc, #12]	@ (8001900 <HAL_IncTick+0x20>)
 80018f2:	6013      	str	r3, [r2, #0]
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	20000008 	.word	0x20000008
 8001900:	20000178 	.word	0x20000178

08001904 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return uwTick;
 8001908:	4b02      	ldr	r3, [pc, #8]	@ (8001914 <HAL_GetTick+0x10>)
 800190a:	681b      	ldr	r3, [r3, #0]
}
 800190c:	4618      	mov	r0, r3
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr
 8001914:	20000178 	.word	0x20000178

08001918 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001920:	f7ff fff0 	bl	8001904 <HAL_GetTick>
 8001924:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001930:	d005      	beq.n	800193e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001932:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <HAL_Delay+0x44>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	461a      	mov	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4413      	add	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800193e:	bf00      	nop
 8001940:	f7ff ffe0 	bl	8001904 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	429a      	cmp	r2, r3
 800194e:	d8f7      	bhi.n	8001940 <HAL_Delay+0x28>
  {
  }
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000008 	.word	0x20000008

08001960 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e0ed      	b.n	8001b4e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d102      	bne.n	8001984 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff fd4e 	bl	8001420 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0201 	orr.w	r2, r2, #1
 8001992:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001994:	f7ff ffb6 	bl	8001904 <HAL_GetTick>
 8001998:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800199a:	e012      	b.n	80019c2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800199c:	f7ff ffb2 	bl	8001904 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b0a      	cmp	r3, #10
 80019a8:	d90b      	bls.n	80019c2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2205      	movs	r2, #5
 80019ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e0c5      	b.n	8001b4e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d0e5      	beq.n	800199c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0202 	bic.w	r2, r2, #2
 80019de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019e0:	f7ff ff90 	bl	8001904 <HAL_GetTick>
 80019e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80019e6:	e012      	b.n	8001a0e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80019e8:	f7ff ff8c 	bl	8001904 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b0a      	cmp	r3, #10
 80019f4:	d90b      	bls.n	8001a0e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2205      	movs	r2, #5
 8001a06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e09f      	b.n	8001b4e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1e5      	bne.n	80019e8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7e1b      	ldrb	r3, [r3, #24]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d108      	bne.n	8001a36 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	e007      	b.n	8001a46 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a44:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	7e5b      	ldrb	r3, [r3, #25]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d108      	bne.n	8001a60 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e007      	b.n	8001a70 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	7e9b      	ldrb	r3, [r3, #26]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d108      	bne.n	8001a8a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0220 	orr.w	r2, r2, #32
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e007      	b.n	8001a9a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0220 	bic.w	r2, r2, #32
 8001a98:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	7edb      	ldrb	r3, [r3, #27]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d108      	bne.n	8001ab4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f022 0210 	bic.w	r2, r2, #16
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	e007      	b.n	8001ac4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f042 0210 	orr.w	r2, r2, #16
 8001ac2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	7f1b      	ldrb	r3, [r3, #28]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d108      	bne.n	8001ade <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 0208 	orr.w	r2, r2, #8
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e007      	b.n	8001aee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f022 0208 	bic.w	r2, r2, #8
 8001aec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	7f5b      	ldrb	r3, [r3, #29]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d108      	bne.n	8001b08 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f042 0204 	orr.w	r2, r2, #4
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	e007      	b.n	8001b18 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f022 0204 	bic.w	r2, r2, #4
 8001b16:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	431a      	orrs	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	695b      	ldr	r3, [r3, #20]
 8001b2c:	ea42 0103 	orr.w	r1, r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	1e5a      	subs	r2, r3, #1
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b6e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b70:	7cfb      	ldrb	r3, [r7, #19]
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d003      	beq.n	8001b7e <HAL_CAN_ConfigFilter+0x26>
 8001b76:	7cfb      	ldrb	r3, [r7, #19]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	f040 80be 	bne.w	8001cfa <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001b7e:	4b65      	ldr	r3, [pc, #404]	@ (8001d14 <HAL_CAN_ConfigFilter+0x1bc>)
 8001b80:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b88:	f043 0201 	orr.w	r2, r3, #1
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b98:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bac:	021b      	lsls	r3, r3, #8
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	401a      	ands	r2, r3
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d123      	bne.n	8001c28 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c02:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	3248      	adds	r2, #72	@ 0x48
 8001c08:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c1c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c1e:	6979      	ldr	r1, [r7, #20]
 8001c20:	3348      	adds	r3, #72	@ 0x48
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	440b      	add	r3, r1
 8001c26:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	69db      	ldr	r3, [r3, #28]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d122      	bne.n	8001c76 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c50:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	3248      	adds	r2, #72	@ 0x48
 8001c56:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c6a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c6c:	6979      	ldr	r1, [r7, #20]
 8001c6e:	3348      	adds	r3, #72	@ 0x48
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	440b      	add	r3, r1
 8001c74:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d109      	bne.n	8001c92 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	401a      	ands	r2, r3
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001c90:	e007      	b.n	8001ca2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	401a      	ands	r2, r3
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001cbc:	e007      	b.n	8001cce <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d107      	bne.n	8001ce6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001cec:	f023 0201 	bic.w	r2, r3, #1
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e006      	b.n	8001d08 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
  }
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	371c      	adds	r7, #28
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	40006400 	.word	0x40006400

08001d18 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d12e      	bne.n	8001d8a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2202      	movs	r2, #2
 8001d30:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0201 	bic.w	r2, r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d44:	f7ff fdde 	bl	8001904 <HAL_GetTick>
 8001d48:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d4a:	e012      	b.n	8001d72 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d4c:	f7ff fdda 	bl	8001904 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b0a      	cmp	r3, #10
 8001d58:	d90b      	bls.n	8001d72 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2205      	movs	r2, #5
 8001d6a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e012      	b.n	8001d98 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1e5      	bne.n	8001d4c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	e006      	b.n	8001d98 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
  }
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db0:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dd2:	4a04      	ldr	r2, [pc, #16]	@ (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	60d3      	str	r3, [r2, #12]
}
 8001dd8:	bf00      	nop
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dec:	4b04      	ldr	r3, [pc, #16]	@ (8001e00 <__NVIC_GetPriorityGrouping+0x18>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	0a1b      	lsrs	r3, r3, #8
 8001df2:	f003 0307 	and.w	r3, r3, #7
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	db0b      	blt.n	8001e2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	f003 021f 	and.w	r2, r3, #31
 8001e1c:	4906      	ldr	r1, [pc, #24]	@ (8001e38 <__NVIC_EnableIRQ+0x34>)
 8001e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e22:	095b      	lsrs	r3, r3, #5
 8001e24:	2001      	movs	r0, #1
 8001e26:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr
 8001e38:	e000e100 	.word	0xe000e100

08001e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	db0a      	blt.n	8001e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	490c      	ldr	r1, [pc, #48]	@ (8001e88 <__NVIC_SetPriority+0x4c>)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	0112      	lsls	r2, r2, #4
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	440b      	add	r3, r1
 8001e60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e64:	e00a      	b.n	8001e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4908      	ldr	r1, [pc, #32]	@ (8001e8c <__NVIC_SetPriority+0x50>)
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	3b04      	subs	r3, #4
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	440b      	add	r3, r1
 8001e7a:	761a      	strb	r2, [r3, #24]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000e100 	.word	0xe000e100
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b089      	sub	sp, #36	@ 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f1c3 0307 	rsb	r3, r3, #7
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	bf28      	it	cs
 8001eae:	2304      	movcs	r3, #4
 8001eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d902      	bls.n	8001ec0 <NVIC_EncodePriority+0x30>
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3b03      	subs	r3, #3
 8001ebe:	e000      	b.n	8001ec2 <NVIC_EncodePriority+0x32>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43d9      	mvns	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee8:	4313      	orrs	r3, r2
         );
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3724      	adds	r7, #36	@ 0x24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f04:	d301      	bcc.n	8001f0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f06:	2301      	movs	r3, #1
 8001f08:	e00f      	b.n	8001f2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f34 <SysTick_Config+0x40>)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f12:	210f      	movs	r1, #15
 8001f14:	f04f 30ff 	mov.w	r0, #4294967295
 8001f18:	f7ff ff90 	bl	8001e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f1c:	4b05      	ldr	r3, [pc, #20]	@ (8001f34 <SysTick_Config+0x40>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f22:	4b04      	ldr	r3, [pc, #16]	@ (8001f34 <SysTick_Config+0x40>)
 8001f24:	2207      	movs	r2, #7
 8001f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	e000e010 	.word	0xe000e010

08001f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff ff2d 	bl	8001da0 <__NVIC_SetPriorityGrouping>
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b086      	sub	sp, #24
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	4603      	mov	r3, r0
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
 8001f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f60:	f7ff ff42 	bl	8001de8 <__NVIC_GetPriorityGrouping>
 8001f64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	6978      	ldr	r0, [r7, #20]
 8001f6c:	f7ff ff90 	bl	8001e90 <NVIC_EncodePriority>
 8001f70:	4602      	mov	r2, r0
 8001f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f76:	4611      	mov	r1, r2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff5f 	bl	8001e3c <__NVIC_SetPriority>
}
 8001f7e:	bf00      	nop
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff35 	bl	8001e04 <__NVIC_EnableIRQ>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ffa2 	bl	8001ef4 <SysTick_Config>
 8001fb0:	4603      	mov	r3, r0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b08b      	sub	sp, #44	@ 0x2c
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fce:	e169      	b.n	80022a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	69fa      	ldr	r2, [r7, #28]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	f040 8158 	bne.w	800229e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4a9a      	ldr	r2, [pc, #616]	@ (800225c <HAL_GPIO_Init+0x2a0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d05e      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8001ff8:	4a98      	ldr	r2, [pc, #608]	@ (800225c <HAL_GPIO_Init+0x2a0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d875      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8001ffe:	4a98      	ldr	r2, [pc, #608]	@ (8002260 <HAL_GPIO_Init+0x2a4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d058      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002004:	4a96      	ldr	r2, [pc, #600]	@ (8002260 <HAL_GPIO_Init+0x2a4>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d86f      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 800200a:	4a96      	ldr	r2, [pc, #600]	@ (8002264 <HAL_GPIO_Init+0x2a8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d052      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002010:	4a94      	ldr	r2, [pc, #592]	@ (8002264 <HAL_GPIO_Init+0x2a8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d869      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002016:	4a94      	ldr	r2, [pc, #592]	@ (8002268 <HAL_GPIO_Init+0x2ac>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d04c      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 800201c:	4a92      	ldr	r2, [pc, #584]	@ (8002268 <HAL_GPIO_Init+0x2ac>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d863      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002022:	4a92      	ldr	r2, [pc, #584]	@ (800226c <HAL_GPIO_Init+0x2b0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d046      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
 8002028:	4a90      	ldr	r2, [pc, #576]	@ (800226c <HAL_GPIO_Init+0x2b0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d85d      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 800202e:	2b12      	cmp	r3, #18
 8002030:	d82a      	bhi.n	8002088 <HAL_GPIO_Init+0xcc>
 8002032:	2b12      	cmp	r3, #18
 8002034:	d859      	bhi.n	80020ea <HAL_GPIO_Init+0x12e>
 8002036:	a201      	add	r2, pc, #4	@ (adr r2, 800203c <HAL_GPIO_Init+0x80>)
 8002038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203c:	080020b7 	.word	0x080020b7
 8002040:	08002091 	.word	0x08002091
 8002044:	080020a3 	.word	0x080020a3
 8002048:	080020e5 	.word	0x080020e5
 800204c:	080020eb 	.word	0x080020eb
 8002050:	080020eb 	.word	0x080020eb
 8002054:	080020eb 	.word	0x080020eb
 8002058:	080020eb 	.word	0x080020eb
 800205c:	080020eb 	.word	0x080020eb
 8002060:	080020eb 	.word	0x080020eb
 8002064:	080020eb 	.word	0x080020eb
 8002068:	080020eb 	.word	0x080020eb
 800206c:	080020eb 	.word	0x080020eb
 8002070:	080020eb 	.word	0x080020eb
 8002074:	080020eb 	.word	0x080020eb
 8002078:	080020eb 	.word	0x080020eb
 800207c:	080020eb 	.word	0x080020eb
 8002080:	08002099 	.word	0x08002099
 8002084:	080020ad 	.word	0x080020ad
 8002088:	4a79      	ldr	r2, [pc, #484]	@ (8002270 <HAL_GPIO_Init+0x2b4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d013      	beq.n	80020b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800208e:	e02c      	b.n	80020ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	623b      	str	r3, [r7, #32]
          break;
 8002096:	e029      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	3304      	adds	r3, #4
 800209e:	623b      	str	r3, [r7, #32]
          break;
 80020a0:	e024      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	3308      	adds	r3, #8
 80020a8:	623b      	str	r3, [r7, #32]
          break;
 80020aa:	e01f      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	330c      	adds	r3, #12
 80020b2:	623b      	str	r3, [r7, #32]
          break;
 80020b4:	e01a      	b.n	80020ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d102      	bne.n	80020c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020be:	2304      	movs	r3, #4
 80020c0:	623b      	str	r3, [r7, #32]
          break;
 80020c2:	e013      	b.n	80020ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020cc:	2308      	movs	r3, #8
 80020ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	611a      	str	r2, [r3, #16]
          break;
 80020d6:	e009      	b.n	80020ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020d8:	2308      	movs	r3, #8
 80020da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69fa      	ldr	r2, [r7, #28]
 80020e0:	615a      	str	r2, [r3, #20]
          break;
 80020e2:	e003      	b.n	80020ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
          break;
 80020e8:	e000      	b.n	80020ec <HAL_GPIO_Init+0x130>
          break;
 80020ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	2bff      	cmp	r3, #255	@ 0xff
 80020f0:	d801      	bhi.n	80020f6 <HAL_GPIO_Init+0x13a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	e001      	b.n	80020fa <HAL_GPIO_Init+0x13e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3304      	adds	r3, #4
 80020fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2bff      	cmp	r3, #255	@ 0xff
 8002100:	d802      	bhi.n	8002108 <HAL_GPIO_Init+0x14c>
 8002102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	e002      	b.n	800210e <HAL_GPIO_Init+0x152>
 8002108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210a:	3b08      	subs	r3, #8
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	210f      	movs	r1, #15
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	fa01 f303 	lsl.w	r3, r1, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	401a      	ands	r2, r3
 8002120:	6a39      	ldr	r1, [r7, #32]
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	431a      	orrs	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 80b1 	beq.w	800229e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800213c:	4b4d      	ldr	r3, [pc, #308]	@ (8002274 <HAL_GPIO_Init+0x2b8>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4a4c      	ldr	r2, [pc, #304]	@ (8002274 <HAL_GPIO_Init+0x2b8>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6193      	str	r3, [r2, #24]
 8002148:	4b4a      	ldr	r3, [pc, #296]	@ (8002274 <HAL_GPIO_Init+0x2b8>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002154:	4a48      	ldr	r2, [pc, #288]	@ (8002278 <HAL_GPIO_Init+0x2bc>)
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	3302      	adds	r3, #2
 800215c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002160:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	f003 0303 	and.w	r3, r3, #3
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	220f      	movs	r2, #15
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a40      	ldr	r2, [pc, #256]	@ (800227c <HAL_GPIO_Init+0x2c0>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d013      	beq.n	80021a8 <HAL_GPIO_Init+0x1ec>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a3f      	ldr	r2, [pc, #252]	@ (8002280 <HAL_GPIO_Init+0x2c4>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00d      	beq.n	80021a4 <HAL_GPIO_Init+0x1e8>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a3e      	ldr	r2, [pc, #248]	@ (8002284 <HAL_GPIO_Init+0x2c8>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d007      	beq.n	80021a0 <HAL_GPIO_Init+0x1e4>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a3d      	ldr	r2, [pc, #244]	@ (8002288 <HAL_GPIO_Init+0x2cc>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d101      	bne.n	800219c <HAL_GPIO_Init+0x1e0>
 8002198:	2303      	movs	r3, #3
 800219a:	e006      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 800219c:	2304      	movs	r3, #4
 800219e:	e004      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e002      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e000      	b.n	80021aa <HAL_GPIO_Init+0x1ee>
 80021a8:	2300      	movs	r3, #0
 80021aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021ac:	f002 0203 	and.w	r2, r2, #3
 80021b0:	0092      	lsls	r2, r2, #2
 80021b2:	4093      	lsls	r3, r2
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021ba:	492f      	ldr	r1, [pc, #188]	@ (8002278 <HAL_GPIO_Init+0x2bc>)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	089b      	lsrs	r3, r3, #2
 80021c0:	3302      	adds	r3, #2
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d006      	beq.n	80021e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021d4:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	492c      	ldr	r1, [pc, #176]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	4313      	orrs	r3, r2
 80021de:	608b      	str	r3, [r1, #8]
 80021e0:	e006      	b.n	80021f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021e2:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	43db      	mvns	r3, r3
 80021ea:	4928      	ldr	r1, [pc, #160]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d006      	beq.n	800220a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021fc:	4b23      	ldr	r3, [pc, #140]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 80021fe:	68da      	ldr	r2, [r3, #12]
 8002200:	4922      	ldr	r1, [pc, #136]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	60cb      	str	r3, [r1, #12]
 8002208:	e006      	b.n	8002218 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800220a:	4b20      	ldr	r3, [pc, #128]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	43db      	mvns	r3, r3
 8002212:	491e      	ldr	r1, [pc, #120]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 8002214:	4013      	ands	r3, r2
 8002216:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d006      	beq.n	8002232 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002224:	4b19      	ldr	r3, [pc, #100]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	4918      	ldr	r1, [pc, #96]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	4313      	orrs	r3, r2
 800222e:	604b      	str	r3, [r1, #4]
 8002230:	e006      	b.n	8002240 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002232:	4b16      	ldr	r3, [pc, #88]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	43db      	mvns	r3, r3
 800223a:	4914      	ldr	r1, [pc, #80]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 800223c:	4013      	ands	r3, r2
 800223e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d021      	beq.n	8002290 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800224c:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	490e      	ldr	r1, [pc, #56]	@ (800228c <HAL_GPIO_Init+0x2d0>)
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	600b      	str	r3, [r1, #0]
 8002258:	e021      	b.n	800229e <HAL_GPIO_Init+0x2e2>
 800225a:	bf00      	nop
 800225c:	10320000 	.word	0x10320000
 8002260:	10310000 	.word	0x10310000
 8002264:	10220000 	.word	0x10220000
 8002268:	10210000 	.word	0x10210000
 800226c:	10120000 	.word	0x10120000
 8002270:	10110000 	.word	0x10110000
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000
 800227c:	40010800 	.word	0x40010800
 8002280:	40010c00 	.word	0x40010c00
 8002284:	40011000 	.word	0x40011000
 8002288:	40011400 	.word	0x40011400
 800228c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002290:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <HAL_GPIO_Init+0x304>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	43db      	mvns	r3, r3
 8002298:	4909      	ldr	r1, [pc, #36]	@ (80022c0 <HAL_GPIO_Init+0x304>)
 800229a:	4013      	ands	r3, r2
 800229c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a0:	3301      	adds	r3, #1
 80022a2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022aa:	fa22 f303 	lsr.w	r3, r2, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f47f ae8e 	bne.w	8001fd0 <HAL_GPIO_Init+0x14>
  }
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	372c      	adds	r7, #44	@ 0x2c
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	40010400 	.word	0x40010400

080022c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	887b      	ldrh	r3, [r7, #2]
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
 80022e0:	e001      	b.n	80022e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022e2:	2300      	movs	r3, #0
 80022e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr

080022f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022f2:	b480      	push	{r7}
 80022f4:	b083      	sub	sp, #12
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
 80022fa:	460b      	mov	r3, r1
 80022fc:	807b      	strh	r3, [r7, #2]
 80022fe:	4613      	mov	r3, r2
 8002300:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002302:	787b      	ldrb	r3, [r7, #1]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002308:	887a      	ldrh	r2, [r7, #2]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800230e:	e003      	b.n	8002318 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002310:	887b      	ldrh	r3, [r7, #2]
 8002312:	041a      	lsls	r2, r3, #16
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	611a      	str	r2, [r3, #16]
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002322:	b480      	push	{r7}
 8002324:	b085      	sub	sp, #20
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
 800232a:	460b      	mov	r3, r1
 800232c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002334:	887a      	ldrh	r2, [r7, #2]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4013      	ands	r3, r2
 800233a:	041a      	lsls	r2, r3, #16
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	43d9      	mvns	r1, r3
 8002340:	887b      	ldrh	r3, [r7, #2]
 8002342:	400b      	ands	r3, r1
 8002344:	431a      	orrs	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	611a      	str	r2, [r3, #16]
}
 800234a:	bf00      	nop
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr

08002354 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e304      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 8087 	beq.w	8002482 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002374:	4b92      	ldr	r3, [pc, #584]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 030c 	and.w	r3, r3, #12
 800237c:	2b04      	cmp	r3, #4
 800237e:	d00c      	beq.n	800239a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002380:	4b8f      	ldr	r3, [pc, #572]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b08      	cmp	r3, #8
 800238a:	d112      	bne.n	80023b2 <HAL_RCC_OscConfig+0x5e>
 800238c:	4b8c      	ldr	r3, [pc, #560]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002398:	d10b      	bne.n	80023b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800239a:	4b89      	ldr	r3, [pc, #548]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d06c      	beq.n	8002480 <HAL_RCC_OscConfig+0x12c>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d168      	bne.n	8002480 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e2de      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ba:	d106      	bne.n	80023ca <HAL_RCC_OscConfig+0x76>
 80023bc:	4b80      	ldr	r3, [pc, #512]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a7f      	ldr	r2, [pc, #508]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c6:	6013      	str	r3, [r2, #0]
 80023c8:	e02e      	b.n	8002428 <HAL_RCC_OscConfig+0xd4>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10c      	bne.n	80023ec <HAL_RCC_OscConfig+0x98>
 80023d2:	4b7b      	ldr	r3, [pc, #492]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a7a      	ldr	r2, [pc, #488]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	4b78      	ldr	r3, [pc, #480]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a77      	ldr	r2, [pc, #476]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023e8:	6013      	str	r3, [r2, #0]
 80023ea:	e01d      	b.n	8002428 <HAL_RCC_OscConfig+0xd4>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023f4:	d10c      	bne.n	8002410 <HAL_RCC_OscConfig+0xbc>
 80023f6:	4b72      	ldr	r3, [pc, #456]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a71      	ldr	r2, [pc, #452]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	4b6f      	ldr	r3, [pc, #444]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a6e      	ldr	r2, [pc, #440]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	e00b      	b.n	8002428 <HAL_RCC_OscConfig+0xd4>
 8002410:	4b6b      	ldr	r3, [pc, #428]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a6a      	ldr	r2, [pc, #424]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800241a:	6013      	str	r3, [r2, #0]
 800241c:	4b68      	ldr	r3, [pc, #416]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a67      	ldr	r2, [pc, #412]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002426:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d013      	beq.n	8002458 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002430:	f7ff fa68 	bl	8001904 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002438:	f7ff fa64 	bl	8001904 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b64      	cmp	r3, #100	@ 0x64
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e292      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244a:	4b5d      	ldr	r3, [pc, #372]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0xe4>
 8002456:	e014      	b.n	8002482 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002458:	f7ff fa54 	bl	8001904 <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002460:	f7ff fa50 	bl	8001904 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b64      	cmp	r3, #100	@ 0x64
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e27e      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002472:	4b53      	ldr	r3, [pc, #332]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0x10c>
 800247e:	e000      	b.n	8002482 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d063      	beq.n	8002556 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800248e:	4b4c      	ldr	r3, [pc, #304]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00b      	beq.n	80024b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800249a:	4b49      	ldr	r3, [pc, #292]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 030c 	and.w	r3, r3, #12
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d11c      	bne.n	80024e0 <HAL_RCC_OscConfig+0x18c>
 80024a6:	4b46      	ldr	r3, [pc, #280]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d116      	bne.n	80024e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024b2:	4b43      	ldr	r3, [pc, #268]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d005      	beq.n	80024ca <HAL_RCC_OscConfig+0x176>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d001      	beq.n	80024ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e252      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ca:	4b3d      	ldr	r3, [pc, #244]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	4939      	ldr	r1, [pc, #228]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024de:	e03a      	b.n	8002556 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d020      	beq.n	800252a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e8:	4b36      	ldr	r3, [pc, #216]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024ea:	2201      	movs	r2, #1
 80024ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ee:	f7ff fa09 	bl	8001904 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f6:	f7ff fa05 	bl	8001904 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e233      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002508:	4b2d      	ldr	r3, [pc, #180]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0f0      	beq.n	80024f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002514:	4b2a      	ldr	r3, [pc, #168]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	4927      	ldr	r1, [pc, #156]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 8002524:	4313      	orrs	r3, r2
 8002526:	600b      	str	r3, [r1, #0]
 8002528:	e015      	b.n	8002556 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800252a:	4b26      	ldr	r3, [pc, #152]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002530:	f7ff f9e8 	bl	8001904 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002538:	f7ff f9e4 	bl	8001904 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e212      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800254a:	4b1d      	ldr	r3, [pc, #116]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1f0      	bne.n	8002538 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0308 	and.w	r3, r3, #8
 800255e:	2b00      	cmp	r3, #0
 8002560:	d03a      	beq.n	80025d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d019      	beq.n	800259e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800256a:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <HAL_RCC_OscConfig+0x274>)
 800256c:	2201      	movs	r2, #1
 800256e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002570:	f7ff f9c8 	bl	8001904 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002578:	f7ff f9c4 	bl	8001904 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e1f2      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800258a:	4b0d      	ldr	r3, [pc, #52]	@ (80025c0 <HAL_RCC_OscConfig+0x26c>)
 800258c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0f0      	beq.n	8002578 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002596:	2001      	movs	r0, #1
 8002598:	f000 fc02 	bl	8002da0 <RCC_Delay>
 800259c:	e01c      	b.n	80025d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800259e:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <HAL_RCC_OscConfig+0x274>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a4:	f7ff f9ae 	bl	8001904 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025aa:	e00f      	b.n	80025cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ac:	f7ff f9aa 	bl	8001904 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d908      	bls.n	80025cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e1d8      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	42420000 	.word	0x42420000
 80025c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025cc:	4b9b      	ldr	r3, [pc, #620]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80025ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1e9      	bne.n	80025ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 80a6 	beq.w	8002732 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e6:	2300      	movs	r3, #0
 80025e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ea:	4b94      	ldr	r3, [pc, #592]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10d      	bne.n	8002612 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	4b91      	ldr	r3, [pc, #580]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	4a90      	ldr	r2, [pc, #576]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80025fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002600:	61d3      	str	r3, [r2, #28]
 8002602:	4b8e      	ldr	r3, [pc, #568]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800260a:	60bb      	str	r3, [r7, #8]
 800260c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800260e:	2301      	movs	r3, #1
 8002610:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002612:	4b8b      	ldr	r3, [pc, #556]	@ (8002840 <HAL_RCC_OscConfig+0x4ec>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261a:	2b00      	cmp	r3, #0
 800261c:	d118      	bne.n	8002650 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800261e:	4b88      	ldr	r3, [pc, #544]	@ (8002840 <HAL_RCC_OscConfig+0x4ec>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a87      	ldr	r2, [pc, #540]	@ (8002840 <HAL_RCC_OscConfig+0x4ec>)
 8002624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002628:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800262a:	f7ff f96b 	bl	8001904 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002630:	e008      	b.n	8002644 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002632:	f7ff f967 	bl	8001904 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b64      	cmp	r3, #100	@ 0x64
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e195      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002644:	4b7e      	ldr	r3, [pc, #504]	@ (8002840 <HAL_RCC_OscConfig+0x4ec>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0f0      	beq.n	8002632 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d106      	bne.n	8002666 <HAL_RCC_OscConfig+0x312>
 8002658:	4b78      	ldr	r3, [pc, #480]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	4a77      	ldr	r2, [pc, #476]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800265e:	f043 0301 	orr.w	r3, r3, #1
 8002662:	6213      	str	r3, [r2, #32]
 8002664:	e02d      	b.n	80026c2 <HAL_RCC_OscConfig+0x36e>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10c      	bne.n	8002688 <HAL_RCC_OscConfig+0x334>
 800266e:	4b73      	ldr	r3, [pc, #460]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	4a72      	ldr	r2, [pc, #456]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002674:	f023 0301 	bic.w	r3, r3, #1
 8002678:	6213      	str	r3, [r2, #32]
 800267a:	4b70      	ldr	r3, [pc, #448]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	4a6f      	ldr	r2, [pc, #444]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002680:	f023 0304 	bic.w	r3, r3, #4
 8002684:	6213      	str	r3, [r2, #32]
 8002686:	e01c      	b.n	80026c2 <HAL_RCC_OscConfig+0x36e>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	2b05      	cmp	r3, #5
 800268e:	d10c      	bne.n	80026aa <HAL_RCC_OscConfig+0x356>
 8002690:	4b6a      	ldr	r3, [pc, #424]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	4a69      	ldr	r2, [pc, #420]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002696:	f043 0304 	orr.w	r3, r3, #4
 800269a:	6213      	str	r3, [r2, #32]
 800269c:	4b67      	ldr	r3, [pc, #412]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	4a66      	ldr	r2, [pc, #408]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6213      	str	r3, [r2, #32]
 80026a8:	e00b      	b.n	80026c2 <HAL_RCC_OscConfig+0x36e>
 80026aa:	4b64      	ldr	r3, [pc, #400]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	4a63      	ldr	r2, [pc, #396]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80026b0:	f023 0301 	bic.w	r3, r3, #1
 80026b4:	6213      	str	r3, [r2, #32]
 80026b6:	4b61      	ldr	r3, [pc, #388]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	4a60      	ldr	r2, [pc, #384]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80026bc:	f023 0304 	bic.w	r3, r3, #4
 80026c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d015      	beq.n	80026f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ca:	f7ff f91b 	bl	8001904 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d0:	e00a      	b.n	80026e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d2:	f7ff f917 	bl	8001904 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e143      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e8:	4b54      	ldr	r3, [pc, #336]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0ee      	beq.n	80026d2 <HAL_RCC_OscConfig+0x37e>
 80026f4:	e014      	b.n	8002720 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f6:	f7ff f905 	bl	8001904 <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fc:	e00a      	b.n	8002714 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026fe:	f7ff f901 	bl	8001904 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800270c:	4293      	cmp	r3, r2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e12d      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002714:	4b49      	ldr	r3, [pc, #292]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1ee      	bne.n	80026fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002720:	7dfb      	ldrb	r3, [r7, #23]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d105      	bne.n	8002732 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002726:	4b45      	ldr	r3, [pc, #276]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	4a44      	ldr	r2, [pc, #272]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800272c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002730:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 808c 	beq.w	8002854 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800273c:	4b3f      	ldr	r3, [pc, #252]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002748:	d10e      	bne.n	8002768 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800274a:	4b3c      	ldr	r3, [pc, #240]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002752:	2b08      	cmp	r3, #8
 8002754:	d108      	bne.n	8002768 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8002756:	4b39      	ldr	r3, [pc, #228]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800275e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002762:	d101      	bne.n	8002768 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e103      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276c:	2b02      	cmp	r3, #2
 800276e:	d14e      	bne.n	800280e <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002770:	4b32      	ldr	r3, [pc, #200]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d009      	beq.n	8002790 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 800277c:	4b2f      	ldr	r3, [pc, #188]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002788:	429a      	cmp	r2, r3
 800278a:	d001      	beq.n	8002790 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e0ef      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002790:	4b2c      	ldr	r3, [pc, #176]	@ (8002844 <HAL_RCC_OscConfig+0x4f0>)
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002796:	f7ff f8b5 	bl	8001904 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800279e:	f7ff f8b1 	bl	8001904 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b64      	cmp	r3, #100	@ 0x64
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e0df      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80027b0:	4b22      	ldr	r3, [pc, #136]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1f0      	bne.n	800279e <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80027bc:	4b1f      	ldr	r3, [pc, #124]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027c8:	491c      	ldr	r1, [pc, #112]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80027ce:	4b1b      	ldr	r3, [pc, #108]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80027d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027da:	4918      	ldr	r1, [pc, #96]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80027e0:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <HAL_RCC_OscConfig+0x4f0>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e6:	f7ff f88d 	bl	8001904 <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80027ee:	f7ff f889 	bl	8001904 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b64      	cmp	r3, #100	@ 0x64
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e0b7      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002800:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f0      	beq.n	80027ee <HAL_RCC_OscConfig+0x49a>
 800280c:	e022      	b.n	8002854 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800280e:	4b0b      	ldr	r3, [pc, #44]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <HAL_RCC_OscConfig+0x4e8>)
 8002814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002818:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800281a:	4b0a      	ldr	r3, [pc, #40]	@ (8002844 <HAL_RCC_OscConfig+0x4f0>)
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002820:	f7ff f870 	bl	8001904 <HAL_GetTick>
 8002824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002826:	e00f      	b.n	8002848 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002828:	f7ff f86c 	bl	8001904 <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	2b64      	cmp	r3, #100	@ 0x64
 8002834:	d908      	bls.n	8002848 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e09a      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
 800283a:	bf00      	nop
 800283c:	40021000 	.word	0x40021000
 8002840:	40007000 	.word	0x40007000
 8002844:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002848:	4b4b      	ldr	r3, [pc, #300]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e9      	bne.n	8002828 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 8088 	beq.w	800296e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800285e:	4b46      	ldr	r3, [pc, #280]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 030c 	and.w	r3, r3, #12
 8002866:	2b08      	cmp	r3, #8
 8002868:	d068      	beq.n	800293c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d14d      	bne.n	800290e <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b42      	ldr	r3, [pc, #264]	@ (800297c <HAL_RCC_OscConfig+0x628>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff f844 	bl	8001904 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff f840 	bl	8001904 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e06e      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002892:	4b39      	ldr	r3, [pc, #228]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028a6:	d10f      	bne.n	80028c8 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80028a8:	4b33      	ldr	r3, [pc, #204]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 80028aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4931      	ldr	r1, [pc, #196]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028b6:	4b30      	ldr	r3, [pc, #192]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 80028b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ba:	f023 020f 	bic.w	r2, r3, #15
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	492d      	ldr	r1, [pc, #180]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d8:	430b      	orrs	r3, r1
 80028da:	4927      	ldr	r1, [pc, #156]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028e0:	4b26      	ldr	r3, [pc, #152]	@ (800297c <HAL_RCC_OscConfig+0x628>)
 80028e2:	2201      	movs	r2, #1
 80028e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e6:	f7ff f80d 	bl	8001904 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ee:	f7ff f809 	bl	8001904 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e037      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002900:	4b1d      	ldr	r3, [pc, #116]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f0      	beq.n	80028ee <HAL_RCC_OscConfig+0x59a>
 800290c:	e02f      	b.n	800296e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290e:	4b1b      	ldr	r3, [pc, #108]	@ (800297c <HAL_RCC_OscConfig+0x628>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002914:	f7fe fff6 	bl	8001904 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7fe fff2 	bl	8001904 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e020      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800292e:	4b12      	ldr	r3, [pc, #72]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0x5c8>
 800293a:	e018      	b.n	800296e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d101      	bne.n	8002948 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e013      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <HAL_RCC_OscConfig+0x624>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002958:	429a      	cmp	r2, r3
 800295a:	d106      	bne.n	800296a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002966:	429a      	cmp	r2, r3
 8002968:	d001      	beq.n	800296e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40021000 	.word	0x40021000
 800297c:	42420060 	.word	0x42420060

08002980 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e0d0      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002994:	4b6a      	ldr	r3, [pc, #424]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d910      	bls.n	80029c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a2:	4b67      	ldr	r3, [pc, #412]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f023 0207 	bic.w	r2, r3, #7
 80029aa:	4965      	ldr	r1, [pc, #404]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b2:	4b63      	ldr	r3, [pc, #396]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d001      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0b8      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d020      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029dc:	4b59      	ldr	r3, [pc, #356]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	4a58      	ldr	r2, [pc, #352]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80029e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f4:	4b53      	ldr	r3, [pc, #332]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	4a52      	ldr	r2, [pc, #328]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80029fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a00:	4b50      	ldr	r3, [pc, #320]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	494d      	ldr	r1, [pc, #308]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d040      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d107      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a26:	4b47      	ldr	r3, [pc, #284]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d115      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e07f      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d107      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a3e:	4b41      	ldr	r3, [pc, #260]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d109      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e073      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e06b      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a5e:	4b39      	ldr	r3, [pc, #228]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f023 0203 	bic.w	r2, r3, #3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4936      	ldr	r1, [pc, #216]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a70:	f7fe ff48 	bl	8001904 <HAL_GetTick>
 8002a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a78:	f7fe ff44 	bl	8001904 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e053      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 020c 	and.w	r2, r3, #12
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d1eb      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002aa0:	4b27      	ldr	r3, [pc, #156]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	683a      	ldr	r2, [r7, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d210      	bcs.n	8002ad0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aae:	4b24      	ldr	r3, [pc, #144]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f023 0207 	bic.w	r2, r3, #7
 8002ab6:	4922      	ldr	r1, [pc, #136]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002abe:	4b20      	ldr	r3, [pc, #128]	@ (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d001      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e032      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d008      	beq.n	8002aee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002adc:	4b19      	ldr	r3, [pc, #100]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	4916      	ldr	r1, [pc, #88]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d009      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	490e      	ldr	r1, [pc, #56]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b0e:	f000 f821 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8002b12:	4602      	mov	r2, r0
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	091b      	lsrs	r3, r3, #4
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	490a      	ldr	r1, [pc, #40]	@ (8002b48 <HAL_RCC_ClockConfig+0x1c8>)
 8002b20:	5ccb      	ldrb	r3, [r1, r3]
 8002b22:	fa22 f303 	lsr.w	r3, r2, r3
 8002b26:	4a09      	ldr	r2, [pc, #36]	@ (8002b4c <HAL_RCC_ClockConfig+0x1cc>)
 8002b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b2a:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_ClockConfig+0x1d0>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe fea6 	bl	8001880 <HAL_InitTick>

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40022000 	.word	0x40022000
 8002b44:	40021000 	.word	0x40021000
 8002b48:	0800494c 	.word	0x0800494c
 8002b4c:	20000000 	.word	0x20000000
 8002b50:	20000004 	.word	0x20000004

08002b54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b58:	b092      	sub	sp, #72	@ 0x48
 8002b5a:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b60:	2300      	movs	r3, #0
 8002b62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b64:	2300      	movs	r3, #0
 8002b66:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b68:	2300      	movs	r3, #0
 8002b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t sysclockfreq = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	643b      	str	r3, [r7, #64]	@ 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b74:	2300      	movs	r3, #0
 8002b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b78:	4b6b      	ldr	r3, [pc, #428]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b80:	f003 030c 	and.w	r3, r3, #12
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d002      	beq.n	8002b8e <HAL_RCC_GetSysClockFreq+0x3a>
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d003      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x40>
 8002b8c:	e0c3      	b.n	8002d16 <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b8e:	4b67      	ldr	r3, [pc, #412]	@ (8002d2c <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002b90:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002b92:	e0c3      	b.n	8002d1c <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b96:	0c9b      	lsrs	r3, r3, #18
 8002b98:	f003 020f 	and.w	r2, r3, #15
 8002b9c:	4b64      	ldr	r3, [pc, #400]	@ (8002d30 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002b9e:	5c9b      	ldrb	r3, [r3, r2]
 8002ba0:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 80ac 	beq.w	8002d06 <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8002bae:	4b5e      	ldr	r3, [pc, #376]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb2:	f003 020f 	and.w	r2, r3, #15
 8002bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8002d34 <HAL_RCC_GetSysClockFreq+0x1e0>)
 8002bb8:	5c9b      	ldrb	r3, [r3, r2]
 8002bba:	63bb      	str	r3, [r7, #56]	@ 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8002bbc:	4b5a      	ldr	r3, [pc, #360]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 808c 	beq.w	8002ce2 <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8002bca:	4b57      	ldr	r3, [pc, #348]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bce:	091b      	lsrs	r3, r3, #4
 8002bd0:	f003 030f 	and.w	r3, r3, #15
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	633b      	str	r3, [r7, #48]	@ 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8002bd8:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8002bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bdc:	0a1b      	lsrs	r3, r3, #8
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	3302      	adds	r3, #2
 8002be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8002be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be8:	2200      	movs	r2, #0
 8002bea:	623b      	str	r3, [r7, #32]
 8002bec:	627a      	str	r2, [r7, #36]	@ 0x24
 8002bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	fb00 f203 	mul.w	r2, r0, r3
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
 8002bfe:	fb03 f301 	mul.w	r3, r3, r1
 8002c02:	4413      	add	r3, r2
 8002c04:	6a3a      	ldr	r2, [r7, #32]
 8002c06:	fba2 4500 	umull	r4, r5, r2, r0
 8002c0a:	442b      	add	r3, r5
 8002c0c:	461d      	mov	r5, r3
 8002c0e:	4622      	mov	r2, r4
 8002c10:	462b      	mov	r3, r5
 8002c12:	f04f 0000 	mov.w	r0, #0
 8002c16:	f04f 0100 	mov.w	r1, #0
 8002c1a:	0159      	lsls	r1, r3, #5
 8002c1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c20:	0150      	lsls	r0, r2, #5
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	ebb2 0a04 	subs.w	sl, r2, r4
 8002c2a:	eb63 0b05 	sbc.w	fp, r3, r5
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	f04f 0300 	mov.w	r3, #0
 8002c36:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c3a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c3e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c42:	ebb2 080a 	subs.w	r8, r2, sl
 8002c46:	eb63 090b 	sbc.w	r9, r3, fp
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	f04f 0300 	mov.w	r3, #0
 8002c52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c5e:	4690      	mov	r8, r2
 8002c60:	4699      	mov	r9, r3
 8002c62:	eb18 0304 	adds.w	r3, r8, r4
 8002c66:	603b      	str	r3, [r7, #0]
 8002c68:	eb49 0305 	adc.w	r3, r9, r5
 8002c6c:	607b      	str	r3, [r7, #4]
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c7a:	4629      	mov	r1, r5
 8002c7c:	024b      	lsls	r3, r1, #9
 8002c7e:	4620      	mov	r0, r4
 8002c80:	4629      	mov	r1, r5
 8002c82:	4604      	mov	r4, r0
 8002c84:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002c88:	4601      	mov	r1, r0
 8002c8a:	024a      	lsls	r2, r1, #9
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c92:	2200      	movs	r2, #0
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	617a      	str	r2, [r7, #20]
 8002c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	60fa      	str	r2, [r7, #12]
 8002ca0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002ca4:	4622      	mov	r2, r4
 8002ca6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002caa:	4645      	mov	r5, r8
 8002cac:	fb05 f202 	mul.w	r2, r5, r2
 8002cb0:	46cc      	mov	ip, r9
 8002cb2:	4625      	mov	r5, r4
 8002cb4:	461c      	mov	r4, r3
 8002cb6:	4623      	mov	r3, r4
 8002cb8:	fb03 f30c 	mul.w	r3, r3, ip
 8002cbc:	4413      	add	r3, r2
 8002cbe:	4622      	mov	r2, r4
 8002cc0:	4644      	mov	r4, r8
 8002cc2:	fba2 2404 	umull	r2, r4, r2, r4
 8002cc6:	61fc      	str	r4, [r7, #28]
 8002cc8:	61ba      	str	r2, [r7, #24]
 8002cca:	69fa      	ldr	r2, [r7, #28]
 8002ccc:	4413      	add	r3, r2
 8002cce:	61fb      	str	r3, [r7, #28]
 8002cd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cd4:	f7fd fd24 	bl	8000720 <__aeabi_uldivmod>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4613      	mov	r3, r2
 8002cde:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ce0:	e007      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8002ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce4:	4a11      	ldr	r2, [pc, #68]	@ (8002d2c <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002ce6:	fb03 f202 	mul.w	r2, r3, r2
 8002cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf0:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8002cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8002d30 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002cf4:	7b5b      	ldrb	r3, [r3, #13]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d108      	bne.n	8002d10 <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 8002cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d00:	085b      	lsrs	r3, r3, #1
 8002d02:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d04:	e004      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d08:	4a0b      	ldr	r2, [pc, #44]	@ (8002d38 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002d0a:	fb02 f303 	mul.w	r3, r2, r3
 8002d0e:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllclk;
 8002d10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d12:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002d14:	e002      	b.n	8002d1c <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d16:	4b05      	ldr	r3, [pc, #20]	@ (8002d2c <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002d18:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002d1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3748      	adds	r7, #72	@ 0x48
 8002d22:	46bd      	mov	sp, r7
 8002d24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	007a1200 	.word	0x007a1200
 8002d30:	08004964 	.word	0x08004964
 8002d34:	08004974 	.word	0x08004974
 8002d38:	003d0900 	.word	0x003d0900

08002d3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d40:	4b02      	ldr	r3, [pc, #8]	@ (8002d4c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr
 8002d4c:	20000000 	.word	0x20000000

08002d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d54:	f7ff fff2 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	4b05      	ldr	r3, [pc, #20]	@ (8002d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	0a1b      	lsrs	r3, r3, #8
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	4903      	ldr	r1, [pc, #12]	@ (8002d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d66:	5ccb      	ldrb	r3, [r1, r3]
 8002d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40021000 	.word	0x40021000
 8002d74:	0800495c 	.word	0x0800495c

08002d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d7c:	f7ff ffde 	bl	8002d3c <HAL_RCC_GetHCLKFreq>
 8002d80:	4602      	mov	r2, r0
 8002d82:	4b05      	ldr	r3, [pc, #20]	@ (8002d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	0adb      	lsrs	r3, r3, #11
 8002d88:	f003 0307 	and.w	r3, r3, #7
 8002d8c:	4903      	ldr	r1, [pc, #12]	@ (8002d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d8e:	5ccb      	ldrb	r3, [r1, r3]
 8002d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	0800495c 	.word	0x0800495c

08002da0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002da8:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd4 <RCC_Delay+0x34>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd8 <RCC_Delay+0x38>)
 8002dae:	fba2 2303 	umull	r2, r3, r2, r3
 8002db2:	0a5b      	lsrs	r3, r3, #9
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	fb02 f303 	mul.w	r3, r2, r3
 8002dba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002dbc:	bf00      	nop
  }
  while (Delay --);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	1e5a      	subs	r2, r3, #1
 8002dc2:	60fa      	str	r2, [r7, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f9      	bne.n	8002dbc <RCC_Delay+0x1c>
}
 8002dc8:	bf00      	nop
 8002dca:	bf00      	nop
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	20000000 	.word	0x20000000
 8002dd8:	10624dd3 	.word	0x10624dd3

08002ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e041      	b.n	8002e72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7fe fbb4 	bl	8001570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3304      	adds	r3, #4
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4610      	mov	r0, r2
 8002e1c:	f000 fa92 	bl	8003344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d001      	beq.n	8002e94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e03f      	b.n	8002f14 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2202      	movs	r2, #2
 8002e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68da      	ldr	r2, [r3, #12]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0201 	orr.w	r2, r2, #1
 8002eaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002f20 <HAL_TIM_Base_Start_IT+0xa4>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d013      	beq.n	8002ede <HAL_TIM_Base_Start_IT+0x62>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ebe:	d00e      	beq.n	8002ede <HAL_TIM_Base_Start_IT+0x62>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a17      	ldr	r2, [pc, #92]	@ (8002f24 <HAL_TIM_Base_Start_IT+0xa8>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d009      	beq.n	8002ede <HAL_TIM_Base_Start_IT+0x62>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a16      	ldr	r2, [pc, #88]	@ (8002f28 <HAL_TIM_Base_Start_IT+0xac>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d004      	beq.n	8002ede <HAL_TIM_Base_Start_IT+0x62>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a14      	ldr	r2, [pc, #80]	@ (8002f2c <HAL_TIM_Base_Start_IT+0xb0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d111      	bne.n	8002f02 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2b06      	cmp	r3, #6
 8002eee:	d010      	beq.n	8002f12 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f00:	e007      	b.n	8002f12 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f042 0201 	orr.w	r2, r2, #1
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40012c00 	.word	0x40012c00
 8002f24:	40000400 	.word	0x40000400
 8002f28:	40000800 	.word	0x40000800
 8002f2c:	40000c00 	.word	0x40000c00

08002f30 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f022 0201 	bic.w	r2, r2, #1
 8002f46:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6a1a      	ldr	r2, [r3, #32]
 8002f4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10f      	bne.n	8002f78 <HAL_TIM_Base_Stop_IT+0x48>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6a1a      	ldr	r2, [r3, #32]
 8002f5e:	f240 4344 	movw	r3, #1092	@ 0x444
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d107      	bne.n	8002f78 <HAL_TIM_Base_Stop_IT+0x48>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f022 0201 	bic.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr

08002f8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d020      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d01b      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0202 	mvn.w	r2, #2
 8002fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f998 	bl	800330c <HAL_TIM_IC_CaptureCallback>
 8002fdc:	e005      	b.n	8002fea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f98b 	bl	80032fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 f99a 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d020      	beq.n	800303c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01b      	beq.n	800303c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f06f 0204 	mvn.w	r2, #4
 800300c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2202      	movs	r2, #2
 8003012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f972 	bl	800330c <HAL_TIM_IC_CaptureCallback>
 8003028:	e005      	b.n	8003036 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f965 	bl	80032fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f974 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d020      	beq.n	8003088 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01b      	beq.n	8003088 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0208 	mvn.w	r2, #8
 8003058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2204      	movs	r2, #4
 800305e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f94c 	bl	800330c <HAL_TIM_IC_CaptureCallback>
 8003074:	e005      	b.n	8003082 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f93f 	bl	80032fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 f94e 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f003 0310 	and.w	r3, r3, #16
 800308e:	2b00      	cmp	r3, #0
 8003090:	d020      	beq.n	80030d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f003 0310 	and.w	r3, r3, #16
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01b      	beq.n	80030d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0210 	mvn.w	r2, #16
 80030a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2208      	movs	r2, #8
 80030aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f926 	bl	800330c <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f919 	bl	80032fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f928 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00c      	beq.n	80030f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d007      	beq.n	80030f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0201 	mvn.w	r2, #1
 80030f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7fe f948 	bl	8001388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00c      	beq.n	800311c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003108:	2b00      	cmp	r3, #0
 800310a:	d007      	beq.n	800311c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fa91 	bl	800363e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00c      	beq.n	8003140 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800312c:	2b00      	cmp	r3, #0
 800312e:	d007      	beq.n	8003140 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f8f8 	bl	8003330 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00c      	beq.n	8003164 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f003 0320 	and.w	r3, r3, #32
 8003150:	2b00      	cmp	r3, #0
 8003152:	d007      	beq.n	8003164 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0220 	mvn.w	r2, #32
 800315c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fa64 	bl	800362c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003164:	bf00      	nop
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003176:	2300      	movs	r3, #0
 8003178:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <HAL_TIM_ConfigClockSource+0x1c>
 8003184:	2302      	movs	r3, #2
 8003186:	e0b4      	b.n	80032f2 <HAL_TIM_ConfigClockSource+0x186>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031c0:	d03e      	beq.n	8003240 <HAL_TIM_ConfigClockSource+0xd4>
 80031c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031c6:	f200 8087 	bhi.w	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ce:	f000 8086 	beq.w	80032de <HAL_TIM_ConfigClockSource+0x172>
 80031d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031d6:	d87f      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031d8:	2b70      	cmp	r3, #112	@ 0x70
 80031da:	d01a      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0xa6>
 80031dc:	2b70      	cmp	r3, #112	@ 0x70
 80031de:	d87b      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031e0:	2b60      	cmp	r3, #96	@ 0x60
 80031e2:	d050      	beq.n	8003286 <HAL_TIM_ConfigClockSource+0x11a>
 80031e4:	2b60      	cmp	r3, #96	@ 0x60
 80031e6:	d877      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031e8:	2b50      	cmp	r3, #80	@ 0x50
 80031ea:	d03c      	beq.n	8003266 <HAL_TIM_ConfigClockSource+0xfa>
 80031ec:	2b50      	cmp	r3, #80	@ 0x50
 80031ee:	d873      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031f0:	2b40      	cmp	r3, #64	@ 0x40
 80031f2:	d058      	beq.n	80032a6 <HAL_TIM_ConfigClockSource+0x13a>
 80031f4:	2b40      	cmp	r3, #64	@ 0x40
 80031f6:	d86f      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 80031f8:	2b30      	cmp	r3, #48	@ 0x30
 80031fa:	d064      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 80031fc:	2b30      	cmp	r3, #48	@ 0x30
 80031fe:	d86b      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003200:	2b20      	cmp	r3, #32
 8003202:	d060      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003204:	2b20      	cmp	r3, #32
 8003206:	d867      	bhi.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003208:	2b00      	cmp	r3, #0
 800320a:	d05c      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 800320c:	2b10      	cmp	r3, #16
 800320e:	d05a      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003210:	e062      	b.n	80032d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003222:	f000 f97e 	bl	8003522 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003234:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	609a      	str	r2, [r3, #8]
      break;
 800323e:	e04f      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003250:	f000 f967 	bl	8003522 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003262:	609a      	str	r2, [r3, #8]
      break;
 8003264:	e03c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003272:	461a      	mov	r2, r3
 8003274:	f000 f8de 	bl	8003434 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2150      	movs	r1, #80	@ 0x50
 800327e:	4618      	mov	r0, r3
 8003280:	f000 f935 	bl	80034ee <TIM_ITRx_SetConfig>
      break;
 8003284:	e02c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003292:	461a      	mov	r2, r3
 8003294:	f000 f8fc 	bl	8003490 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2160      	movs	r1, #96	@ 0x60
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 f925 	bl	80034ee <TIM_ITRx_SetConfig>
      break;
 80032a4:	e01c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032b2:	461a      	mov	r2, r3
 80032b4:	f000 f8be 	bl	8003434 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2140      	movs	r1, #64	@ 0x40
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 f915 	bl	80034ee <TIM_ITRx_SetConfig>
      break;
 80032c4:	e00c      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4619      	mov	r1, r3
 80032d0:	4610      	mov	r0, r2
 80032d2:	f000 f90c 	bl	80034ee <TIM_ITRx_SetConfig>
      break;
 80032d6:	e003      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
      break;
 80032dc:	e000      	b.n	80032e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b083      	sub	sp, #12
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr

0800330c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr

0800331e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr

08003330 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr
	...

08003344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a33      	ldr	r2, [pc, #204]	@ (8003424 <TIM_Base_SetConfig+0xe0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00f      	beq.n	800337c <TIM_Base_SetConfig+0x38>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003362:	d00b      	beq.n	800337c <TIM_Base_SetConfig+0x38>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a30      	ldr	r2, [pc, #192]	@ (8003428 <TIM_Base_SetConfig+0xe4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d007      	beq.n	800337c <TIM_Base_SetConfig+0x38>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a2f      	ldr	r2, [pc, #188]	@ (800342c <TIM_Base_SetConfig+0xe8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d003      	beq.n	800337c <TIM_Base_SetConfig+0x38>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a2e      	ldr	r2, [pc, #184]	@ (8003430 <TIM_Base_SetConfig+0xec>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d108      	bne.n	800338e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	4313      	orrs	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a24      	ldr	r2, [pc, #144]	@ (8003424 <TIM_Base_SetConfig+0xe0>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d00f      	beq.n	80033b6 <TIM_Base_SetConfig+0x72>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800339c:	d00b      	beq.n	80033b6 <TIM_Base_SetConfig+0x72>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a21      	ldr	r2, [pc, #132]	@ (8003428 <TIM_Base_SetConfig+0xe4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d007      	beq.n	80033b6 <TIM_Base_SetConfig+0x72>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a20      	ldr	r2, [pc, #128]	@ (800342c <TIM_Base_SetConfig+0xe8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d003      	beq.n	80033b6 <TIM_Base_SetConfig+0x72>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003430 <TIM_Base_SetConfig+0xec>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d108      	bne.n	80033c8 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a0d      	ldr	r2, [pc, #52]	@ (8003424 <TIM_Base_SetConfig+0xe0>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d103      	bne.n	80033fc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d005      	beq.n	800341a <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f023 0201 	bic.w	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	611a      	str	r2, [r3, #16]
  }
}
 800341a:	bf00      	nop
 800341c:	3714      	adds	r7, #20
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr
 8003424:	40012c00 	.word	0x40012c00
 8003428:	40000400 	.word	0x40000400
 800342c:	40000800 	.word	0x40000800
 8003430:	40000c00 	.word	0x40000c00

08003434 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003434:	b480      	push	{r7}
 8003436:	b087      	sub	sp, #28
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	f023 0201 	bic.w	r2, r3, #1
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800345e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	011b      	lsls	r3, r3, #4
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f023 030a 	bic.w	r3, r3, #10
 8003470:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	621a      	str	r2, [r3, #32]
}
 8003486:	bf00      	nop
 8003488:	371c      	adds	r7, #28
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6a1b      	ldr	r3, [r3, #32]
 80034a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	f023 0210 	bic.w	r2, r3, #16
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80034ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	031b      	lsls	r3, r3, #12
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80034cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	621a      	str	r2, [r3, #32]
}
 80034e4:	bf00      	nop
 80034e6:	371c      	adds	r7, #28
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bc80      	pop	{r7}
 80034ec:	4770      	bx	lr

080034ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b085      	sub	sp, #20
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003504:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4313      	orrs	r3, r2
 800350c:	f043 0307 	orr.w	r3, r3, #7
 8003510:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	609a      	str	r2, [r3, #8]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003522:	b480      	push	{r7}
 8003524:	b087      	sub	sp, #28
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	607a      	str	r2, [r7, #4]
 800352e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800353c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	021a      	lsls	r2, r3, #8
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	431a      	orrs	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	4313      	orrs	r3, r2
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4313      	orrs	r3, r2
 800354e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	609a      	str	r2, [r3, #8]
}
 8003556:	bf00      	nop
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr

08003560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003570:	2b01      	cmp	r3, #1
 8003572:	d101      	bne.n	8003578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003574:	2302      	movs	r3, #2
 8003576:	e04b      	b.n	8003610 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800359e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a19      	ldr	r2, [pc, #100]	@ (800361c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d013      	beq.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035c4:	d00e      	beq.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a15      	ldr	r2, [pc, #84]	@ (8003620 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d009      	beq.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a13      	ldr	r2, [pc, #76]	@ (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d004      	beq.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a12      	ldr	r2, [pc, #72]	@ (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d10c      	bne.n	80035fe <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035ea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68ba      	ldr	r2, [r7, #8]
 80035fc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3714      	adds	r7, #20
 8003614:	46bd      	mov	sp, r7
 8003616:	bc80      	pop	{r7}
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40012c00 	.word	0x40012c00
 8003620:	40000400 	.word	0x40000400
 8003624:	40000800 	.word	0x40000800
 8003628:	40000c00 	.word	0x40000c00

0800362c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr

0800363e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800363e:	b480      	push	{r7}
 8003640:	b083      	sub	sp, #12
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e042      	b.n	80036e8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d106      	bne.n	800367c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7fd ff9e 	bl	80015b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2224      	movs	r2, #36	@ 0x24
 8003680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003692:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 f971 	bl	800397c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	695a      	ldr	r2, [r3, #20]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	@ 0x28
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	4613      	mov	r3, r2
 80036fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b20      	cmp	r3, #32
 800370e:	d175      	bne.n	80037fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d002      	beq.n	800371c <HAL_UART_Transmit+0x2c>
 8003716:	88fb      	ldrh	r3, [r7, #6]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e06e      	b.n	80037fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2221      	movs	r2, #33	@ 0x21
 800372a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800372e:	f7fe f8e9 	bl	8001904 <HAL_GetTick>
 8003732:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	88fa      	ldrh	r2, [r7, #6]
 8003738:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	88fa      	ldrh	r2, [r7, #6]
 800373e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003748:	d108      	bne.n	800375c <HAL_UART_Transmit+0x6c>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d104      	bne.n	800375c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e003      	b.n	8003764 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003760:	2300      	movs	r3, #0
 8003762:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003764:	e02e      	b.n	80037c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2200      	movs	r2, #0
 800376e:	2180      	movs	r1, #128	@ 0x80
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 f848 	bl	8003806 <UART_WaitOnFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d005      	beq.n	8003788 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e03a      	b.n	80037fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10b      	bne.n	80037a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	881b      	ldrh	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800379c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	3302      	adds	r3, #2
 80037a2:	61bb      	str	r3, [r7, #24]
 80037a4:	e007      	b.n	80037b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	781a      	ldrb	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	3301      	adds	r3, #1
 80037b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1cb      	bne.n	8003766 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2200      	movs	r2, #0
 80037d6:	2140      	movs	r1, #64	@ 0x40
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f000 f814 	bl	8003806 <UART_WaitOnFlagUntilTimeout>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e006      	b.n	80037fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	e000      	b.n	80037fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80037fc:	2302      	movs	r3, #2
  }
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3720      	adds	r7, #32
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b086      	sub	sp, #24
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	4613      	mov	r3, r2
 8003814:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003816:	e03b      	b.n	8003890 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800381e:	d037      	beq.n	8003890 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003820:	f7fe f870 	bl	8001904 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	6a3a      	ldr	r2, [r7, #32]
 800382c:	429a      	cmp	r2, r3
 800382e:	d302      	bcc.n	8003836 <UART_WaitOnFlagUntilTimeout+0x30>
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e03a      	b.n	80038b0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b00      	cmp	r3, #0
 8003846:	d023      	beq.n	8003890 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b80      	cmp	r3, #128	@ 0x80
 800384c:	d020      	beq.n	8003890 <UART_WaitOnFlagUntilTimeout+0x8a>
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b40      	cmp	r3, #64	@ 0x40
 8003852:	d01d      	beq.n	8003890 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0308 	and.w	r3, r3, #8
 800385e:	2b08      	cmp	r3, #8
 8003860:	d116      	bne.n	8003890 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003862:	2300      	movs	r3, #0
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f000 f81d 	bl	80038b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2208      	movs	r2, #8
 8003882:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e00f      	b.n	80038b0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	4013      	ands	r3, r2
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	429a      	cmp	r2, r3
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
 80038a8:	79fb      	ldrb	r3, [r7, #7]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d0b4      	beq.n	8003818 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b095      	sub	sp, #84	@ 0x54
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	330c      	adds	r3, #12
 80038c6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ca:	e853 3f00 	ldrex	r3, [r3]
 80038ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	330c      	adds	r3, #12
 80038de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80038e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038e8:	e841 2300 	strex	r3, r2, [r1]
 80038ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d1e5      	bne.n	80038c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	3314      	adds	r3, #20
 80038fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	e853 3f00 	ldrex	r3, [r3]
 8003902:	61fb      	str	r3, [r7, #28]
   return(result);
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f023 0301 	bic.w	r3, r3, #1
 800390a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3314      	adds	r3, #20
 8003912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003914:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003916:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003918:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800391a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800391c:	e841 2300 	strex	r3, r2, [r1]
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1e5      	bne.n	80038f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392c:	2b01      	cmp	r3, #1
 800392e:	d119      	bne.n	8003964 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	330c      	adds	r3, #12
 8003936:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	e853 3f00 	ldrex	r3, [r3]
 800393e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f023 0310 	bic.w	r3, r3, #16
 8003946:	647b      	str	r3, [r7, #68]	@ 0x44
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	330c      	adds	r3, #12
 800394e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003950:	61ba      	str	r2, [r7, #24]
 8003952:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003954:	6979      	ldr	r1, [r7, #20]
 8003956:	69ba      	ldr	r2, [r7, #24]
 8003958:	e841 2300 	strex	r3, r2, [r1]
 800395c:	613b      	str	r3, [r7, #16]
   return(result);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1e5      	bne.n	8003930 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003972:	bf00      	nop
 8003974:	3754      	adds	r7, #84	@ 0x54
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	431a      	orrs	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80039b6:	f023 030c 	bic.w	r3, r3, #12
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6812      	ldr	r2, [r2, #0]
 80039be:	68b9      	ldr	r1, [r7, #8]
 80039c0:	430b      	orrs	r3, r1
 80039c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699a      	ldr	r2, [r3, #24]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a2c      	ldr	r2, [pc, #176]	@ (8003a90 <UART_SetConfig+0x114>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d103      	bne.n	80039ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80039e4:	f7ff f9c8 	bl	8002d78 <HAL_RCC_GetPCLK2Freq>
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	e002      	b.n	80039f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80039ec:	f7ff f9b0 	bl	8002d50 <HAL_RCC_GetPCLK1Freq>
 80039f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4613      	mov	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	4413      	add	r3, r2
 80039fa:	009a      	lsls	r2, r3, #2
 80039fc:	441a      	add	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a08:	4a22      	ldr	r2, [pc, #136]	@ (8003a94 <UART_SetConfig+0x118>)
 8003a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0e:	095b      	lsrs	r3, r3, #5
 8003a10:	0119      	lsls	r1, r3, #4
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	4613      	mov	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4413      	add	r3, r2
 8003a1a:	009a      	lsls	r2, r3, #2
 8003a1c:	441a      	add	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a28:	4b1a      	ldr	r3, [pc, #104]	@ (8003a94 <UART_SetConfig+0x118>)
 8003a2a:	fba3 0302 	umull	r0, r3, r3, r2
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	2064      	movs	r0, #100	@ 0x64
 8003a32:	fb00 f303 	mul.w	r3, r0, r3
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	3332      	adds	r3, #50	@ 0x32
 8003a3c:	4a15      	ldr	r2, [pc, #84]	@ (8003a94 <UART_SetConfig+0x118>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	095b      	lsrs	r3, r3, #5
 8003a44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a48:	4419      	add	r1, r3
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	009a      	lsls	r2, r3, #2
 8003a54:	441a      	add	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a60:	4b0c      	ldr	r3, [pc, #48]	@ (8003a94 <UART_SetConfig+0x118>)
 8003a62:	fba3 0302 	umull	r0, r3, r3, r2
 8003a66:	095b      	lsrs	r3, r3, #5
 8003a68:	2064      	movs	r0, #100	@ 0x64
 8003a6a:	fb00 f303 	mul.w	r3, r0, r3
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	3332      	adds	r3, #50	@ 0x32
 8003a74:	4a07      	ldr	r2, [pc, #28]	@ (8003a94 <UART_SetConfig+0x118>)
 8003a76:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	f003 020f 	and.w	r2, r3, #15
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	440a      	add	r2, r1
 8003a86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a88:	bf00      	nop
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40013800 	.word	0x40013800
 8003a94:	51eb851f 	.word	0x51eb851f

08003a98 <std>:
 8003a98:	2300      	movs	r3, #0
 8003a9a:	b510      	push	{r4, lr}
 8003a9c:	4604      	mov	r4, r0
 8003a9e:	e9c0 3300 	strd	r3, r3, [r0]
 8003aa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003aa6:	6083      	str	r3, [r0, #8]
 8003aa8:	8181      	strh	r1, [r0, #12]
 8003aaa:	6643      	str	r3, [r0, #100]	@ 0x64
 8003aac:	81c2      	strh	r2, [r0, #14]
 8003aae:	6183      	str	r3, [r0, #24]
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	2208      	movs	r2, #8
 8003ab4:	305c      	adds	r0, #92	@ 0x5c
 8003ab6:	f000 f906 	bl	8003cc6 <memset>
 8003aba:	4b0d      	ldr	r3, [pc, #52]	@ (8003af0 <std+0x58>)
 8003abc:	6224      	str	r4, [r4, #32]
 8003abe:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8003af4 <std+0x5c>)
 8003ac2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8003af8 <std+0x60>)
 8003ac6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8003afc <std+0x64>)
 8003aca:	6323      	str	r3, [r4, #48]	@ 0x30
 8003acc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b00 <std+0x68>)
 8003ace:	429c      	cmp	r4, r3
 8003ad0:	d006      	beq.n	8003ae0 <std+0x48>
 8003ad2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ad6:	4294      	cmp	r4, r2
 8003ad8:	d002      	beq.n	8003ae0 <std+0x48>
 8003ada:	33d0      	adds	r3, #208	@ 0xd0
 8003adc:	429c      	cmp	r4, r3
 8003ade:	d105      	bne.n	8003aec <std+0x54>
 8003ae0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ae8:	f000 b966 	b.w	8003db8 <__retarget_lock_init_recursive>
 8003aec:	bd10      	pop	{r4, pc}
 8003aee:	bf00      	nop
 8003af0:	08003c41 	.word	0x08003c41
 8003af4:	08003c63 	.word	0x08003c63
 8003af8:	08003c9b 	.word	0x08003c9b
 8003afc:	08003cbf 	.word	0x08003cbf
 8003b00:	2000017c 	.word	0x2000017c

08003b04 <stdio_exit_handler>:
 8003b04:	4a02      	ldr	r2, [pc, #8]	@ (8003b10 <stdio_exit_handler+0xc>)
 8003b06:	4903      	ldr	r1, [pc, #12]	@ (8003b14 <stdio_exit_handler+0x10>)
 8003b08:	4803      	ldr	r0, [pc, #12]	@ (8003b18 <stdio_exit_handler+0x14>)
 8003b0a:	f000 b869 	b.w	8003be0 <_fwalk_sglue>
 8003b0e:	bf00      	nop
 8003b10:	2000000c 	.word	0x2000000c
 8003b14:	0800464d 	.word	0x0800464d
 8003b18:	2000001c 	.word	0x2000001c

08003b1c <cleanup_stdio>:
 8003b1c:	6841      	ldr	r1, [r0, #4]
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b50 <cleanup_stdio+0x34>)
 8003b20:	b510      	push	{r4, lr}
 8003b22:	4299      	cmp	r1, r3
 8003b24:	4604      	mov	r4, r0
 8003b26:	d001      	beq.n	8003b2c <cleanup_stdio+0x10>
 8003b28:	f000 fd90 	bl	800464c <_fflush_r>
 8003b2c:	68a1      	ldr	r1, [r4, #8]
 8003b2e:	4b09      	ldr	r3, [pc, #36]	@ (8003b54 <cleanup_stdio+0x38>)
 8003b30:	4299      	cmp	r1, r3
 8003b32:	d002      	beq.n	8003b3a <cleanup_stdio+0x1e>
 8003b34:	4620      	mov	r0, r4
 8003b36:	f000 fd89 	bl	800464c <_fflush_r>
 8003b3a:	68e1      	ldr	r1, [r4, #12]
 8003b3c:	4b06      	ldr	r3, [pc, #24]	@ (8003b58 <cleanup_stdio+0x3c>)
 8003b3e:	4299      	cmp	r1, r3
 8003b40:	d004      	beq.n	8003b4c <cleanup_stdio+0x30>
 8003b42:	4620      	mov	r0, r4
 8003b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b48:	f000 bd80 	b.w	800464c <_fflush_r>
 8003b4c:	bd10      	pop	{r4, pc}
 8003b4e:	bf00      	nop
 8003b50:	2000017c 	.word	0x2000017c
 8003b54:	200001e4 	.word	0x200001e4
 8003b58:	2000024c 	.word	0x2000024c

08003b5c <global_stdio_init.part.0>:
 8003b5c:	b510      	push	{r4, lr}
 8003b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b8c <global_stdio_init.part.0+0x30>)
 8003b60:	4c0b      	ldr	r4, [pc, #44]	@ (8003b90 <global_stdio_init.part.0+0x34>)
 8003b62:	4a0c      	ldr	r2, [pc, #48]	@ (8003b94 <global_stdio_init.part.0+0x38>)
 8003b64:	4620      	mov	r0, r4
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	2104      	movs	r1, #4
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f7ff ff94 	bl	8003a98 <std>
 8003b70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b74:	2201      	movs	r2, #1
 8003b76:	2109      	movs	r1, #9
 8003b78:	f7ff ff8e 	bl	8003a98 <std>
 8003b7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b80:	2202      	movs	r2, #2
 8003b82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b86:	2112      	movs	r1, #18
 8003b88:	f7ff bf86 	b.w	8003a98 <std>
 8003b8c:	200002b4 	.word	0x200002b4
 8003b90:	2000017c 	.word	0x2000017c
 8003b94:	08003b05 	.word	0x08003b05

08003b98 <__sfp_lock_acquire>:
 8003b98:	4801      	ldr	r0, [pc, #4]	@ (8003ba0 <__sfp_lock_acquire+0x8>)
 8003b9a:	f000 b90e 	b.w	8003dba <__retarget_lock_acquire_recursive>
 8003b9e:	bf00      	nop
 8003ba0:	200002bd 	.word	0x200002bd

08003ba4 <__sfp_lock_release>:
 8003ba4:	4801      	ldr	r0, [pc, #4]	@ (8003bac <__sfp_lock_release+0x8>)
 8003ba6:	f000 b909 	b.w	8003dbc <__retarget_lock_release_recursive>
 8003baa:	bf00      	nop
 8003bac:	200002bd 	.word	0x200002bd

08003bb0 <__sinit>:
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	f7ff fff0 	bl	8003b98 <__sfp_lock_acquire>
 8003bb8:	6a23      	ldr	r3, [r4, #32]
 8003bba:	b11b      	cbz	r3, 8003bc4 <__sinit+0x14>
 8003bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bc0:	f7ff bff0 	b.w	8003ba4 <__sfp_lock_release>
 8003bc4:	4b04      	ldr	r3, [pc, #16]	@ (8003bd8 <__sinit+0x28>)
 8003bc6:	6223      	str	r3, [r4, #32]
 8003bc8:	4b04      	ldr	r3, [pc, #16]	@ (8003bdc <__sinit+0x2c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1f5      	bne.n	8003bbc <__sinit+0xc>
 8003bd0:	f7ff ffc4 	bl	8003b5c <global_stdio_init.part.0>
 8003bd4:	e7f2      	b.n	8003bbc <__sinit+0xc>
 8003bd6:	bf00      	nop
 8003bd8:	08003b1d 	.word	0x08003b1d
 8003bdc:	200002b4 	.word	0x200002b4

08003be0 <_fwalk_sglue>:
 8003be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003be4:	4607      	mov	r7, r0
 8003be6:	4688      	mov	r8, r1
 8003be8:	4614      	mov	r4, r2
 8003bea:	2600      	movs	r6, #0
 8003bec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003bf0:	f1b9 0901 	subs.w	r9, r9, #1
 8003bf4:	d505      	bpl.n	8003c02 <_fwalk_sglue+0x22>
 8003bf6:	6824      	ldr	r4, [r4, #0]
 8003bf8:	2c00      	cmp	r4, #0
 8003bfa:	d1f7      	bne.n	8003bec <_fwalk_sglue+0xc>
 8003bfc:	4630      	mov	r0, r6
 8003bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c02:	89ab      	ldrh	r3, [r5, #12]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d907      	bls.n	8003c18 <_fwalk_sglue+0x38>
 8003c08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	d003      	beq.n	8003c18 <_fwalk_sglue+0x38>
 8003c10:	4629      	mov	r1, r5
 8003c12:	4638      	mov	r0, r7
 8003c14:	47c0      	blx	r8
 8003c16:	4306      	orrs	r6, r0
 8003c18:	3568      	adds	r5, #104	@ 0x68
 8003c1a:	e7e9      	b.n	8003bf0 <_fwalk_sglue+0x10>

08003c1c <iprintf>:
 8003c1c:	b40f      	push	{r0, r1, r2, r3}
 8003c1e:	b507      	push	{r0, r1, r2, lr}
 8003c20:	4906      	ldr	r1, [pc, #24]	@ (8003c3c <iprintf+0x20>)
 8003c22:	ab04      	add	r3, sp, #16
 8003c24:	6808      	ldr	r0, [r1, #0]
 8003c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c2a:	6881      	ldr	r1, [r0, #8]
 8003c2c:	9301      	str	r3, [sp, #4]
 8003c2e:	f000 f9e5 	bl	8003ffc <_vfiprintf_r>
 8003c32:	b003      	add	sp, #12
 8003c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c38:	b004      	add	sp, #16
 8003c3a:	4770      	bx	lr
 8003c3c:	20000018 	.word	0x20000018

08003c40 <__sread>:
 8003c40:	b510      	push	{r4, lr}
 8003c42:	460c      	mov	r4, r1
 8003c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c48:	f000 f868 	bl	8003d1c <_read_r>
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	bfab      	itete	ge
 8003c50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c52:	89a3      	ldrhlt	r3, [r4, #12]
 8003c54:	181b      	addge	r3, r3, r0
 8003c56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c5a:	bfac      	ite	ge
 8003c5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c5e:	81a3      	strhlt	r3, [r4, #12]
 8003c60:	bd10      	pop	{r4, pc}

08003c62 <__swrite>:
 8003c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c66:	461f      	mov	r7, r3
 8003c68:	898b      	ldrh	r3, [r1, #12]
 8003c6a:	4605      	mov	r5, r0
 8003c6c:	05db      	lsls	r3, r3, #23
 8003c6e:	460c      	mov	r4, r1
 8003c70:	4616      	mov	r6, r2
 8003c72:	d505      	bpl.n	8003c80 <__swrite+0x1e>
 8003c74:	2302      	movs	r3, #2
 8003c76:	2200      	movs	r2, #0
 8003c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c7c:	f000 f83c 	bl	8003cf8 <_lseek_r>
 8003c80:	89a3      	ldrh	r3, [r4, #12]
 8003c82:	4632      	mov	r2, r6
 8003c84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c88:	81a3      	strh	r3, [r4, #12]
 8003c8a:	4628      	mov	r0, r5
 8003c8c:	463b      	mov	r3, r7
 8003c8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c96:	f000 b853 	b.w	8003d40 <_write_r>

08003c9a <__sseek>:
 8003c9a:	b510      	push	{r4, lr}
 8003c9c:	460c      	mov	r4, r1
 8003c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca2:	f000 f829 	bl	8003cf8 <_lseek_r>
 8003ca6:	1c43      	adds	r3, r0, #1
 8003ca8:	89a3      	ldrh	r3, [r4, #12]
 8003caa:	bf15      	itete	ne
 8003cac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003cae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003cb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003cb6:	81a3      	strheq	r3, [r4, #12]
 8003cb8:	bf18      	it	ne
 8003cba:	81a3      	strhne	r3, [r4, #12]
 8003cbc:	bd10      	pop	{r4, pc}

08003cbe <__sclose>:
 8003cbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cc2:	f000 b809 	b.w	8003cd8 <_close_r>

08003cc6 <memset>:
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	4402      	add	r2, r0
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d100      	bne.n	8003cd0 <memset+0xa>
 8003cce:	4770      	bx	lr
 8003cd0:	f803 1b01 	strb.w	r1, [r3], #1
 8003cd4:	e7f9      	b.n	8003cca <memset+0x4>
	...

08003cd8 <_close_r>:
 8003cd8:	b538      	push	{r3, r4, r5, lr}
 8003cda:	2300      	movs	r3, #0
 8003cdc:	4d05      	ldr	r5, [pc, #20]	@ (8003cf4 <_close_r+0x1c>)
 8003cde:	4604      	mov	r4, r0
 8003ce0:	4608      	mov	r0, r1
 8003ce2:	602b      	str	r3, [r5, #0]
 8003ce4:	f7fd fd23 	bl	800172e <_close>
 8003ce8:	1c43      	adds	r3, r0, #1
 8003cea:	d102      	bne.n	8003cf2 <_close_r+0x1a>
 8003cec:	682b      	ldr	r3, [r5, #0]
 8003cee:	b103      	cbz	r3, 8003cf2 <_close_r+0x1a>
 8003cf0:	6023      	str	r3, [r4, #0]
 8003cf2:	bd38      	pop	{r3, r4, r5, pc}
 8003cf4:	200002b8 	.word	0x200002b8

08003cf8 <_lseek_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	4611      	mov	r1, r2
 8003d00:	2200      	movs	r2, #0
 8003d02:	4d05      	ldr	r5, [pc, #20]	@ (8003d18 <_lseek_r+0x20>)
 8003d04:	602a      	str	r2, [r5, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	f7fd fd35 	bl	8001776 <_lseek>
 8003d0c:	1c43      	adds	r3, r0, #1
 8003d0e:	d102      	bne.n	8003d16 <_lseek_r+0x1e>
 8003d10:	682b      	ldr	r3, [r5, #0]
 8003d12:	b103      	cbz	r3, 8003d16 <_lseek_r+0x1e>
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	bd38      	pop	{r3, r4, r5, pc}
 8003d18:	200002b8 	.word	0x200002b8

08003d1c <_read_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	4604      	mov	r4, r0
 8003d20:	4608      	mov	r0, r1
 8003d22:	4611      	mov	r1, r2
 8003d24:	2200      	movs	r2, #0
 8003d26:	4d05      	ldr	r5, [pc, #20]	@ (8003d3c <_read_r+0x20>)
 8003d28:	602a      	str	r2, [r5, #0]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f7fd fcc6 	bl	80016bc <_read>
 8003d30:	1c43      	adds	r3, r0, #1
 8003d32:	d102      	bne.n	8003d3a <_read_r+0x1e>
 8003d34:	682b      	ldr	r3, [r5, #0]
 8003d36:	b103      	cbz	r3, 8003d3a <_read_r+0x1e>
 8003d38:	6023      	str	r3, [r4, #0]
 8003d3a:	bd38      	pop	{r3, r4, r5, pc}
 8003d3c:	200002b8 	.word	0x200002b8

08003d40 <_write_r>:
 8003d40:	b538      	push	{r3, r4, r5, lr}
 8003d42:	4604      	mov	r4, r0
 8003d44:	4608      	mov	r0, r1
 8003d46:	4611      	mov	r1, r2
 8003d48:	2200      	movs	r2, #0
 8003d4a:	4d05      	ldr	r5, [pc, #20]	@ (8003d60 <_write_r+0x20>)
 8003d4c:	602a      	str	r2, [r5, #0]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	f7fd fcd1 	bl	80016f6 <_write>
 8003d54:	1c43      	adds	r3, r0, #1
 8003d56:	d102      	bne.n	8003d5e <_write_r+0x1e>
 8003d58:	682b      	ldr	r3, [r5, #0]
 8003d5a:	b103      	cbz	r3, 8003d5e <_write_r+0x1e>
 8003d5c:	6023      	str	r3, [r4, #0]
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}
 8003d60:	200002b8 	.word	0x200002b8

08003d64 <__errno>:
 8003d64:	4b01      	ldr	r3, [pc, #4]	@ (8003d6c <__errno+0x8>)
 8003d66:	6818      	ldr	r0, [r3, #0]
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	20000018 	.word	0x20000018

08003d70 <__libc_init_array>:
 8003d70:	b570      	push	{r4, r5, r6, lr}
 8003d72:	2600      	movs	r6, #0
 8003d74:	4d0c      	ldr	r5, [pc, #48]	@ (8003da8 <__libc_init_array+0x38>)
 8003d76:	4c0d      	ldr	r4, [pc, #52]	@ (8003dac <__libc_init_array+0x3c>)
 8003d78:	1b64      	subs	r4, r4, r5
 8003d7a:	10a4      	asrs	r4, r4, #2
 8003d7c:	42a6      	cmp	r6, r4
 8003d7e:	d109      	bne.n	8003d94 <__libc_init_array+0x24>
 8003d80:	f000 fdc2 	bl	8004908 <_init>
 8003d84:	2600      	movs	r6, #0
 8003d86:	4d0a      	ldr	r5, [pc, #40]	@ (8003db0 <__libc_init_array+0x40>)
 8003d88:	4c0a      	ldr	r4, [pc, #40]	@ (8003db4 <__libc_init_array+0x44>)
 8003d8a:	1b64      	subs	r4, r4, r5
 8003d8c:	10a4      	asrs	r4, r4, #2
 8003d8e:	42a6      	cmp	r6, r4
 8003d90:	d105      	bne.n	8003d9e <__libc_init_array+0x2e>
 8003d92:	bd70      	pop	{r4, r5, r6, pc}
 8003d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d98:	4798      	blx	r3
 8003d9a:	3601      	adds	r6, #1
 8003d9c:	e7ee      	b.n	8003d7c <__libc_init_array+0xc>
 8003d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003da2:	4798      	blx	r3
 8003da4:	3601      	adds	r6, #1
 8003da6:	e7f2      	b.n	8003d8e <__libc_init_array+0x1e>
 8003da8:	080049c0 	.word	0x080049c0
 8003dac:	080049c0 	.word	0x080049c0
 8003db0:	080049c0 	.word	0x080049c0
 8003db4:	080049c4 	.word	0x080049c4

08003db8 <__retarget_lock_init_recursive>:
 8003db8:	4770      	bx	lr

08003dba <__retarget_lock_acquire_recursive>:
 8003dba:	4770      	bx	lr

08003dbc <__retarget_lock_release_recursive>:
 8003dbc:	4770      	bx	lr
	...

08003dc0 <_free_r>:
 8003dc0:	b538      	push	{r3, r4, r5, lr}
 8003dc2:	4605      	mov	r5, r0
 8003dc4:	2900      	cmp	r1, #0
 8003dc6:	d040      	beq.n	8003e4a <_free_r+0x8a>
 8003dc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dcc:	1f0c      	subs	r4, r1, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	bfb8      	it	lt
 8003dd2:	18e4      	addlt	r4, r4, r3
 8003dd4:	f000 f8de 	bl	8003f94 <__malloc_lock>
 8003dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e4c <_free_r+0x8c>)
 8003dda:	6813      	ldr	r3, [r2, #0]
 8003ddc:	b933      	cbnz	r3, 8003dec <_free_r+0x2c>
 8003dde:	6063      	str	r3, [r4, #4]
 8003de0:	6014      	str	r4, [r2, #0]
 8003de2:	4628      	mov	r0, r5
 8003de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003de8:	f000 b8da 	b.w	8003fa0 <__malloc_unlock>
 8003dec:	42a3      	cmp	r3, r4
 8003dee:	d908      	bls.n	8003e02 <_free_r+0x42>
 8003df0:	6820      	ldr	r0, [r4, #0]
 8003df2:	1821      	adds	r1, r4, r0
 8003df4:	428b      	cmp	r3, r1
 8003df6:	bf01      	itttt	eq
 8003df8:	6819      	ldreq	r1, [r3, #0]
 8003dfa:	685b      	ldreq	r3, [r3, #4]
 8003dfc:	1809      	addeq	r1, r1, r0
 8003dfe:	6021      	streq	r1, [r4, #0]
 8003e00:	e7ed      	b.n	8003dde <_free_r+0x1e>
 8003e02:	461a      	mov	r2, r3
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	b10b      	cbz	r3, 8003e0c <_free_r+0x4c>
 8003e08:	42a3      	cmp	r3, r4
 8003e0a:	d9fa      	bls.n	8003e02 <_free_r+0x42>
 8003e0c:	6811      	ldr	r1, [r2, #0]
 8003e0e:	1850      	adds	r0, r2, r1
 8003e10:	42a0      	cmp	r0, r4
 8003e12:	d10b      	bne.n	8003e2c <_free_r+0x6c>
 8003e14:	6820      	ldr	r0, [r4, #0]
 8003e16:	4401      	add	r1, r0
 8003e18:	1850      	adds	r0, r2, r1
 8003e1a:	4283      	cmp	r3, r0
 8003e1c:	6011      	str	r1, [r2, #0]
 8003e1e:	d1e0      	bne.n	8003de2 <_free_r+0x22>
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	4408      	add	r0, r1
 8003e26:	6010      	str	r0, [r2, #0]
 8003e28:	6053      	str	r3, [r2, #4]
 8003e2a:	e7da      	b.n	8003de2 <_free_r+0x22>
 8003e2c:	d902      	bls.n	8003e34 <_free_r+0x74>
 8003e2e:	230c      	movs	r3, #12
 8003e30:	602b      	str	r3, [r5, #0]
 8003e32:	e7d6      	b.n	8003de2 <_free_r+0x22>
 8003e34:	6820      	ldr	r0, [r4, #0]
 8003e36:	1821      	adds	r1, r4, r0
 8003e38:	428b      	cmp	r3, r1
 8003e3a:	bf01      	itttt	eq
 8003e3c:	6819      	ldreq	r1, [r3, #0]
 8003e3e:	685b      	ldreq	r3, [r3, #4]
 8003e40:	1809      	addeq	r1, r1, r0
 8003e42:	6021      	streq	r1, [r4, #0]
 8003e44:	6063      	str	r3, [r4, #4]
 8003e46:	6054      	str	r4, [r2, #4]
 8003e48:	e7cb      	b.n	8003de2 <_free_r+0x22>
 8003e4a:	bd38      	pop	{r3, r4, r5, pc}
 8003e4c:	200002c4 	.word	0x200002c4

08003e50 <sbrk_aligned>:
 8003e50:	b570      	push	{r4, r5, r6, lr}
 8003e52:	4e0f      	ldr	r6, [pc, #60]	@ (8003e90 <sbrk_aligned+0x40>)
 8003e54:	460c      	mov	r4, r1
 8003e56:	6831      	ldr	r1, [r6, #0]
 8003e58:	4605      	mov	r5, r0
 8003e5a:	b911      	cbnz	r1, 8003e62 <sbrk_aligned+0x12>
 8003e5c:	f000 fcb2 	bl	80047c4 <_sbrk_r>
 8003e60:	6030      	str	r0, [r6, #0]
 8003e62:	4621      	mov	r1, r4
 8003e64:	4628      	mov	r0, r5
 8003e66:	f000 fcad 	bl	80047c4 <_sbrk_r>
 8003e6a:	1c43      	adds	r3, r0, #1
 8003e6c:	d103      	bne.n	8003e76 <sbrk_aligned+0x26>
 8003e6e:	f04f 34ff 	mov.w	r4, #4294967295
 8003e72:	4620      	mov	r0, r4
 8003e74:	bd70      	pop	{r4, r5, r6, pc}
 8003e76:	1cc4      	adds	r4, r0, #3
 8003e78:	f024 0403 	bic.w	r4, r4, #3
 8003e7c:	42a0      	cmp	r0, r4
 8003e7e:	d0f8      	beq.n	8003e72 <sbrk_aligned+0x22>
 8003e80:	1a21      	subs	r1, r4, r0
 8003e82:	4628      	mov	r0, r5
 8003e84:	f000 fc9e 	bl	80047c4 <_sbrk_r>
 8003e88:	3001      	adds	r0, #1
 8003e8a:	d1f2      	bne.n	8003e72 <sbrk_aligned+0x22>
 8003e8c:	e7ef      	b.n	8003e6e <sbrk_aligned+0x1e>
 8003e8e:	bf00      	nop
 8003e90:	200002c0 	.word	0x200002c0

08003e94 <_malloc_r>:
 8003e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e98:	1ccd      	adds	r5, r1, #3
 8003e9a:	f025 0503 	bic.w	r5, r5, #3
 8003e9e:	3508      	adds	r5, #8
 8003ea0:	2d0c      	cmp	r5, #12
 8003ea2:	bf38      	it	cc
 8003ea4:	250c      	movcc	r5, #12
 8003ea6:	2d00      	cmp	r5, #0
 8003ea8:	4606      	mov	r6, r0
 8003eaa:	db01      	blt.n	8003eb0 <_malloc_r+0x1c>
 8003eac:	42a9      	cmp	r1, r5
 8003eae:	d904      	bls.n	8003eba <_malloc_r+0x26>
 8003eb0:	230c      	movs	r3, #12
 8003eb2:	6033      	str	r3, [r6, #0]
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003eba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f90 <_malloc_r+0xfc>
 8003ebe:	f000 f869 	bl	8003f94 <__malloc_lock>
 8003ec2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ec6:	461c      	mov	r4, r3
 8003ec8:	bb44      	cbnz	r4, 8003f1c <_malloc_r+0x88>
 8003eca:	4629      	mov	r1, r5
 8003ecc:	4630      	mov	r0, r6
 8003ece:	f7ff ffbf 	bl	8003e50 <sbrk_aligned>
 8003ed2:	1c43      	adds	r3, r0, #1
 8003ed4:	4604      	mov	r4, r0
 8003ed6:	d158      	bne.n	8003f8a <_malloc_r+0xf6>
 8003ed8:	f8d8 4000 	ldr.w	r4, [r8]
 8003edc:	4627      	mov	r7, r4
 8003ede:	2f00      	cmp	r7, #0
 8003ee0:	d143      	bne.n	8003f6a <_malloc_r+0xd6>
 8003ee2:	2c00      	cmp	r4, #0
 8003ee4:	d04b      	beq.n	8003f7e <_malloc_r+0xea>
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	4639      	mov	r1, r7
 8003eea:	4630      	mov	r0, r6
 8003eec:	eb04 0903 	add.w	r9, r4, r3
 8003ef0:	f000 fc68 	bl	80047c4 <_sbrk_r>
 8003ef4:	4581      	cmp	r9, r0
 8003ef6:	d142      	bne.n	8003f7e <_malloc_r+0xea>
 8003ef8:	6821      	ldr	r1, [r4, #0]
 8003efa:	4630      	mov	r0, r6
 8003efc:	1a6d      	subs	r5, r5, r1
 8003efe:	4629      	mov	r1, r5
 8003f00:	f7ff ffa6 	bl	8003e50 <sbrk_aligned>
 8003f04:	3001      	adds	r0, #1
 8003f06:	d03a      	beq.n	8003f7e <_malloc_r+0xea>
 8003f08:	6823      	ldr	r3, [r4, #0]
 8003f0a:	442b      	add	r3, r5
 8003f0c:	6023      	str	r3, [r4, #0]
 8003f0e:	f8d8 3000 	ldr.w	r3, [r8]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	bb62      	cbnz	r2, 8003f70 <_malloc_r+0xdc>
 8003f16:	f8c8 7000 	str.w	r7, [r8]
 8003f1a:	e00f      	b.n	8003f3c <_malloc_r+0xa8>
 8003f1c:	6822      	ldr	r2, [r4, #0]
 8003f1e:	1b52      	subs	r2, r2, r5
 8003f20:	d420      	bmi.n	8003f64 <_malloc_r+0xd0>
 8003f22:	2a0b      	cmp	r2, #11
 8003f24:	d917      	bls.n	8003f56 <_malloc_r+0xc2>
 8003f26:	1961      	adds	r1, r4, r5
 8003f28:	42a3      	cmp	r3, r4
 8003f2a:	6025      	str	r5, [r4, #0]
 8003f2c:	bf18      	it	ne
 8003f2e:	6059      	strne	r1, [r3, #4]
 8003f30:	6863      	ldr	r3, [r4, #4]
 8003f32:	bf08      	it	eq
 8003f34:	f8c8 1000 	streq.w	r1, [r8]
 8003f38:	5162      	str	r2, [r4, r5]
 8003f3a:	604b      	str	r3, [r1, #4]
 8003f3c:	4630      	mov	r0, r6
 8003f3e:	f000 f82f 	bl	8003fa0 <__malloc_unlock>
 8003f42:	f104 000b 	add.w	r0, r4, #11
 8003f46:	1d23      	adds	r3, r4, #4
 8003f48:	f020 0007 	bic.w	r0, r0, #7
 8003f4c:	1ac2      	subs	r2, r0, r3
 8003f4e:	bf1c      	itt	ne
 8003f50:	1a1b      	subne	r3, r3, r0
 8003f52:	50a3      	strne	r3, [r4, r2]
 8003f54:	e7af      	b.n	8003eb6 <_malloc_r+0x22>
 8003f56:	6862      	ldr	r2, [r4, #4]
 8003f58:	42a3      	cmp	r3, r4
 8003f5a:	bf0c      	ite	eq
 8003f5c:	f8c8 2000 	streq.w	r2, [r8]
 8003f60:	605a      	strne	r2, [r3, #4]
 8003f62:	e7eb      	b.n	8003f3c <_malloc_r+0xa8>
 8003f64:	4623      	mov	r3, r4
 8003f66:	6864      	ldr	r4, [r4, #4]
 8003f68:	e7ae      	b.n	8003ec8 <_malloc_r+0x34>
 8003f6a:	463c      	mov	r4, r7
 8003f6c:	687f      	ldr	r7, [r7, #4]
 8003f6e:	e7b6      	b.n	8003ede <_malloc_r+0x4a>
 8003f70:	461a      	mov	r2, r3
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	42a3      	cmp	r3, r4
 8003f76:	d1fb      	bne.n	8003f70 <_malloc_r+0xdc>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	6053      	str	r3, [r2, #4]
 8003f7c:	e7de      	b.n	8003f3c <_malloc_r+0xa8>
 8003f7e:	230c      	movs	r3, #12
 8003f80:	4630      	mov	r0, r6
 8003f82:	6033      	str	r3, [r6, #0]
 8003f84:	f000 f80c 	bl	8003fa0 <__malloc_unlock>
 8003f88:	e794      	b.n	8003eb4 <_malloc_r+0x20>
 8003f8a:	6005      	str	r5, [r0, #0]
 8003f8c:	e7d6      	b.n	8003f3c <_malloc_r+0xa8>
 8003f8e:	bf00      	nop
 8003f90:	200002c4 	.word	0x200002c4

08003f94 <__malloc_lock>:
 8003f94:	4801      	ldr	r0, [pc, #4]	@ (8003f9c <__malloc_lock+0x8>)
 8003f96:	f7ff bf10 	b.w	8003dba <__retarget_lock_acquire_recursive>
 8003f9a:	bf00      	nop
 8003f9c:	200002bc 	.word	0x200002bc

08003fa0 <__malloc_unlock>:
 8003fa0:	4801      	ldr	r0, [pc, #4]	@ (8003fa8 <__malloc_unlock+0x8>)
 8003fa2:	f7ff bf0b 	b.w	8003dbc <__retarget_lock_release_recursive>
 8003fa6:	bf00      	nop
 8003fa8:	200002bc 	.word	0x200002bc

08003fac <__sfputc_r>:
 8003fac:	6893      	ldr	r3, [r2, #8]
 8003fae:	b410      	push	{r4}
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	6093      	str	r3, [r2, #8]
 8003fb6:	da07      	bge.n	8003fc8 <__sfputc_r+0x1c>
 8003fb8:	6994      	ldr	r4, [r2, #24]
 8003fba:	42a3      	cmp	r3, r4
 8003fbc:	db01      	blt.n	8003fc2 <__sfputc_r+0x16>
 8003fbe:	290a      	cmp	r1, #10
 8003fc0:	d102      	bne.n	8003fc8 <__sfputc_r+0x1c>
 8003fc2:	bc10      	pop	{r4}
 8003fc4:	f000 bb6a 	b.w	800469c <__swbuf_r>
 8003fc8:	6813      	ldr	r3, [r2, #0]
 8003fca:	1c58      	adds	r0, r3, #1
 8003fcc:	6010      	str	r0, [r2, #0]
 8003fce:	7019      	strb	r1, [r3, #0]
 8003fd0:	4608      	mov	r0, r1
 8003fd2:	bc10      	pop	{r4}
 8003fd4:	4770      	bx	lr

08003fd6 <__sfputs_r>:
 8003fd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fd8:	4606      	mov	r6, r0
 8003fda:	460f      	mov	r7, r1
 8003fdc:	4614      	mov	r4, r2
 8003fde:	18d5      	adds	r5, r2, r3
 8003fe0:	42ac      	cmp	r4, r5
 8003fe2:	d101      	bne.n	8003fe8 <__sfputs_r+0x12>
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	e007      	b.n	8003ff8 <__sfputs_r+0x22>
 8003fe8:	463a      	mov	r2, r7
 8003fea:	4630      	mov	r0, r6
 8003fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff0:	f7ff ffdc 	bl	8003fac <__sfputc_r>
 8003ff4:	1c43      	adds	r3, r0, #1
 8003ff6:	d1f3      	bne.n	8003fe0 <__sfputs_r+0xa>
 8003ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ffc <_vfiprintf_r>:
 8003ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004000:	460d      	mov	r5, r1
 8004002:	4614      	mov	r4, r2
 8004004:	4698      	mov	r8, r3
 8004006:	4606      	mov	r6, r0
 8004008:	b09d      	sub	sp, #116	@ 0x74
 800400a:	b118      	cbz	r0, 8004014 <_vfiprintf_r+0x18>
 800400c:	6a03      	ldr	r3, [r0, #32]
 800400e:	b90b      	cbnz	r3, 8004014 <_vfiprintf_r+0x18>
 8004010:	f7ff fdce 	bl	8003bb0 <__sinit>
 8004014:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004016:	07d9      	lsls	r1, r3, #31
 8004018:	d405      	bmi.n	8004026 <_vfiprintf_r+0x2a>
 800401a:	89ab      	ldrh	r3, [r5, #12]
 800401c:	059a      	lsls	r2, r3, #22
 800401e:	d402      	bmi.n	8004026 <_vfiprintf_r+0x2a>
 8004020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004022:	f7ff feca 	bl	8003dba <__retarget_lock_acquire_recursive>
 8004026:	89ab      	ldrh	r3, [r5, #12]
 8004028:	071b      	lsls	r3, r3, #28
 800402a:	d501      	bpl.n	8004030 <_vfiprintf_r+0x34>
 800402c:	692b      	ldr	r3, [r5, #16]
 800402e:	b99b      	cbnz	r3, 8004058 <_vfiprintf_r+0x5c>
 8004030:	4629      	mov	r1, r5
 8004032:	4630      	mov	r0, r6
 8004034:	f000 fb70 	bl	8004718 <__swsetup_r>
 8004038:	b170      	cbz	r0, 8004058 <_vfiprintf_r+0x5c>
 800403a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800403c:	07dc      	lsls	r4, r3, #31
 800403e:	d504      	bpl.n	800404a <_vfiprintf_r+0x4e>
 8004040:	f04f 30ff 	mov.w	r0, #4294967295
 8004044:	b01d      	add	sp, #116	@ 0x74
 8004046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800404a:	89ab      	ldrh	r3, [r5, #12]
 800404c:	0598      	lsls	r0, r3, #22
 800404e:	d4f7      	bmi.n	8004040 <_vfiprintf_r+0x44>
 8004050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004052:	f7ff feb3 	bl	8003dbc <__retarget_lock_release_recursive>
 8004056:	e7f3      	b.n	8004040 <_vfiprintf_r+0x44>
 8004058:	2300      	movs	r3, #0
 800405a:	9309      	str	r3, [sp, #36]	@ 0x24
 800405c:	2320      	movs	r3, #32
 800405e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004062:	2330      	movs	r3, #48	@ 0x30
 8004064:	f04f 0901 	mov.w	r9, #1
 8004068:	f8cd 800c 	str.w	r8, [sp, #12]
 800406c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004218 <_vfiprintf_r+0x21c>
 8004070:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004074:	4623      	mov	r3, r4
 8004076:	469a      	mov	sl, r3
 8004078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800407c:	b10a      	cbz	r2, 8004082 <_vfiprintf_r+0x86>
 800407e:	2a25      	cmp	r2, #37	@ 0x25
 8004080:	d1f9      	bne.n	8004076 <_vfiprintf_r+0x7a>
 8004082:	ebba 0b04 	subs.w	fp, sl, r4
 8004086:	d00b      	beq.n	80040a0 <_vfiprintf_r+0xa4>
 8004088:	465b      	mov	r3, fp
 800408a:	4622      	mov	r2, r4
 800408c:	4629      	mov	r1, r5
 800408e:	4630      	mov	r0, r6
 8004090:	f7ff ffa1 	bl	8003fd6 <__sfputs_r>
 8004094:	3001      	adds	r0, #1
 8004096:	f000 80a7 	beq.w	80041e8 <_vfiprintf_r+0x1ec>
 800409a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800409c:	445a      	add	r2, fp
 800409e:	9209      	str	r2, [sp, #36]	@ 0x24
 80040a0:	f89a 3000 	ldrb.w	r3, [sl]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 809f 	beq.w	80041e8 <_vfiprintf_r+0x1ec>
 80040aa:	2300      	movs	r3, #0
 80040ac:	f04f 32ff 	mov.w	r2, #4294967295
 80040b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040b4:	f10a 0a01 	add.w	sl, sl, #1
 80040b8:	9304      	str	r3, [sp, #16]
 80040ba:	9307      	str	r3, [sp, #28]
 80040bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80040c2:	4654      	mov	r4, sl
 80040c4:	2205      	movs	r2, #5
 80040c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040ca:	4853      	ldr	r0, [pc, #332]	@ (8004218 <_vfiprintf_r+0x21c>)
 80040cc:	f000 fb8a 	bl	80047e4 <memchr>
 80040d0:	9a04      	ldr	r2, [sp, #16]
 80040d2:	b9d8      	cbnz	r0, 800410c <_vfiprintf_r+0x110>
 80040d4:	06d1      	lsls	r1, r2, #27
 80040d6:	bf44      	itt	mi
 80040d8:	2320      	movmi	r3, #32
 80040da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040de:	0713      	lsls	r3, r2, #28
 80040e0:	bf44      	itt	mi
 80040e2:	232b      	movmi	r3, #43	@ 0x2b
 80040e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040e8:	f89a 3000 	ldrb.w	r3, [sl]
 80040ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80040ee:	d015      	beq.n	800411c <_vfiprintf_r+0x120>
 80040f0:	4654      	mov	r4, sl
 80040f2:	2000      	movs	r0, #0
 80040f4:	f04f 0c0a 	mov.w	ip, #10
 80040f8:	9a07      	ldr	r2, [sp, #28]
 80040fa:	4621      	mov	r1, r4
 80040fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004100:	3b30      	subs	r3, #48	@ 0x30
 8004102:	2b09      	cmp	r3, #9
 8004104:	d94b      	bls.n	800419e <_vfiprintf_r+0x1a2>
 8004106:	b1b0      	cbz	r0, 8004136 <_vfiprintf_r+0x13a>
 8004108:	9207      	str	r2, [sp, #28]
 800410a:	e014      	b.n	8004136 <_vfiprintf_r+0x13a>
 800410c:	eba0 0308 	sub.w	r3, r0, r8
 8004110:	fa09 f303 	lsl.w	r3, r9, r3
 8004114:	4313      	orrs	r3, r2
 8004116:	46a2      	mov	sl, r4
 8004118:	9304      	str	r3, [sp, #16]
 800411a:	e7d2      	b.n	80040c2 <_vfiprintf_r+0xc6>
 800411c:	9b03      	ldr	r3, [sp, #12]
 800411e:	1d19      	adds	r1, r3, #4
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	9103      	str	r1, [sp, #12]
 8004124:	2b00      	cmp	r3, #0
 8004126:	bfbb      	ittet	lt
 8004128:	425b      	neglt	r3, r3
 800412a:	f042 0202 	orrlt.w	r2, r2, #2
 800412e:	9307      	strge	r3, [sp, #28]
 8004130:	9307      	strlt	r3, [sp, #28]
 8004132:	bfb8      	it	lt
 8004134:	9204      	strlt	r2, [sp, #16]
 8004136:	7823      	ldrb	r3, [r4, #0]
 8004138:	2b2e      	cmp	r3, #46	@ 0x2e
 800413a:	d10a      	bne.n	8004152 <_vfiprintf_r+0x156>
 800413c:	7863      	ldrb	r3, [r4, #1]
 800413e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004140:	d132      	bne.n	80041a8 <_vfiprintf_r+0x1ac>
 8004142:	9b03      	ldr	r3, [sp, #12]
 8004144:	3402      	adds	r4, #2
 8004146:	1d1a      	adds	r2, r3, #4
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	9203      	str	r2, [sp, #12]
 800414c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004150:	9305      	str	r3, [sp, #20]
 8004152:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800421c <_vfiprintf_r+0x220>
 8004156:	2203      	movs	r2, #3
 8004158:	4650      	mov	r0, sl
 800415a:	7821      	ldrb	r1, [r4, #0]
 800415c:	f000 fb42 	bl	80047e4 <memchr>
 8004160:	b138      	cbz	r0, 8004172 <_vfiprintf_r+0x176>
 8004162:	2240      	movs	r2, #64	@ 0x40
 8004164:	9b04      	ldr	r3, [sp, #16]
 8004166:	eba0 000a 	sub.w	r0, r0, sl
 800416a:	4082      	lsls	r2, r0
 800416c:	4313      	orrs	r3, r2
 800416e:	3401      	adds	r4, #1
 8004170:	9304      	str	r3, [sp, #16]
 8004172:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004176:	2206      	movs	r2, #6
 8004178:	4829      	ldr	r0, [pc, #164]	@ (8004220 <_vfiprintf_r+0x224>)
 800417a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800417e:	f000 fb31 	bl	80047e4 <memchr>
 8004182:	2800      	cmp	r0, #0
 8004184:	d03f      	beq.n	8004206 <_vfiprintf_r+0x20a>
 8004186:	4b27      	ldr	r3, [pc, #156]	@ (8004224 <_vfiprintf_r+0x228>)
 8004188:	bb1b      	cbnz	r3, 80041d2 <_vfiprintf_r+0x1d6>
 800418a:	9b03      	ldr	r3, [sp, #12]
 800418c:	3307      	adds	r3, #7
 800418e:	f023 0307 	bic.w	r3, r3, #7
 8004192:	3308      	adds	r3, #8
 8004194:	9303      	str	r3, [sp, #12]
 8004196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004198:	443b      	add	r3, r7
 800419a:	9309      	str	r3, [sp, #36]	@ 0x24
 800419c:	e76a      	b.n	8004074 <_vfiprintf_r+0x78>
 800419e:	460c      	mov	r4, r1
 80041a0:	2001      	movs	r0, #1
 80041a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80041a6:	e7a8      	b.n	80040fa <_vfiprintf_r+0xfe>
 80041a8:	2300      	movs	r3, #0
 80041aa:	f04f 0c0a 	mov.w	ip, #10
 80041ae:	4619      	mov	r1, r3
 80041b0:	3401      	adds	r4, #1
 80041b2:	9305      	str	r3, [sp, #20]
 80041b4:	4620      	mov	r0, r4
 80041b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041ba:	3a30      	subs	r2, #48	@ 0x30
 80041bc:	2a09      	cmp	r2, #9
 80041be:	d903      	bls.n	80041c8 <_vfiprintf_r+0x1cc>
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0c6      	beq.n	8004152 <_vfiprintf_r+0x156>
 80041c4:	9105      	str	r1, [sp, #20]
 80041c6:	e7c4      	b.n	8004152 <_vfiprintf_r+0x156>
 80041c8:	4604      	mov	r4, r0
 80041ca:	2301      	movs	r3, #1
 80041cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80041d0:	e7f0      	b.n	80041b4 <_vfiprintf_r+0x1b8>
 80041d2:	ab03      	add	r3, sp, #12
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	462a      	mov	r2, r5
 80041d8:	4630      	mov	r0, r6
 80041da:	4b13      	ldr	r3, [pc, #76]	@ (8004228 <_vfiprintf_r+0x22c>)
 80041dc:	a904      	add	r1, sp, #16
 80041de:	f3af 8000 	nop.w
 80041e2:	4607      	mov	r7, r0
 80041e4:	1c78      	adds	r0, r7, #1
 80041e6:	d1d6      	bne.n	8004196 <_vfiprintf_r+0x19a>
 80041e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041ea:	07d9      	lsls	r1, r3, #31
 80041ec:	d405      	bmi.n	80041fa <_vfiprintf_r+0x1fe>
 80041ee:	89ab      	ldrh	r3, [r5, #12]
 80041f0:	059a      	lsls	r2, r3, #22
 80041f2:	d402      	bmi.n	80041fa <_vfiprintf_r+0x1fe>
 80041f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041f6:	f7ff fde1 	bl	8003dbc <__retarget_lock_release_recursive>
 80041fa:	89ab      	ldrh	r3, [r5, #12]
 80041fc:	065b      	lsls	r3, r3, #25
 80041fe:	f53f af1f 	bmi.w	8004040 <_vfiprintf_r+0x44>
 8004202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004204:	e71e      	b.n	8004044 <_vfiprintf_r+0x48>
 8004206:	ab03      	add	r3, sp, #12
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	462a      	mov	r2, r5
 800420c:	4630      	mov	r0, r6
 800420e:	4b06      	ldr	r3, [pc, #24]	@ (8004228 <_vfiprintf_r+0x22c>)
 8004210:	a904      	add	r1, sp, #16
 8004212:	f000 f87d 	bl	8004310 <_printf_i>
 8004216:	e7e4      	b.n	80041e2 <_vfiprintf_r+0x1e6>
 8004218:	08004984 	.word	0x08004984
 800421c:	0800498a 	.word	0x0800498a
 8004220:	0800498e 	.word	0x0800498e
 8004224:	00000000 	.word	0x00000000
 8004228:	08003fd7 	.word	0x08003fd7

0800422c <_printf_common>:
 800422c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004230:	4616      	mov	r6, r2
 8004232:	4698      	mov	r8, r3
 8004234:	688a      	ldr	r2, [r1, #8]
 8004236:	690b      	ldr	r3, [r1, #16]
 8004238:	4607      	mov	r7, r0
 800423a:	4293      	cmp	r3, r2
 800423c:	bfb8      	it	lt
 800423e:	4613      	movlt	r3, r2
 8004240:	6033      	str	r3, [r6, #0]
 8004242:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004246:	460c      	mov	r4, r1
 8004248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800424c:	b10a      	cbz	r2, 8004252 <_printf_common+0x26>
 800424e:	3301      	adds	r3, #1
 8004250:	6033      	str	r3, [r6, #0]
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	0699      	lsls	r1, r3, #26
 8004256:	bf42      	ittt	mi
 8004258:	6833      	ldrmi	r3, [r6, #0]
 800425a:	3302      	addmi	r3, #2
 800425c:	6033      	strmi	r3, [r6, #0]
 800425e:	6825      	ldr	r5, [r4, #0]
 8004260:	f015 0506 	ands.w	r5, r5, #6
 8004264:	d106      	bne.n	8004274 <_printf_common+0x48>
 8004266:	f104 0a19 	add.w	sl, r4, #25
 800426a:	68e3      	ldr	r3, [r4, #12]
 800426c:	6832      	ldr	r2, [r6, #0]
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	42ab      	cmp	r3, r5
 8004272:	dc2b      	bgt.n	80042cc <_printf_common+0xa0>
 8004274:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004278:	6822      	ldr	r2, [r4, #0]
 800427a:	3b00      	subs	r3, #0
 800427c:	bf18      	it	ne
 800427e:	2301      	movne	r3, #1
 8004280:	0692      	lsls	r2, r2, #26
 8004282:	d430      	bmi.n	80042e6 <_printf_common+0xba>
 8004284:	4641      	mov	r1, r8
 8004286:	4638      	mov	r0, r7
 8004288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800428c:	47c8      	blx	r9
 800428e:	3001      	adds	r0, #1
 8004290:	d023      	beq.n	80042da <_printf_common+0xae>
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	6922      	ldr	r2, [r4, #16]
 8004296:	f003 0306 	and.w	r3, r3, #6
 800429a:	2b04      	cmp	r3, #4
 800429c:	bf14      	ite	ne
 800429e:	2500      	movne	r5, #0
 80042a0:	6833      	ldreq	r3, [r6, #0]
 80042a2:	f04f 0600 	mov.w	r6, #0
 80042a6:	bf08      	it	eq
 80042a8:	68e5      	ldreq	r5, [r4, #12]
 80042aa:	f104 041a 	add.w	r4, r4, #26
 80042ae:	bf08      	it	eq
 80042b0:	1aed      	subeq	r5, r5, r3
 80042b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80042b6:	bf08      	it	eq
 80042b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042bc:	4293      	cmp	r3, r2
 80042be:	bfc4      	itt	gt
 80042c0:	1a9b      	subgt	r3, r3, r2
 80042c2:	18ed      	addgt	r5, r5, r3
 80042c4:	42b5      	cmp	r5, r6
 80042c6:	d11a      	bne.n	80042fe <_printf_common+0xd2>
 80042c8:	2000      	movs	r0, #0
 80042ca:	e008      	b.n	80042de <_printf_common+0xb2>
 80042cc:	2301      	movs	r3, #1
 80042ce:	4652      	mov	r2, sl
 80042d0:	4641      	mov	r1, r8
 80042d2:	4638      	mov	r0, r7
 80042d4:	47c8      	blx	r9
 80042d6:	3001      	adds	r0, #1
 80042d8:	d103      	bne.n	80042e2 <_printf_common+0xb6>
 80042da:	f04f 30ff 	mov.w	r0, #4294967295
 80042de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042e2:	3501      	adds	r5, #1
 80042e4:	e7c1      	b.n	800426a <_printf_common+0x3e>
 80042e6:	2030      	movs	r0, #48	@ 0x30
 80042e8:	18e1      	adds	r1, r4, r3
 80042ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042f4:	4422      	add	r2, r4
 80042f6:	3302      	adds	r3, #2
 80042f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042fc:	e7c2      	b.n	8004284 <_printf_common+0x58>
 80042fe:	2301      	movs	r3, #1
 8004300:	4622      	mov	r2, r4
 8004302:	4641      	mov	r1, r8
 8004304:	4638      	mov	r0, r7
 8004306:	47c8      	blx	r9
 8004308:	3001      	adds	r0, #1
 800430a:	d0e6      	beq.n	80042da <_printf_common+0xae>
 800430c:	3601      	adds	r6, #1
 800430e:	e7d9      	b.n	80042c4 <_printf_common+0x98>

08004310 <_printf_i>:
 8004310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004314:	7e0f      	ldrb	r7, [r1, #24]
 8004316:	4691      	mov	r9, r2
 8004318:	2f78      	cmp	r7, #120	@ 0x78
 800431a:	4680      	mov	r8, r0
 800431c:	460c      	mov	r4, r1
 800431e:	469a      	mov	sl, r3
 8004320:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004322:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004326:	d807      	bhi.n	8004338 <_printf_i+0x28>
 8004328:	2f62      	cmp	r7, #98	@ 0x62
 800432a:	d80a      	bhi.n	8004342 <_printf_i+0x32>
 800432c:	2f00      	cmp	r7, #0
 800432e:	f000 80d1 	beq.w	80044d4 <_printf_i+0x1c4>
 8004332:	2f58      	cmp	r7, #88	@ 0x58
 8004334:	f000 80b8 	beq.w	80044a8 <_printf_i+0x198>
 8004338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800433c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004340:	e03a      	b.n	80043b8 <_printf_i+0xa8>
 8004342:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004346:	2b15      	cmp	r3, #21
 8004348:	d8f6      	bhi.n	8004338 <_printf_i+0x28>
 800434a:	a101      	add	r1, pc, #4	@ (adr r1, 8004350 <_printf_i+0x40>)
 800434c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004350:	080043a9 	.word	0x080043a9
 8004354:	080043bd 	.word	0x080043bd
 8004358:	08004339 	.word	0x08004339
 800435c:	08004339 	.word	0x08004339
 8004360:	08004339 	.word	0x08004339
 8004364:	08004339 	.word	0x08004339
 8004368:	080043bd 	.word	0x080043bd
 800436c:	08004339 	.word	0x08004339
 8004370:	08004339 	.word	0x08004339
 8004374:	08004339 	.word	0x08004339
 8004378:	08004339 	.word	0x08004339
 800437c:	080044bb 	.word	0x080044bb
 8004380:	080043e7 	.word	0x080043e7
 8004384:	08004475 	.word	0x08004475
 8004388:	08004339 	.word	0x08004339
 800438c:	08004339 	.word	0x08004339
 8004390:	080044dd 	.word	0x080044dd
 8004394:	08004339 	.word	0x08004339
 8004398:	080043e7 	.word	0x080043e7
 800439c:	08004339 	.word	0x08004339
 80043a0:	08004339 	.word	0x08004339
 80043a4:	0800447d 	.word	0x0800447d
 80043a8:	6833      	ldr	r3, [r6, #0]
 80043aa:	1d1a      	adds	r2, r3, #4
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6032      	str	r2, [r6, #0]
 80043b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043b8:	2301      	movs	r3, #1
 80043ba:	e09c      	b.n	80044f6 <_printf_i+0x1e6>
 80043bc:	6833      	ldr	r3, [r6, #0]
 80043be:	6820      	ldr	r0, [r4, #0]
 80043c0:	1d19      	adds	r1, r3, #4
 80043c2:	6031      	str	r1, [r6, #0]
 80043c4:	0606      	lsls	r6, r0, #24
 80043c6:	d501      	bpl.n	80043cc <_printf_i+0xbc>
 80043c8:	681d      	ldr	r5, [r3, #0]
 80043ca:	e003      	b.n	80043d4 <_printf_i+0xc4>
 80043cc:	0645      	lsls	r5, r0, #25
 80043ce:	d5fb      	bpl.n	80043c8 <_printf_i+0xb8>
 80043d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80043d4:	2d00      	cmp	r5, #0
 80043d6:	da03      	bge.n	80043e0 <_printf_i+0xd0>
 80043d8:	232d      	movs	r3, #45	@ 0x2d
 80043da:	426d      	negs	r5, r5
 80043dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043e0:	230a      	movs	r3, #10
 80043e2:	4858      	ldr	r0, [pc, #352]	@ (8004544 <_printf_i+0x234>)
 80043e4:	e011      	b.n	800440a <_printf_i+0xfa>
 80043e6:	6821      	ldr	r1, [r4, #0]
 80043e8:	6833      	ldr	r3, [r6, #0]
 80043ea:	0608      	lsls	r0, r1, #24
 80043ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80043f0:	d402      	bmi.n	80043f8 <_printf_i+0xe8>
 80043f2:	0649      	lsls	r1, r1, #25
 80043f4:	bf48      	it	mi
 80043f6:	b2ad      	uxthmi	r5, r5
 80043f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80043fa:	6033      	str	r3, [r6, #0]
 80043fc:	bf14      	ite	ne
 80043fe:	230a      	movne	r3, #10
 8004400:	2308      	moveq	r3, #8
 8004402:	4850      	ldr	r0, [pc, #320]	@ (8004544 <_printf_i+0x234>)
 8004404:	2100      	movs	r1, #0
 8004406:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800440a:	6866      	ldr	r6, [r4, #4]
 800440c:	2e00      	cmp	r6, #0
 800440e:	60a6      	str	r6, [r4, #8]
 8004410:	db05      	blt.n	800441e <_printf_i+0x10e>
 8004412:	6821      	ldr	r1, [r4, #0]
 8004414:	432e      	orrs	r6, r5
 8004416:	f021 0104 	bic.w	r1, r1, #4
 800441a:	6021      	str	r1, [r4, #0]
 800441c:	d04b      	beq.n	80044b6 <_printf_i+0x1a6>
 800441e:	4616      	mov	r6, r2
 8004420:	fbb5 f1f3 	udiv	r1, r5, r3
 8004424:	fb03 5711 	mls	r7, r3, r1, r5
 8004428:	5dc7      	ldrb	r7, [r0, r7]
 800442a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800442e:	462f      	mov	r7, r5
 8004430:	42bb      	cmp	r3, r7
 8004432:	460d      	mov	r5, r1
 8004434:	d9f4      	bls.n	8004420 <_printf_i+0x110>
 8004436:	2b08      	cmp	r3, #8
 8004438:	d10b      	bne.n	8004452 <_printf_i+0x142>
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	07df      	lsls	r7, r3, #31
 800443e:	d508      	bpl.n	8004452 <_printf_i+0x142>
 8004440:	6923      	ldr	r3, [r4, #16]
 8004442:	6861      	ldr	r1, [r4, #4]
 8004444:	4299      	cmp	r1, r3
 8004446:	bfde      	ittt	le
 8004448:	2330      	movle	r3, #48	@ 0x30
 800444a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800444e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004452:	1b92      	subs	r2, r2, r6
 8004454:	6122      	str	r2, [r4, #16]
 8004456:	464b      	mov	r3, r9
 8004458:	4621      	mov	r1, r4
 800445a:	4640      	mov	r0, r8
 800445c:	f8cd a000 	str.w	sl, [sp]
 8004460:	aa03      	add	r2, sp, #12
 8004462:	f7ff fee3 	bl	800422c <_printf_common>
 8004466:	3001      	adds	r0, #1
 8004468:	d14a      	bne.n	8004500 <_printf_i+0x1f0>
 800446a:	f04f 30ff 	mov.w	r0, #4294967295
 800446e:	b004      	add	sp, #16
 8004470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	f043 0320 	orr.w	r3, r3, #32
 800447a:	6023      	str	r3, [r4, #0]
 800447c:	2778      	movs	r7, #120	@ 0x78
 800447e:	4832      	ldr	r0, [pc, #200]	@ (8004548 <_printf_i+0x238>)
 8004480:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	6831      	ldr	r1, [r6, #0]
 8004488:	061f      	lsls	r7, r3, #24
 800448a:	f851 5b04 	ldr.w	r5, [r1], #4
 800448e:	d402      	bmi.n	8004496 <_printf_i+0x186>
 8004490:	065f      	lsls	r7, r3, #25
 8004492:	bf48      	it	mi
 8004494:	b2ad      	uxthmi	r5, r5
 8004496:	6031      	str	r1, [r6, #0]
 8004498:	07d9      	lsls	r1, r3, #31
 800449a:	bf44      	itt	mi
 800449c:	f043 0320 	orrmi.w	r3, r3, #32
 80044a0:	6023      	strmi	r3, [r4, #0]
 80044a2:	b11d      	cbz	r5, 80044ac <_printf_i+0x19c>
 80044a4:	2310      	movs	r3, #16
 80044a6:	e7ad      	b.n	8004404 <_printf_i+0xf4>
 80044a8:	4826      	ldr	r0, [pc, #152]	@ (8004544 <_printf_i+0x234>)
 80044aa:	e7e9      	b.n	8004480 <_printf_i+0x170>
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	f023 0320 	bic.w	r3, r3, #32
 80044b2:	6023      	str	r3, [r4, #0]
 80044b4:	e7f6      	b.n	80044a4 <_printf_i+0x194>
 80044b6:	4616      	mov	r6, r2
 80044b8:	e7bd      	b.n	8004436 <_printf_i+0x126>
 80044ba:	6833      	ldr	r3, [r6, #0]
 80044bc:	6825      	ldr	r5, [r4, #0]
 80044be:	1d18      	adds	r0, r3, #4
 80044c0:	6961      	ldr	r1, [r4, #20]
 80044c2:	6030      	str	r0, [r6, #0]
 80044c4:	062e      	lsls	r6, r5, #24
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	d501      	bpl.n	80044ce <_printf_i+0x1be>
 80044ca:	6019      	str	r1, [r3, #0]
 80044cc:	e002      	b.n	80044d4 <_printf_i+0x1c4>
 80044ce:	0668      	lsls	r0, r5, #25
 80044d0:	d5fb      	bpl.n	80044ca <_printf_i+0x1ba>
 80044d2:	8019      	strh	r1, [r3, #0]
 80044d4:	2300      	movs	r3, #0
 80044d6:	4616      	mov	r6, r2
 80044d8:	6123      	str	r3, [r4, #16]
 80044da:	e7bc      	b.n	8004456 <_printf_i+0x146>
 80044dc:	6833      	ldr	r3, [r6, #0]
 80044de:	2100      	movs	r1, #0
 80044e0:	1d1a      	adds	r2, r3, #4
 80044e2:	6032      	str	r2, [r6, #0]
 80044e4:	681e      	ldr	r6, [r3, #0]
 80044e6:	6862      	ldr	r2, [r4, #4]
 80044e8:	4630      	mov	r0, r6
 80044ea:	f000 f97b 	bl	80047e4 <memchr>
 80044ee:	b108      	cbz	r0, 80044f4 <_printf_i+0x1e4>
 80044f0:	1b80      	subs	r0, r0, r6
 80044f2:	6060      	str	r0, [r4, #4]
 80044f4:	6863      	ldr	r3, [r4, #4]
 80044f6:	6123      	str	r3, [r4, #16]
 80044f8:	2300      	movs	r3, #0
 80044fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044fe:	e7aa      	b.n	8004456 <_printf_i+0x146>
 8004500:	4632      	mov	r2, r6
 8004502:	4649      	mov	r1, r9
 8004504:	4640      	mov	r0, r8
 8004506:	6923      	ldr	r3, [r4, #16]
 8004508:	47d0      	blx	sl
 800450a:	3001      	adds	r0, #1
 800450c:	d0ad      	beq.n	800446a <_printf_i+0x15a>
 800450e:	6823      	ldr	r3, [r4, #0]
 8004510:	079b      	lsls	r3, r3, #30
 8004512:	d413      	bmi.n	800453c <_printf_i+0x22c>
 8004514:	68e0      	ldr	r0, [r4, #12]
 8004516:	9b03      	ldr	r3, [sp, #12]
 8004518:	4298      	cmp	r0, r3
 800451a:	bfb8      	it	lt
 800451c:	4618      	movlt	r0, r3
 800451e:	e7a6      	b.n	800446e <_printf_i+0x15e>
 8004520:	2301      	movs	r3, #1
 8004522:	4632      	mov	r2, r6
 8004524:	4649      	mov	r1, r9
 8004526:	4640      	mov	r0, r8
 8004528:	47d0      	blx	sl
 800452a:	3001      	adds	r0, #1
 800452c:	d09d      	beq.n	800446a <_printf_i+0x15a>
 800452e:	3501      	adds	r5, #1
 8004530:	68e3      	ldr	r3, [r4, #12]
 8004532:	9903      	ldr	r1, [sp, #12]
 8004534:	1a5b      	subs	r3, r3, r1
 8004536:	42ab      	cmp	r3, r5
 8004538:	dcf2      	bgt.n	8004520 <_printf_i+0x210>
 800453a:	e7eb      	b.n	8004514 <_printf_i+0x204>
 800453c:	2500      	movs	r5, #0
 800453e:	f104 0619 	add.w	r6, r4, #25
 8004542:	e7f5      	b.n	8004530 <_printf_i+0x220>
 8004544:	08004995 	.word	0x08004995
 8004548:	080049a6 	.word	0x080049a6

0800454c <__sflush_r>:
 800454c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004552:	0716      	lsls	r6, r2, #28
 8004554:	4605      	mov	r5, r0
 8004556:	460c      	mov	r4, r1
 8004558:	d454      	bmi.n	8004604 <__sflush_r+0xb8>
 800455a:	684b      	ldr	r3, [r1, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	dc02      	bgt.n	8004566 <__sflush_r+0x1a>
 8004560:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	dd48      	ble.n	80045f8 <__sflush_r+0xac>
 8004566:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004568:	2e00      	cmp	r6, #0
 800456a:	d045      	beq.n	80045f8 <__sflush_r+0xac>
 800456c:	2300      	movs	r3, #0
 800456e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004572:	682f      	ldr	r7, [r5, #0]
 8004574:	6a21      	ldr	r1, [r4, #32]
 8004576:	602b      	str	r3, [r5, #0]
 8004578:	d030      	beq.n	80045dc <__sflush_r+0x90>
 800457a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800457c:	89a3      	ldrh	r3, [r4, #12]
 800457e:	0759      	lsls	r1, r3, #29
 8004580:	d505      	bpl.n	800458e <__sflush_r+0x42>
 8004582:	6863      	ldr	r3, [r4, #4]
 8004584:	1ad2      	subs	r2, r2, r3
 8004586:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004588:	b10b      	cbz	r3, 800458e <__sflush_r+0x42>
 800458a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800458c:	1ad2      	subs	r2, r2, r3
 800458e:	2300      	movs	r3, #0
 8004590:	4628      	mov	r0, r5
 8004592:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004594:	6a21      	ldr	r1, [r4, #32]
 8004596:	47b0      	blx	r6
 8004598:	1c43      	adds	r3, r0, #1
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	d106      	bne.n	80045ac <__sflush_r+0x60>
 800459e:	6829      	ldr	r1, [r5, #0]
 80045a0:	291d      	cmp	r1, #29
 80045a2:	d82b      	bhi.n	80045fc <__sflush_r+0xb0>
 80045a4:	4a28      	ldr	r2, [pc, #160]	@ (8004648 <__sflush_r+0xfc>)
 80045a6:	40ca      	lsrs	r2, r1
 80045a8:	07d6      	lsls	r6, r2, #31
 80045aa:	d527      	bpl.n	80045fc <__sflush_r+0xb0>
 80045ac:	2200      	movs	r2, #0
 80045ae:	6062      	str	r2, [r4, #4]
 80045b0:	6922      	ldr	r2, [r4, #16]
 80045b2:	04d9      	lsls	r1, r3, #19
 80045b4:	6022      	str	r2, [r4, #0]
 80045b6:	d504      	bpl.n	80045c2 <__sflush_r+0x76>
 80045b8:	1c42      	adds	r2, r0, #1
 80045ba:	d101      	bne.n	80045c0 <__sflush_r+0x74>
 80045bc:	682b      	ldr	r3, [r5, #0]
 80045be:	b903      	cbnz	r3, 80045c2 <__sflush_r+0x76>
 80045c0:	6560      	str	r0, [r4, #84]	@ 0x54
 80045c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045c4:	602f      	str	r7, [r5, #0]
 80045c6:	b1b9      	cbz	r1, 80045f8 <__sflush_r+0xac>
 80045c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80045cc:	4299      	cmp	r1, r3
 80045ce:	d002      	beq.n	80045d6 <__sflush_r+0x8a>
 80045d0:	4628      	mov	r0, r5
 80045d2:	f7ff fbf5 	bl	8003dc0 <_free_r>
 80045d6:	2300      	movs	r3, #0
 80045d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80045da:	e00d      	b.n	80045f8 <__sflush_r+0xac>
 80045dc:	2301      	movs	r3, #1
 80045de:	4628      	mov	r0, r5
 80045e0:	47b0      	blx	r6
 80045e2:	4602      	mov	r2, r0
 80045e4:	1c50      	adds	r0, r2, #1
 80045e6:	d1c9      	bne.n	800457c <__sflush_r+0x30>
 80045e8:	682b      	ldr	r3, [r5, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d0c6      	beq.n	800457c <__sflush_r+0x30>
 80045ee:	2b1d      	cmp	r3, #29
 80045f0:	d001      	beq.n	80045f6 <__sflush_r+0xaa>
 80045f2:	2b16      	cmp	r3, #22
 80045f4:	d11d      	bne.n	8004632 <__sflush_r+0xe6>
 80045f6:	602f      	str	r7, [r5, #0]
 80045f8:	2000      	movs	r0, #0
 80045fa:	e021      	b.n	8004640 <__sflush_r+0xf4>
 80045fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004600:	b21b      	sxth	r3, r3
 8004602:	e01a      	b.n	800463a <__sflush_r+0xee>
 8004604:	690f      	ldr	r7, [r1, #16]
 8004606:	2f00      	cmp	r7, #0
 8004608:	d0f6      	beq.n	80045f8 <__sflush_r+0xac>
 800460a:	0793      	lsls	r3, r2, #30
 800460c:	bf18      	it	ne
 800460e:	2300      	movne	r3, #0
 8004610:	680e      	ldr	r6, [r1, #0]
 8004612:	bf08      	it	eq
 8004614:	694b      	ldreq	r3, [r1, #20]
 8004616:	1bf6      	subs	r6, r6, r7
 8004618:	600f      	str	r7, [r1, #0]
 800461a:	608b      	str	r3, [r1, #8]
 800461c:	2e00      	cmp	r6, #0
 800461e:	ddeb      	ble.n	80045f8 <__sflush_r+0xac>
 8004620:	4633      	mov	r3, r6
 8004622:	463a      	mov	r2, r7
 8004624:	4628      	mov	r0, r5
 8004626:	6a21      	ldr	r1, [r4, #32]
 8004628:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800462c:	47e0      	blx	ip
 800462e:	2800      	cmp	r0, #0
 8004630:	dc07      	bgt.n	8004642 <__sflush_r+0xf6>
 8004632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800463a:	f04f 30ff 	mov.w	r0, #4294967295
 800463e:	81a3      	strh	r3, [r4, #12]
 8004640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004642:	4407      	add	r7, r0
 8004644:	1a36      	subs	r6, r6, r0
 8004646:	e7e9      	b.n	800461c <__sflush_r+0xd0>
 8004648:	20400001 	.word	0x20400001

0800464c <_fflush_r>:
 800464c:	b538      	push	{r3, r4, r5, lr}
 800464e:	690b      	ldr	r3, [r1, #16]
 8004650:	4605      	mov	r5, r0
 8004652:	460c      	mov	r4, r1
 8004654:	b913      	cbnz	r3, 800465c <_fflush_r+0x10>
 8004656:	2500      	movs	r5, #0
 8004658:	4628      	mov	r0, r5
 800465a:	bd38      	pop	{r3, r4, r5, pc}
 800465c:	b118      	cbz	r0, 8004666 <_fflush_r+0x1a>
 800465e:	6a03      	ldr	r3, [r0, #32]
 8004660:	b90b      	cbnz	r3, 8004666 <_fflush_r+0x1a>
 8004662:	f7ff faa5 	bl	8003bb0 <__sinit>
 8004666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f3      	beq.n	8004656 <_fflush_r+0xa>
 800466e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004670:	07d0      	lsls	r0, r2, #31
 8004672:	d404      	bmi.n	800467e <_fflush_r+0x32>
 8004674:	0599      	lsls	r1, r3, #22
 8004676:	d402      	bmi.n	800467e <_fflush_r+0x32>
 8004678:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800467a:	f7ff fb9e 	bl	8003dba <__retarget_lock_acquire_recursive>
 800467e:	4628      	mov	r0, r5
 8004680:	4621      	mov	r1, r4
 8004682:	f7ff ff63 	bl	800454c <__sflush_r>
 8004686:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004688:	4605      	mov	r5, r0
 800468a:	07da      	lsls	r2, r3, #31
 800468c:	d4e4      	bmi.n	8004658 <_fflush_r+0xc>
 800468e:	89a3      	ldrh	r3, [r4, #12]
 8004690:	059b      	lsls	r3, r3, #22
 8004692:	d4e1      	bmi.n	8004658 <_fflush_r+0xc>
 8004694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004696:	f7ff fb91 	bl	8003dbc <__retarget_lock_release_recursive>
 800469a:	e7dd      	b.n	8004658 <_fflush_r+0xc>

0800469c <__swbuf_r>:
 800469c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800469e:	460e      	mov	r6, r1
 80046a0:	4614      	mov	r4, r2
 80046a2:	4605      	mov	r5, r0
 80046a4:	b118      	cbz	r0, 80046ae <__swbuf_r+0x12>
 80046a6:	6a03      	ldr	r3, [r0, #32]
 80046a8:	b90b      	cbnz	r3, 80046ae <__swbuf_r+0x12>
 80046aa:	f7ff fa81 	bl	8003bb0 <__sinit>
 80046ae:	69a3      	ldr	r3, [r4, #24]
 80046b0:	60a3      	str	r3, [r4, #8]
 80046b2:	89a3      	ldrh	r3, [r4, #12]
 80046b4:	071a      	lsls	r2, r3, #28
 80046b6:	d501      	bpl.n	80046bc <__swbuf_r+0x20>
 80046b8:	6923      	ldr	r3, [r4, #16]
 80046ba:	b943      	cbnz	r3, 80046ce <__swbuf_r+0x32>
 80046bc:	4621      	mov	r1, r4
 80046be:	4628      	mov	r0, r5
 80046c0:	f000 f82a 	bl	8004718 <__swsetup_r>
 80046c4:	b118      	cbz	r0, 80046ce <__swbuf_r+0x32>
 80046c6:	f04f 37ff 	mov.w	r7, #4294967295
 80046ca:	4638      	mov	r0, r7
 80046cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	6922      	ldr	r2, [r4, #16]
 80046d2:	b2f6      	uxtb	r6, r6
 80046d4:	1a98      	subs	r0, r3, r2
 80046d6:	6963      	ldr	r3, [r4, #20]
 80046d8:	4637      	mov	r7, r6
 80046da:	4283      	cmp	r3, r0
 80046dc:	dc05      	bgt.n	80046ea <__swbuf_r+0x4e>
 80046de:	4621      	mov	r1, r4
 80046e0:	4628      	mov	r0, r5
 80046e2:	f7ff ffb3 	bl	800464c <_fflush_r>
 80046e6:	2800      	cmp	r0, #0
 80046e8:	d1ed      	bne.n	80046c6 <__swbuf_r+0x2a>
 80046ea:	68a3      	ldr	r3, [r4, #8]
 80046ec:	3b01      	subs	r3, #1
 80046ee:	60a3      	str	r3, [r4, #8]
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	1c5a      	adds	r2, r3, #1
 80046f4:	6022      	str	r2, [r4, #0]
 80046f6:	701e      	strb	r6, [r3, #0]
 80046f8:	6962      	ldr	r2, [r4, #20]
 80046fa:	1c43      	adds	r3, r0, #1
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d004      	beq.n	800470a <__swbuf_r+0x6e>
 8004700:	89a3      	ldrh	r3, [r4, #12]
 8004702:	07db      	lsls	r3, r3, #31
 8004704:	d5e1      	bpl.n	80046ca <__swbuf_r+0x2e>
 8004706:	2e0a      	cmp	r6, #10
 8004708:	d1df      	bne.n	80046ca <__swbuf_r+0x2e>
 800470a:	4621      	mov	r1, r4
 800470c:	4628      	mov	r0, r5
 800470e:	f7ff ff9d 	bl	800464c <_fflush_r>
 8004712:	2800      	cmp	r0, #0
 8004714:	d0d9      	beq.n	80046ca <__swbuf_r+0x2e>
 8004716:	e7d6      	b.n	80046c6 <__swbuf_r+0x2a>

08004718 <__swsetup_r>:
 8004718:	b538      	push	{r3, r4, r5, lr}
 800471a:	4b29      	ldr	r3, [pc, #164]	@ (80047c0 <__swsetup_r+0xa8>)
 800471c:	4605      	mov	r5, r0
 800471e:	6818      	ldr	r0, [r3, #0]
 8004720:	460c      	mov	r4, r1
 8004722:	b118      	cbz	r0, 800472c <__swsetup_r+0x14>
 8004724:	6a03      	ldr	r3, [r0, #32]
 8004726:	b90b      	cbnz	r3, 800472c <__swsetup_r+0x14>
 8004728:	f7ff fa42 	bl	8003bb0 <__sinit>
 800472c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004730:	0719      	lsls	r1, r3, #28
 8004732:	d422      	bmi.n	800477a <__swsetup_r+0x62>
 8004734:	06da      	lsls	r2, r3, #27
 8004736:	d407      	bmi.n	8004748 <__swsetup_r+0x30>
 8004738:	2209      	movs	r2, #9
 800473a:	602a      	str	r2, [r5, #0]
 800473c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004740:	f04f 30ff 	mov.w	r0, #4294967295
 8004744:	81a3      	strh	r3, [r4, #12]
 8004746:	e033      	b.n	80047b0 <__swsetup_r+0x98>
 8004748:	0758      	lsls	r0, r3, #29
 800474a:	d512      	bpl.n	8004772 <__swsetup_r+0x5a>
 800474c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800474e:	b141      	cbz	r1, 8004762 <__swsetup_r+0x4a>
 8004750:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004754:	4299      	cmp	r1, r3
 8004756:	d002      	beq.n	800475e <__swsetup_r+0x46>
 8004758:	4628      	mov	r0, r5
 800475a:	f7ff fb31 	bl	8003dc0 <_free_r>
 800475e:	2300      	movs	r3, #0
 8004760:	6363      	str	r3, [r4, #52]	@ 0x34
 8004762:	89a3      	ldrh	r3, [r4, #12]
 8004764:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004768:	81a3      	strh	r3, [r4, #12]
 800476a:	2300      	movs	r3, #0
 800476c:	6063      	str	r3, [r4, #4]
 800476e:	6923      	ldr	r3, [r4, #16]
 8004770:	6023      	str	r3, [r4, #0]
 8004772:	89a3      	ldrh	r3, [r4, #12]
 8004774:	f043 0308 	orr.w	r3, r3, #8
 8004778:	81a3      	strh	r3, [r4, #12]
 800477a:	6923      	ldr	r3, [r4, #16]
 800477c:	b94b      	cbnz	r3, 8004792 <__swsetup_r+0x7a>
 800477e:	89a3      	ldrh	r3, [r4, #12]
 8004780:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004788:	d003      	beq.n	8004792 <__swsetup_r+0x7a>
 800478a:	4621      	mov	r1, r4
 800478c:	4628      	mov	r0, r5
 800478e:	f000 f85c 	bl	800484a <__smakebuf_r>
 8004792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004796:	f013 0201 	ands.w	r2, r3, #1
 800479a:	d00a      	beq.n	80047b2 <__swsetup_r+0x9a>
 800479c:	2200      	movs	r2, #0
 800479e:	60a2      	str	r2, [r4, #8]
 80047a0:	6962      	ldr	r2, [r4, #20]
 80047a2:	4252      	negs	r2, r2
 80047a4:	61a2      	str	r2, [r4, #24]
 80047a6:	6922      	ldr	r2, [r4, #16]
 80047a8:	b942      	cbnz	r2, 80047bc <__swsetup_r+0xa4>
 80047aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80047ae:	d1c5      	bne.n	800473c <__swsetup_r+0x24>
 80047b0:	bd38      	pop	{r3, r4, r5, pc}
 80047b2:	0799      	lsls	r1, r3, #30
 80047b4:	bf58      	it	pl
 80047b6:	6962      	ldrpl	r2, [r4, #20]
 80047b8:	60a2      	str	r2, [r4, #8]
 80047ba:	e7f4      	b.n	80047a6 <__swsetup_r+0x8e>
 80047bc:	2000      	movs	r0, #0
 80047be:	e7f7      	b.n	80047b0 <__swsetup_r+0x98>
 80047c0:	20000018 	.word	0x20000018

080047c4 <_sbrk_r>:
 80047c4:	b538      	push	{r3, r4, r5, lr}
 80047c6:	2300      	movs	r3, #0
 80047c8:	4d05      	ldr	r5, [pc, #20]	@ (80047e0 <_sbrk_r+0x1c>)
 80047ca:	4604      	mov	r4, r0
 80047cc:	4608      	mov	r0, r1
 80047ce:	602b      	str	r3, [r5, #0]
 80047d0:	f7fc ffde 	bl	8001790 <_sbrk>
 80047d4:	1c43      	adds	r3, r0, #1
 80047d6:	d102      	bne.n	80047de <_sbrk_r+0x1a>
 80047d8:	682b      	ldr	r3, [r5, #0]
 80047da:	b103      	cbz	r3, 80047de <_sbrk_r+0x1a>
 80047dc:	6023      	str	r3, [r4, #0]
 80047de:	bd38      	pop	{r3, r4, r5, pc}
 80047e0:	200002b8 	.word	0x200002b8

080047e4 <memchr>:
 80047e4:	4603      	mov	r3, r0
 80047e6:	b510      	push	{r4, lr}
 80047e8:	b2c9      	uxtb	r1, r1
 80047ea:	4402      	add	r2, r0
 80047ec:	4293      	cmp	r3, r2
 80047ee:	4618      	mov	r0, r3
 80047f0:	d101      	bne.n	80047f6 <memchr+0x12>
 80047f2:	2000      	movs	r0, #0
 80047f4:	e003      	b.n	80047fe <memchr+0x1a>
 80047f6:	7804      	ldrb	r4, [r0, #0]
 80047f8:	3301      	adds	r3, #1
 80047fa:	428c      	cmp	r4, r1
 80047fc:	d1f6      	bne.n	80047ec <memchr+0x8>
 80047fe:	bd10      	pop	{r4, pc}

08004800 <__swhatbuf_r>:
 8004800:	b570      	push	{r4, r5, r6, lr}
 8004802:	460c      	mov	r4, r1
 8004804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004808:	4615      	mov	r5, r2
 800480a:	2900      	cmp	r1, #0
 800480c:	461e      	mov	r6, r3
 800480e:	b096      	sub	sp, #88	@ 0x58
 8004810:	da0c      	bge.n	800482c <__swhatbuf_r+0x2c>
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	2100      	movs	r1, #0
 8004816:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800481a:	bf14      	ite	ne
 800481c:	2340      	movne	r3, #64	@ 0x40
 800481e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004822:	2000      	movs	r0, #0
 8004824:	6031      	str	r1, [r6, #0]
 8004826:	602b      	str	r3, [r5, #0]
 8004828:	b016      	add	sp, #88	@ 0x58
 800482a:	bd70      	pop	{r4, r5, r6, pc}
 800482c:	466a      	mov	r2, sp
 800482e:	f000 f849 	bl	80048c4 <_fstat_r>
 8004832:	2800      	cmp	r0, #0
 8004834:	dbed      	blt.n	8004812 <__swhatbuf_r+0x12>
 8004836:	9901      	ldr	r1, [sp, #4]
 8004838:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800483c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004840:	4259      	negs	r1, r3
 8004842:	4159      	adcs	r1, r3
 8004844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004848:	e7eb      	b.n	8004822 <__swhatbuf_r+0x22>

0800484a <__smakebuf_r>:
 800484a:	898b      	ldrh	r3, [r1, #12]
 800484c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800484e:	079d      	lsls	r5, r3, #30
 8004850:	4606      	mov	r6, r0
 8004852:	460c      	mov	r4, r1
 8004854:	d507      	bpl.n	8004866 <__smakebuf_r+0x1c>
 8004856:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800485a:	6023      	str	r3, [r4, #0]
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	2301      	movs	r3, #1
 8004860:	6163      	str	r3, [r4, #20]
 8004862:	b003      	add	sp, #12
 8004864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004866:	466a      	mov	r2, sp
 8004868:	ab01      	add	r3, sp, #4
 800486a:	f7ff ffc9 	bl	8004800 <__swhatbuf_r>
 800486e:	9f00      	ldr	r7, [sp, #0]
 8004870:	4605      	mov	r5, r0
 8004872:	4639      	mov	r1, r7
 8004874:	4630      	mov	r0, r6
 8004876:	f7ff fb0d 	bl	8003e94 <_malloc_r>
 800487a:	b948      	cbnz	r0, 8004890 <__smakebuf_r+0x46>
 800487c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004880:	059a      	lsls	r2, r3, #22
 8004882:	d4ee      	bmi.n	8004862 <__smakebuf_r+0x18>
 8004884:	f023 0303 	bic.w	r3, r3, #3
 8004888:	f043 0302 	orr.w	r3, r3, #2
 800488c:	81a3      	strh	r3, [r4, #12]
 800488e:	e7e2      	b.n	8004856 <__smakebuf_r+0xc>
 8004890:	89a3      	ldrh	r3, [r4, #12]
 8004892:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004896:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800489a:	81a3      	strh	r3, [r4, #12]
 800489c:	9b01      	ldr	r3, [sp, #4]
 800489e:	6020      	str	r0, [r4, #0]
 80048a0:	b15b      	cbz	r3, 80048ba <__smakebuf_r+0x70>
 80048a2:	4630      	mov	r0, r6
 80048a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048a8:	f000 f81e 	bl	80048e8 <_isatty_r>
 80048ac:	b128      	cbz	r0, 80048ba <__smakebuf_r+0x70>
 80048ae:	89a3      	ldrh	r3, [r4, #12]
 80048b0:	f023 0303 	bic.w	r3, r3, #3
 80048b4:	f043 0301 	orr.w	r3, r3, #1
 80048b8:	81a3      	strh	r3, [r4, #12]
 80048ba:	89a3      	ldrh	r3, [r4, #12]
 80048bc:	431d      	orrs	r5, r3
 80048be:	81a5      	strh	r5, [r4, #12]
 80048c0:	e7cf      	b.n	8004862 <__smakebuf_r+0x18>
	...

080048c4 <_fstat_r>:
 80048c4:	b538      	push	{r3, r4, r5, lr}
 80048c6:	2300      	movs	r3, #0
 80048c8:	4d06      	ldr	r5, [pc, #24]	@ (80048e4 <_fstat_r+0x20>)
 80048ca:	4604      	mov	r4, r0
 80048cc:	4608      	mov	r0, r1
 80048ce:	4611      	mov	r1, r2
 80048d0:	602b      	str	r3, [r5, #0]
 80048d2:	f7fc ff37 	bl	8001744 <_fstat>
 80048d6:	1c43      	adds	r3, r0, #1
 80048d8:	d102      	bne.n	80048e0 <_fstat_r+0x1c>
 80048da:	682b      	ldr	r3, [r5, #0]
 80048dc:	b103      	cbz	r3, 80048e0 <_fstat_r+0x1c>
 80048de:	6023      	str	r3, [r4, #0]
 80048e0:	bd38      	pop	{r3, r4, r5, pc}
 80048e2:	bf00      	nop
 80048e4:	200002b8 	.word	0x200002b8

080048e8 <_isatty_r>:
 80048e8:	b538      	push	{r3, r4, r5, lr}
 80048ea:	2300      	movs	r3, #0
 80048ec:	4d05      	ldr	r5, [pc, #20]	@ (8004904 <_isatty_r+0x1c>)
 80048ee:	4604      	mov	r4, r0
 80048f0:	4608      	mov	r0, r1
 80048f2:	602b      	str	r3, [r5, #0]
 80048f4:	f7fc ff35 	bl	8001762 <_isatty>
 80048f8:	1c43      	adds	r3, r0, #1
 80048fa:	d102      	bne.n	8004902 <_isatty_r+0x1a>
 80048fc:	682b      	ldr	r3, [r5, #0]
 80048fe:	b103      	cbz	r3, 8004902 <_isatty_r+0x1a>
 8004900:	6023      	str	r3, [r4, #0]
 8004902:	bd38      	pop	{r3, r4, r5, pc}
 8004904:	200002b8 	.word	0x200002b8

08004908 <_init>:
 8004908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800490a:	bf00      	nop
 800490c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800490e:	bc08      	pop	{r3}
 8004910:	469e      	mov	lr, r3
 8004912:	4770      	bx	lr

08004914 <_fini>:
 8004914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004916:	bf00      	nop
 8004918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800491a:	bc08      	pop	{r3}
 800491c:	469e      	mov	lr, r3
 800491e:	4770      	bx	lr
