Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 12:12:02 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_all_timing_summary_routed.rpt -pb top_all_timing_summary_routed.pb -rpx top_all_timing_summary_routed.rpx -warn_on_violation
| Design       : top_all
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_TOP_SENSOR/U_btn_db/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.184        0.000                      0                  379        0.096        0.000                      0                  379        3.750        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.184        0.000                      0                  379        0.096        0.000                      0                  379        3.750        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.248ns (38.622%)  route 3.572ns (61.378%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.618     5.139    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/Q
                         net (fo=10, routed)          0.559     6.154    U_TOP_SENSOR/U_senor_cu/data_reg[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     6.784 f  U_TOP_SENSOR/U_senor_cu/next1_carry/O[1]
                         net (fo=2, routed)           0.828     7.612    U_TOP_SENSOR/U_senor_cu/next1_carry_n_6
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.334     7.946 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.408     8.354    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_10_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.332     8.686 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.446     9.133    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_8_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.257 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.434     9.691    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.815 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.312    10.126    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_3_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I0_O)        0.124    10.250 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.585    10.836    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.960 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.960    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X60Y24         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.501    14.842    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.077    15.144    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.274ns (38.895%)  route 3.572ns (61.105%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.618     5.139    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_TOP_SENSOR/U_senor_cu/data_reg_reg[0]/Q
                         net (fo=10, routed)          0.559     6.154    U_TOP_SENSOR/U_senor_cu/data_reg[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     6.784 f  U_TOP_SENSOR/U_senor_cu/next1_carry/O[1]
                         net (fo=2, routed)           0.828     7.612    U_TOP_SENSOR/U_senor_cu/next1_carry_n_6
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.334     7.946 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.408     8.354    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_10_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.332     8.686 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.446     9.133    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_8_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.257 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.434     9.691    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_5_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.815 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.312    10.126    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_3_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I0_O)        0.124    10.250 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.585    10.836    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.986 r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    10.986    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X60Y24         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.501    14.842    U_TOP_SENSOR/U_senor_cu/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.118    15.185    U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.680ns (38.149%)  route 2.724ns (61.851%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.554     5.075    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/Q
                         net (fo=9, routed)           0.706     6.200    U_TOP_UART/U_uart_rx/tick_count_reg_n_0_[1]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.325     6.525 f  U_TOP_UART/U_uart_rx/data[7]_i_4/O
                         net (fo=2, routed)           0.469     6.994    U_TOP_UART/U_uart_rx/data[7]_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.322 r  U_TOP_UART/U_uart_rx/data[7]_i_2/O
                         net (fo=11, routed)          0.636     7.958    U_TOP_UART/U_uart_rx/data_count_next
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.153     8.111 r  U_TOP_UART/U_uart_rx/data[7]_i_1/O
                         net (fo=2, routed)           0.472     8.582    U_TOP_UART/U_uart_rx/data_next[7]
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.331     8.913 r  U_TOP_UART/U_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.442     9.355    U_TOP_UART/U_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.479 r  U_TOP_UART/U_uart_rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.479    U_TOP_UART/U_uart_rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y23         FDCE                                         r  U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.438    14.779    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Setup_fdce_C_D)        0.081    15.085    U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.680ns (38.245%)  route 2.713ns (61.755%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.554     5.075    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/Q
                         net (fo=9, routed)           0.706     6.200    U_TOP_UART/U_uart_rx/tick_count_reg_n_0_[1]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.325     6.525 f  U_TOP_UART/U_uart_rx/data[7]_i_4/O
                         net (fo=2, routed)           0.469     6.994    U_TOP_UART/U_uart_rx/data[7]_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.322 r  U_TOP_UART/U_uart_rx/data[7]_i_2/O
                         net (fo=11, routed)          0.636     7.958    U_TOP_UART/U_uart_rx/data_count_next
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.153     8.111 r  U_TOP_UART/U_uart_rx/data[7]_i_1/O
                         net (fo=2, routed)           0.472     8.582    U_TOP_UART/U_uart_rx/data_next[7]
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.331     8.913 r  U_TOP_UART/U_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.431     9.344    U_TOP_UART/U_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.468 r  U_TOP_UART/U_uart_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.468    U_TOP_UART/U_uart_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y23         FDCE                                         r  U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.438    14.779    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Setup_fdce_C_D)        0.077    15.081    U_TOP_UART/U_uart_rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_rx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.222ns (34.809%)  route 2.289ns (65.191%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.554     5.075    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/Q
                         net (fo=9, routed)           0.706     6.200    U_TOP_UART/U_uart_rx/tick_count_reg_n_0_[1]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.325     6.525 f  U_TOP_UART/U_uart_rx/data[7]_i_4/O
                         net (fo=2, routed)           0.469     6.994    U_TOP_UART/U_uart_rx/data[7]_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.322 r  U_TOP_UART/U_uart_rx/data[7]_i_2/O
                         net (fo=11, routed)          0.636     7.958    U_TOP_UART/U_uart_rx/data_count_next
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.150     8.108 r  U_TOP_UART/U_uart_rx/data[1]_i_1/O
                         net (fo=1, routed)           0.478     8.586    U_TOP_UART/U_uart_rx/data_next[1]
    SLICE_X57Y21         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.441    14.782    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDCE (Setup_fdce_C_CE)      -0.429    14.578    U_TOP_UART/U_uart_rx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_rx/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.225ns (34.792%)  route 2.296ns (65.208%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.554     5.075    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/Q
                         net (fo=9, routed)           0.706     6.200    U_TOP_UART/U_uart_rx/tick_count_reg_n_0_[1]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.325     6.525 f  U_TOP_UART/U_uart_rx/data[7]_i_4/O
                         net (fo=2, routed)           0.469     6.994    U_TOP_UART/U_uart_rx/data[7]_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.322 r  U_TOP_UART/U_uart_rx/data[7]_i_2/O
                         net (fo=11, routed)          0.636     7.958    U_TOP_UART/U_uart_rx/data_count_next
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.153     8.111 r  U_TOP_UART/U_uart_rx/data[7]_i_1/O
                         net (fo=2, routed)           0.485     8.596    U_TOP_UART/U_uart_rx/data_next[7]
    SLICE_X57Y23         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.438    14.779    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_CE)      -0.412    14.592    U_TOP_UART/U_uart_rx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_rx/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.222ns (34.709%)  route 2.299ns (65.291%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.554     5.075    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/Q
                         net (fo=9, routed)           0.706     6.200    U_TOP_UART/U_uart_rx/tick_count_reg_n_0_[1]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.325     6.525 f  U_TOP_UART/U_uart_rx/data[7]_i_4/O
                         net (fo=2, routed)           0.469     6.994    U_TOP_UART/U_uart_rx/data[7]_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.322 r  U_TOP_UART/U_uart_rx/data[7]_i_2/O
                         net (fo=11, routed)          0.646     7.968    U_TOP_UART/U_uart_rx/data_count_next
    SLICE_X55Y23         LUT4 (Prop_lut4_I3_O)        0.150     8.118 r  U_TOP_UART/U_uart_rx/data[5]_i_1/O
                         net (fo=1, routed)           0.478     8.596    U_TOP_UART/U_uart_rx/data_next[5]
    SLICE_X55Y24         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.435    14.776    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y24         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[5]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y24         FDCE (Setup_fdce_C_CE)      -0.407    14.608    U_TOP_UART/U_uart_rx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_tx/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.897ns (25.082%)  route 2.679ns (74.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.551     5.072    U_TOP_UART/U_uart_tx/clk_IBUF_BUFG
    SLICE_X50Y24         FDCE                                         r  U_TOP_UART/U_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 f  U_TOP_UART/U_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          1.231     6.781    U_TOP_UART/U_uart_tx/state[1]
    SLICE_X50Y24         LUT2 (Prop_lut2_I1_O)        0.295     7.076 f  U_TOP_UART/U_uart_tx/data_count[3]_i_3/O
                         net (fo=2, routed)           0.880     7.956    U_TOP_UART/U_uart_tx/data_count[3]_i_3_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  U_TOP_UART/U_uart_tx/tx_i_1/O
                         net (fo=1, routed)           0.568     8.648    U_TOP_UART/U_uart_tx/tx_next
    SLICE_X51Y25         FDPE                                         r  U_TOP_UART/U_uart_tx/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.435    14.776    U_TOP_UART/U_uart_tx/clk_IBUF_BUFG
    SLICE_X51Y25         FDPE                                         r  U_TOP_UART/U_uart_tx/tx_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDPE (Setup_fdpe_C_CE)      -0.205    14.796    U_TOP_UART/U_uart_tx/tx_reg
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_tx/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_tx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.384ns (37.001%)  route 2.356ns (62.999%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.553     5.074    U_TOP_UART/U_uart_tx/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  U_TOP_UART/U_uart_tx/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.478     5.552 f  U_TOP_UART/U_uart_tx/data_count_reg[0]/Q
                         net (fo=8, routed)           0.845     6.397    U_TOP_UART/U_uart_tx/data_count_reg_n_0_[0]
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.331     6.728 r  U_TOP_UART/U_uart_tx/data_count[0]_i_1/O
                         net (fo=2, routed)           0.817     7.546    U_TOP_UART/U_uart_tx/data_count[0]_i_1_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I0_O)        0.327     7.873 r  U_TOP_UART/U_uart_tx/tx_i_6/O
                         net (fo=1, routed)           0.154     8.027    U_TOP_UART/U_uart_tx/tx_i_6_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  U_TOP_UART/U_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.540     8.691    U_TOP_UART/U_uart_tx/tx_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.815 r  U_TOP_UART/U_uart_tx/tx_i_2/O
                         net (fo=1, routed)           0.000     8.815    U_TOP_UART/U_uart_tx/tx_i_2_n_0
    SLICE_X51Y25         FDPE                                         r  U_TOP_UART/U_uart_tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.435    14.776    U_TOP_UART/U_uart_tx/clk_IBUF_BUFG
    SLICE_X51Y25         FDPE                                         r  U_TOP_UART/U_uart_tx/tx_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDPE (Setup_fdpe_C_D)        0.029    15.030    U_TOP_UART/U_uart_tx/tx_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/U_uart_rx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.196ns (33.912%)  route 2.331ns (66.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.554     5.075    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_TOP_UART/U_uart_rx/tick_count_reg[1]/Q
                         net (fo=9, routed)           0.706     6.200    U_TOP_UART/U_uart_rx/tick_count_reg_n_0_[1]
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.325     6.525 f  U_TOP_UART/U_uart_rx/data[7]_i_4/O
                         net (fo=2, routed)           0.469     6.994    U_TOP_UART/U_uart_rx/data[7]_i_4_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.322 r  U_TOP_UART/U_uart_rx/data[7]_i_2/O
                         net (fo=11, routed)          0.636     7.958    U_TOP_UART/U_uart_rx/data_count_next
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  U_TOP_UART/U_uart_rx/data[0]_i_1/O
                         net (fo=1, routed)           0.520     8.602    U_TOP_UART/U_uart_rx/data_next[0]
    SLICE_X56Y21         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.441    14.782    U_TOP_UART/U_uart_rx/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  U_TOP_UART/U_uart_rx/data_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.838    U_TOP_UART/U_uart_rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMS32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMS32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.150%)  route 0.229ns (61.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.229     1.806    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/ADDRD3
    SLICE_X52Y24         RAMS32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X52Y24         RAMS32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X52Y24         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.710    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.218     1.795    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/ADDRD3
    SLICE_X52Y25         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y25         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.689    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.553     1.436    U_TOP_UART/FIFO_TX/ufifo_cu/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_TOP_UART/FIFO_TX/ufifo_cu/w_ptr_reg[3]/Q
                         net (fo=18, routed)          0.218     1.795    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/ADDRD3
    SLICE_X52Y25         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.821     1.948    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y25         RAMD32                                       r  U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.689    U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y18   U_TOP_SENSOR/U_btn_db/counter_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y18   U_TOP_SENSOR/U_btn_db/counter_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y19   U_TOP_SENSOR/U_btn_db/counter_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y23   U_TOP_SENSOR/U_btn_db/edge_detect_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y21   U_TOP_SENSOR/U_btn_db/r_1khz_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X54Y31   U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_clk_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y31   U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y31   U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X55Y31   U_TOP_SENSOR/U_fnd_contrl/U_clock_div/r_counter_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y25   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y25   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y24   U_TOP_UART/FIFO_RX/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y24   U_TOP_UART/FIFO_TX/uregister/ram_reg_0_15_0_5/RAMA/CLK



