# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Modulos/BCDtoSSeg.v" \
"../../../../../Modulos/alu.v" \
"../../../../../Modulos/detector.v" \
"../../../../../Modulos/display.v" \
"../../../../../Modulos/divisor.v" \
"../../../../../Modulos/sh_l.v" \
"../../../../../Modulos/sh_r.v" \
"../../../../../Modulos/zero.v" \
"../../../../../TestBench/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
