Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 21 14:12:22 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_01_timing_summary_routed.rpt -pb TOP_01_timing_summary_routed.pb -rpx TOP_01_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_01
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.295        0.000                      0                   38        0.174        0.000                      0                   38        3.750        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.295        0.000                      0                   38        0.174        0.000                      0                   38        3.750        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.883ns (51.208%)  route 1.794ns (48.792%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.933     6.712    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.833 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[3]
                         net (fo=1, routed)           0.861     8.694    DISP7SEG8ON/PRESCALER_1kHz/data0[16]
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.306     9.000 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_1/O
                         net (fo=1, routed)           0.000     9.000    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[16]
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.031    15.295    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.787ns (53.111%)  route 1.578ns (46.889%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.933     6.712    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/O[1]
                         net (fo=1, routed)           0.644     8.384    DISP7SEG8ON/PRESCALER_1kHz/data0[10]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.303     8.687 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[10]_i_1/O
                         net (fo=1, routed)           0.000     8.687    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[10]
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.032    15.295    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.766ns (22.818%)  route 2.591ns (77.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[5]/Q
                         net (fo=2, routed)           1.135     6.977    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[5]
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.101 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_5/O
                         net (fo=18, routed)          1.456     8.557    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_5_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.681 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     8.681    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[2]
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[2]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDCE (Setup_fdce_C_D)        0.031    15.293    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.577ns (46.954%)  route 1.782ns (53.046%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.933     6.712    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.531 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/O[2]
                         net (fo=1, routed)           0.848     8.379    DISP7SEG8ON/PRESCALER_1kHz/data0[7]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.302     8.681 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     8.681    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[7]
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.940ns (28.073%)  route 2.408ns (71.927%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/Q
                         net (fo=3, routed)           0.857     6.636    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[10]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.152     6.788 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_2/O
                         net (fo=17, routed)          1.552     8.340    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.332     8.672 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     8.672    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[9]
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[9]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.032    15.296    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.940ns (28.115%)  route 2.403ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.721     5.324    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[10]/Q
                         net (fo=3, routed)           0.857     6.636    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[10]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.152     6.788 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_2/O
                         net (fo=17, routed)          1.547     8.335    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.332     8.667 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     8.667    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[13]
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Setup_fdce_C_D)        0.031    15.295    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.952ns (28.843%)  route 2.349ns (71.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.722     5.325    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.808     6.589    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[13]
    SLICE_X5Y90          LUT4 (Prop_lut4_I1_O)        0.124     6.713 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_3/O
                         net (fo=18, routed)          0.609     7.322    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[16]_i_3_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.446 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.309     7.755    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_3_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_2/O
                         net (fo=1, routed)           0.622     8.501    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_2_n_0
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     8.625    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[0]
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y87          FDCE (Setup_fdce_C_D)        0.029    15.291    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 DATA_PATH/DATA_BUS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/FZ_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.952ns (29.316%)  route 2.295ns (70.684%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  DATA_PATH/DATA_BUS_reg[0]/Q
                         net (fo=5, routed)           1.018     6.800    DATA_PATH/DATA3[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.124     6.924 f  DATA_PATH/RAM_reg_0_15_1_1_i_2/O
                         net (fo=2, routed)           0.173     7.097    DATA_PATH/RAM_reg_0_15_1_1_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.221 r  DATA_PATH/RAM_reg_0_15_2_2_i_2/O
                         net (fo=3, routed)           0.302     7.523    DATA_PATH/RAM_reg_0_15_2_2_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.647 f  DATA_PATH/RAM_reg_0_15_2_2_i_1/O
                         net (fo=3, routed)           0.802     8.449    DATA_PATH/RAM_reg_0_15_2_2_i_1_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.124     8.573 r  DATA_PATH/FZ_i_1/O
                         net (fo=1, routed)           0.000     8.573    DATA_PATH/FZ
    SLICE_X1Y89          FDCE                                         r  DATA_PATH/FZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  DATA_PATH/FZ_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.029    15.294    DATA_PATH/FZ_reg
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.901ns (58.570%)  route 1.345ns (41.430%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.933     6.712    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.265    DISP7SEG8ON/PRESCALER_1kHz/data0[14]
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.303     8.568 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     8.568    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[14]
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.029    15.293    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 DATA_PATH/DATA_BUS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/DATA_BUS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.854ns (25.778%)  route 2.459ns (74.222%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  DATA_PATH/DATA_BUS_reg[2]/Q
                         net (fo=8, routed)           1.047     6.829    DATA_PATH/DATA_BUS[1]
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     6.953 r  DATA_PATH/CATHODE_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.795     7.748    DATA_PATH/CATHODE_o_OBUF[6]_inst_i_10_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  DATA_PATH/CATHODE_o_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.617     8.489    DATA_PATH/RAM_reg_0_15_3_3_i_1_n_0
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.150     8.639 r  DATA_PATH/DATA_BUS[3]_i_1/O
                         net (fo=1, routed)           0.000     8.639    DATA_PATH/DATA_BUS[3]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[3]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.075    15.365    DATA_PATH/DATA_BUS_reg[3]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.121     1.782    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[1]
    SLICE_X6Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120     1.652    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DATA_PATH/DATA_BUS_reg[0]/Q
                         net (fo=5, routed)           0.121     1.783    DATA_PATH/DATA3[0]
    SLICE_X3Y90          FDCE                                         r  DATA_PATH/reg_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.070     1.608    DATA_PATH/reg_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.125     1.786    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[4]
    SLICE_X6Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.121     1.653    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DATA_PATH/DATA_BUS_reg[0]/Q
                         net (fo=5, routed)           0.121     1.783    DATA_PATH/DATA3[0]
    SLICE_X2Y90          FDCE                                         r  DATA_PATH/reg_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DATA_PATH/reg_B_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.059     1.597    DATA_PATH/reg_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.733%)  route 0.184ns (49.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP7SEG8ON/COUNTER/counter_reg[0]/Q
                         net (fo=20, routed)          0.184     1.844    DISP7SEG8ON/COUNTER/counter_reg[0]_0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.048     1.892 r  DISP7SEG8ON/COUNTER/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    DISP7SEG8ON/COUNTER/counter[2]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[2]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.107     1.643    DISP7SEG8ON/COUNTER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.457%)  route 0.148ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  DATA_PATH/DATA_BUS_reg[1]/Q
                         net (fo=5, routed)           0.148     1.797    DATA_PATH/DATA_BUS[0]
    SLICE_X2Y90          FDCE                                         r  DATA_PATH/reg_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DATA_PATH/reg_B_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)        -0.002     1.536    DATA_PATH/reg_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.333%)  route 0.184ns (49.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP7SEG8ON/COUNTER/counter_reg[0]/Q
                         net (fo=20, routed)          0.184     1.844    DISP7SEG8ON/COUNTER/counter_reg[0]_0
    SLICE_X5Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  DISP7SEG8ON/COUNTER/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    DISP7SEG8ON/COUNTER/counter[1]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     1.627    DISP7SEG8ON/COUNTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.238%)  route 0.190ns (59.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  DATA_PATH/DATA_BUS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  DATA_PATH/DATA_BUS_reg[1]/Q
                         net (fo=5, routed)           0.190     1.839    DATA_PATH/DATA_BUS[0]
    SLICE_X1Y90          FDCE                                         r  DATA_PATH/reg_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  DATA_PATH/reg_A_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.016     1.554    DATA_PATH/reg_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.190     1.851    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.896 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[0]
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDCE (Hold_fdce_C_D)         0.091     1.610    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/COUNTER/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP7SEG8ON/COUNTER/counter_reg[0]/Q
                         net (fo=20, routed)          0.193     1.853    DISP7SEG8ON/COUNTER/counter_reg[0]_0
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  DISP7SEG8ON/COUNTER/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    DISP7SEG8ON/COUNTER/counter[0]_i_1_n_0
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    DISP7SEG8ON/COUNTER/CLK_i_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  DISP7SEG8ON/COUNTER/counter_reg[0]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.091     1.610    DISP7SEG8ON/COUNTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y89     DATA_PATH/FZ_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y90     DATA_PATH/reg_A_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y90     DATA_PATH/reg_A_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATA_PATH/reg_A_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     DATA_PATH/reg_A_reg[3]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[1]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y89     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y89     DATA_PATH/DATA_BUS_reg[0]/C



