#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000000001059f00 .scope module, "tb_iq" "tb_iq" 2 6;
 .timescale -9 -12;
P_0000000001007120 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
P_0000000001007158 .param/l "PointerStorage" 0 2 11, +C4<00000000000000000000000000000011>;
P_0000000001007190 .param/l "QueueStorage" 0 2 10, +C4<00000000000000000000000000001111>;
v0000000001053370_0 .var "clk", 0 0;
v0000000001053050_0 .var "instr_from_fetcher", 31 0;
v00000000010532d0_0 .net "instr_to_decoder", 31 0, L_00000000010683d0;  1 drivers
v00000000010528d0_0 .net "is_empty_to_decoder", 0 0, L_0000000001067e90;  1 drivers
v0000000001052bf0_0 .var "is_exception_from_rob", 0 0;
v0000000001052d30_0 .var "is_hit_from_fetcher", 0 0;
v00000000010bd4e0_0 .var "is_stall_from_rob", 0 0;
v00000000010be660_0 .var "is_stall_from_rs", 0 0;
v00000000010bdb20_0 .var "is_stall_from_slb", 0 0;
v00000000010bd6c0_0 .var "pc_from_rob", 31 0;
v00000000010bed40_0 .net "pc_to_decoder", 31 0, L_0000000001067bf0;  1 drivers
v00000000010bd580_0 .net "pc_to_fetcher", 31 0, L_0000000001067f70;  1 drivers
v00000000010be020_0 .var "rst_n", 0 0;
S_000000000105a090 .scope module, "u_iq" "iq" 2 46, 2 73 0, S_0000000001059f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "is_stall_from_rob";
    .port_info 3 /INPUT 1 "is_exception_from_rob";
    .port_info 4 /INPUT 1 "is_hit_from_fetcher";
    .port_info 5 /INPUT 1 "is_stall_from_rs";
    .port_info 6 /INPUT 1 "is_stall_from_slb";
    .port_info 7 /INPUT 32 "instr_from_fetcher";
    .port_info 8 /OUTPUT 1 "is_empty_to_decoder";
    .port_info 9 /OUTPUT 32 "instr_to_decoder";
    .port_info 10 /OUTPUT 32 "pc_to_decoder";
    .port_info 11 /INPUT 32 "pc_from_rob";
    .port_info 12 /OUTPUT 32 "pc_to_fetcher";
P_0000000001007440 .param/l "PointerStorage" 0 2 77, +C4<00000000000000000000000000000011>;
P_0000000001007478 .param/l "QueueStorage" 0 2 76, +C4<00000000000000000000000000001111>;
L_0000000001067e90 .functor BUFZ 1, v0000000001053410_0, C4<0>, C4<0>, C4<0>;
L_0000000001067f70 .functor BUFZ 32, v0000000001052c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001067bf0 .functor BUFZ 32, v0000000001053730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010683d0 .functor BUFZ 32, v000000000105a220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010072c0_0 .net "clk", 0 0, v0000000001053370_0;  1 drivers
v0000000001006f20_0 .var "head_pointer", 3 0;
v000000000100bed0_0 .var/i "i", 31 0;
v000000000105a220_0 .var "instr_dc", 31 0;
v000000000105a2c0_0 .net "instr_from_fetcher", 31 0, v0000000001053050_0;  1 drivers
v00000000010535f0 .array "instr_queue", 0 15, 31 0;
v0000000001052dd0_0 .net "instr_to_decoder", 31 0, L_00000000010683d0;  alias, 1 drivers
v0000000001053410_0 .var "is_empty", 0 0;
v00000000010530f0_0 .net "is_empty_to_decoder", 0 0, L_0000000001067e90;  alias, 1 drivers
v0000000001052b50_0 .net "is_exception_from_rob", 0 0, v0000000001052bf0_0;  1 drivers
v0000000001052a10_0 .net "is_hit_from_fetcher", 0 0, v0000000001052d30_0;  1 drivers
v0000000001053690_0 .net "is_stall_from_rob", 0 0, v00000000010bd4e0_0;  1 drivers
v0000000001053230_0 .net "is_stall_from_rs", 0 0, v00000000010be660_0;  1 drivers
v0000000001052e70_0 .net "is_stall_from_slb", 0 0, v00000000010bdb20_0;  1 drivers
v0000000001053730_0 .var "pc_dc", 31 0;
v0000000001052c90_0 .var "pc_fc", 31 0;
v0000000001053550_0 .net "pc_from_rob", 31 0, v00000000010bd6c0_0;  1 drivers
v0000000001052970 .array "pc_queue", 0 15, 31 0;
v0000000001052fb0_0 .net "pc_to_decoder", 31 0, L_0000000001067bf0;  alias, 1 drivers
v0000000001053190_0 .net "pc_to_fetcher", 31 0, L_0000000001067f70;  alias, 1 drivers
v00000000010537d0_0 .net "rst", 0 0, v00000000010be020_0;  1 drivers
v0000000001052f10_0 .var "tail_pointer", 3 0;
v0000000001052ab0_0 .var "wave_clk_sign", 0 0;
v00000000010534b0_0 .var "wave_rst_sign", 0 0;
E_0000000001048b00 .event posedge, v00000000010072c0_0;
E_0000000001047fc0 .event negedge, v00000000010072c0_0;
E_0000000001048d40 .event posedge, v00000000010537d0_0;
    .scope S_000000000105a090;
T_0 ;
    %wait E_0000000001048d40;
    %vpi_call 2 108 "$display", "rst" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010534b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001053730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001052c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000105a220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001006f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001052f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000100bed0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000000000100bed0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000100bed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010535f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000100bed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001052970, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000100bed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000100bed0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001053410_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000105a090;
T_1 ;
    %wait E_0000000001047fc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052ab0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000105a090;
T_2 ;
    %wait E_0000000001048b00;
    %vpi_call 2 126 "$display", "clk" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001052ab0_0, 0;
    %load/vec4 v0000000001052b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001006f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001052f10_0, 0;
    %load/vec4 v0000000001053550_0;
    %assign/vec4 v0000000001052c90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001006f20_0;
    %pad/u 32;
    %load/vec4 v0000000001052f10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000001052a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000105a2c0_0;
    %load/vec4 v0000000001052f10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010535f0, 0, 4;
    %load/vec4 v0000000001052c90_0;
    %load/vec4 v0000000001052f10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001052970, 0, 4;
    %load/vec4 v0000000001052f10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000001052f10_0, 0;
    %load/vec4 v0000000001052c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000000001052c90_0, 0;
T_2.2 ;
    %load/vec4 v0000000001053690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001053230_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001052e70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000001006f20_0;
    %load/vec4 v0000000001052f10_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001053410_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000000001006f20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000010535f0, 4;
    %assign/vec4 v000000000105a220_0, 0;
    %load/vec4 v0000000001006f20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000001052970, 4;
    %assign/vec4 v0000000001053730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001053410_0, 0;
    %load/vec4 v0000000001006f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000001006f20_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001053410_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001059f00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010be020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001053370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001052bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001052d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010be660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bdb20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001053050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bd6c0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000000001059f00;
T_4 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010be020_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000000001053370_0;
    %inv;
    %store/vec4 v0000000001053370_0, 0, 1;
    %load/vec4 v0000000001052d30_0;
    %inv;
    %store/vec4 v0000000001052d30_0, 0, 1;
    %load/vec4 v0000000001053050_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000001053050_0, 0, 32;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000000001059f00;
T_5 ;
    %vpi_call 2 65 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001059f00 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tiq.v";
