INFO-FLOW: Workspace /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1 opened at Wed May 03 22:19:57 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.63 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.75 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute     config_rtl -register_reset_num=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.77 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HLS_project_apply_watermark/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_project_apply_watermark/solution1/directives.tcl
Execute     set_directive_top -name apply_watermark apply_watermark 
INFO: [HLS 200-1510] Running: set_directive_top -name apply_watermark apply_watermark 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'Vitis_Accel_Examples/common/includes/bitmap/bitmap.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Vitis_Accel_Examples/common/includes/bitmap/bitmap.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang Vitis_Accel_Examples/common/includes/bitmap/bitmap.cpp -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.cpp.clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.cpp.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top apply_watermark -name=apply_watermark 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.36 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.38 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.18 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.cpp.clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.cpp.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top apply_watermark -name=apply_watermark 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.36 sec.
Command       clang_tidy done; 0.36 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.18 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.26 sec.
WARNING: [HLS 207-5292] unused parameter 'height' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:73:87)
WARNING: [HLS 207-5292] unused parameter 'height' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:103:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.67 seconds. CPU system time: 1.03 seconds. Elapsed time: 3.74 seconds; current allocated memory: 776.184 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.g.bc" "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/bitmap.g.bc /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.g.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.54 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.54 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.68 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.68 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=apply_watermark -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=apply_watermark -reflow-float-conversion -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -out /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=apply_watermark 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=apply_watermark -mllvm -hls-db-dir -mllvm /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.52 sec.
INFO: [HLS 214-186] Unrolling loop 'watermark' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:114:10) in function 'compute_watermark' completely with a factor of 16 (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:104:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 31568 and bit width 512 in loop 'image_traverse'(Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78:5)
INFO: [HLS 214-115] Multiple burst writes of length 31568 and bit width 512 in loop 'mem_wr'(Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.a16i32' into '_llvm.fpga.unpack.none.s_struct.TYPEs.i512.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.TYPEs.i512.1' into 'load_input(TYPE*, hls::stream<TYPE, 0>&, int, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, int, int) (.1)' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.TYPEs' into 'compute_watermark(hls::stream<TYPE, 0>&, hls::stream<TYPE, 0>&, hls::stream<unsigned int, 0>&, hls::stream<unsigned int, 0>&, int, int, int) (.1)' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.TYPEs.1' into 'store_result(TYPE*, hls::stream<TYPE, 0>&, int) (.1)' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:141:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.99 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top apply_watermark -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.g.1.bc to /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'store_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'image_traverse' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78) in function 'load_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_1' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'compute_watermark' automatically.
WARNING: [HLS 200-805] An internal stream 'yStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'apply_watermark' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:147:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'apply_watermark' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:147:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_input'
	 'compute_watermark'
	 'store_result'.
Command         transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 776.184 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.184 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.51 sec.
Command     elaborate done; 9.24 sec.
Execute     ap_eval exec zip -j /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'apply_watermark' ...
Execute       ap_set_top_model apply_watermark 
Execute       get_model_list apply_watermark -filter all-wo-channel -topdown 
Execute       preproc_iomode -model apply_watermark 
Execute       preproc_iomode -model store_result 
Execute       preproc_iomode -model store_result_Pipeline_mem_wr 
Execute       preproc_iomode -model compute_watermark 
Execute       preproc_iomode -model saturatedAdd 
Execute       preproc_iomode -model load_input 
Execute       preproc_iomode -model load_input_Pipeline_image_traverse 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list apply_watermark -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_input_Pipeline_image_traverse load_input saturatedAdd compute_watermark store_result_Pipeline_mem_wr store_result apply_watermark
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_input_Pipeline_image_traverse ...
Execute       set_default_model load_input_Pipeline_image_traverse 
Execute       apply_spec_resource_limit load_input_Pipeline_image_traverse 
INFO-FLOW: Configuring Module : load_input ...
Execute       set_default_model load_input 
Execute       apply_spec_resource_limit load_input 
INFO-FLOW: Configuring Module : saturatedAdd ...
Execute       set_default_model saturatedAdd 
Execute       apply_spec_resource_limit saturatedAdd 
INFO-FLOW: Configuring Module : compute_watermark ...
Execute       set_default_model compute_watermark 
Execute       apply_spec_resource_limit compute_watermark 
INFO-FLOW: Configuring Module : store_result_Pipeline_mem_wr ...
Execute       set_default_model store_result_Pipeline_mem_wr 
Execute       apply_spec_resource_limit store_result_Pipeline_mem_wr 
INFO-FLOW: Configuring Module : store_result ...
Execute       set_default_model store_result 
Execute       apply_spec_resource_limit store_result 
INFO-FLOW: Configuring Module : apply_watermark ...
Execute       set_default_model apply_watermark 
Execute       apply_spec_resource_limit apply_watermark 
INFO-FLOW: Model list for preprocess: entry_proc load_input_Pipeline_image_traverse load_input saturatedAdd compute_watermark store_result_Pipeline_mem_wr store_result apply_watermark
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_input_Pipeline_image_traverse ...
Execute       set_default_model load_input_Pipeline_image_traverse 
Execute       cdfg_preprocess -model load_input_Pipeline_image_traverse 
Execute       rtl_gen_preprocess load_input_Pipeline_image_traverse 
INFO-FLOW: Preprocessing Module: load_input ...
Execute       set_default_model load_input 
Execute       cdfg_preprocess -model load_input 
Execute       rtl_gen_preprocess load_input 
INFO-FLOW: Preprocessing Module: saturatedAdd ...
Execute       set_default_model saturatedAdd 
Execute       cdfg_preprocess -model saturatedAdd 
Execute       rtl_gen_preprocess saturatedAdd 
INFO-FLOW: Preprocessing Module: compute_watermark ...
Execute       set_default_model compute_watermark 
Execute       cdfg_preprocess -model compute_watermark 
Execute       rtl_gen_preprocess compute_watermark 
INFO-FLOW: Preprocessing Module: store_result_Pipeline_mem_wr ...
Execute       set_default_model store_result_Pipeline_mem_wr 
Execute       cdfg_preprocess -model store_result_Pipeline_mem_wr 
Execute       rtl_gen_preprocess store_result_Pipeline_mem_wr 
INFO-FLOW: Preprocessing Module: store_result ...
Execute       set_default_model store_result 
Execute       cdfg_preprocess -model store_result 
Execute       rtl_gen_preprocess store_result 
INFO-FLOW: Preprocessing Module: apply_watermark ...
Execute       set_default_model apply_watermark 
Execute       cdfg_preprocess -model apply_watermark 
Execute       rtl_gen_preprocess apply_watermark 
INFO-FLOW: Model list for synthesis: entry_proc load_input_Pipeline_image_traverse load_input saturatedAdd compute_watermark store_result_Pipeline_mem_wr store_result apply_watermark
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_Pipeline_image_traverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input_Pipeline_image_traverse 
Execute       schedule -model load_input_Pipeline_image_traverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_traverse'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'image_traverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_Pipeline_image_traverse.
Execute       set_default_model load_input_Pipeline_image_traverse 
Execute       bind -model load_input_Pipeline_image_traverse 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.bind.adb -f 
INFO-FLOW: Finish binding load_input_Pipeline_image_traverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input 
Execute       schedule -model load_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.sched.adb -f 
INFO-FLOW: Finish scheduling load_input.
Execute       set_default_model load_input 
Execute       bind -model load_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.bind.adb -f 
INFO-FLOW: Finish binding load_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saturatedAdd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model saturatedAdd 
Execute       schedule -model saturatedAdd 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'saturatedAdd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'saturatedAdd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.sched.adb -f 
INFO-FLOW: Finish scheduling saturatedAdd.
Execute       set_default_model saturatedAdd 
Execute       bind -model saturatedAdd 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.bind.adb -f 
INFO-FLOW: Finish binding saturatedAdd.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_watermark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_watermark 
Execute       schedule -model compute_watermark 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_107_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.sched.adb -f 
INFO-FLOW: Finish scheduling compute_watermark.
Execute       set_default_model compute_watermark 
Execute       bind -model compute_watermark 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.bind.adb -f 
INFO-FLOW: Finish binding compute_watermark.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_result_Pipeline_mem_wr 
Execute       schedule -model store_result_Pipeline_mem_wr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.sched.adb -f 
INFO-FLOW: Finish scheduling store_result_Pipeline_mem_wr.
Execute       set_default_model store_result_Pipeline_mem_wr 
Execute       bind -model store_result_Pipeline_mem_wr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.bind.adb -f 
INFO-FLOW: Finish binding store_result_Pipeline_mem_wr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_result 
Execute       schedule -model store_result 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.sched.adb -f 
INFO-FLOW: Finish scheduling store_result.
Execute       set_default_model store_result 
Execute       bind -model store_result 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.bind.adb -f 
INFO-FLOW: Finish binding store_result.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_watermark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply_watermark 
Execute       schedule -model apply_watermark 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.sched.adb -f 
INFO-FLOW: Finish scheduling apply_watermark.
Execute       set_default_model apply_watermark 
Execute       bind -model apply_watermark 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 840.184 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.bind.adb -f 
INFO-FLOW: Finish binding apply_watermark.
Execute       get_model_list apply_watermark -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_input_Pipeline_image_traverse 
Execute       rtl_gen_preprocess load_input 
Execute       rtl_gen_preprocess saturatedAdd 
Execute       rtl_gen_preprocess compute_watermark 
Execute       rtl_gen_preprocess store_result_Pipeline_mem_wr 
Execute       rtl_gen_preprocess store_result 
Execute       rtl_gen_preprocess apply_watermark 
INFO-FLOW: Model list for RTL generation: entry_proc load_input_Pipeline_image_traverse load_input saturatedAdd compute_watermark store_result_Pipeline_mem_wr store_result apply_watermark
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 840.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_Pipeline_image_traverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_input_Pipeline_image_traverse -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_Pipeline_image_traverse' pipeline 'image_traverse' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_image_traverse/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_Pipeline_image_traverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 840.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input_Pipeline_image_traverse -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_load_input_Pipeline_image_traverse 
Execute       gen_rtl load_input_Pipeline_image_traverse -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_load_input_Pipeline_image_traverse 
Execute       syn_report -csynth -model load_input_Pipeline_image_traverse -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/load_input_Pipeline_image_traverse_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_input_Pipeline_image_traverse -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/load_input_Pipeline_image_traverse_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_input_Pipeline_image_traverse -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_input_Pipeline_image_traverse -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.adb 
Execute       db_write -model load_input_Pipeline_image_traverse -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input_Pipeline_image_traverse -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_input -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_load_input 
Execute       gen_rtl load_input -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_load_input 
Execute       syn_report -csynth -model load_input -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/load_input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_input -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/load_input_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_input -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_input -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.adb 
Execute       db_write -model load_input -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_input -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saturatedAdd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model saturatedAdd -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'saturatedAdd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 840.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl saturatedAdd -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_saturatedAdd 
Execute       gen_rtl saturatedAdd -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_saturatedAdd 
Execute       syn_report -csynth -model saturatedAdd -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/saturatedAdd_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model saturatedAdd -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/saturatedAdd_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model saturatedAdd -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model saturatedAdd -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.adb 
Execute       db_write -model saturatedAdd -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info saturatedAdd -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_watermark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_watermark -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_watermark' pipeline 'VITIS_LOOP_107_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_watermark' is 7112 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_watermark'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_watermark -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_compute_watermark 
Execute       gen_rtl compute_watermark -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_compute_watermark 
Execute       syn_report -csynth -model compute_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/compute_watermark_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model compute_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/compute_watermark_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model compute_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -model compute_watermark -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model compute_watermark -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_watermark -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_result_Pipeline_mem_wr -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result_Pipeline_mem_wr' pipeline 'mem_wr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result_Pipeline_mem_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 904.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_result_Pipeline_mem_wr -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_store_result_Pipeline_mem_wr 
Execute       gen_rtl store_result_Pipeline_mem_wr -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_store_result_Pipeline_mem_wr 
Execute       syn_report -csynth -model store_result_Pipeline_mem_wr -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/store_result_Pipeline_mem_wr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model store_result_Pipeline_mem_wr -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/store_result_Pipeline_mem_wr_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_result_Pipeline_mem_wr -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model store_result_Pipeline_mem_wr -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.adb 
Execute       db_write -model store_result_Pipeline_mem_wr -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_result_Pipeline_mem_wr -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_result -top_prefix apply_watermark_ -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 904.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_result -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark_store_result 
Execute       gen_rtl store_result -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark_store_result 
Execute       syn_report -csynth -model store_result -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/store_result_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model store_result -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/store_result_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_result -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model store_result -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.adb 
Execute       db_write -model store_result -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_result -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_watermark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model apply_watermark -top_prefix  -sub_prefix apply_watermark_ -mg_file /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'apply_watermark' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_watermark'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.184 MB.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply_watermark -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/vhdl/apply_watermark 
Execute       gen_rtl apply_watermark -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/verilog/apply_watermark 
Execute       syn_report -csynth -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/apply_watermark_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/apply_watermark_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -model apply_watermark -f -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.adb 
Execute       db_write -model apply_watermark -bindview -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info apply_watermark -p /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark 
Execute       export_constraint_db -f -tool general -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.constraint.tcl 
Execute       syn_report -designview -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.design.xml 
Command       syn_report done; 0.26 sec.
Execute       syn_report -csynthDesign -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model apply_watermark -o /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks apply_watermark 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain apply_watermark 
INFO-FLOW: Model list for RTL component generation: entry_proc load_input_Pipeline_image_traverse load_input saturatedAdd compute_watermark store_result_Pipeline_mem_wr store_result apply_watermark
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_input_Pipeline_image_traverse] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.compgen.tcl 
INFO-FLOW: Found component apply_watermark_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model apply_watermark_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.compgen.tcl 
INFO-FLOW: Handling components in module [saturatedAdd] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.compgen.tcl 
INFO-FLOW: Handling components in module [compute_watermark] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.compgen.tcl 
INFO-FLOW: Found component apply_watermark_compute_watermark_watermark_ROM_AUTO_1R.
INFO-FLOW: Append model apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
INFO-FLOW: Found component apply_watermark_flow_control_loop_pipe.
INFO-FLOW: Append model apply_watermark_flow_control_loop_pipe
INFO-FLOW: Handling components in module [store_result_Pipeline_mem_wr] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.compgen.tcl 
INFO-FLOW: Found component apply_watermark_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model apply_watermark_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_result] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.compgen.tcl 
INFO-FLOW: Handling components in module [apply_watermark] ... 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.tcl 
INFO-FLOW: Found component apply_watermark_fifo_w64_d4_S.
INFO-FLOW: Append model apply_watermark_fifo_w64_d4_S
INFO-FLOW: Found component apply_watermark_fifo_w512_d2_S.
INFO-FLOW: Append model apply_watermark_fifo_w512_d2_S
INFO-FLOW: Found component apply_watermark_fifo_w32_d2_S.
INFO-FLOW: Append model apply_watermark_fifo_w32_d2_S
INFO-FLOW: Found component apply_watermark_fifo_w32_d2_S.
INFO-FLOW: Append model apply_watermark_fifo_w32_d2_S
INFO-FLOW: Found component apply_watermark_fifo_w512_d2_S.
INFO-FLOW: Append model apply_watermark_fifo_w512_d2_S
INFO-FLOW: Found component apply_watermark_start_for_store_result_U0.
INFO-FLOW: Append model apply_watermark_start_for_store_result_U0
INFO-FLOW: Found component apply_watermark_start_for_compute_watermark_U0.
INFO-FLOW: Append model apply_watermark_start_for_compute_watermark_U0
INFO-FLOW: Found component apply_watermark_gmem0_m_axi.
INFO-FLOW: Append model apply_watermark_gmem0_m_axi
INFO-FLOW: Found component apply_watermark_gmem1_m_axi.
INFO-FLOW: Append model apply_watermark_gmem1_m_axi
INFO-FLOW: Found component apply_watermark_control_s_axi.
INFO-FLOW: Append model apply_watermark_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_input_Pipeline_image_traverse
INFO-FLOW: Append model load_input
INFO-FLOW: Append model saturatedAdd
INFO-FLOW: Append model compute_watermark
INFO-FLOW: Append model store_result_Pipeline_mem_wr
INFO-FLOW: Append model store_result
INFO-FLOW: Append model apply_watermark
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: apply_watermark_flow_control_loop_pipe_sequential_init apply_watermark_compute_watermark_watermark_ROM_AUTO_1R apply_watermark_flow_control_loop_pipe apply_watermark_flow_control_loop_pipe_sequential_init apply_watermark_fifo_w64_d4_S apply_watermark_fifo_w512_d2_S apply_watermark_fifo_w32_d2_S apply_watermark_fifo_w32_d2_S apply_watermark_fifo_w512_d2_S apply_watermark_start_for_store_result_U0 apply_watermark_start_for_compute_watermark_U0 apply_watermark_gmem0_m_axi apply_watermark_gmem1_m_axi apply_watermark_control_s_axi entry_proc load_input_Pipeline_image_traverse load_input saturatedAdd compute_watermark store_result_Pipeline_mem_wr store_result apply_watermark
INFO-FLOW: Generating /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model apply_watermark_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
INFO-FLOW: To file: write model apply_watermark_flow_control_loop_pipe
INFO-FLOW: To file: write model apply_watermark_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model apply_watermark_fifo_w64_d4_S
INFO-FLOW: To file: write model apply_watermark_fifo_w512_d2_S
INFO-FLOW: To file: write model apply_watermark_fifo_w32_d2_S
INFO-FLOW: To file: write model apply_watermark_fifo_w32_d2_S
INFO-FLOW: To file: write model apply_watermark_fifo_w512_d2_S
INFO-FLOW: To file: write model apply_watermark_start_for_store_result_U0
INFO-FLOW: To file: write model apply_watermark_start_for_compute_watermark_U0
INFO-FLOW: To file: write model apply_watermark_gmem0_m_axi
INFO-FLOW: To file: write model apply_watermark_gmem1_m_axi
INFO-FLOW: To file: write model apply_watermark_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_input_Pipeline_image_traverse
INFO-FLOW: To file: write model load_input
INFO-FLOW: To file: write model saturatedAdd
INFO-FLOW: To file: write model compute_watermark
INFO-FLOW: To file: write model store_result_Pipeline_mem_wr
INFO-FLOW: To file: write model store_result
INFO-FLOW: To file: write model apply_watermark
INFO-FLOW: Generating /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/vlog' tclDir='/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db' modelList='apply_watermark_flow_control_loop_pipe_sequential_init
apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
apply_watermark_flow_control_loop_pipe
apply_watermark_flow_control_loop_pipe_sequential_init
apply_watermark_fifo_w64_d4_S
apply_watermark_fifo_w512_d2_S
apply_watermark_fifo_w32_d2_S
apply_watermark_fifo_w32_d2_S
apply_watermark_fifo_w512_d2_S
apply_watermark_start_for_store_result_U0
apply_watermark_start_for_compute_watermark_U0
apply_watermark_gmem0_m_axi
apply_watermark_gmem1_m_axi
apply_watermark_control_s_axi
entry_proc
load_input_Pipeline_image_traverse
load_input
saturatedAdd
compute_watermark
store_result_Pipeline_mem_wr
store_result
apply_watermark
' expOnly='0'
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.compgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.compgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.compgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apply_watermark_compute_watermark_watermark_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.4 sec.
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.compgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.compgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(apply_watermark_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'inStream_U(apply_watermark_fifo_w512_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xStream_U(apply_watermark_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'yStream_U(apply_watermark_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'outStream_U(apply_watermark_fifo_w512_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_result_U0_U(apply_watermark_start_for_store_result_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_watermark_U0_U(apply_watermark_start_for_compute_watermark_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.2 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.58 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.74 seconds; current allocated memory: 904.184 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='apply_watermark_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name load_input
INFO-FLOW: No bind nodes found for module_name store_result
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='apply_watermark_flow_control_loop_pipe_sequential_init
apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
apply_watermark_flow_control_loop_pipe
apply_watermark_flow_control_loop_pipe_sequential_init
apply_watermark_fifo_w64_d4_S
apply_watermark_fifo_w512_d2_S
apply_watermark_fifo_w32_d2_S
apply_watermark_fifo_w32_d2_S
apply_watermark_fifo_w512_d2_S
apply_watermark_start_for_store_result_U0
apply_watermark_start_for_compute_watermark_U0
apply_watermark_gmem0_m_axi
apply_watermark_gmem1_m_axi
apply_watermark_control_s_axi
entry_proc
load_input_Pipeline_image_traverse
load_input
saturatedAdd
compute_watermark
store_result_Pipeline_mem_wr
store_result
apply_watermark
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.constraint.tcl 
Execute       sc_get_clocks apply_watermark 
Execute       source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE apply_watermark LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE apply_watermark LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE apply_watermark LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST apply_watermark MODULE2INSTS {apply_watermark apply_watermark entry_proc entry_proc_U0 load_input load_input_U0 load_input_Pipeline_image_traverse grp_load_input_Pipeline_image_traverse_fu_59 compute_watermark compute_watermark_U0 saturatedAdd {tmp_data_1_saturatedAdd_fu_348 tmp_data_2_saturatedAdd_fu_355 tmp_16_i_saturatedAdd_fu_362 tmp_17_i_saturatedAdd_fu_369 tmp_18_i_saturatedAdd_fu_376 tmp_19_i_saturatedAdd_fu_383 tmp_20_i_saturatedAdd_fu_390 tmp_21_i_saturatedAdd_fu_397 tmp_22_i_saturatedAdd_fu_404 tmp_23_i_saturatedAdd_fu_411 tmp_24_i_saturatedAdd_fu_418 tmp_25_i_saturatedAdd_fu_425 tmp_26_i_saturatedAdd_fu_432 tmp_27_i_saturatedAdd_fu_439 tmp_28_i_saturatedAdd_fu_446 tmp_29_i_saturatedAdd_fu_453} store_result store_result_U0 store_result_Pipeline_mem_wr grp_store_result_Pipeline_mem_wr_fu_66} INST2MODULE {apply_watermark apply_watermark entry_proc_U0 entry_proc load_input_U0 load_input grp_load_input_Pipeline_image_traverse_fu_59 load_input_Pipeline_image_traverse compute_watermark_U0 compute_watermark tmp_data_1_saturatedAdd_fu_348 saturatedAdd tmp_data_2_saturatedAdd_fu_355 saturatedAdd tmp_16_i_saturatedAdd_fu_362 saturatedAdd tmp_17_i_saturatedAdd_fu_369 saturatedAdd tmp_18_i_saturatedAdd_fu_376 saturatedAdd tmp_19_i_saturatedAdd_fu_383 saturatedAdd tmp_20_i_saturatedAdd_fu_390 saturatedAdd tmp_21_i_saturatedAdd_fu_397 saturatedAdd tmp_22_i_saturatedAdd_fu_404 saturatedAdd tmp_23_i_saturatedAdd_fu_411 saturatedAdd tmp_24_i_saturatedAdd_fu_418 saturatedAdd tmp_25_i_saturatedAdd_fu_425 saturatedAdd tmp_26_i_saturatedAdd_fu_432 saturatedAdd tmp_27_i_saturatedAdd_fu_439 saturatedAdd tmp_28_i_saturatedAdd_fu_446 saturatedAdd tmp_29_i_saturatedAdd_fu_453 saturatedAdd store_result_U0 store_result grp_store_result_Pipeline_mem_wr_fu_66 store_result_Pipeline_mem_wr} INSTDATA {apply_watermark {DEPTH 1 CHILDREN {entry_proc_U0 load_input_U0 compute_watermark_U0 store_result_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} load_input_U0 {DEPTH 2 CHILDREN grp_load_input_Pipeline_image_traverse_fu_59} grp_load_input_Pipeline_image_traverse_fu_59 {DEPTH 3 CHILDREN {}} compute_watermark_U0 {DEPTH 2 CHILDREN {tmp_data_1_saturatedAdd_fu_348 tmp_data_2_saturatedAdd_fu_355 tmp_16_i_saturatedAdd_fu_362 tmp_17_i_saturatedAdd_fu_369 tmp_18_i_saturatedAdd_fu_376 tmp_19_i_saturatedAdd_fu_383 tmp_20_i_saturatedAdd_fu_390 tmp_21_i_saturatedAdd_fu_397 tmp_22_i_saturatedAdd_fu_404 tmp_23_i_saturatedAdd_fu_411 tmp_24_i_saturatedAdd_fu_418 tmp_25_i_saturatedAdd_fu_425 tmp_26_i_saturatedAdd_fu_432 tmp_27_i_saturatedAdd_fu_439 tmp_28_i_saturatedAdd_fu_446 tmp_29_i_saturatedAdd_fu_453}} tmp_data_1_saturatedAdd_fu_348 {DEPTH 3 CHILDREN {}} tmp_data_2_saturatedAdd_fu_355 {DEPTH 3 CHILDREN {}} tmp_16_i_saturatedAdd_fu_362 {DEPTH 3 CHILDREN {}} tmp_17_i_saturatedAdd_fu_369 {DEPTH 3 CHILDREN {}} tmp_18_i_saturatedAdd_fu_376 {DEPTH 3 CHILDREN {}} tmp_19_i_saturatedAdd_fu_383 {DEPTH 3 CHILDREN {}} tmp_20_i_saturatedAdd_fu_390 {DEPTH 3 CHILDREN {}} tmp_21_i_saturatedAdd_fu_397 {DEPTH 3 CHILDREN {}} tmp_22_i_saturatedAdd_fu_404 {DEPTH 3 CHILDREN {}} tmp_23_i_saturatedAdd_fu_411 {DEPTH 3 CHILDREN {}} tmp_24_i_saturatedAdd_fu_418 {DEPTH 3 CHILDREN {}} tmp_25_i_saturatedAdd_fu_425 {DEPTH 3 CHILDREN {}} tmp_26_i_saturatedAdd_fu_432 {DEPTH 3 CHILDREN {}} tmp_27_i_saturatedAdd_fu_439 {DEPTH 3 CHILDREN {}} tmp_28_i_saturatedAdd_fu_446 {DEPTH 3 CHILDREN {}} tmp_29_i_saturatedAdd_fu_453 {DEPTH 3 CHILDREN {}} store_result_U0 {DEPTH 2 CHILDREN grp_store_result_Pipeline_mem_wr_fu_66} grp_store_result_Pipeline_mem_wr_fu_66 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_input_Pipeline_image_traverse {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_136_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78 VARIABLE add_ln78 LOOP image_traverse BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_1_fu_162_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:85 VARIABLE x_1 LOOP image_traverse BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_1_fu_179_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:86 VARIABLE y_1 LOOP image_traverse BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_193_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:91 VARIABLE x_3 LOOP image_traverse BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} saturatedAdd {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME redOutput_fu_122_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195 VARIABLE redOutput LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_128_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:195 VARIABLE add_ln195_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME greenOutput_fu_150_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:202 VARIABLE greenOutput LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_156_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:202 VARIABLE add_ln202_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME blueOutput_fu_186_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209 VARIABLE blueOutput LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_192_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:209 VARIABLE add_ln209_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_watermark {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_3_fu_474_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107 VARIABLE idx_3 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_2_fu_649_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_2 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_1_fu_655_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_1 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_4_fu_692_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_4 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_5_fu_703_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_5 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_3_fu_708_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_3 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_7_fu_743_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_7 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_8_fu_754_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_8 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_5_fu_759_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_5 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_10_fu_794_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_10 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_11_fu_805_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_11 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_7_fu_810_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_7 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_13_fu_845_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_13 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_14_fu_856_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_14 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_9_fu_861_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_9 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_16_fu_896_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_16 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_17_fu_907_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_17 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_11_fu_912_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_11 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_19_fu_947_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_19 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_20_fu_958_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_20 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_13_fu_963_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_13 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_22_fu_998_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_22 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_23_fu_1009_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_23 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_15_fu_1014_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_15 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_25_fu_1049_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_25 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_26_fu_1060_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_26 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_17_fu_1065_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_17 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_28_fu_1100_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_28 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_29_fu_1111_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_29 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_19_fu_1116_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_19 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_31_fu_1151_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_31 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_32_fu_1162_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_32 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_21_fu_1167_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_21 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_34_fu_1202_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_34 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_35_fu_1213_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_35 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_23_fu_1218_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_23 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_37_fu_1253_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_37 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_38_fu_1264_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_38 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_25_fu_1269_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_25 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_40_fu_1304_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_40 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_41_fu_1315_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_41 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_27_fu_1320_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_27 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_43_fu_1355_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_43 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_44_fu_1366_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120 VARIABLE tmp_x_44 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_29_fu_1371_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_29 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_46_fu_1406_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128 VARIABLE tmp_x_46 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_y_31_fu_1417_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121 VARIABLE tmp_y_31 LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_x_fu_1430_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119 VARIABLE tmp_x LOOP VITIS_LOOP_107_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME watermark_U SOURCE {} VARIABLE watermark LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 15 URAM 0}} store_result_Pipeline_mem_wr {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_98_p2 SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139 VARIABLE add_ln139 LOOP mem_wr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} apply_watermark {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_r_c_U SOURCE Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168 VARIABLE output_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 15 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} load_input {AREA {DSP 0 BRAM 0 URAM 0}} store_result {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 904.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for apply_watermark.
INFO: [VLOG 209-307] Generating Verilog RTL for apply_watermark.
Execute       syn_report -model apply_watermark -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 7.15 sec.
Command   csynth_design done; 16.44 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.64 seconds. CPU system time: 2.26 seconds. Elapsed time: 16.44 seconds; current allocated memory: 128.000 MB.
Command ap_source done; 20.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1 opened at Wed May 03 22:20:29 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.46 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.58 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute     config_rtl -register_reset_num=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.61 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HLS_project_apply_watermark/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_project_apply_watermark/solution1/directives.tcl
Execute     set_directive_top -name apply_watermark apply_watermark 
INFO: [HLS 200-1510] Running: set_directive_top -name apply_watermark apply_watermark 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /export/hdd/scratch/ygoyal8/special_problems/Vitis_Accel_Examples/cpp_kernels/critical_path/src/krnl_apply_watermark_test.cpp /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/krnl_apply_watermark_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/krnl_apply_watermark_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/krnl_apply_watermark_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.49 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /export/hdd/scratch/ygoyal8/special_problems/Vitis_Accel_Examples/common/includes/bitmap/bitmap.cpp /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/bitmap.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/bitmap.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/bitmap.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.18 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: /export/hdd/scratch/ygoyal8/special_problems/Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/apply_watermark.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/apply_watermark.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/apply_watermark.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.55 sec.
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 23.4 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.25 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 36.65 seconds. CPU system time: 5.79 seconds. Elapsed time: 31.25 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 35.01 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1 opened at Wed May 03 22:21:16 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.91 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.03 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute     config_rtl -register_reset_num=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.04 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HLS_project_apply_watermark/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_project_apply_watermark/solution1/directives.tcl
Execute     set_directive_top -name apply_watermark apply_watermark 
INFO: [HLS 200-1510] Running: set_directive_top -name apply_watermark apply_watermark 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=apply_watermark xml_exists=0
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to apply_watermark
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='apply_watermark_flow_control_loop_pipe_sequential_init
apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
apply_watermark_flow_control_loop_pipe
apply_watermark_flow_control_loop_pipe_sequential_init
apply_watermark_fifo_w64_d4_S
apply_watermark_fifo_w512_d2_S
apply_watermark_fifo_w32_d2_S
apply_watermark_fifo_w32_d2_S
apply_watermark_fifo_w512_d2_S
apply_watermark_start_for_store_result_U0
apply_watermark_start_for_compute_watermark_U0
apply_watermark_gmem0_m_axi
apply_watermark_gmem1_m_axi
apply_watermark_control_s_axi
entry_proc
load_input_Pipeline_image_traverse
load_input
saturatedAdd
compute_watermark
store_result_Pipeline_mem_wr
store_result
apply_watermark
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input_Pipeline_image_traverse.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/load_input.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/saturatedAdd.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/compute_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result_Pipeline_mem_wr.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/store_result.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.constraint.tcl 
Execute     sc_get_clocks apply_watermark 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to apply_watermark
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.compgen.dataonly.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=apply_watermark
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.constraint.tcl 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/apply_watermark.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s HLS_project_apply_watermark/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file HLS_project_apply_watermark/solution1/impl/export.zip
Command   export_design done; 25.63 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.2 seconds. CPU system time: 1.87 seconds. Elapsed time: 25.63 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 29.81 sec.
Execute cleanup_all 
