

================================================================
== Vitis HLS Report for 'lab4_z2'
================================================================
* Date:           Sun Oct 22 02:36:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      163|      163|  1.630 us|  1.630 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop1   |       64|       64|         4|          -|          -|    16|        no|
        |- Loop2   |       64|       64|         4|          -|          -|    16|        no|
        |- Loop3   |       32|       32|         2|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   108|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   4|      0|    42|    -|
|Memory           |        0|   -|    128|    16|    0|
|Multiplexer      |        -|   -|      -|   102|    -|
|Register         |        -|   -|    169|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   4|    297|   268|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|  10|      1|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_6ns_32_1_1_U2  |mul_32s_6ns_32_1_1  |        0|   1|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   4|  0|  42|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |tempA1_U  |tempA1_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |tempA2_U  |tempA1_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0| 128|  16|    0|    32|   64|     2|         1024|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_212_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln15_fu_247_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln5_fu_178_p2    |         +|   0|  0|  13|           5|           1|
    |data_out2_d0         |         +|   0|  0|  39|          32|          32|
    |icmp_ln11_fu_206_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln15_fu_241_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln5_fu_172_p2   |      icmp|   0|  0|  10|           5|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 108|          62|          53|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  49|         12|    1|         12|
    |i_fu_56          |   9|          2|    5|         10|
    |j_fu_68          |   9|          2|    5|         10|
    |k_fu_72          |   9|          2|    5|         10|
    |tempA1_address0  |  13|          3|    4|         12|
    |tempA2_address0  |  13|          3|    4|         12|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 102|         24|   24|         66|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  11|   0|   11|          0|
    |data_in_load_reg_304  |  32|   0|   32|          0|
    |i_fu_56               |   5|   0|    5|          0|
    |j_fu_68               |   5|   0|    5|          0|
    |k_fu_72               |   5|   0|    5|          0|
    |mul_ln13_reg_340      |  32|   0|   32|          0|
    |res_reg_309           |  32|   0|   32|          0|
    |tempA1_load_reg_335   |  32|   0|   32|          0|
    |zext_ln11_reg_315     |   5|   0|   64|         59|
    |zext_ln15_reg_345     |   5|   0|   64|         59|
    |zext_ln5_reg_283      |   5|   0|   64|         59|
    +----------------------+----+----+-----+-----------+
    |Total                 | 169|   0|  346|        177|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|data_in_address0    |  out|    4|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|    4|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|    4|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 22 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.15ns)   --->   "%tempA1 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 23 'alloca' 'tempA1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (2.15ns)   --->   "%tempA2 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 24 'alloca' 'tempA2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln5 = store i5 0, i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 25 'store' 'store_ln5' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5 = br void" [./source/lab4_z2.cpp:5]   --->   Operation 26 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %i_1" [./source/lab4_z2.cpp:5]   --->   Operation 28 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.44ns)   --->   "%icmp_ln5 = icmp_eq  i5 %i_1, i5 16" [./source/lab4_z2.cpp:5]   --->   Operation 29 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.86ns)   --->   "%add_ln5 = add i5 %i_1, i5 1" [./source/lab4_z2.cpp:5]   --->   Operation 31 'add' 'add_ln5' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split4, void %.preheader1.preheader" [./source/lab4_z2.cpp:5]   --->   Operation 32 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:7]   --->   Operation 33 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.15ns)   --->   "%data_in_load = load i4 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 34 'load' 'data_in_load' <Predicate = (!icmp_ln5)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln5 = store i5 %add_ln5, i5 %i" [./source/lab4_z2.cpp:5]   --->   Operation 35 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 36 'alloca' 'j' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln11 = store i5 0, i5 %j" [./source/lab4_z2.cpp:11]   --->   Operation 37 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11 = br void %.preheader1" [./source/lab4_z2.cpp:11]   --->   Operation 38 'br' 'br_ln11' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 39 [1/2] (2.15ns)   --->   "%data_in_load = load i4 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 39 'load' 'data_in_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 40 [1/1] (8.47ns)   --->   "%res = mul i32 %data_in_load, i32 %scale_read" [./source/lab4_z2.cpp:7]   --->   Operation 40 'mul' 'res' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab4_z2.cpp:5]   --->   Operation 41 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tempA1_addr = getelementptr i32 %tempA1, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:8]   --->   Operation 42 'getelementptr' 'tempA1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (2.15ns)   --->   "%store_ln8 = store i32 %res, i4 %tempA1_addr" [./source/lab4_z2.cpp:8]   --->   Operation 43 'store' 'store_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tempA2_addr = getelementptr i32 %tempA2, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:9]   --->   Operation 44 'getelementptr' 'tempA2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln9 = store i32 %res, i4 %tempA2_addr" [./source/lab4_z2.cpp:9]   --->   Operation 45 'store' 'store_ln9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.47>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [./source/lab4_z2.cpp:11]   --->   Operation 47 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %j_1" [./source/lab4_z2.cpp:11]   --->   Operation 48 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.44ns)   --->   "%icmp_ln11 = icmp_eq  i5 %j_1, i5 16" [./source/lab4_z2.cpp:11]   --->   Operation 49 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 50 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.86ns)   --->   "%add_ln11 = add i5 %j_1, i5 1" [./source/lab4_z2.cpp:11]   --->   Operation 51 'add' 'add_ln11' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split2, void %.preheader.preheader" [./source/lab4_z2.cpp:11]   --->   Operation 52 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tempA1_addr_1 = getelementptr i32 %tempA1, i64 0, i64 %zext_ln11" [./source/lab4_z2.cpp:13]   --->   Operation 53 'getelementptr' 'tempA1_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (2.15ns)   --->   "%tempA1_load = load i4 %tempA1_addr_1" [./source/lab4_z2.cpp:13]   --->   Operation 54 'load' 'tempA1_load' <Predicate = (!icmp_ln11)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln11 = store i5 %add_ln11, i5 %j" [./source/lab4_z2.cpp:11]   --->   Operation 55 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.61>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 56 'alloca' 'k' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln15 = store i5 0, i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = (icmp_ln11)> <Delay = 1.61>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.preheader" [./source/lab4_z2.cpp:15]   --->   Operation 58 'br' 'br_ln15' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.15>
ST_7 : Operation 59 [1/2] (2.15ns)   --->   "%tempA1_load = load i4 %tempA1_addr_1" [./source/lab4_z2.cpp:13]   --->   Operation 59 'load' 'tempA1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 4> <Delay = 8.47>
ST_8 : Operation 60 [1/1] (8.47ns)   --->   "%mul_ln13 = mul i32 %tempA1_load, i32 22" [./source/lab4_z2.cpp:13]   --->   Operation 60 'mul' 'mul_ln13' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 2.15>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab4_z2.cpp:11]   --->   Operation 61 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln11" [./source/lab4_z2.cpp:13]   --->   Operation 62 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (2.15ns)   --->   "%store_ln13 = store i32 %mul_ln13, i4 %data_out1_addr" [./source/lab4_z2.cpp:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.47>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 65 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %k_1" [./source/lab4_z2.cpp:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.44ns)   --->   "%icmp_ln15 = icmp_eq  i5 %k_1, i5 16" [./source/lab4_z2.cpp:15]   --->   Operation 67 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 68 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.86ns)   --->   "%add_ln15 = add i5 %k_1, i5 1" [./source/lab4_z2.cpp:15]   --->   Operation 69 'add' 'add_ln15' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split, void" [./source/lab4_z2.cpp:15]   --->   Operation 70 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tempA2_addr_1 = getelementptr i32 %tempA2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 71 'getelementptr' 'tempA2_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (2.15ns)   --->   "%tempA2_load = load i4 %tempA2_addr_1" [./source/lab4_z2.cpp:17]   --->   Operation 72 'load' 'tempA2_load' <Predicate = (!icmp_ln15)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %k" [./source/lab4_z2.cpp:15]   --->   Operation 73 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.61>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [./source/lab4_z2.cpp:19]   --->   Operation 74 'ret' 'ret_ln19' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 7.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z2.cpp:15]   --->   Operation 75 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (2.15ns)   --->   "%tempA2_load = load i4 %tempA2_addr_1" [./source/lab4_z2.cpp:17]   --->   Operation 76 'load' 'tempA2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%shl_ln17 = shl i32 %tempA2_load, i32 5" [./source/lab4_z2.cpp:17]   --->   Operation 77 'shl' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %tempA2_load, i32 %shl_ln17" [./source/lab4_z2.cpp:17]   --->   Operation 78 'add' 'add_ln17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 79 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (2.15ns)   --->   "%store_ln17 = store i32 %add_ln17, i4 %data_out2_addr" [./source/lab4_z2.cpp:17]   --->   Operation 80 'store' 'store_ln17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 011111000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
scale_read        (read             ) [ 001111000000]
tempA1            (alloca           ) [ 001111111100]
tempA2            (alloca           ) [ 001111111111]
store_ln5         (store            ) [ 000000000000]
br_ln5            (br               ) [ 000000000000]
i_1               (load             ) [ 000000000000]
zext_ln5          (zext             ) [ 000111000000]
icmp_ln5          (icmp             ) [ 001111000000]
empty             (speclooptripcount) [ 000000000000]
add_ln5           (add              ) [ 000000000000]
br_ln5            (br               ) [ 000000000000]
data_in_addr      (getelementptr    ) [ 000100000000]
store_ln5         (store            ) [ 000000000000]
j                 (alloca           ) [ 001111111100]
store_ln11        (store            ) [ 000000000000]
br_ln11           (br               ) [ 000000000000]
data_in_load      (load             ) [ 000010000000]
res               (mul              ) [ 000001000000]
specloopname_ln5  (specloopname     ) [ 000000000000]
tempA1_addr       (getelementptr    ) [ 000000000000]
store_ln8         (store            ) [ 000000000000]
tempA2_addr       (getelementptr    ) [ 000000000000]
store_ln9         (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
j_1               (load             ) [ 000000000000]
zext_ln11         (zext             ) [ 000000011100]
icmp_ln11         (icmp             ) [ 000000111100]
empty_9           (speclooptripcount) [ 000000000000]
add_ln11          (add              ) [ 000000000000]
br_ln11           (br               ) [ 000000000000]
tempA1_addr_1     (getelementptr    ) [ 000000010000]
store_ln11        (store            ) [ 000000000000]
k                 (alloca           ) [ 000000111111]
store_ln15        (store            ) [ 000000000000]
br_ln15           (br               ) [ 000000000000]
tempA1_load       (load             ) [ 000000001000]
mul_ln13          (mul              ) [ 000000000100]
specloopname_ln11 (specloopname     ) [ 000000000000]
data_out1_addr    (getelementptr    ) [ 000000000000]
store_ln13        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
k_1               (load             ) [ 000000000000]
zext_ln15         (zext             ) [ 000000000001]
icmp_ln15         (icmp             ) [ 000000000011]
empty_10          (speclooptripcount) [ 000000000000]
add_ln15          (add              ) [ 000000000000]
br_ln15           (br               ) [ 000000000000]
tempA2_addr_1     (getelementptr    ) [ 000000000001]
store_ln15        (store            ) [ 000000000000]
ret_ln19          (ret              ) [ 000000000000]
specloopname_ln15 (specloopname     ) [ 000000000000]
tempA2_load       (load             ) [ 000000000000]
shl_ln17          (shl              ) [ 000000000000]
add_ln17          (add              ) [ 000000000000]
data_out2_addr    (getelementptr    ) [ 000000000000]
store_ln17        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tempA1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tempA2_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="k_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="scale_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_in_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tempA1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="3"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA1_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln8/5 tempA1_load/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tempA2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="3"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA2_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9/5 tempA2_load/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tempA1_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA1_addr_1/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_out1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="3"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out1_addr/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln13_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tempA2_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA2_addr_1/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_out2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="1"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out2_addr/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln17_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln5_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln5_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln11_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="res_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="3"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln11_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln11_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln11_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln15_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln13_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="k_1_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln15_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln15_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln15_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln15_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="1"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln17_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln17_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/11 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="278" class="1005" name="scale_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="3"/>
<pin id="280" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="zext_ln5_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="3"/>
<pin id="285" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln5 "/>
</bind>
</comp>

<comp id="292" class="1005" name="data_in_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="j_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="304" class="1005" name="data_in_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="res_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="315" class="1005" name="zext_ln11_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="3"/>
<pin id="317" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tempA1_addr_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tempA1_addr_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="k_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="335" class="1005" name="tempA1_load_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempA1_load "/>
</bind>
</comp>

<comp id="340" class="1005" name="mul_ln13_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="345" class="1005" name="zext_ln15_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tempA2_addr_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tempA2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="210"><net_src comp="198" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="233" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="113" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="113" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="274"><net_src comp="56" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="281"><net_src comp="76" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="286"><net_src comp="167" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="295"><net_src comp="82" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="300"><net_src comp="68" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="307"><net_src comp="89" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="312"><net_src comp="194" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="318"><net_src comp="201" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="326"><net_src comp="119" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="331"><net_src comp="72" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="338"><net_src comp="101" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="343"><net_src comp="228" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="348"><net_src comp="236" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="356"><net_src comp="139" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out1 | {9 }
	Port: data_out2 | {11 }
 - Input state : 
	Port: lab4_z2 : data_in | {2 3 }
	Port: lab4_z2 : scale | {1 }
  - Chain level:
	State 1
		store_ln5 : 1
	State 2
		zext_ln5 : 1
		icmp_ln5 : 1
		add_ln5 : 1
		br_ln5 : 2
		data_in_addr : 2
		data_in_load : 3
		store_ln5 : 2
		store_ln11 : 1
	State 3
	State 4
	State 5
		store_ln8 : 1
		store_ln9 : 1
	State 6
		zext_ln11 : 1
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		tempA1_addr_1 : 2
		tempA1_load : 3
		store_ln11 : 2
		store_ln15 : 1
	State 7
	State 8
	State 9
		store_ln13 : 1
	State 10
		zext_ln15 : 1
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		tempA2_addr_1 : 2
		tempA2_load : 3
		store_ln15 : 2
	State 11
		shl_ln17 : 1
		add_ln17 : 1
		store_ln17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |     add_ln5_fu_178    |    0    |    0    |    13   |
|    add   |    add_ln11_fu_212    |    0    |    0    |    13   |
|          |    add_ln15_fu_247    |    0    |    0    |    13   |
|          |    add_ln17_fu_264    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       res_fu_194      |    3    |    0    |    21   |
|          |    mul_ln13_fu_228    |    1    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln5_fu_172    |    0    |    0    |    9    |
|   icmp   |    icmp_ln11_fu_206   |    0    |    0    |    9    |
|          |    icmp_ln15_fu_241   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   read   | scale_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln5_fu_167    |    0    |    0    |    0    |
|   zext   |    zext_ln11_fu_201   |    0    |    0    |    0    |
|          |    zext_ln15_fu_236   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln17_fu_258    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   147   |
|----------|-----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|tempA1|    0   |   64   |    8   |    0   |
|tempA2|    0   |   64   |    8   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   128  |   16   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| data_in_addr_reg_292|    4   |
| data_in_load_reg_304|   32   |
|      i_reg_271      |    5   |
|      j_reg_297      |    5   |
|      k_reg_328      |    5   |
|   mul_ln13_reg_340  |   32   |
|     res_reg_309     |   32   |
|  scale_read_reg_278 |   32   |
|tempA1_addr_1_reg_323|    4   |
| tempA1_load_reg_335 |   32   |
|tempA2_addr_1_reg_353|    4   |
|  zext_ln11_reg_315  |   64   |
|  zext_ln15_reg_345  |   64   |
|   zext_ln5_reg_283  |   64   |
+---------------------+--------+
|        Total        |   379  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_101 |  p0  |   3  |   4  |   12   ||    13   |
| grp_access_fu_113 |  p0  |   3  |   4  |   12   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   || 4.89486 ||    35   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   147  |    -   |
|   Memory  |    0   |    -   |    -   |   128  |   16   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   35   |    -   |
|  Register |    -   |    -   |    -   |   379  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |    4   |   507  |   198  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
