#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Sun Jul  4 11:45:48 2021
# Process ID: 12308
# Current directory: D:/32-bitMips-master_original8/32-bitMips-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11676 D:\32-bitMips-master_original8\32-bitMips-master\miTo.xpr
# Log file: D:/32-bitMips-master_original8/32-bitMips-master/vivado.log
# Journal file: D:/32-bitMips-master_original8/32-bitMips-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/32-bitMips-master_original8/32-bitMips-master/miTo.xpr
INFO: [Project 1-313] Project file moved from 'E:/32-bitMips-master_original8/32-bitMips-master' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1067.141 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1931.047 ; gain = 250.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 64 bits [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:175]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:100]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:100]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:100]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2009.434 ; gain = 328.758
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:01:35 . Memory (MB): peak = 2016.863 ; gain = 7.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 32 bits [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:181]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:01:39 . Memory (MB): peak = 2016.863 ; gain = 7.430
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2020.414 ; gain = 3.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2560.555 ; gain = 543.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:54 . Memory (MB): peak = 2584.367 ; gain = 567.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:54 . Memory (MB): peak = 2584.367 ; gain = 567.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 2584.367 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2783.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:49 ; elapsed = 00:05:40 . Memory (MB): peak = 3924.379 ; gain = 1907.516
14 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:05:56 . Memory (MB): peak = 3924.379 ; gain = 1907.516
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/glbl.v" into library oi
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd" into library mito
INFO: [VRFC 10-163] Analyzing VHDL file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'miTo'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sim_2/new/testebenchc.vhd" into library oi
INFO: [VRFC 10-3107] analyzing entity 'testebenchc'
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:26 . Memory (MB): peak = 3924.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '87' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav

****** Webtalk v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/xsim.dir/testebenchc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/xsim.dir/testebenchc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul  4 15:13:40 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 74.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  4 15:13:40 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:02:01 . Memory (MB): peak = 3924.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '121' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testebenchc_behav -key {Behavioral:sim_2:Functional:testebenchc} -tclbatch {testebenchc.tcl} -view {D:/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
open_wave_config D:/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3924.379 ; gain = 0.000
source testebenchc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 3924.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testebenchc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:05:24 . Memory (MB): peak = 3924.379 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3924.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [D:/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:02:23 . Memory (MB): peak = 3924.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:03:06 . Memory (MB): peak = 3924.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:03:06 . Memory (MB): peak = 3924.379 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 3924.379 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:30 ; elapsed = 00:06:13 . Memory (MB): peak = 3927.141 ; gain = 2.762
relaunch_sim
