0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_delay_tb.v,1646962269,verilog,,,,shift_register_1bit_delay_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_1bit_delay.v,1646961947,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_1bit_delay_tb.v,,shift_register_1bit_delay,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/shift_register_delay.v,1646970493,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/shift_register_delay_tb.v,,shift_register_delay,,,,,,,,
