{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "AFEControl/generateILA0.DAC_ILA",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "70745A0284FC58E0A4BC6C6C4A7DF370",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "AFEControl/AFEPDn",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "AFEControl/AFEPDn[1]"
                                            },
                                            {
                                                "name": "AFEControl/AFEPDn[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "AFEControl/AFECS",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "AFEControl/AFECS[1]"
                                            },
                                            {
                                                "name": "AFEControl/AFECS[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "AFEControl/AFERst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "AFEControl/AFESClk",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "AFEControl/probe4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "AFEControl/probe5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "AFEControl/probe6",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "AFEControl/probe6[15]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[14]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[13]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[12]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[11]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[10]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[9]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[8]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[7]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[6]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[5]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[4]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[3]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[2]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[1]"
                                            },
                                            {
                                                "name": "AFEControl/probe6[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "DDR/buttons",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "DF5386587A53540D854F04A510BF157B",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 7,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "DDR/B_in_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/B_in_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 8,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "DDR/B_in_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/B_in_2[1]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in2",
                                "id": 9,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DDR/B_in_3",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/B_in_3[2]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in3",
                                "id": 10,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "DDR/B_in_4",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/B_in_4[3]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in4",
                                "id": 11,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "DDR/B_in",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/B_in[4]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 12,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "DDR/startwrite_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 13,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "DDR/startread_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 14,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DDR/resetFSM_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out3",
                                "id": 15,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "DDR/buttons/probe_out3[0]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out4",
                                "id": 16,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "DDR/sys_rst_1",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "DDR/generateILA0.ila",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "9D846D655B8B5D05A6B6063FFF6C63C2",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 28,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/DDR3_addr[28]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[27]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[26]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[25]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[24]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[23]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[22]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[21]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[20]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[19]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[18]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[17]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[16]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[15]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[14]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[13]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[12]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[11]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[10]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[9]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[8]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[7]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[6]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[5]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[4]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[3]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[2]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[1]"
                                            },
                                            {
                                                "name": "DDR/DDR3_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_cmd",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/DDR3_cmd[2]"
                                            },
                                            {
                                                "name": "DDR/DDR3_cmd[1]"
                                            },
                                            {
                                                "name": "DDR/DDR3_cmd[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_wrt_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/DDR3_wrt_data[63]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[62]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[61]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[60]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[59]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[58]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[57]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[56]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[55]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[54]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[53]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[52]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[51]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[50]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[49]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[48]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[47]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[46]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[45]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[44]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[43]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[42]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[41]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[40]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[39]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[38]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[37]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[36]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[35]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[34]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[33]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[32]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[31]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[30]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[29]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[28]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[27]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[26]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[25]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[24]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[23]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[22]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[21]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[20]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[19]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[18]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[17]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[16]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[15]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[14]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[13]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[12]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[11]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[10]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[9]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[8]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[7]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[6]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[5]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[4]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[3]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[2]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[1]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_wrt_end",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_wrt_mask",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/DDR3_wrt_mask[7]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[6]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[5]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[4]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[3]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[2]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[1]"
                                            },
                                            {
                                                "name": "DDR/DDR3_wrt_mask[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_wrt_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_rd_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/DDR3_rd_data[63]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[62]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[61]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[60]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[59]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[58]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[57]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[56]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[55]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[54]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[53]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[52]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[51]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[50]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[49]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[48]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[47]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[46]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[45]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[44]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[43]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[42]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[41]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[40]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[39]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[38]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[37]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[36]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[35]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[34]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[33]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[32]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[31]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[30]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[29]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[28]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[27]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[26]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[25]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[24]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[23]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[22]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[21]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[20]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[19]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[18]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[17]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[16]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[15]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[14]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[13]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[12]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[11]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[10]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[9]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[8]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[7]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[6]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[5]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[4]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[3]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[2]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[1]"
                                            },
                                            {
                                                "name": "DDR/DDR3_rd_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "DDR/startwrite",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "DDR/startread",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_rdy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_wrt_rdy",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "DDR/DDRSeqStat",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/DDRSeqStat[3]"
                                            },
                                            {
                                                "name": "DDR/DDRSeqStat[2]"
                                            },
                                            {
                                                "name": "DDR/DDRSeqStat[1]"
                                            },
                                            {
                                                "name": "DDR/DDRSeqStat[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "DDR/done",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "DDR/resetFSM",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "DDR/trig",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "DDR/test_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "DDR/test_data[63]"
                                            },
                                            {
                                                "name": "DDR/test_data[62]"
                                            },
                                            {
                                                "name": "DDR/test_data[61]"
                                            },
                                            {
                                                "name": "DDR/test_data[60]"
                                            },
                                            {
                                                "name": "DDR/test_data[59]"
                                            },
                                            {
                                                "name": "DDR/test_data[58]"
                                            },
                                            {
                                                "name": "DDR/test_data[57]"
                                            },
                                            {
                                                "name": "DDR/test_data[56]"
                                            },
                                            {
                                                "name": "DDR/test_data[55]"
                                            },
                                            {
                                                "name": "DDR/test_data[54]"
                                            },
                                            {
                                                "name": "DDR/test_data[53]"
                                            },
                                            {
                                                "name": "DDR/test_data[52]"
                                            },
                                            {
                                                "name": "DDR/test_data[51]"
                                            },
                                            {
                                                "name": "DDR/test_data[50]"
                                            },
                                            {
                                                "name": "DDR/test_data[49]"
                                            },
                                            {
                                                "name": "DDR/test_data[48]"
                                            },
                                            {
                                                "name": "DDR/test_data[47]"
                                            },
                                            {
                                                "name": "DDR/test_data[46]"
                                            },
                                            {
                                                "name": "DDR/test_data[45]"
                                            },
                                            {
                                                "name": "DDR/test_data[44]"
                                            },
                                            {
                                                "name": "DDR/test_data[43]"
                                            },
                                            {
                                                "name": "DDR/test_data[42]"
                                            },
                                            {
                                                "name": "DDR/test_data[41]"
                                            },
                                            {
                                                "name": "DDR/test_data[40]"
                                            },
                                            {
                                                "name": "DDR/test_data[39]"
                                            },
                                            {
                                                "name": "DDR/test_data[38]"
                                            },
                                            {
                                                "name": "DDR/test_data[37]"
                                            },
                                            {
                                                "name": "DDR/test_data[36]"
                                            },
                                            {
                                                "name": "DDR/test_data[35]"
                                            },
                                            {
                                                "name": "DDR/test_data[34]"
                                            },
                                            {
                                                "name": "DDR/test_data[33]"
                                            },
                                            {
                                                "name": "DDR/test_data[32]"
                                            },
                                            {
                                                "name": "DDR/test_data[31]"
                                            },
                                            {
                                                "name": "DDR/test_data[30]"
                                            },
                                            {
                                                "name": "DDR/test_data[29]"
                                            },
                                            {
                                                "name": "DDR/test_data[28]"
                                            },
                                            {
                                                "name": "DDR/test_data[27]"
                                            },
                                            {
                                                "name": "DDR/test_data[26]"
                                            },
                                            {
                                                "name": "DDR/test_data[25]"
                                            },
                                            {
                                                "name": "DDR/test_data[24]"
                                            },
                                            {
                                                "name": "DDR/test_data[23]"
                                            },
                                            {
                                                "name": "DDR/test_data[22]"
                                            },
                                            {
                                                "name": "DDR/test_data[21]"
                                            },
                                            {
                                                "name": "DDR/test_data[20]"
                                            },
                                            {
                                                "name": "DDR/test_data[19]"
                                            },
                                            {
                                                "name": "DDR/test_data[18]"
                                            },
                                            {
                                                "name": "DDR/test_data[17]"
                                            },
                                            {
                                                "name": "DDR/test_data[16]"
                                            },
                                            {
                                                "name": "DDR/test_data[15]"
                                            },
                                            {
                                                "name": "DDR/test_data[14]"
                                            },
                                            {
                                                "name": "DDR/test_data[13]"
                                            },
                                            {
                                                "name": "DDR/test_data[12]"
                                            },
                                            {
                                                "name": "DDR/test_data[11]"
                                            },
                                            {
                                                "name": "DDR/test_data[10]"
                                            },
                                            {
                                                "name": "DDR/test_data[9]"
                                            },
                                            {
                                                "name": "DDR/test_data[8]"
                                            },
                                            {
                                                "name": "DDR/test_data[7]"
                                            },
                                            {
                                                "name": "DDR/test_data[6]"
                                            },
                                            {
                                                "name": "DDR/test_data[5]"
                                            },
                                            {
                                                "name": "DDR/test_data[4]"
                                            },
                                            {
                                                "name": "DDR/test_data[3]"
                                            },
                                            {
                                                "name": "DDR/test_data[2]"
                                            },
                                            {
                                                "name": "DDR/test_data[1]"
                                            },
                                            {
                                                "name": "DDR/test_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "DDR/init_calib_complete",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "DDR/sys_rst",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "DDR/DDR3_rst",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}