$date
	Sun Oct 23 02:58:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#331056
b1000 !
1"
#331058
b1000 &
b1000 %
1$
#331059
0"
#331062
b100 &
b100 %
#331066
b10 &
b10 %
#331070
b1 &
1#
b1 %
#331074
b0 &
b0 %
0#
0$
#1351455
b11100 !
1"
#1351458
b11100 &
b11100 %
1$
#1351459
0"
#1351462
b1110 &
b1110 %
#1351466
b111 &
b111 %
#1351470
b10110 &
b10110 %
#1351474
b1011 &
b1011 %
#1351478
b100010 &
b100010 %
#1351482
b10001 &
b10001 %
#1351486
b110100 &
b110100 %
#1351490
b11010 &
b11010 %
#1351494
b1101 &
b1101 %
#1351498
b101000 &
b101000 %
#1351502
b10100 &
b10100 %
#1351506
b1010 &
b1010 %
#1351510
b101 &
b101 %
#1351514
b10000 &
b10000 %
#1351518
b1000 &
b1000 %
#1351522
b100 &
b100 %
#1351526
b10 &
b10 %
#1351530
b1 &
b1 %
1#
#1351534
b0 &
0#
b0 %
0$
#2395759
b10100 !
1"
#2395762
b10100 &
b10100 %
1$
#2395763
0"
#2395766
b1010 &
b1010 %
#2395770
b101 &
b101 %
#2395774
b10000 &
b10000 %
#2395778
b1000 &
b1000 %
#2395782
b100 &
b100 %
#2395786
b10 &
b10 %
#2395790
b1 &
1#
b1 %
#2395794
b0 &
b0 %
0#
0$
#4500012
