

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Aug  8 11:45:48 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        Matrix_Multiplication
* Solution:       Parallel_Inputs (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s75-fgga676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.932 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a" [HLS_files/matrixmul.cpp:60]   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %a_read" [HLS_files/matrixmul.cpp:60]   --->   Operation 7 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b" [HLS_files/matrixmul.cpp:60]   --->   Operation 8 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i32 %b_read" [HLS_files/matrixmul.cpp:60]   --->   Operation 9 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 8, i32 15" [HLS_files/matrixmul.cpp:60]   --->   Operation 10 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 16, i32 23" [HLS_files/matrixmul.cpp:60]   --->   Operation 11 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %tmp1" [HLS_files/matrixmul.cpp:60]   --->   Operation 12 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %tmp_s" [HLS_files/matrixmul.cpp:60]   --->   Operation 13 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [3/3] (2.93ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 14 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 8, i32 15" [HLS_files/matrixmul.cpp:60]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 24, i32 31" [HLS_files/matrixmul.cpp:60]   --->   Operation 16 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i8 %tmp_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 17 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (2.93ns)   --->   "%mul_ln60_3 = mul i16 %zext_ln60_5, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 18 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 16, i32 23" [HLS_files/matrixmul.cpp:60]   --->   Operation 19 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 24, i32 31" [HLS_files/matrixmul.cpp:60]   --->   Operation 20 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i8 %tmp_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 21 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [3/3] (2.93ns)   --->   "%mul_ln60_5 = mul i16 %zext_ln60_7, i16 %zext_ln60_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 22 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [3/3] (2.93ns)   --->   "%mul_ln60_7 = mul i16 %zext_ln60_7, i16 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 23 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %trunc_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 24 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %trunc_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 25 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_1, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 26 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [2/3] (2.93ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 27 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i8 %tmp_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 28 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (1.45ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %zext_ln60_4, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 29 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [2/3] (2.93ns)   --->   "%mul_ln60_3 = mul i16 %zext_ln60_5, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 30 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i8 %tmp_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 31 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (1.45ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_4 = mul i16 %zext_ln60_6, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 32 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [2/3] (2.93ns)   --->   "%mul_ln60_5 = mul i16 %zext_ln60_7, i16 %zext_ln60_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 33 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [3/3] (1.45ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_6 = mul i16 %zext_ln60_6, i16 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 34 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [2/3] (2.93ns)   --->   "%mul_ln60_7 = mul i16 %zext_ln60_7, i16 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 35 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 36 [2/3] (1.45ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_1, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 36 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/3] (2.93ns)   --->   "%mul_ln60_1 = mul i16 %zext_ln60_3, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 37 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/3] (1.45ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %zext_ln60_4, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 38 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/3] (2.93ns)   --->   "%mul_ln60_3 = mul i16 %zext_ln60_5, i16 %zext_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 39 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/3] (1.45ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_4 = mul i16 %zext_ln60_6, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 40 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/3] (2.93ns)   --->   "%mul_ln60_5 = mul i16 %zext_ln60_7, i16 %zext_ln60_3" [HLS_files/matrixmul.cpp:60]   --->   Operation 41 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/3] (1.45ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_6 = mul i16 %zext_ln60_6, i16 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 42 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/3] (2.93ns)   --->   "%mul_ln60_7 = mul i16 %zext_ln60_7, i16 %zext_ln60_5" [HLS_files/matrixmul.cpp:60]   --->   Operation 43 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 2.93> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %zext_ln60_1, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 44 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 45 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %zext_ln60_4, i16 %zext_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 46 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_3, i16 %mul_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 47 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_4 = mul i16 %zext_ln60_6, i16 %zext_ln60_1" [HLS_files/matrixmul.cpp:60]   --->   Operation 48 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_5, i16 %mul_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 49 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_6 = mul i16 %zext_ln60_6, i16 %zext_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 50 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_7, i16 %mul_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 51 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %res"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_1, i16 %mul_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 59 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_3, i16 %mul_ln60_2" [HLS_files/matrixmul.cpp:60]   --->   Operation 60 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_5, i16 %mul_ln60_4" [HLS_files/matrixmul.cpp:60]   --->   Operation 61 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_7, i16 %mul_ln60_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 62 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %add_ln60_3, i16 %add_ln60_2, i16 %add_ln60_1, i16 %add_ln60" [HLS_files/matrixmul.cpp:60]   --->   Operation 63 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %res, i64 %tmp_6" [HLS_files/matrixmul.cpp:60]   --->   Operation 64 'write' 'write_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [HLS_files/matrixmul.cpp:65]   --->   Operation 65 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.932ns
The critical path consists of the following:
	wire read operation ('a_read', HLS_files/matrixmul.cpp:60) on port 'a' (HLS_files/matrixmul.cpp:60) [11]  (0.000 ns)
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [22]  (2.932 ns)

 <State 2>: 2.932ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [22]  (2.932 ns)

 <State 3>: 2.932ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_1', HLS_files/matrixmul.cpp:60) [22]  (2.932 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[23] ('mul_ln60', HLS_files/matrixmul.cpp:60) [17]  (0.000 ns)
	'add' operation 16 bit of DSP[23] ('add_ln60', HLS_files/matrixmul.cpp:60) [23]  (2.100 ns)

 <State 5>: 2.100ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[23] ('add_ln60', HLS_files/matrixmul.cpp:60) [23]  (2.100 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
