<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCC Registers<div class="ingroups"><a class="el" href="group__STM32G4xx__defines.html">STM32G4xx Defines</a> &raquo; <a class="el" href="group__rcc__defines.html">RCC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for RCC Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__registers.png" border="0" usemap="#agroup____rcc____registers" alt=""/></div>
<map name="agroup____rcc____registers" id="agroup____rcc____registers">
<area shape="rect" href="group__rcc__defines.html" title="Defined Constants and Types for the STM32G4xx Reset and Clock Control" alt="" coords="5,5,108,31"/>
<area shape="rect" title=" " alt="" coords="156,5,271,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ef3978721517e6a8493213d531133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga36ef3978721517e6a8493213d531133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="separator:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ecbbce21dd0f5382b179f43cfc122d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga87ecbbce21dd0f5382b179f43cfc122d">RCC_CIER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga87ecbbce21dd0f5382b179f43cfc122d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4655433de1d0ce076c990d59923c0f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga4655433de1d0ce076c990d59923c0f02">RCC_CIFR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="separator:ga4655433de1d0ce076c990d59923c0f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3183214298f7807a45106697f39c26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3183214298f7807a45106697f39c26d6">RCC_CICR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="separator:ga3183214298f7807a45106697f39c26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fa2e12e764696f14e2dbe3e9d0987d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:ga42fa2e12e764696f14e2dbe3e9d0987d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc67cc30c669987522dc73d26b960a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga0bc67cc30c669987522dc73d26b960a8">RCC_AHB1RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>)</td></tr>
<tr class="separator:ga0bc67cc30c669987522dc73d26b960a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1f923022637d3dd15dbf667515fdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:gabf1f923022637d3dd15dbf667515fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04629713149ad47d52316341118bcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gad04629713149ad47d52316341118bcea">RCC_AHB2RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>)</td></tr>
<tr class="separator:gad04629713149ad47d52316341118bcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33814d3a6acf5864d8795e3861709244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga33814d3a6acf5864d8795e3861709244">RCC_AHB3RSTR_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga33814d3a6acf5864d8795e3861709244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf377d674c00770c5a4826dcc55df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac3bf377d674c00770c5a4826dcc55df3">RCC_AHB3RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga33814d3a6acf5864d8795e3861709244">RCC_AHB3RSTR_OFFSET</a>)</td></tr>
<tr class="separator:gac3bf377d674c00770c5a4826dcc55df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7fbce97b8446683ba47bc4961c9c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:gabc7fbce97b8446683ba47bc4961c9c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550e15c43d4b1f0660738c99ffd79afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga550e15c43d4b1f0660738c99ffd79afb">RCC_APB1RSTR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>)</td></tr>
<tr class="separator:ga550e15c43d4b1f0660738c99ffd79afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced9d696dadac1e32d51493536dc8ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a>&#160;&#160;&#160;0x3c</td></tr>
<tr class="separator:gaced9d696dadac1e32d51493536dc8ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f1c9f6461c70aad290f9f98f98fd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga96f1c9f6461c70aad290f9f98f98fd54">RCC_APB1RSTR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a>)</td></tr>
<tr class="separator:ga96f1c9f6461c70aad290f9f98f98fd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5a48a585d90a6e92c41110bf38e3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga0f5a48a585d90a6e92c41110bf38e3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae845d181520f2fb74373baa8a9afcbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:gae845d181520f2fb74373baa8a9afcbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305184464592fe039a4e47e9d88bdcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga305184464592fe039a4e47e9d88bdcc4">RCC_AHB1ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>)</td></tr>
<tr class="separator:ga305184464592fe039a4e47e9d88bdcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac695205f410ddd9f06c33ac02a1789b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>&#160;&#160;&#160;0x4c</td></tr>
<tr class="separator:gac695205f410ddd9f06c33ac02a1789b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga5fcc4a3f4dee7483eccb6f58712f718b">RCC_AHB2ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>)</td></tr>
<tr class="separator:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0959ec87ed9ee9f93c53798dee05aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaa0959ec87ed9ee9f93c53798dee05aa6">RCC_AHB3ENR_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:gaa0959ec87ed9ee9f93c53798dee05aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gada267a9e207dd882e7e8a40b7a2e8a15">RCC_AHB3ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaa0959ec87ed9ee9f93c53798dee05aa6">RCC_AHB3ENR_OFFSET</a>)</td></tr>
<tr class="separator:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a392287bd23cac2e06656e2824b79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="separator:ga96a392287bd23cac2e06656e2824b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc104fe1f0c73699e77c11dd3c2f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3fc104fe1f0c73699e77c11dd3c2f174">RCC_APB1ENR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>)</td></tr>
<tr class="separator:ga3fc104fe1f0c73699e77c11dd3c2f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328c7eaea84466cd5a48fcc72b3f514b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>&#160;&#160;&#160;0x5c</td></tr>
<tr class="separator:ga328c7eaea84466cd5a48fcc72b3f514b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c30019e10ed98d40a96b6a212ab0803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga5c30019e10ed98d40a96b6a212ab0803">RCC_APB1ENR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>)</td></tr>
<tr class="separator:ga5c30019e10ed98d40a96b6a212ab0803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36e9f418c4d14284b0b8508ebdb923b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:gac36e9f418c4d14284b0b8508ebdb923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24770bf216fa8ef1acccbf7fe3372817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:ga24770bf216fa8ef1acccbf7fe3372817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac699c87c179afe6392a4de49ecf0487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaac699c87c179afe6392a4de49ecf0487">RCC_AHB1SMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>)</td></tr>
<tr class="separator:gaac699c87c179afe6392a4de49ecf0487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8ec956d358b545835c9afa1655e0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:gacd8ec956d358b545835c9afa1655e0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a84c4db35a229fb6722ed5d8abf127b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga5a84c4db35a229fb6722ed5d8abf127b">RCC_AHB2SMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>)</td></tr>
<tr class="separator:ga5a84c4db35a229fb6722ed5d8abf127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76ec5611ed772b5b0ef1f1d5ab4aa33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">RCC_AHB3SMENR_OFFSET</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:gab76ec5611ed772b5b0ef1f1d5ab4aa33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae705a250e6069a9b19d6f403821996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3ae705a250e6069a9b19d6f403821996">RCC_AHB3SMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">RCC_AHB3SMENR_OFFSET</a>)</td></tr>
<tr class="separator:ga3ae705a250e6069a9b19d6f403821996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeddafcf4a1f14f45f66525cf7278c504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaeddafcf4a1f14f45f66525cf7278c504">RCC_APB1SMENR1_OFFSET</a>&#160;&#160;&#160;0x78</td></tr>
<tr class="separator:gaeddafcf4a1f14f45f66525cf7278c504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15d602d8b2476dfa62dcaa36191e4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gab15d602d8b2476dfa62dcaa36191e4de">RCC_APB1SMENR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaeddafcf4a1f14f45f66525cf7278c504">RCC_APB1SMENR1_OFFSET</a>)</td></tr>
<tr class="separator:gab15d602d8b2476dfa62dcaa36191e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef1c7fa480e92c81d35e285c779246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gadcef1c7fa480e92c81d35e285c779246">RCC_APB1SMENR2_OFFSET</a>&#160;&#160;&#160;0x7c</td></tr>
<tr class="separator:gadcef1c7fa480e92c81d35e285c779246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42ed929cf854ee6dec55e25ab4b312a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac42ed929cf854ee6dec55e25ab4b312a">RCC_APB1SMENR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gadcef1c7fa480e92c81d35e285c779246">RCC_APB1SMENR2_OFFSET</a>)</td></tr>
<tr class="separator:gac42ed929cf854ee6dec55e25ab4b312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e186cc2899b8fca1854d363a1ca99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga98e186cc2899b8fca1854d363a1ca99e">RCC_APB2SMENR_OFFSET</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga98e186cc2899b8fca1854d363a1ca99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb855d91611bb45f394781bd983e9c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabb855d91611bb45f394781bd983e9c79">RCC_APB2SMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga98e186cc2899b8fca1854d363a1ca99e">RCC_APB2SMENR_OFFSET</a>)</td></tr>
<tr class="separator:gabb855d91611bb45f394781bd983e9c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b61daf8c755ef0342861012001c695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88)</td></tr>
<tr class="separator:ga55b61daf8c755ef0342861012001c695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x90)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x94)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b6a584d106000fc3af39365c46961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac14b6a584d106000fc3af39365c46961">RCC_CRRCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x98)</td></tr>
<tr class="separator:gac14b6a584d106000fc3af39365c46961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcd82a69f6ac1bf22734dfa9fd5a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac4dcd82a69f6ac1bf22734dfa9fd5a41">RCC_CCIPR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x9c)</td></tr>
<tr class="separator:gac4dcd82a69f6ac1bf22734dfa9fd5a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga305184464592fe039a4e47e9d88bdcc4" name="ga305184464592fe039a4e47e9d88bdcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305184464592fe039a4e47e9d88bdcc4">&#9670;&nbsp;</a></span>RCC_AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gae845d181520f2fb74373baa8a9afcbd3">RCC_AHB1ENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00069">69</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gae845d181520f2fb74373baa8a9afcbd3" name="gae845d181520f2fb74373baa8a9afcbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae845d181520f2fb74373baa8a9afcbd3">&#9670;&nbsp;</a></span>RCC_AHB1ENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_OFFSET&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00068">68</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga0bc67cc30c669987522dc73d26b960a8" name="ga0bc67cc30c669987522dc73d26b960a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc67cc30c669987522dc73d26b960a8">&#9670;&nbsp;</a></span>RCC_AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga42fa2e12e764696f14e2dbe3e9d0987d">RCC_AHB1RSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00057">57</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga42fa2e12e764696f14e2dbe3e9d0987d" name="ga42fa2e12e764696f14e2dbe3e9d0987d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42fa2e12e764696f14e2dbe3e9d0987d">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00056">56</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaac699c87c179afe6392a4de49ecf0487" name="gaac699c87c179afe6392a4de49ecf0487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac699c87c179afe6392a4de49ecf0487">&#9670;&nbsp;</a></span>RCC_AHB1SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1SMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga24770bf216fa8ef1acccbf7fe3372817">RCC_AHB1SMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00081">81</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga24770bf216fa8ef1acccbf7fe3372817" name="ga24770bf216fa8ef1acccbf7fe3372817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24770bf216fa8ef1acccbf7fe3372817">&#9670;&nbsp;</a></span>RCC_AHB1SMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1SMENR_OFFSET&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00080">80</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga5fcc4a3f4dee7483eccb6f58712f718b" name="ga5fcc4a3f4dee7483eccb6f58712f718b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fcc4a3f4dee7483eccb6f58712f718b">&#9670;&nbsp;</a></span>RCC_AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gac695205f410ddd9f06c33ac02a1789b6">RCC_AHB2ENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00071">71</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac695205f410ddd9f06c33ac02a1789b6" name="gac695205f410ddd9f06c33ac02a1789b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac695205f410ddd9f06c33ac02a1789b6">&#9670;&nbsp;</a></span>RCC_AHB2ENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2ENR_OFFSET&#160;&#160;&#160;0x4c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00070">70</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gad04629713149ad47d52316341118bcea" name="gad04629713149ad47d52316341118bcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04629713149ad47d52316341118bcea">&#9670;&nbsp;</a></span>RCC_AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gabf1f923022637d3dd15dbf667515fdba">RCC_AHB2RSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00059">59</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gabf1f923022637d3dd15dbf667515fdba" name="gabf1f923022637d3dd15dbf667515fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf1f923022637d3dd15dbf667515fdba">&#9670;&nbsp;</a></span>RCC_AHB2RSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2RSTR_OFFSET&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00058">58</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga5a84c4db35a229fb6722ed5d8abf127b" name="ga5a84c4db35a229fb6722ed5d8abf127b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a84c4db35a229fb6722ed5d8abf127b">&#9670;&nbsp;</a></span>RCC_AHB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2SMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gacd8ec956d358b545835c9afa1655e0d1">RCC_AHB2SMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00083">83</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gacd8ec956d358b545835c9afa1655e0d1" name="gacd8ec956d358b545835c9afa1655e0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd8ec956d358b545835c9afa1655e0d1">&#9670;&nbsp;</a></span>RCC_AHB2SMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2SMENR_OFFSET&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00082">82</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gada267a9e207dd882e7e8a40b7a2e8a15" name="gada267a9e207dd882e7e8a40b7a2e8a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada267a9e207dd882e7e8a40b7a2e8a15">&#9670;&nbsp;</a></span>RCC_AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaa0959ec87ed9ee9f93c53798dee05aa6">RCC_AHB3ENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00073">73</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaa0959ec87ed9ee9f93c53798dee05aa6" name="gaa0959ec87ed9ee9f93c53798dee05aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0959ec87ed9ee9f93c53798dee05aa6">&#9670;&nbsp;</a></span>RCC_AHB3ENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3ENR_OFFSET&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00072">72</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac3bf377d674c00770c5a4826dcc55df3" name="gac3bf377d674c00770c5a4826dcc55df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3bf377d674c00770c5a4826dcc55df3">&#9670;&nbsp;</a></span>RCC_AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga33814d3a6acf5864d8795e3861709244">RCC_AHB3RSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00061">61</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga33814d3a6acf5864d8795e3861709244" name="ga33814d3a6acf5864d8795e3861709244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33814d3a6acf5864d8795e3861709244">&#9670;&nbsp;</a></span>RCC_AHB3RSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3RSTR_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00060">60</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3ae705a250e6069a9b19d6f403821996" name="ga3ae705a250e6069a9b19d6f403821996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ae705a250e6069a9b19d6f403821996">&#9670;&nbsp;</a></span>RCC_AHB3SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3SMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gab76ec5611ed772b5b0ef1f1d5ab4aa33">RCC_AHB3SMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00085">85</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gab76ec5611ed772b5b0ef1f1d5ab4aa33" name="gab76ec5611ed772b5b0ef1f1d5ab4aa33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab76ec5611ed772b5b0ef1f1d5ab4aa33">&#9670;&nbsp;</a></span>RCC_AHB3SMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3SMENR_OFFSET&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00084">84</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3fc104fe1f0c73699e77c11dd3c2f174" name="ga3fc104fe1f0c73699e77c11dd3c2f174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc104fe1f0c73699e77c11dd3c2f174">&#9670;&nbsp;</a></span>RCC_APB1ENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga96a392287bd23cac2e06656e2824b79e">RCC_APB1ENR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00075">75</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga96a392287bd23cac2e06656e2824b79e" name="ga96a392287bd23cac2e06656e2824b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a392287bd23cac2e06656e2824b79e">&#9670;&nbsp;</a></span>RCC_APB1ENR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR1_OFFSET&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00074">74</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga5c30019e10ed98d40a96b6a212ab0803" name="ga5c30019e10ed98d40a96b6a212ab0803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c30019e10ed98d40a96b6a212ab0803">&#9670;&nbsp;</a></span>RCC_APB1ENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga328c7eaea84466cd5a48fcc72b3f514b">RCC_APB1ENR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00077">77</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga328c7eaea84466cd5a48fcc72b3f514b" name="ga328c7eaea84466cd5a48fcc72b3f514b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328c7eaea84466cd5a48fcc72b3f514b">&#9670;&nbsp;</a></span>RCC_APB1ENR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR2_OFFSET&#160;&#160;&#160;0x5c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00076">76</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga550e15c43d4b1f0660738c99ffd79afb" name="ga550e15c43d4b1f0660738c99ffd79afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga550e15c43d4b1f0660738c99ffd79afb">&#9670;&nbsp;</a></span>RCC_APB1RSTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gabc7fbce97b8446683ba47bc4961c9c62">RCC_APB1RSTR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00063">63</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gabc7fbce97b8446683ba47bc4961c9c62" name="gabc7fbce97b8446683ba47bc4961c9c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7fbce97b8446683ba47bc4961c9c62">&#9670;&nbsp;</a></span>RCC_APB1RSTR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR1_OFFSET&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00062">62</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga96f1c9f6461c70aad290f9f98f98fd54" name="ga96f1c9f6461c70aad290f9f98f98fd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f1c9f6461c70aad290f9f98f98fd54">&#9670;&nbsp;</a></span>RCC_APB1RSTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaced9d696dadac1e32d51493536dc8ab8">RCC_APB1RSTR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00065">65</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaced9d696dadac1e32d51493536dc8ab8" name="gaced9d696dadac1e32d51493536dc8ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced9d696dadac1e32d51493536dc8ab8">&#9670;&nbsp;</a></span>RCC_APB1RSTR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR2_OFFSET&#160;&#160;&#160;0x3c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00064">64</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gab15d602d8b2476dfa62dcaa36191e4de" name="gab15d602d8b2476dfa62dcaa36191e4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab15d602d8b2476dfa62dcaa36191e4de">&#9670;&nbsp;</a></span>RCC_APB1SMENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1SMENR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gaeddafcf4a1f14f45f66525cf7278c504">RCC_APB1SMENR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00087">87</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaeddafcf4a1f14f45f66525cf7278c504" name="gaeddafcf4a1f14f45f66525cf7278c504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeddafcf4a1f14f45f66525cf7278c504">&#9670;&nbsp;</a></span>RCC_APB1SMENR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1SMENR1_OFFSET&#160;&#160;&#160;0x78</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00086">86</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac42ed929cf854ee6dec55e25ab4b312a" name="gac42ed929cf854ee6dec55e25ab4b312a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac42ed929cf854ee6dec55e25ab4b312a">&#9670;&nbsp;</a></span>RCC_APB1SMENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1SMENR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gadcef1c7fa480e92c81d35e285c779246">RCC_APB1SMENR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00089">89</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gadcef1c7fa480e92c81d35e285c779246" name="gadcef1c7fa480e92c81d35e285c779246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcef1c7fa480e92c81d35e285c779246">&#9670;&nbsp;</a></span>RCC_APB1SMENR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1SMENR2_OFFSET&#160;&#160;&#160;0x7c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00088">88</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga6d4cd87f49d551c356fed82cbbddc5a4" name="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4cd87f49d551c356fed82cbbddc5a4">&#9670;&nbsp;</a></span>RCC_APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#gac36e9f418c4d14284b0b8508ebdb923b">RCC_APB2ENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00079">79</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac36e9f418c4d14284b0b8508ebdb923b" name="gac36e9f418c4d14284b0b8508ebdb923b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac36e9f418c4d14284b0b8508ebdb923b">&#9670;&nbsp;</a></span>RCC_APB2ENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_OFFSET&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00078">78</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gaec8fff978fdbc3903c85e1bb5b4fa698" name="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec8fff978fdbc3903c85e1bb5b4fa698">&#9670;&nbsp;</a></span>RCC_APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga0f5a48a585d90a6e92c41110bf38e3cd">RCC_APB2RSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00067">67</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga0f5a48a585d90a6e92c41110bf38e3cd" name="ga0f5a48a585d90a6e92c41110bf38e3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f5a48a585d90a6e92c41110bf38e3cd">&#9670;&nbsp;</a></span>RCC_APB2RSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00066">66</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gabb855d91611bb45f394781bd983e9c79" name="gabb855d91611bb45f394781bd983e9c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb855d91611bb45f394781bd983e9c79">&#9670;&nbsp;</a></span>RCC_APB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2SMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__registers.html#ga98e186cc2899b8fca1854d363a1ca99e">RCC_APB2SMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00091">91</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga98e186cc2899b8fca1854d363a1ca99e" name="ga98e186cc2899b8fca1854d363a1ca99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e186cc2899b8fca1854d363a1ca99e">&#9670;&nbsp;</a></span>RCC_APB2SMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2SMENR_OFFSET&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00090">90</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gabd13837c4c33c5df3bdff96f8886d438" name="gabd13837c4c33c5df3bdff96f8886d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13837c4c33c5df3bdff96f8886d438">&#9670;&nbsp;</a></span>RCC_BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x90)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00093">93</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga55b61daf8c755ef0342861012001c695" name="ga55b61daf8c755ef0342861012001c695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b61daf8c755ef0342861012001c695">&#9670;&nbsp;</a></span>RCC_CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00092">92</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac4dcd82a69f6ac1bf22734dfa9fd5a41" name="gac4dcd82a69f6ac1bf22734dfa9fd5a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4dcd82a69f6ac1bf22734dfa9fd5a41">&#9670;&nbsp;</a></span>RCC_CCIPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x9c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00096">96</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga8f7780f390ef4cbb05efa06554ba0998" name="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7780f390ef4cbb05efa06554ba0998">&#9670;&nbsp;</a></span>RCC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00051">51</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3183214298f7807a45106697f39c26d6" name="ga3183214298f7807a45106697f39c26d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3183214298f7807a45106697f39c26d6">&#9670;&nbsp;</a></span>RCC_CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00055">55</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga87ecbbce21dd0f5382b179f43cfc122d" name="ga87ecbbce21dd0f5382b179f43cfc122d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ecbbce21dd0f5382b179f43cfc122d">&#9670;&nbsp;</a></span>RCC_CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00053">53</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga4655433de1d0ce076c990d59923c0f02" name="ga4655433de1d0ce076c990d59923c0f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4655433de1d0ce076c990d59923c0f02">&#9670;&nbsp;</a></span>RCC_CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00054">54</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3465fac46f8d87fc7e243765777af052" name="ga3465fac46f8d87fc7e243765777af052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3465fac46f8d87fc7e243765777af052">&#9670;&nbsp;</a></span>RCC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00049">49</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="gac14b6a584d106000fc3af39365c46961" name="gac14b6a584d106000fc3af39365c46961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac14b6a584d106000fc3af39365c46961">&#9670;&nbsp;</a></span>RCC_CRRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CRRCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x98)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00095">95</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga6e483b8da7b5a5da25e9a745bb19f6ec" name="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e483b8da7b5a5da25e9a745bb19f6ec">&#9670;&nbsp;</a></span>RCC_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x94)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00094">94</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga36ef3978721517e6a8493213d531133c" name="ga36ef3978721517e6a8493213d531133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ef3978721517e6a8493213d531133c">&#9670;&nbsp;</a></span>RCC_ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00050">50</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
<a id="ga838793cbec63d7be4f2ec76c8f605de0" name="ga838793cbec63d7be4f2ec76c8f605de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838793cbec63d7be4f2ec76c8f605de0">&#9670;&nbsp;</a></span>RCC_PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g4_2rcc_8h_source.html#l00052">52</a> of file <a class="el" href="g4_2rcc_8h_source.html">g4/rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:22 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
