
---------- Begin Simulation Statistics ----------
final_tick                               560742029885500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879072                       # Number of bytes of host memory used
host_op_rate                                    72813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.70                       # Real time elapsed on the host
host_tick_rate                               25923124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008002                       # Number of seconds simulated
sim_ticks                                  8002435500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35097                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40183                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28163                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35097                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6934                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45667                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1556606                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468808                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15909791                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.412799                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.644304                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11240816     70.65%     70.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       676132      4.25%     74.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       822454      5.17%     80.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262014      1.65%     81.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563493      3.54%     85.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261456      1.64%     86.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331591      2.08%     88.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195229      1.23%     90.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1556606      9.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15909791                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.600485                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.600485                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12100724                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108067                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           755735                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2505523                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6065                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        602983                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786247                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367944                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45667                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1083997                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14856355                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472909                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12130                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002853                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33274                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.654358                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15971372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.459113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.944834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12496298     78.24%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103142      0.65%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212827      1.33%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171150      1.07%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176905      1.11%     82.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           142139      0.89%     83.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217889      1.36%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72032      0.45%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378990     14.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15971372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989654                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173431                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36996                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.444706                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10304870                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367944                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          398528                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789847                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418821                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042175                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7936926                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4640                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23122298                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3947672                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6065                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3957029                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27352                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       563692                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138694                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167214                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          243                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28955343                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921019                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605819                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17541707                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.432130                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964062                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21282706                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345009                       # number of integer regfile writes
system.switch_cpus.ipc                       0.624811                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.624811                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237287     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476951     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002399     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759986      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94646      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7178542     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273441      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23126944                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22506966                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44074752                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445063                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671214                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1040414                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044987                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             406      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122015     11.73%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261569     25.14%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88811      8.54%     45.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11688      1.12%     46.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       499267     47.99%     94.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56658      5.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619241                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19191352                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1935996                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23126944                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15971372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.448025                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.393177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10602030     66.38%     66.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       682467      4.27%     70.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       698836      4.38%     75.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       637246      3.99%     79.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       883446      5.53%     84.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       702080      4.40%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776361      4.86%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478531      3.00%     96.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       510375      3.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15971372                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.444996                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1083997                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24489                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        97030                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10612593                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16004850                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4420400                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         236301                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030605                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2919734                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11747                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67936825                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064224                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905862                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2824848                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4549228                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6065                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7689112                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514884                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040591                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167265                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3730070                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37232764                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953925                       # The number of ROB writes
system.switch_cpus.timesIdled                     351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23211                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28846                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62661                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26657                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       283507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       283507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 283507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7990144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7990144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7990144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96000                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96000    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96000                       # Request fanout histogram
system.membus.reqLayer2.occupancy           319712500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          531202250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8002435500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9515008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9547840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           98233                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1846144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           210254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.110395                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313382                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187043     88.96%     88.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23211     11.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             210254                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          148530000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167431999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           39                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        15982                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16021                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           39                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        15982                       # number of overall hits
system.l2.overall_hits::total                   16021                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          356                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95639                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96000                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          356                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95639                       # number of overall misses
system.l2.overall_misses::total                 96000                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27477000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9745543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9773020500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27477000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9745543500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9773020500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112021                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112021                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.901266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.856819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856982                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.901266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.856819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856982                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77182.584270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101899.261807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101802.296875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77182.584270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101899.261807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101802.296875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28846                       # number of writebacks
system.l2.writebacks::total                     28846                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     23917000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8789153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8813070500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     23917000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8789153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8813070500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.901266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.856819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.901266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.856819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.856938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67182.584270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91899.261807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91807.599354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67182.584270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91899.261807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91807.599354                       # average overall mshr miss latency
system.l2.replacements                          98233                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        16485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         16485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4230                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2634915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2634915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.863040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.863049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98852.560495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98845.143865                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2368365000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2368365000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.863040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88852.560495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88852.560495                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27477000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27477000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.901266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.901763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77182.584270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76751.396648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     23917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.901266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67182.584270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67182.584270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7110628500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7110628500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.854439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103076.488751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103074.994564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6420788500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6420788500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.854439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93076.488751                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93076.488751                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3990.545359                       # Cycle average of tags in use
system.l2.tags.total_refs                      196691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98233                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002290                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     132.427714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.017173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.159020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.043753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3848.897700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.939672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974254                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    547803                       # Number of tag accesses
system.l2.tags.data_accesses                   547803                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6120896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1846144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1846144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2847133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    764879142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             767766263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2847133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2863128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230697767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230697767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230697767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2847133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    764879142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            998464030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000135370750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1740                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1740                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              194011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27141                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28846                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1962                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3034564250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  479900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4834189250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31616.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50366.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12523                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20409                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.942292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.530666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    71.769572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78109     85.03%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8978      9.77%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3265      3.55%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          995      1.08%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          313      0.34%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          123      0.13%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.156322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.525091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.228638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1734     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.29%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1740                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.566667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.538032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1284     73.79%     73.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      2.18%     75.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              320     18.39%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               86      4.94%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.57%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1740                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6142720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1844864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6143680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1846144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       767.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    767.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8002174500                       # Total gap between requests
system.mem_ctrls.avgGap                      64098.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6119936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1844864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2847133.225878546480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 764759178.627556562424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230537815.643749952316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9274000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4824915250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191803754750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26050.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50449.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6649232.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            335244420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            178160070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           354615240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           79250040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3593494320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46807680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5218807050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.152342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     93069000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    267020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7642336000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            320735940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            170444835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           330681960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71221680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3592621080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         47541600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5164482375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.363824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     94650750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    267020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7640754250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8002425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083605                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083594                       # number of overall hits
system.cpu.icache.overall_hits::total         1083605                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29267000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29267000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29267000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29267000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084010                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72622.828784                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72264.197531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72622.828784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72264.197531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28492500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28492500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28492500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28492500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72132.911392                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72132.911392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72132.911392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72132.911392                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083605                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29267000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72622.828784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72264.197531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28492500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28492500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72132.911392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72132.911392                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168417                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9293185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9293188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9307172                       # number of overall hits
system.cpu.dcache.overall_hits::total         9307175                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163552                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166938                       # number of overall misses
system.cpu.dcache.overall_misses::total        166941                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14352300700                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14352300700                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14352300700                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14352300700                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9456734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9456740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9474110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9474116                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017295                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017621                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87755.355887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87753.746209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85973.838790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85972.293804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1902174                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27830                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.349766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37048                       # number of writebacks
system.cpu.dcache.writebacks::total             37048                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9971983200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9971983200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10086367200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10086367200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90373.413569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90373.413569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90362.630688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90362.630688                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7072518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7072519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132636                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11593635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11593635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7205154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7205156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87409.417504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87408.758491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7244897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7244897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91180.103704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91180.103704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2758665200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2758665200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89239.646751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89233.873524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2727085700                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2727085700                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88298.063785                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88298.063785                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13987                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13987                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3389                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3389                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.195039                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.195039                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    114384000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    114384000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89432.369038                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89432.369038                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742029885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8094439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.186609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19059856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19059856                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560766531112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898412                       # Number of bytes of host memory used
host_op_rate                                    96386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   931.74                       # Real time elapsed on the host
host_tick_rate                               26296093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024501                       # Number of seconds simulated
sim_ticks                                 24501226500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       294846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        589907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       201769                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7693                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       226745                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126015                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       201769                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        75754                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          268987                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28180                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4218                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112602                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1271598                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7862                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4651089                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1719542                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48668183                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.383436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.621428                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34616990     71.13%     71.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2068320      4.25%     75.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2489003      5.11%     80.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       805707      1.66%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1682467      3.46%     85.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       780988      1.60%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       993004      2.04%     89.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       580615      1.19%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4651089      9.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48668183                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.633415                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.633415                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37197724                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69637159                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2307684                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7530185                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24989                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1835697                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23264532                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4789                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113411                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1833                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              268987                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289141                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45486530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31683023                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1146                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49978                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005489                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3383387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154195                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.646560                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48896279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.437966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.927595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38402693     78.54%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315375      0.64%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638366      1.31%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           518841      1.06%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           539286      1.10%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           432142      0.88%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           660403      1.35%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           231083      0.47%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7158090     14.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48896279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106676788                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837109                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10187                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212147                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.418181                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30815840                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113411                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1155879                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23285662                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281927                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69355845                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23702429                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26100                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69494351                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12474877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24989                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12502684                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        83447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1678464                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          774                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       476629                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550817                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          774                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86798116                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68889132                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606175                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52614816                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.405830                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69030339                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64515433                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4730082                       # number of integer regfile writes
system.switch_cpus.ipc                       0.612214                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.612214                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137190      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10274134     14.78%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8759      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          795      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152109      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5010      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5127      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           81      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216512     23.33%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860239     17.06%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2417675      3.48%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320481      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21292082     30.63%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794303      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69520448                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66767713                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130749310                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630228                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364429                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3100593                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044600                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13981      0.45%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            671      0.02%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       360622     11.63%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       770393     24.85%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         261564      8.44%     45.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37861      1.22%     46.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1482347     47.81%     94.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       172791      5.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5716138                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60293033                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5258904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7018742                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69343335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69520448                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2026564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4572                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1114882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48896279                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.421794                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.374513                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32689588     66.85%     66.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2075310      4.24%     71.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2134057      4.36%     75.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1939877      3.97%     79.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2667675      5.46%     84.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2106135      4.31%     89.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2336562      4.78%     93.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1439954      2.94%     96.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1507121      3.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48896279                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.418714                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289336                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   266                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69851                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       306269                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23285662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31939165                       # number of misc regfile reads
system.switch_cpus.numCycles                 49002453                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13840210                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         639940                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3142142                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8155756                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         41835                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204270674                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69471134                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63154632                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8503978                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14565337                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24989                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23384781                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1929606                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106841081                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64435535                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          179                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11307458                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112849612                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138326040                       # The number of ROB writes
system.switch_cpus.timesIdled                    1230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        82209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          82210                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             208631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94578                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200267                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86430                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        208631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       884968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       884968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 884968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24936896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24936896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24936896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            295062                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  295062    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              295062                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1020595500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1633842750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24501226500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       211346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1989                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          447750                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2219                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240386                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       269184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29054976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29324160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          321882                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6053120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           661316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.124322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.329953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 579101     87.57%     87.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  82214     12.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             661316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          458077500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505824500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          924                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        43448                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44372                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          924                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        43448                       # number of overall hits
system.l2.overall_hits::total                   44372                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1293                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       293768                       # number of demand (read+write) misses
system.l2.demand_misses::total                 295061                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1293                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       293768                       # number of overall misses
system.l2.overall_misses::total                295061                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    106535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  29936267500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30042803000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    106535500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  29936267500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30042803000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2217                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339433                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2217                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339433                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.583221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.871157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.583221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.871157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82394.044857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101904.453514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101818.956080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82394.044857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101904.453514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101818.956080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94578                       # number of writebacks
system.l2.writebacks::total                     94578                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       293768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            295061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       293768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           295061                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     93605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26998587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27092193000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     93605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26998587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27092193000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.583221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.871157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.583221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.871157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869276                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72394.044857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91904.453514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91818.956080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72394.044857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91904.453514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91818.956080                       # average overall mshr miss latency
system.l2.replacements                         321880                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       116768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           116768                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       116768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       116768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1986                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1986                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1986                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1986                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        55175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        10400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10400                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        86430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86430                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8567124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8567124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.892595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.892595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99122.116163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99122.116163                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        86430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7702824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7702824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.892595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.892595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89122.116163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89122.116163                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    106535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.583221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.583221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82394.044857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82394.044857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     93605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.583221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.583221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72394.044857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72394.044857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       207338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          207338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21369143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21369143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.862521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103064.286334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103064.286334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       207338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       207338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19295763000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19295763000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.862521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93064.286334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93064.286334                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      633021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    325976                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.941925                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     202.058326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.511864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3885.429809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.049331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.948591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1679152                       # Number of tag accesses
system.l2.tags.data_accesses                  1679152                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24501226500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        82752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18801152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18883904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6052992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6052992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       293768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              295061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3377464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    767355544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770733008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3377464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3377464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      247048530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            247048530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      247048530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3377464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    767355544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1017781538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    293411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000141599750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5716                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5716                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              606058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      295061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94578                       # Number of write requests accepted
system.mem_ctrls.readBursts                    295061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    357                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9347055500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1473520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14872755500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31716.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50466.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                295061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       283663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.829516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.167797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    71.380324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       238964     84.24%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29029     10.23%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11361      4.01%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2905      1.02%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          899      0.32%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          291      0.10%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           45      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       283663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.558432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.052177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.733802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           386      6.75%      6.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2276     39.82%     46.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1867     32.66%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           860     15.05%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           222      3.88%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           65      1.14%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           26      0.45%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5716                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.546361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.518271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4281     74.90%     74.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.84%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1017     17.79%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              277      4.85%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.52%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5716                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18861056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6053056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18883904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6052992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       769.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       247.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    247.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24501029500                       # Total gap between requests
system.mem_ctrls.avgGap                      62881.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        82752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18778304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6053056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3377463.573099085595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 766423019.680259704590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 247051142.521375387907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       293768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94578                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40366250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14832389250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 597729270750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31219.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50490.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6319960.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1046845380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            556407720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1105279140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257382540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1934272080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11010313800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        136627680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16047128340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.952043                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    265607500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    818220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23417399000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            978515580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            520093365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           998907420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          236319840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1934272080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10975680030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        165792960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15809581275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.256729                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    343180500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    818220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23339826000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32503651500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370235                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370235                       # number of overall hits
system.cpu.icache.overall_hits::total         4370246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2905                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2903                       # number of overall misses
system.cpu.icache.overall_misses::total          2905                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    163024500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163024500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    163024500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163024500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373151                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000664                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000664                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56157.251120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56118.588640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56157.251120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56118.588640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2105                       # number of writebacks
system.cpu.icache.writebacks::total              2105                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          289                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    148149500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148149500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    148149500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148149500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56675.401683                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56675.401683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56675.401683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56675.401683                       # average overall mshr miss latency
system.cpu.icache.replacements                   2105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370235                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2905                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    163024500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163024500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56157.251120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56118.588640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    148149500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148149500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56675.401683                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56675.401683                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1671.583333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748918                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748918                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37062105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37062108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37122379                       # number of overall hits
system.cpu.dcache.overall_hits::total        37122382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       655336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       668586                       # number of overall misses
system.cpu.dcache.overall_misses::total        668589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58115702995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58115702995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58115702995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58115702995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37717441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37717447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37790965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37790971                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88680.772909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88680.366947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86923.302305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86922.912275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7670323                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          468                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            113018                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.868154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          468                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       153816                       # number of writebacks
system.cpu.dcache.writebacks::total            153816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       211938                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211938                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       211938                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211938                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448838                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40509105495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40509105495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41001612495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41001612495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011756                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011756                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011877                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91360.595887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91360.595887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91350.581936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91350.581936                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28207213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28207214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       527511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46433534500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46433534500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28734724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28734726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88023.822252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88023.655386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       211829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       211829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28957013500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28957013500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91728.427658                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91728.427658                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11682168495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11682168495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91391.891218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91390.461288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11552091995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11552091995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90451.407772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90451.407772                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60274                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60274                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13250                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13250                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73524                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73524                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.180213                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.180213                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    492507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    492507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073989                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073989                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90534.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90534.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560766531112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.059235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37571223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.707386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.059233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76030782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76030782                       # Number of data accesses

---------- End Simulation Statistics   ----------
