Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jul 25 07:59:06 2021
| Host         : android-6e99548312af8616 running 64-bit unknown
| Command      : report_control_sets -verbose -file sensor_luz_v2_control_sets_placed.rpt
| Design       : sensor_luz_v2
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              71 |           26 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal             |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+------------------------------+------------------+------------------+----------------+--------------+
|  sclk_clock/ff_t_0/sclk_led_OBUF_BUFG |                              | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        |                              |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                        |                              | rst_IBUF         |                2 |              2 |         1.00 |
|  sclk_clock/ff_t_0/sclk_led_OBUF_BUFG | master_spi_0/delayer_16/E[0] | rst_IBUF         |                3 |             10 |         3.33 |
|  sclk_clock/ff_t_0/sclk_led_OBUF_BUFG | master_spi_0/state           | rst_IBUF         |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG                        | cs_clock/delay_i/enable      | rst_IBUF         |               14 |             51 |         3.64 |
+---------------------------------------+------------------------------+------------------+------------------+----------------+--------------+


