// VERILOG_OUTPUT: a.v

def Kernel.main() {
    Memory.write(0, 100)
    assert(Memory.read(0) == 100)
}

compile()
writeHdl("a.v")
