{"vcs1":{"timestamp_begin":1675718483.856499040, "rt":0.29, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1675718484.201819148, "rt":0.25, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1675718484.491907916, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675718483.587580794}
{"VCS_COMP_START_TIME": 1675718483.587580794}
{"VCS_COMP_END_TIME": 1675718484.788407181}
{"VCS_USER_OPTIONS": "-sverilog -nv 7SegmentDisplay.sv SevenSegmentDisplay_test.sv"}
{"vcs1": {"peak_mem": 337252}}
{"stitch_vcselab": {"peak_mem": 222548}}
