{
  "Top": "HTA512_theta",
  "RtlTop": "HTA512_theta",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "HTA512_theta",
    "Version": "1.0",
    "DisplayName": "Hta512_theta",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["top.cc"],
    "Vhdl": [
      "impl\/vhdl\/HTA512_theta_addrhbi.vhd",
      "impl\/vhdl\/HTA512_theta_addribs.vhd",
      "impl\/vhdl\/HTA512_theta_buddfYi.vhd",
      "impl\/vhdl\/HTA512_theta_buddg8j.vhd",
      "impl\/vhdl\/HTA512_theta_groubkb.vhd",
      "impl\/vhdl\/HTA512_theta_groudEe.vhd",
      "impl\/vhdl\/HTA512_theta_markjbC.vhd",
      "impl\/vhdl\/HTA512_theta_mux_kbM.vhd",
      "impl\/vhdl\/HTA512_theta_shifeOg.vhd",
      "impl\/vhdl\/log_2_64bit.vhd",
      "impl\/vhdl\/HTA512_theta.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/HTA512_theta_addrhbi.v",
      "impl\/verilog\/HTA512_theta_addrhbi_ram.dat",
      "impl\/verilog\/HTA512_theta_addribs.v",
      "impl\/verilog\/HTA512_theta_addribs_ram.dat",
      "impl\/verilog\/HTA512_theta_buddfYi.v",
      "impl\/verilog\/HTA512_theta_buddfYi_ram.dat",
      "impl\/verilog\/HTA512_theta_buddg8j.v",
      "impl\/verilog\/HTA512_theta_buddg8j_ram.dat",
      "impl\/verilog\/HTA512_theta_groubkb.v",
      "impl\/verilog\/HTA512_theta_groubkb_ram.dat",
      "impl\/verilog\/HTA512_theta_groudEe.v",
      "impl\/verilog\/HTA512_theta_groudEe_rom.dat",
      "impl\/verilog\/HTA512_theta_markjbC.v",
      "impl\/verilog\/HTA512_theta_markjbC_rom.dat",
      "impl\/verilog\/HTA512_theta_mux_kbM.v",
      "impl\/verilog\/HTA512_theta_shifeOg.v",
      "impl\/verilog\/HTA512_theta_shifeOg_rom.dat",
      "impl\/verilog\/log_2_64bit.v",
      "impl\/verilog\/HTA512_theta.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "alloc_addr": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "alloc_cmd": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }}
    },
    "alloc_free_target": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "alloc_size": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "alloc_size": {
      "dir": "in",
      "width": "32"
    },
    "alloc_size_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "alloc_size_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "alloc_addr": {
      "dir": "out",
      "width": "32"
    },
    "alloc_addr_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "alloc_addr_ap_ack": {
      "dir": "in",
      "width": "1"
    },
    "alloc_free_target": {
      "dir": "in",
      "width": "32"
    },
    "alloc_free_target_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "alloc_free_target_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "alloc_cmd": {
      "dir": "in",
      "width": "8"
    },
    "alloc_cmd_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "alloc_cmd_ap_ack": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "alloc_size": {
      "interfaceRef": "alloc_size",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_hs"
    },
    "alloc_addr": {
      "interfaceRef": "alloc_addr",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_hs",
      "firstOutLatency": "5"
    },
    "alloc_free_target": {
      "interfaceRef": "alloc_free_target",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_hs"
    },
    "alloc_cmd": {
      "interfaceRef": "alloc_cmd",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_hs"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "HTA512_theta",
      "Instances": [{
          "ModuleName": "log_2_64bit",
          "InstanceName": "op_V_assign_log_2_64bit_fu_1175"
        }]
    },
    "Metrics": {
      "log_2_64bit": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.357"
        },
        "Area": {
          "FF": "0",
          "LUT": "449",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "HTA512_theta": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.749"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 6",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "10",
          "FF": "1910",
          "LUT": "6950",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-07-29 15:50:46 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
