<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ID_ISAR1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_ISAR1, Instruction Set Attribute Register 1</h1><p>The ID_ISAR1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the instruction sets implemented by the PE in AArch32 state.</p>

      
        <p>Must be interpreted with <a href="AArch32-id_isar0.html">ID_ISAR0</a>, <a href="AArch32-id_isar2.html">ID_ISAR2</a>, <a href="AArch32-id_isar3.html">ID_ISAR3</a>, <a href="AArch32-id_isar4.html">ID_ISAR4</a>, and <a href="AArch32-id_isar5.html">ID_ISAR5</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register ID_ISAR1 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-id_isar1_el1.html">ID_ISAR1_EL1[31:0]</a>.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to ID_ISAR1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>ID_ISAR1 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">Jazelle</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">Interwork</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">Immediate</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">IfThen</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">Extend</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">Except_AR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">Except</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">Endian</a></td></tr></tbody></table><h4 id="fieldset_0-31_28">Jazelle, bits [31:28]</h4><div class="field">
      <p>Indicates the implemented Jazelle extension instructions. Defined values are:</p>
    <table class="valuetable"><tr><th>Jazelle</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>No support for Jazelle.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the BXJ instruction, and the J bit in the PSR. This setting might indicate a trivial implementation of the Jazelle extension.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-27_24">Interwork, bits [27:24]</h4><div class="field">
      <p>Indicates the implemented Interworking instructions. Defined values are:</p>
    <table class="valuetable"><tr><th>Interwork</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the BX instruction, and the T bit in the PSR.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the BLX instruction. PC loads have BX-like behavior.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As for <span class="binarynumber">0b0010</span>, and guarantees that data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0011</span>.</p></div><h4 id="fieldset_0-23_20">Immediate, bits [23:20]</h4><div class="field">
      <p>Indicates the implemented data-processing instructions with long immediates. Defined values are:</p>
    <table class="valuetable"><tr><th>Immediate</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p>Adds:</p>
<ul>
<li>
<p>The MOVT instruction</p>

</li><li>
<p>The MOV instruction encodings with zero-extended 16-bit immediates.</p>

</li><li>
<p>The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and the other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings.</p>

</li></ul></td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-19_16">IfThen, bits [19:16]</h4><div class="field">
      <p>Indicates the implemented If-Then instructions in the T32 instruction set. Defined values are:</p>
    <table class="valuetable"><tr><th>IfThen</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the IT instructions, and the IT bits in the PSRs.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-15_12">Extend, bits [15:12]</h4><div class="field">
      <p>Indicates the implemented Extend instructions. Defined values are:</p>
    <table class="valuetable"><tr><th>Extend</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>No scalar sign-extend or zero-extend instructions are implemented, where scalar instructions means non-Advanced SIMD instructions.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the SXTB, SXTH, UXTB, and UXTH instructions.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0010</span>.</p></div><h4 id="fieldset_0-11_8">Except_AR, bits [11:8]</h4><div class="field">
      <p>Indicates the implemented A and R-profile exception-handling instructions. Defined values are:</p>
    <table class="valuetable"><tr><th>Except_AR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the SRS and RFE instructions, and the A and R-profile forms of the CPS instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-7_4">Except, bits [7:4]</h4><div class="field">
      <p>Indicates the implemented exception-handling instructions in the A32 instruction set. Defined values are:</p>
    <table class="valuetable"><tr><th>Except</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Not implemented. This indicates that the User bank and Exception return forms of the LDM and STM instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p></div><h4 id="fieldset_0-3_0">Endian, bits [3:0]</h4><div class="field">
      <p>Indicates the implemented Endian instructions. Defined values are:</p>
    <table class="valuetable"><tr><th>Endian</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the SETEND instruction, and the E bit in the PSRs.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_ISAR1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        R[t] = ID_ISAR1;
elsif PSTATE.EL == EL2 then
    R[t] = ID_ISAR1;
elsif PSTATE.EL == EL3 then
    R[t] = ID_ISAR1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
