#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55a001d18070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a001d16b70 .scope module, "and_gate_tb" "and_gate_tb" 3 3;
 .timescale -9 -11;
P_0x55a001d37b70 .param/l "period" 1 3 5, +C4<00000000000000000000000000010100>;
v0x55a001d7ed50_0 .var "in_a", 0 0;
v0x55a001d7ee40_0 .var "in_b", 0 0;
v0x55a001d7ef50_0 .net "out", 0 0, L_0x55a001d8cb00;  1 drivers
S_0x55a001d497c0 .scope module, "UUT" "and_gate" 3 6, 4 1 0, S_0x55a001d16b70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d7eaa0_0 .net "in_a", 0 0, v0x55a001d7ed50_0;  1 drivers
v0x55a001d7eb40_0 .net "in_b", 0 0, v0x55a001d7ee40_0;  1 drivers
v0x55a001d7ebe0_0 .net "nand_tmp", 0 0, L_0x55a001d8ca00;  1 drivers
v0x55a001d7ec80_0 .net "out", 0 0, L_0x55a001d8cb00;  alias, 1 drivers
S_0x55a001d4aa60 .scope module, "NANDA" "nand_gate" 4 5, 5 1 0, S_0x55a001d497c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8ca00 .functor NAND 1, v0x55a001d7ed50_0, v0x55a001d7ee40_0, C4<1>, C4<1>;
v0x55a001d3b8b0_0 .net "in_a", 0 0, v0x55a001d7ed50_0;  alias, 1 drivers
v0x55a001d38c70_0 .net "in_b", 0 0, v0x55a001d7ee40_0;  alias, 1 drivers
v0x55a001d7e4a0_0 .net "out", 0 0, L_0x55a001d8ca00;  alias, 1 drivers
S_0x55a001d7e5c0 .scope module, "NANDB" "nand_gate" 4 6, 5 1 0, S_0x55a001d497c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8cb00 .functor NAND 1, L_0x55a001d8ca00, L_0x55a001d8ca00, C4<1>, C4<1>;
v0x55a001d7e7f0_0 .net "in_a", 0 0, L_0x55a001d8ca00;  alias, 1 drivers
v0x55a001d7e8b0_0 .net "in_b", 0 0, L_0x55a001d8ca00;  alias, 1 drivers
v0x55a001d7e9a0_0 .net "out", 0 0, L_0x55a001d8cb00;  alias, 1 drivers
S_0x55a001d17970 .scope module, "dmux_gate_tb" "dmux_gate_tb" 6 3;
 .timescale -9 -11;
P_0x55a001d2b6d0 .param/l "period" 1 6 5, +C4<00000000000000000000000000010100>;
v0x55a001d82240_0 .var "in", 0 0;
v0x55a001d82300_0 .net "out_a", 0 0, L_0x55a001d8ccf0;  1 drivers
v0x55a001d823c0_0 .net "out_b", 0 0, L_0x55a001d8cf70;  1 drivers
v0x55a001d82460_0 .var "sel", 0 0;
S_0x55a001d7f040 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 10, 6 10 0, S_0x55a001d17970;
 .timescale -9 -11;
v0x55a001d7f220_0 .var/2s "i", 31 0;
S_0x55a001d7f300 .scope module, "UUT" "dmux" 6 6, 7 1 0, S_0x55a001d17970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "out_a";
    .port_info 3 /OUTPUT 1 "out_b";
v0x55a001d81da0_0 .net "in", 0 0, v0x55a001d82240_0;  1 drivers
v0x55a001d81ed0_0 .net "not_out", 0 0, L_0x55a001d8d0b0;  1 drivers
v0x55a001d82020_0 .net "out_a", 0 0, L_0x55a001d8ccf0;  alias, 1 drivers
v0x55a001d820c0_0 .net "out_b", 0 0, L_0x55a001d8cf70;  alias, 1 drivers
v0x55a001d82160_0 .net "sel", 0 0, v0x55a001d82460_0;  1 drivers
S_0x55a001d7f500 .scope module, "ANDA" "and_gate" 7 6, 4 1 0, S_0x55a001d7f300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d80190_0 .net "in_a", 0 0, v0x55a001d82240_0;  alias, 1 drivers
v0x55a001d80260_0 .net "in_b", 0 0, L_0x55a001d8d0b0;  alias, 1 drivers
v0x55a001d80330_0 .net "nand_tmp", 0 0, L_0x55a001d8cbb0;  1 drivers
v0x55a001d80400_0 .net "out", 0 0, L_0x55a001d8ccf0;  alias, 1 drivers
S_0x55a001d7f750 .scope module, "NANDA" "nand_gate" 4 5, 5 1 0, S_0x55a001d7f500;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8cbb0 .functor NAND 1, v0x55a001d82240_0, L_0x55a001d8d0b0, C4<1>, C4<1>;
v0x55a001d7f9c0_0 .net "in_a", 0 0, v0x55a001d82240_0;  alias, 1 drivers
v0x55a001d7faa0_0 .net "in_b", 0 0, L_0x55a001d8d0b0;  alias, 1 drivers
v0x55a001d7fb60_0 .net "out", 0 0, L_0x55a001d8cbb0;  alias, 1 drivers
S_0x55a001d7fc80 .scope module, "NANDB" "nand_gate" 4 6, 5 1 0, S_0x55a001d7f500;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8ccf0 .functor NAND 1, L_0x55a001d8cbb0, L_0x55a001d8cbb0, C4<1>, C4<1>;
v0x55a001d7feb0_0 .net "in_a", 0 0, L_0x55a001d8cbb0;  alias, 1 drivers
v0x55a001d7ffa0_0 .net "in_b", 0 0, L_0x55a001d8cbb0;  alias, 1 drivers
v0x55a001d80090_0 .net "out", 0 0, L_0x55a001d8ccf0;  alias, 1 drivers
S_0x55a001d804d0 .scope module, "ANDB" "and_gate" 7 7, 4 1 0, S_0x55a001d7f300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d81170_0 .net "in_a", 0 0, v0x55a001d82240_0;  alias, 1 drivers
v0x55a001d81210_0 .net "in_b", 0 0, v0x55a001d82460_0;  alias, 1 drivers
v0x55a001d81300_0 .net "nand_tmp", 0 0, L_0x55a001d8ce30;  1 drivers
v0x55a001d813d0_0 .net "out", 0 0, L_0x55a001d8cf70;  alias, 1 drivers
S_0x55a001d80700 .scope module, "NANDA" "nand_gate" 4 5, 5 1 0, S_0x55a001d804d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8ce30 .functor NAND 1, v0x55a001d82240_0, v0x55a001d82460_0, C4<1>, C4<1>;
v0x55a001d80970_0 .net "in_a", 0 0, v0x55a001d82240_0;  alias, 1 drivers
v0x55a001d80a80_0 .net "in_b", 0 0, v0x55a001d82460_0;  alias, 1 drivers
v0x55a001d80b40_0 .net "out", 0 0, L_0x55a001d8ce30;  alias, 1 drivers
S_0x55a001d80c60 .scope module, "NANDB" "nand_gate" 4 6, 5 1 0, S_0x55a001d804d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8cf70 .functor NAND 1, L_0x55a001d8ce30, L_0x55a001d8ce30, C4<1>, C4<1>;
v0x55a001d80e90_0 .net "in_a", 0 0, L_0x55a001d8ce30;  alias, 1 drivers
v0x55a001d80f80_0 .net "in_b", 0 0, L_0x55a001d8ce30;  alias, 1 drivers
v0x55a001d81070_0 .net "out", 0 0, L_0x55a001d8cf70;  alias, 1 drivers
S_0x55a001d814a0 .scope module, "NOTA" "not_gate" 7 8, 8 1 0, S_0x55a001d7f300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d81c00_0 .net "in", 0 0, v0x55a001d82460_0;  alias, 1 drivers
v0x55a001d81ca0_0 .net "out", 0 0, L_0x55a001d8d0b0;  alias, 1 drivers
S_0x55a001d816b0 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d814a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d0b0 .functor NAND 1, v0x55a001d82460_0, v0x55a001d82460_0, C4<1>, C4<1>;
v0x55a001d81900_0 .net "in_a", 0 0, v0x55a001d82460_0;  alias, 1 drivers
v0x55a001d81a10_0 .net "in_b", 0 0, v0x55a001d82460_0;  alias, 1 drivers
v0x55a001d81ad0_0 .net "out", 0 0, L_0x55a001d8d0b0;  alias, 1 drivers
S_0x55a001d4d8e0 .scope module, "mux_gate_tb" "mux_gate_tb" 9 3;
 .timescale -9 -11;
P_0x55a001d16590 .param/l "period" 1 9 5, +C4<00000000000000000000000000010100>;
v0x55a001d87690_0 .var "in_a", 0 0;
v0x55a001d87750_0 .var "in_b", 0 0;
v0x55a001d87810_0 .net "out", 0 0, L_0x55a001d8da00;  1 drivers
v0x55a001d878b0_0 .var "sel", 0 0;
S_0x55a001d82500 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 10, 9 10 0, S_0x55a001d4d8e0;
 .timescale -9 -11;
v0x55a001d826e0_0 .var/2s "i", 31 0;
S_0x55a001d827c0 .scope module, "UUT" "mux" 9 6, 10 1 0, S_0x55a001d4d8e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x55a001d87020_0 .net "anda_out", 0 0, L_0x55a001d8d2a0;  1 drivers
v0x55a001d870c0_0 .net "andb_out", 0 0, L_0x55a001d8d520;  1 drivers
v0x55a001d87180_0 .net "in_a", 0 0, v0x55a001d87690_0;  1 drivers
v0x55a001d872a0_0 .net "in_b", 0 0, v0x55a001d87750_0;  1 drivers
v0x55a001d87390_0 .net "not_out", 0 0, L_0x55a001d8d5d0;  1 drivers
v0x55a001d87510_0 .net "out", 0 0, L_0x55a001d8da00;  alias, 1 drivers
v0x55a001d875b0_0 .net "sel", 0 0, v0x55a001d878b0_0;  1 drivers
S_0x55a001d829c0 .scope module, "ANDA" "and_gate" 10 6, 4 1 0, S_0x55a001d827c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d83650_0 .net "in_a", 0 0, v0x55a001d87690_0;  alias, 1 drivers
v0x55a001d83720_0 .net "in_b", 0 0, L_0x55a001d8d5d0;  alias, 1 drivers
v0x55a001d837f0_0 .net "nand_tmp", 0 0, L_0x55a001d8d160;  1 drivers
v0x55a001d838c0_0 .net "out", 0 0, L_0x55a001d8d2a0;  alias, 1 drivers
S_0x55a001d82c10 .scope module, "NANDA" "nand_gate" 4 5, 5 1 0, S_0x55a001d829c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d160 .functor NAND 1, v0x55a001d87690_0, L_0x55a001d8d5d0, C4<1>, C4<1>;
v0x55a001d82e80_0 .net "in_a", 0 0, v0x55a001d87690_0;  alias, 1 drivers
v0x55a001d82f60_0 .net "in_b", 0 0, L_0x55a001d8d5d0;  alias, 1 drivers
v0x55a001d83020_0 .net "out", 0 0, L_0x55a001d8d160;  alias, 1 drivers
S_0x55a001d83140 .scope module, "NANDB" "nand_gate" 4 6, 5 1 0, S_0x55a001d829c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d2a0 .functor NAND 1, L_0x55a001d8d160, L_0x55a001d8d160, C4<1>, C4<1>;
v0x55a001d83370_0 .net "in_a", 0 0, L_0x55a001d8d160;  alias, 1 drivers
v0x55a001d83460_0 .net "in_b", 0 0, L_0x55a001d8d160;  alias, 1 drivers
v0x55a001d83550_0 .net "out", 0 0, L_0x55a001d8d2a0;  alias, 1 drivers
S_0x55a001d83990 .scope module, "ANDB" "and_gate" 10 7, 4 1 0, S_0x55a001d827c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d84630_0 .net "in_a", 0 0, v0x55a001d87750_0;  alias, 1 drivers
v0x55a001d84700_0 .net "in_b", 0 0, v0x55a001d878b0_0;  alias, 1 drivers
v0x55a001d847d0_0 .net "nand_tmp", 0 0, L_0x55a001d8d350;  1 drivers
v0x55a001d848a0_0 .net "out", 0 0, L_0x55a001d8d520;  alias, 1 drivers
S_0x55a001d83bc0 .scope module, "NANDA" "nand_gate" 4 5, 5 1 0, S_0x55a001d83990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d350 .functor NAND 1, v0x55a001d87750_0, v0x55a001d878b0_0, C4<1>, C4<1>;
v0x55a001d83e30_0 .net "in_a", 0 0, v0x55a001d87750_0;  alias, 1 drivers
v0x55a001d83f10_0 .net "in_b", 0 0, v0x55a001d878b0_0;  alias, 1 drivers
v0x55a001d83fd0_0 .net "out", 0 0, L_0x55a001d8d350;  alias, 1 drivers
S_0x55a001d84120 .scope module, "NANDB" "nand_gate" 4 6, 5 1 0, S_0x55a001d83990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d520 .functor NAND 1, L_0x55a001d8d350, L_0x55a001d8d350, C4<1>, C4<1>;
v0x55a001d84350_0 .net "in_a", 0 0, L_0x55a001d8d350;  alias, 1 drivers
v0x55a001d84440_0 .net "in_b", 0 0, L_0x55a001d8d350;  alias, 1 drivers
v0x55a001d84530_0 .net "out", 0 0, L_0x55a001d8d520;  alias, 1 drivers
S_0x55a001d84970 .scope module, "NOTA" "not_gate" 10 8, 8 1 0, S_0x55a001d827c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d850d0_0 .net "in", 0 0, v0x55a001d878b0_0;  alias, 1 drivers
v0x55a001d85200_0 .net "out", 0 0, L_0x55a001d8d5d0;  alias, 1 drivers
S_0x55a001d84b80 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d84970;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d5d0 .functor NAND 1, v0x55a001d878b0_0, v0x55a001d878b0_0, C4<1>, C4<1>;
v0x55a001d84dd0_0 .net "in_a", 0 0, v0x55a001d878b0_0;  alias, 1 drivers
v0x55a001d84ee0_0 .net "in_b", 0 0, v0x55a001d878b0_0;  alias, 1 drivers
v0x55a001d84fa0_0 .net "out", 0 0, L_0x55a001d8d5d0;  alias, 1 drivers
S_0x55a001d85300 .scope module, "ORA" "or_gate" 10 9, 11 1 0, S_0x55a001d827c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d86c70_0 .net "in_a", 0 0, L_0x55a001d8d2a0;  alias, 1 drivers
v0x55a001d86d10_0 .net "in_b", 0 0, L_0x55a001d8d520;  alias, 1 drivers
v0x55a001d86dd0_0 .net "not_a", 0 0, L_0x55a001d8d680;  1 drivers
v0x55a001d86e70_0 .net "not_b", 0 0, L_0x55a001d8d840;  1 drivers
v0x55a001d86f10_0 .net "out", 0 0, L_0x55a001d8da00;  alias, 1 drivers
S_0x55a001d854e0 .scope module, "NANDA" "nand_gate" 11 7, 5 1 0, S_0x55a001d85300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8da00 .functor NAND 1, L_0x55a001d8d680, L_0x55a001d8d840, C4<1>, C4<1>;
v0x55a001d85750_0 .net "in_a", 0 0, L_0x55a001d8d680;  alias, 1 drivers
v0x55a001d85830_0 .net "in_b", 0 0, L_0x55a001d8d840;  alias, 1 drivers
v0x55a001d858f0_0 .net "out", 0 0, L_0x55a001d8da00;  alias, 1 drivers
S_0x55a001d85a10 .scope module, "NOTA" "not_gate" 11 5, 8 1 0, S_0x55a001d85300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d86120_0 .net "in", 0 0, L_0x55a001d8d2a0;  alias, 1 drivers
v0x55a001d86250_0 .net "out", 0 0, L_0x55a001d8d680;  alias, 1 drivers
S_0x55a001d85bf0 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d85a10;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d680 .functor NAND 1, L_0x55a001d8d2a0, L_0x55a001d8d2a0, C4<1>, C4<1>;
v0x55a001d85e60_0 .net "in_a", 0 0, L_0x55a001d8d2a0;  alias, 1 drivers
v0x55a001d85f70_0 .net "in_b", 0 0, L_0x55a001d8d2a0;  alias, 1 drivers
v0x55a001d86030_0 .net "out", 0 0, L_0x55a001d8d680;  alias, 1 drivers
S_0x55a001d86350 .scope module, "NOTB" "not_gate" 11 6, 8 1 0, S_0x55a001d85300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d86a40_0 .net "in", 0 0, L_0x55a001d8d520;  alias, 1 drivers
v0x55a001d86b70_0 .net "out", 0 0, L_0x55a001d8d840;  alias, 1 drivers
S_0x55a001d86530 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d86350;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8d840 .functor NAND 1, L_0x55a001d8d520, L_0x55a001d8d520, C4<1>, C4<1>;
v0x55a001d86780_0 .net "in_a", 0 0, L_0x55a001d8d520;  alias, 1 drivers
v0x55a001d86890_0 .net "in_b", 0 0, L_0x55a001d8d520;  alias, 1 drivers
v0x55a001d86950_0 .net "out", 0 0, L_0x55a001d8d840;  alias, 1 drivers
S_0x55a001d4d160 .scope module, "nand_gate_tb" "nand_gate_tb" 12 3;
 .timescale -9 -11;
P_0x55a001d55ec0 .param/l "period" 1 12 5, +C4<00000000000000000000000000010100>;
v0x55a001d87e40_0 .var "in_a", 0 0;
v0x55a001d87ee0_0 .var "in_b", 0 0;
v0x55a001d87f80_0 .net "out", 0 0, L_0x55a001d8dab0;  1 drivers
S_0x55a001d87950 .scope module, "UUT" "nand_gate" 12 6, 5 1 0, S_0x55a001d4d160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8dab0 .functor NAND 1, v0x55a001d87e40_0, v0x55a001d87ee0_0, C4<1>, C4<1>;
v0x55a001d87b80_0 .net "in_a", 0 0, v0x55a001d87e40_0;  1 drivers
v0x55a001d87c60_0 .net "in_b", 0 0, v0x55a001d87ee0_0;  1 drivers
v0x55a001d87d20_0 .net "out", 0 0, L_0x55a001d8dab0;  alias, 1 drivers
S_0x55a001d4c9e0 .scope module, "not_gate_tb" "not_gate_tb" 13 3;
 .timescale -9 -11;
P_0x55a001d32010 .param/l "period" 1 13 5, +C4<00000000000000000000000000010100>;
v0x55a001d88940_0 .var "in", 0 0;
v0x55a001d889e0_0 .net "out", 0 0, L_0x55a001d8db60;  1 drivers
S_0x55a001d88080 .scope module, "UUT" "not_gate" 13 6, 8 1 0, S_0x55a001d4c9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d88770_0 .net "in", 0 0, v0x55a001d88940_0;  1 drivers
v0x55a001d88860_0 .net "out", 0 0, L_0x55a001d8db60;  alias, 1 drivers
S_0x55a001d88260 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d88080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8db60 .functor NAND 1, v0x55a001d88940_0, v0x55a001d88940_0, C4<1>, C4<1>;
v0x55a001d88490_0 .net "in_a", 0 0, v0x55a001d88940_0;  alias, 1 drivers
v0x55a001d88570_0 .net "in_b", 0 0, v0x55a001d88940_0;  alias, 1 drivers
v0x55a001d88660_0 .net "out", 0 0, L_0x55a001d8db60;  alias, 1 drivers
S_0x55a001d4c260 .scope module, "or_gate_tb" "or_gate_tb" 14 3;
 .timescale -9 -11;
P_0x55a001d3d8b0 .param/l "period" 1 14 5, +C4<00000000000000000000000000010100>;
v0x55a001d8a8d0_0 .var "in_a", 0 0;
v0x55a001d8aa00_0 .var "in_b", 0 0;
v0x55a001d8ab50_0 .net "out", 0 0, L_0x55a001d8df20;  1 drivers
S_0x55a001d88af0 .scope module, "UUT" "or_gate" 14 6, 11 1 0, S_0x55a001d4c260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d8a520_0 .net "in_a", 0 0, v0x55a001d8a8d0_0;  1 drivers
v0x55a001d8a5c0_0 .net "in_b", 0 0, v0x55a001d8aa00_0;  1 drivers
v0x55a001d8a680_0 .net "not_a", 0 0, L_0x55a001d8dca0;  1 drivers
v0x55a001d8a720_0 .net "not_b", 0 0, L_0x55a001d8dde0;  1 drivers
v0x55a001d8a7c0_0 .net "out", 0 0, L_0x55a001d8df20;  alias, 1 drivers
S_0x55a001d88d40 .scope module, "NANDA" "nand_gate" 11 7, 5 1 0, S_0x55a001d88af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8df20 .functor NAND 1, L_0x55a001d8dca0, L_0x55a001d8dde0, C4<1>, C4<1>;
v0x55a001d88fb0_0 .net "in_a", 0 0, L_0x55a001d8dca0;  alias, 1 drivers
v0x55a001d89090_0 .net "in_b", 0 0, L_0x55a001d8dde0;  alias, 1 drivers
v0x55a001d89150_0 .net "out", 0 0, L_0x55a001d8df20;  alias, 1 drivers
S_0x55a001d89270 .scope module, "NOTA" "not_gate" 11 5, 8 1 0, S_0x55a001d88af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d89990_0 .net "in", 0 0, v0x55a001d8a8d0_0;  alias, 1 drivers
v0x55a001d89a80_0 .net "out", 0 0, L_0x55a001d8dca0;  alias, 1 drivers
S_0x55a001d89450 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d89270;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8dca0 .functor NAND 1, v0x55a001d8a8d0_0, v0x55a001d8a8d0_0, C4<1>, C4<1>;
v0x55a001d896c0_0 .net "in_a", 0 0, v0x55a001d8a8d0_0;  alias, 1 drivers
v0x55a001d897a0_0 .net "in_b", 0 0, v0x55a001d8a8d0_0;  alias, 1 drivers
v0x55a001d89890_0 .net "out", 0 0, L_0x55a001d8dca0;  alias, 1 drivers
S_0x55a001d89bd0 .scope module, "NOTB" "not_gate" 11 6, 8 1 0, S_0x55a001d88af0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
v0x55a001d8a2e0_0 .net "in", 0 0, v0x55a001d8aa00_0;  alias, 1 drivers
v0x55a001d8a3d0_0 .net "out", 0 0, L_0x55a001d8dde0;  alias, 1 drivers
S_0x55a001d89df0 .scope module, "NANDA" "nand_gate" 8 3, 5 1 0, S_0x55a001d89bd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8dde0 .functor NAND 1, v0x55a001d8aa00_0, v0x55a001d8aa00_0, C4<1>, C4<1>;
v0x55a001d8a040_0 .net "in_a", 0 0, v0x55a001d8aa00_0;  alias, 1 drivers
v0x55a001d8a120_0 .net "in_b", 0 0, v0x55a001d8aa00_0;  alias, 1 drivers
v0x55a001d8a1e0_0 .net "out", 0 0, L_0x55a001d8dde0;  alias, 1 drivers
S_0x55a001d4a300 .scope module, "xor_gate_tb" "xor_gate_tb" 15 3;
 .timescale -9 -11;
P_0x55a001d3d180 .param/l "period" 1 15 5, +C4<00000000000000000000000000010100>;
v0x55a001d8c7b0_0 .var "in_a", 0 0;
v0x55a001d8c850_0 .var "in_b", 0 0;
v0x55a001d8c910_0 .net "out", 0 0, L_0x55a001d8e390;  1 drivers
S_0x55a001d8abf0 .scope module, "UUT" "xor_gate" 15 6, 16 1 0, S_0x55a001d4a300;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x55a001d8c220_0 .net "a_out", 0 0, L_0x55a001d8dfd0;  1 drivers
v0x55a001d8c2c0_0 .net "b_out", 0 0, L_0x55a001d8e230;  1 drivers
v0x55a001d8c3d0_0 .net "c_out", 0 0, L_0x55a001d8e2e0;  1 drivers
v0x55a001d8c4c0_0 .net "in_a", 0 0, v0x55a001d8c7b0_0;  1 drivers
v0x55a001d8c5b0_0 .net "in_b", 0 0, v0x55a001d8c850_0;  1 drivers
v0x55a001d8c6f0_0 .net "out", 0 0, L_0x55a001d8e390;  alias, 1 drivers
S_0x55a001d8add0 .scope module, "NANDA" "nand_gate" 16 5, 5 1 0, S_0x55a001d8abf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8dfd0 .functor NAND 1, v0x55a001d8c7b0_0, v0x55a001d8c850_0, C4<1>, C4<1>;
v0x55a001d8b040_0 .net "in_a", 0 0, v0x55a001d8c7b0_0;  alias, 1 drivers
v0x55a001d8b120_0 .net "in_b", 0 0, v0x55a001d8c850_0;  alias, 1 drivers
v0x55a001d8b1e0_0 .net "out", 0 0, L_0x55a001d8dfd0;  alias, 1 drivers
S_0x55a001d8b300 .scope module, "NANDB" "nand_gate" 16 6, 5 1 0, S_0x55a001d8abf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8e230 .functor NAND 1, v0x55a001d8c7b0_0, L_0x55a001d8dfd0, C4<1>, C4<1>;
v0x55a001d8b530_0 .net "in_a", 0 0, v0x55a001d8c7b0_0;  alias, 1 drivers
v0x55a001d8b620_0 .net "in_b", 0 0, L_0x55a001d8dfd0;  alias, 1 drivers
v0x55a001d8b6f0_0 .net "out", 0 0, L_0x55a001d8e230;  alias, 1 drivers
S_0x55a001d8b800 .scope module, "NANDC" "nand_gate" 16 7, 5 1 0, S_0x55a001d8abf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8e2e0 .functor NAND 1, v0x55a001d8c850_0, L_0x55a001d8dfd0, C4<1>, C4<1>;
v0x55a001d8ba60_0 .net "in_a", 0 0, v0x55a001d8c850_0;  alias, 1 drivers
v0x55a001d8bb30_0 .net "in_b", 0 0, L_0x55a001d8dfd0;  alias, 1 drivers
v0x55a001d8bc20_0 .net "out", 0 0, L_0x55a001d8e2e0;  alias, 1 drivers
S_0x55a001d8bd20 .scope module, "NANDD" "nand_gate" 16 8, 5 1 0, S_0x55a001d8abf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x55a001d8e390 .functor NAND 1, L_0x55a001d8e230, L_0x55a001d8e2e0, C4<1>, C4<1>;
v0x55a001d8bf50_0 .net "in_a", 0 0, L_0x55a001d8e230;  alias, 1 drivers
v0x55a001d8c040_0 .net "in_b", 0 0, L_0x55a001d8e2e0;  alias, 1 drivers
v0x55a001d8c110_0 .net "out", 0 0, L_0x55a001d8e390;  alias, 1 drivers
    .scope S_0x55a001d16b70;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d7ed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d7ee40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d7ef50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 3 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d7ed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d7ee40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d7ef50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 24 "$display", "output should be off when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 3 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d7ed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d7ee40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d7ef50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call/w 3 33 "$display", "output should be off when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 3 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d7ed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d7ee40_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d7ef50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 42 "$display", "output should be on when both inputs are on" {0 0 0};
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.7 ;
    %end;
    .thread T_0;
    .scope S_0x55a001d17970;
T_1 ;
    %fork t_1, S_0x55a001d7f040;
    %jmp t_0;
    .scope S_0x55a001d7f040;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a001d7f220_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55a001d7f220_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55a001d7f220_0;
    %pad/s 2;
    %split/vec4 1;
    %store/vec4 v0x55a001d82460_0, 0, 1;
    %store/vec4 v0x55a001d82240_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d82300_0;
    %pad/u 32;
    %load/vec4 v0x55a001d82460_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x55a001d82240_0;
    %pad/u 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 6 15 "$display", "in: ", v0x55a001d82240_0, ", sel: ", v0x55a001d82460_0, ", out_a: ", v0x55a001d82300_0, ", out_b: ", v0x55a001d823c0_0 {0 0 0};
    %vpi_call/w 6 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.3 ;
    %load/vec4 v0x55a001d823c0_0;
    %pad/u 32;
    %load/vec4 v0x55a001d82460_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x55a001d82240_0;
    %pad/u 32;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 6 20 "$display", "in: ", v0x55a001d82240_0, ", sel: ", v0x55a001d82460_0, ", out_a: ", v0x55a001d82300_0, ", out_b: ", v0x55a001d823c0_0 {0 0 0};
    %vpi_call/w 6 21 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.7 ;
    %load/vec4 v0x55a001d7f220_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55a001d7f220_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x55a001d17970;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x55a001d4d8e0;
T_2 ;
    %fork t_3, S_0x55a001d82500;
    %jmp t_2;
    .scope S_0x55a001d82500;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a001d826e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55a001d826e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55a001d826e0_0;
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x55a001d878b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a001d87750_0, 0, 1;
    %store/vec4 v0x55a001d87690_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d87810_0;
    %load/vec4 v0x55a001d878b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x55a001d87750_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x55a001d87690_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 9 15 "$display", "in_a: ", v0x55a001d87690_0, ", in_b: ", v0x55a001d87750_0, ", sel: ", v0x55a001d878b0_0, ", out: ", v0x55a001d87810_0 {0 0 0};
    %vpi_call/w 9 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.3 ;
    %load/vec4 v0x55a001d826e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55a001d826e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x55a001d4d8e0;
t_2 %join;
    %end;
    .thread T_2;
    .scope S_0x55a001d4d160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d87e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d87ee0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d87f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 12 15 "$display", "output should be on when both inputs are off" {0 0 0};
    %vpi_call/w 12 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d87e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d87ee0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d87f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 12 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 12 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d87e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d87ee0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d87f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 12 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 12 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d87e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d87ee0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d87f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 12 42 "$display", "output should be off when both inputs are on" {0 0 0};
    %vpi_call/w 12 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.7 ;
    %end;
    .thread T_3;
    .scope S_0x55a001d4c9e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d88940_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d889e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 13 14 "$display", "output should be on when input is off" {0 0 0};
    %vpi_call/w 13 15 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d88940_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d889e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call/w 13 22 "$display", "output should be off when input is on" {0 0 0};
    %vpi_call/w 13 23 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x55a001d4c260;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8a8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8aa00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8ab50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 14 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 14 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8a8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8aa00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8ab50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 14 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 14 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8a8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8aa00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8ab50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 14 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 14 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8a8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8aa00_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8ab50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 14 42 "$display", "output should be on when both inputs are on" {0 0 0};
    %vpi_call/w 14 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_5.7 ;
    %end;
    .thread T_5;
    .scope S_0x55a001d4a300;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8c850_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8c910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 15 15 "$display", "output should be off when both inputs are off" {0 0 0};
    %vpi_call/w 15 16 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8c7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8c850_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8c910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 15 24 "$display", "output should be on when in_a is off and in_b is on" {0 0 0};
    %vpi_call/w 15 25 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001d8c850_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8c910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 15 33 "$display", "output should be on when in_a is on and in_b is off" {0 0 0};
    %vpi_call/w 15 34 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8c7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001d8c850_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x55a001d8c910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %jmp T_6.7;
T_6.6 ;
    %vpi_call/w 15 42 "$display", "output should be off when both inputs are on" {0 0 0};
    %vpi_call/w 15 43 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
T_6.7 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "./test-benches/and_gate_tb.v";
    "./components/and_gate.v";
    "./components/nand_gate.v";
    "./test-benches/dmux_tb.v";
    "./components/dmux.v";
    "./components/not_gate.v";
    "./test-benches/mux_tb.v";
    "./components/mux.v";
    "./components/or_gate.v";
    "./test-benches/nand_gate_tb.v";
    "./test-benches/not_gate_tb.v";
    "./test-benches/or_gate_tb.v";
    "./test-benches/xor_gate_tb.v";
    "./components/xor_gate.v";
