  <table style="width:100%">

    <tr>
      <td>#263</td>
      <td>No Explicit Error When Writing To Your Inputs </td>
    </tr>

    <tr>
      <td>#259</td>
      <td>C++ compilation speedups</td>
    </tr>

    <tr>
      <td>#257</td>
      <td>initialize register that guards reset for assert checking</td>
    </tr>

    <tr>
      <td>#251</td>
      <td>make assertions an option in driver</td>
    </tr>

    <tr>
      <td>#248,249</td>
      <td>Update ShiftRegister to support a parameterized delay of 0.</td>
    </tr>

    <tr>
      <td>#247</td>
      <td>Vec getWidth return zero</td>
    </tr>

    <tr>
      <td>#176</td>
      <td>Re-enable testEqlBundle() and testEqlVec() after inserting explicit toBits comversion.</td>
    </tr>

    <tr>
      <td>#124</td>
      <td>Zero width wire support</td>
    </tr>

    <tr>
      <td>#86</td>
      <td>Queue is generating incorrect code; io.deq signals don't match io.enq signals. </td>

    </tr>

    <tr>
      <td>#83</td>
      <td>log2Up(1) returns 1, instead of the correct answer of 0</td>
    </tr>

    <tr>
      <td>#76</td>
      <td>Width inference takes hours, needs to quickly detect and throw error on un-inferable code</td>
    </tr>
  </table>
