
=== Cycle 0 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=True
LDST_FU: Accepting instruction from latch pc: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000000'), Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
=== Latch State at End of Cycle 0 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 1 ===
Cache: Received new request: dCacheRequest(addr_val=0x0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=True
LDST_FU: Accepting instruction from latch pc: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
=== Latch State at End of Cycle 1 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 2 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=True
LDST_FU: Accepting instruction from latch pc: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400'), Bits('0x00000420')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
=== Latch State at End of Cycle 2 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 3 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=True
LDST_FU: Accepting instruction from latch pc: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400'), Bits('0x00000420'), Bits('0x00000440')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 3 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 4 ===
Cache: Received new request: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 4 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 5 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 5 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 6 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 6 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 7 ===
Cache: Received new request: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 7 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 8 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 8 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 9 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 9 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 10 ===
Cache: Received new request: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 10 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 11 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 11 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 12 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 12 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 13 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 13 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 14 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 14 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 15 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 15 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 16 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 16 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 17 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 17 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 18 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 18 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 19 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 19 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 20 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 20 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 21 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 21 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 22 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 22 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 23 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 23 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 24 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 24 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 25 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 25 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 26 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 26 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 27 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 27 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 28 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 28 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 29 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 29 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 30 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 30 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 31 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 31 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 32 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 32 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 33 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 33 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 34 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 34 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 35 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 35 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 36 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 36 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 37 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 37 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 38 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 38 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 39 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 39 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 40 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 40 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 41 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 41 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 42 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 42 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 43 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 43 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 44 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 44 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 45 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 45 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 46 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 46 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 47 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 47 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 48 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 48 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 49 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 49 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 50 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 50 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 51 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 51 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 52 ===
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 52 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 53 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 53 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 54 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 54 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 55 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 55 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 56 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 56 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 57 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 57 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 58 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 58 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 59 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 59 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 60 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 60 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 61 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 61 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 62 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 62 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 63 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 63 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 64 ===
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 64 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 65 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 65 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 66 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 66 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 67 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 67 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 68 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 68 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 69 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 69 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 70 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 70 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 71 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 71 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 72 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 72 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 73 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 73 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 74 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 74 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 75 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 75 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 76 ===
Cache: Received new request: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 76 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 77 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 77 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 78 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 78 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 79 ===
Cache: Received new request: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 79 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 80 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 80 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 81 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 81 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 82 ===
Cache: Received new request: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 82 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 83 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 83 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 84 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 84 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 85 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 85 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 86 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 86 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 87 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 87 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 88 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 88 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 89 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 89 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 90 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 90 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 91 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 91 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 92 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 92 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 93 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 93 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 94 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 94 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 95 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 95 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 96 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
LDST_FU: Finished processing Instruction pc: 0
LDST_FU: Pushing Instruction for WB pc: 0
=== Latch State at End of Cycle 96 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000000'), Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 97 ===
Cache: Received new request: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 97 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000000'), Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===
WB Received instruction from LSU!

=== Cycle 98 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=True
LDST_FU: Accepting instruction from latch pc: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400'), Bits('0x00000420'), Bits('0x00000440'), Bits('0x00000460')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe')])
[LSU]: The queue is full
=== Latch State at End of Cycle 98 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 99 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 99 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 100 ===
Cache: Received new request: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 100 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 101 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 101 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 102 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 102 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 103 ===
Cache: Received new request: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 103 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 104 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 104 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 105 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 105 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 106 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 106 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 107 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 107 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 108 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 108 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 109 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 109 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 110 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 110 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 111 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 111 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 112 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 112 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 113 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 113 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 114 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 114 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 115 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 115 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 116 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 116 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 117 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 117 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 118 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 118 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 119 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 119 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 120 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 120 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 121 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 121 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 122 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 122 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 123 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 123 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 124 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 124 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 125 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 125 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 126 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 126 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 127 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 127 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 128 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 128 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 129 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 129 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 130 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 130 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 131 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 131 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 132 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 132 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 133 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 133 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 134 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 134 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 135 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 135 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 136 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 136 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 137 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 137 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 138 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 138 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 139 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 139 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 140 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 140 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 141 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 141 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 142 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 142 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 143 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 143 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 144 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 144 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 145 ===
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 145 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 146 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 146 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 147 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 147 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 148 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 148 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 149 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 149 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 150 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 150 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 151 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 151 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 152 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 152 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 153 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 153 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 154 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 154 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 155 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 155 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 156 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 156 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 157 ===
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 157 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 158 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 158 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 159 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 159 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 160 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 160 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 161 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 161 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 162 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 162 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 163 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 163 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 164 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 164 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 165 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 165 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 166 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 166 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 167 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 167 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 168 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 168 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 169 ===
Cache: Received new request: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 169 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 170 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 170 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 171 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 171 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 172 ===
Cache: Received new request: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 172 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 173 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 173 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 174 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 174 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 175 ===
Cache: Received new request: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 175 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 176 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 176 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 177 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 177 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 178 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 178 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 179 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 179 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 180 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 180 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 181 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 181 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 182 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 182 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 183 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 183 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 184 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 184 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 185 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 185 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 186 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 186 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 187 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 187 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 188 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 188 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 189 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 189 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 190 ===
Cache: Received new request: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: MISS ACCEPTED (UUID: 5)
=== Latch State at End of Cycle 190 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 191 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 191 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 192 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 192 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 193 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 193 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 194 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 194 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 195 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 195 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 196 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 196 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 197 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 197 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 198 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 198 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 199 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 199 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 200 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 200 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 201 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 201 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 202 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 202 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 203 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 203 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 204 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 204 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 205 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 205 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 206 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 206 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 207 ===
Bank 0: Sent READ req to Memory for 0x400
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 207 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x400', 'size': 128, 'uuid': 5, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 208 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 208 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 209 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 209 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 210 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 210 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 211 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 211 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 212 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 212 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 213 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 213 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 214 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: MISS COMPLETE (UUID: 5) - Data is in cache
[LSU] Wakeup thread 31 (Addr 0x400) due to Block Match
=== Latch State at End of Cycle 214 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 215 ===
Cache: Received new request: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 215 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 216 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
=== Latch State at End of Cycle 216 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 217 ===
[DEBUG] Cycle Start: QueueLen=4, LatchValid=False
[LSU]: The queue is full
[LSU] Received: HIT COMPLETE (Data: 0x00006343)
LDST_FU: Finished processing Instruction pc: 0
LDST_FU: Pushing Instruction for WB pc: 0
=== Latch State at End of Cycle 217 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0x00006343')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===
WB Received instruction from LSU!

=== Cycle 218 ===
Cache: Received new request: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 218 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 219 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 219 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 220 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 220 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 221 ===
Cache: Received new request: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 221 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 222 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 222 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 223 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 223 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 224 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 224 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 225 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 225 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 226 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 226 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 227 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 227 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 228 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 228 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 229 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 229 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 230 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 230 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 231 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 231 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 232 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 232 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 233 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 233 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 234 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 234 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 235 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 235 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 236 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 236 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 237 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 237 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 238 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 238 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 239 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 239 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 240 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 240 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 241 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 241 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 242 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 242 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 243 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 243 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 244 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 244 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 245 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 245 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 246 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 246 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 247 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 247 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 248 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 248 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 249 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 249 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 250 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 250 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 251 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 251 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 252 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 252 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 253 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 253 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 254 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 254 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 255 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 255 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 256 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 256 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 257 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 257 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 258 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 258 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 259 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 259 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 260 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 260 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 261 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 261 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 262 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 262 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 263 ===
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 263 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 264 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 264 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 265 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 265 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 266 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 266 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 267 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 267 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 268 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 268 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 269 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 269 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 270 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 270 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 271 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 271 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 272 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 272 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 273 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 273 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 274 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 274 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 275 ===
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 275 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 276 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 276 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 277 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 277 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 278 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 278 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 279 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 279 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 280 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 280 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 281 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 281 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 282 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 282 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 283 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 283 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 284 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 284 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 285 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 285 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 286 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 286 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 287 ===
Cache: Received new request: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 287 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 288 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 288 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 289 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 289 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 290 ===
Cache: Received new request: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 290 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 291 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 291 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 292 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 292 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 293 ===
Cache: Received new request: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 293 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 294 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 294 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 295 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 295 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 296 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 296 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 297 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 297 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 298 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 298 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 299 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 299 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 300 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 300 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 301 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 301 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 302 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 302 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 303 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 303 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 304 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 304 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 305 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 305 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 306 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 306 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 307 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 307 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 308 ===
Cache: Received new request: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 308 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 309 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 309 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 310 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006343)
=== Latch State at End of Cycle 310 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x420, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 311 ===
Cache: Received new request: dCacheRequest(addr_val=0x420, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 311 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 312 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
=== Latch State at End of Cycle 312 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 313 ===
[DEBUG] Cycle Start: QueueLen=3, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006B43)
LDST_FU: Finished processing Instruction pc: 0
LDST_FU: Pushing Instruction for WB pc: 0
=== Latch State at End of Cycle 313 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400'), Bits('0x00000420')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0x00006343'), Bits('0x00006b43')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===
WB Received instruction from LSU!

=== Cycle 314 ===
Cache: Received new request: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 314 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 315 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 315 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 316 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 316 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 317 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 317 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 318 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 318 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 319 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 319 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 320 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 320 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 321 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 321 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 322 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 322 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 323 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 323 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 324 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 324 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 325 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 325 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 326 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 326 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 327 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 327 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 328 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 328 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 329 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 329 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 330 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 330 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 331 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 331 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 332 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 332 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 333 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 333 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 334 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 334 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 335 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 335 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 336 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 336 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 337 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 337 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 338 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 338 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 339 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 339 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 340 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 340 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 341 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 341 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 342 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 342 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 343 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 343 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 344 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 344 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 345 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 345 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 346 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 346 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 347 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 347 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 348 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 348 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 349 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 349 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 350 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 350 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 351 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 351 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 352 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 352 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 353 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 353 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 354 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 354 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 355 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 355 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 356 ===
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 356 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 357 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 357 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 358 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 358 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 359 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 359 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 360 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 360 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 361 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 361 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 362 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 362 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 363 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 363 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 364 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 364 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 365 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 365 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 366 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 366 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 367 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 367 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 368 ===
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 368 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 369 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 369 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 370 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 370 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 371 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 371 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 372 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 372 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 373 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 373 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 374 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 374 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 375 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 375 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 376 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 376 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 377 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 377 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 378 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 378 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 379 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 379 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 380 ===
Cache: Received new request: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 380 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 381 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 381 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 382 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 382 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 383 ===
Cache: Received new request: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 383 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 384 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 384 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 385 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 385 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 386 ===
Cache: Received new request: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 386 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 387 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 387 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 388 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 388 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 389 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 389 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 390 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 390 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 391 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 391 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 392 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 392 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 393 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 393 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 394 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 394 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 395 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 395 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 396 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 396 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 397 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 397 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 398 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 398 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 399 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 399 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 400 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 400 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 401 ===
Cache: Received new request: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 401 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 402 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 402 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 403 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006343)
=== Latch State at End of Cycle 403 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x420, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 404 ===
Cache: Received new request: dCacheRequest(addr_val=0x420, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 404 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 405 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 405 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 406 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006B43)
=== Latch State at End of Cycle 406 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x440, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 407 ===
Cache: Received new request: dCacheRequest(addr_val=0x440, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 407 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 408 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
=== Latch State at End of Cycle 408 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 409 ===
[DEBUG] Cycle Start: QueueLen=2, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00007343)
LDST_FU: Finished processing Instruction pc: 0
LDST_FU: Pushing Instruction for WB pc: 0
=== Latch State at End of Cycle 409 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400'), Bits('0x00000420'), Bits('0x00000440')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0x00006343'), Bits('0x00006b43'), Bits('0x00007343')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===
WB Received instruction from LSU!

=== Cycle 410 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 410 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 411 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 411 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 412 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 412 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 413 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 413 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 414 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 414 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 415 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 415 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 416 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 416 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 417 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 417 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 418 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 418 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 419 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 419 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 420 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 420 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 421 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 421 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 422 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 422 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 423 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 423 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 424 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 424 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 425 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 425 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 426 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 426 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 427 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 427 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 428 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 428 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 429 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 429 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 430 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 430 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 431 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 431 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 432 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 432 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 433 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 433 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 434 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 434 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 435 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 435 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 436 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 436 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 437 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 437 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 438 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 438 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 439 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 439 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 440 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 440 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 441 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 441 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 442 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 442 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 443 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 443 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 444 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 444 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 445 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 445 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 446 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 446 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 447 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 447 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 448 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 448 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 449 ===
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 449 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 450 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 450 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 451 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 451 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 452 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 452 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 453 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 453 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 454 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 454 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 455 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 455 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 456 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 456 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 457 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 457 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 458 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 458 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 459 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 459 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 460 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 460 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 461 ===
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 461 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 462 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 462 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 463 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 463 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 464 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 464 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 465 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 465 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 466 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 466 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 467 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 467 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 468 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 468 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 469 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 469 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 470 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 470 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 471 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 471 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 472 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 472 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 473 ===
Cache: Received new request: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 473 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 474 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 474 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 475 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 475 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 476 ===
Cache: Received new request: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 476 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 477 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 477 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 478 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 478 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 479 ===
Cache: Received new request: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 479 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 480 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 480 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 481 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 481 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 482 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 482 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 483 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 483 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 484 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 484 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 485 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 485 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 486 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 486 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 487 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 487 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 488 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 488 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 489 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 489 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 490 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 490 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 491 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 491 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 492 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 492 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 493 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xDEADBEBE)
=== Latch State at End of Cycle 493 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 494 ===
Cache: Received new request: dCacheRequest(addr_val=0x400, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 494 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 495 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 495 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 496 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006343)
=== Latch State at End of Cycle 496 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x420, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 497 ===
Cache: Received new request: dCacheRequest(addr_val=0x420, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 497 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 498 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 498 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 499 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006B43)
=== Latch State at End of Cycle 499 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x440, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 500 ===
Cache: Received new request: dCacheRequest(addr_val=0x440, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 500 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 501 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 501 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 502 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00007343)
=== Latch State at End of Cycle 502 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x460, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 503 ===
Cache: Received new request: dCacheRequest(addr_val=0x460, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 503 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 504 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 504 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 505 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00007B43)
LDST_FU: Finished processing Instruction pc: 0
LDST_FU: Pushing Instruction for WB pc: 0
=== Latch State at End of Cycle 505 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0'), Bits('0x00000400'), Bits('0x00000420'), Bits('0x00000440'), Bits('0x00000460')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0xdeadbebe'), Bits('0x00006343'), Bits('0x00006b43'), Bits('0x00007343'), Bits('0x00007b43')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===
WB Received instruction from LSU!

=== Cycle 506 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 506 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 507 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 507 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 508 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 508 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 509 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 509 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 510 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 510 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 511 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 511 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 512 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 512 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 513 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 513 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 514 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 514 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty

=== Cycle 515 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=False
=== Latch State at End of Cycle 515 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

======== Bank 0 ========
  ---- Set 0 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000000)
        Block[00:03]: 0xDEADBEBE 0x807D2258 0x807D42D8 0xC0206182
        Block[04:07]: 0xC0286180 0x800D87D1 0x8001E220 0x800E07D1
        Block[08:11]: 0xDEADBEBE 0x800E87D1 0x8001E320 0x800E87D1
        Block[12:15]: 0x800027D2 0x8001E3A0 0xC0206144 0xC0222860
        Block[16:19]: 0xDEADBEBE 0x80100710 0x8070618D 0x4418C400
        Block[20:23]: 0x8418E480 0x44010520 0x840125A0 0x84294602
        Block[24:27]: 0xDEADBEBE 0xC449A030 0xC0022860 0x00040000
        Block[28:31]: 0x00000040 0x00000000 0x0000803F 0x00000040
  ---- Set 1 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000100)
        Block[00:03]: 0xDEADBEBE 0x00001042 0x00001442 0x00001842
        Block[04:07]: 0x00001C42 0x00002042 0x00002442 0x00002842
        Block[08:11]: 0xDEADBEBE 0x00003042 0x00003442 0x00003842
        Block[12:15]: 0x00003C42 0x00004042 0x00004442 0x00004842
        Block[16:19]: 0xDEADBEBE 0x00005042 0x00005442 0x00005842
        Block[20:23]: 0x00005C42 0x00006042 0x00006442 0x00006842
        Block[24:27]: 0xDEADBEBE 0x00007042 0x00007442 0x00007842
        Block[28:31]: 0x00007C42 0x00008042 0x00008242 0x00008442
  ---- Set 2 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000200)
        Block[00:03]: 0xDEADBEBE 0x0000C842 0x0000CA42 0x0000CC42
        Block[04:07]: 0x0000CE42 0x0000D042 0x0000D242 0x0000D442
        Block[08:11]: 0xDEADBEBE 0x0000D842 0x0000DA42 0x0000DC42
        Block[12:15]: 0x0000DE42 0x0000E042 0x0000E242 0x0000E442
        Block[16:19]: 0xDEADBEBE 0x0000E842 0x0000EA42 0x0000EC42
        Block[20:23]: 0x0000EE42 0x0000F042 0x0000F242 0x0000F442
        Block[24:27]: 0xDEADBEBE 0x0000F842 0x0000FA42 0x0000FC42
        Block[28:31]: 0x0000FE42 0x00000043 0x00000143 0x00000243
  ---- Set 3 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000300)
        Block[00:03]: 0xDEADBEBE 0x00002443 0x00002543 0x00002643
        Block[04:07]: 0x00002743 0x00002843 0x00002943 0x00002A43
        Block[08:11]: 0xDEADBEBE 0x00002C43 0x00002D43 0x00002E43
        Block[12:15]: 0x00002F43 0x00003043 0x00003143 0x00003243
        Block[16:19]: 0xDEADBEBE 0x00003443 0x00003543 0x00003643
        Block[20:23]: 0x00003743 0x00003843 0x00003943 0x00003A43
        Block[24:27]: 0xDEADBEBE 0x00003C43 0x00003D43 0x00003E43
        Block[28:31]: 0x00003F43 0x00004043 0x00004143 0x00004243
  ---- Set 4 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1   Tag: 0x0    (Addr: 0x00000400)
        Block[00:03]: 0x00006343 0x00006443 0x00006543 0x00006643
        Block[04:07]: 0x00006743 0x00006843 0x00006943 0x00006A43
        Block[08:11]: 0x00006B43 0x00006C43 0x00006D43 0x00006E43
        Block[12:15]: 0x00006F43 0x00007043 0x00007143 0x00007243
        Block[16:19]: 0x00007343 0x00007443 0x00007543 0x00007643
        Block[20:23]: 0x00007743 0x00007843 0x00007943 0x00007A43
        Block[24:27]: 0x00007B43 0x00007C43 0x00007D43 0x00007E43
        Block[28:31]: 0x00007F43 0x00008043 0x00808043 0x00008143

======== Bank 1 ========
  ---- Set 0 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000080)
        Block[00:03]: 0xDEADBEBE 0x00008040 0x0000A040 0x0000C040
        Block[04:07]: 0x0000E040 0x00000041 0x00001041 0x00002041
        Block[08:11]: 0xDEADBEBE 0x00004041 0x00005041 0x00006041
        Block[12:15]: 0x00007041 0x00008041 0x00008841 0x00009041
        Block[16:19]: 0xDEADBEBE 0x0000A041 0x0000A841 0x0000B041
        Block[20:23]: 0x0000B841 0x0000C041 0x0000C841 0x0000D041
        Block[24:27]: 0xDEADBEBE 0x0000E041 0x0000E841 0x0000F041
        Block[28:31]: 0x0000F841 0x00000042 0x00000442 0x00000842
  ---- Set 1 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000180)
        Block[00:03]: 0xDEADBEBE 0x00008842 0x00008A42 0x00008C42
        Block[04:07]: 0x00008E42 0x00009042 0x00009242 0x00009442
        Block[08:11]: 0xDEADBEBE 0x00009842 0x00009A42 0x00009C42
        Block[12:15]: 0x00009E42 0x0000A042 0x0000A242 0x0000A442
        Block[16:19]: 0xDEADBEBE 0x0000A842 0x0000AA42 0x0000AC42
        Block[20:23]: 0x0000AE42 0x0000B042 0x0000B242 0x0000B442
        Block[24:27]: 0xDEADBEBE 0x0000B842 0x0000BA42 0x0000BC42
        Block[28:31]: 0x0000BE42 0x0000C042 0x0000C242 0x0000C442
  ---- Set 2 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000280)
        Block[00:03]: 0xDEADBEBE 0x00000443 0x00000543 0x00000643
        Block[04:07]: 0x00000743 0x00000843 0x00000943 0x00000A43
        Block[08:11]: 0xDEADBEBE 0x00000C43 0x00000D43 0x00000E43
        Block[12:15]: 0x00000F43 0x00001043 0x00001143 0x00001243
        Block[16:19]: 0xDEADBEBE 0x00001443 0x00001543 0x00001643
        Block[20:23]: 0x00001743 0x00001843 0x00001943 0x00001A43
        Block[24:27]: 0xDEADBEBE 0x00001C43 0x00001D43 0x00001E43
        Block[28:31]: 0x00001F43 0x00002043 0x00002143 0x00002243
  ---- Set 3 ----
    LRU Order: [7, 0, 1, 2, 3, 4, 5, 6] (Front=MRU, Back=LRU)
    [Way 7] V:1 D Tag: 0x0    (Addr: 0x00000380)
        Block[00:03]: 0xDEADBEBE 0x00004443 0x00004543 0x00004643
        Block[04:07]: 0x00004743 0x00004843 0x00004943 0x00004A43
        Block[08:11]: 0xDEADBEBE 0x00004C43 0x00004D43 0x00004E43
        Block[12:15]: 0x00004F43 0x00005043 0x00005143 0x00005243
        Block[16:19]: 0xDEADBEBE 0x00005443 0x00005543 0x00005643
        Block[20:23]: 0x00005743 0x00005843 0x00005943 0x00005A43
        Block[24:27]: 0xDEADBEBE 0x00005C43 0x00005D43 0x00005E43
        Block[28:31]: 0x00005F43 0x00006043 0x00006143 0x00006243
