
DC morter control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007784  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08007938  08007938  00008938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007df8  08007df8  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007df8  08007df8  00008df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e00  08007e00  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e00  08007e00  00008e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e04  08007e04  00008e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007e08  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          000002cc  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004a0  200004a0  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e51d  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022ab  00000000  00000000  00017721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  000199d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a86  00000000  00000000  0001a760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a2f  00000000  00000000  0001b1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000100cd  00000000  00000000  0003fc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc118  00000000  00000000  0004fce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012bdfa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048ec  00000000  00000000  0012be40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  0013072c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800791c 	.word	0x0800791c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	0800791c 	.word	0x0800791c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b96a 	b.w	8000f54 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14e      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	458c      	cmp	ip, r1
 8000ca8:	4686      	mov	lr, r0
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	d962      	bls.n	8000d76 <__udivmoddi4+0xde>
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0320 	rsb	r3, r2, #32
 8000cb6:	4091      	lsls	r1, r2
 8000cb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc0:	4319      	orrs	r1, r3
 8000cc2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cca:	fa1f f68c 	uxth.w	r6, ip
 8000cce:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb04 f106 	mul.w	r1, r4, r6
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cee:	f080 8112 	bcs.w	8000f16 <__udivmoddi4+0x27e>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 810f 	bls.w	8000f16 <__udivmoddi4+0x27e>
 8000cf8:	3c02      	subs	r4, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	fa1f f38e 	uxth.w	r3, lr
 8000d02:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d06:	fb07 1110 	mls	r1, r7, r0, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f606 	mul.w	r6, r0, r6
 8000d12:	429e      	cmp	r6, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x94>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1e:	f080 80fc 	bcs.w	8000f1a <__udivmoddi4+0x282>
 8000d22:	429e      	cmp	r6, r3
 8000d24:	f240 80f9 	bls.w	8000f1a <__udivmoddi4+0x282>
 8000d28:	4463      	add	r3, ip
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d32:	2100      	movs	r1, #0
 8000d34:	b11d      	cbz	r5, 8000d3e <__udivmoddi4+0xa6>
 8000d36:	40d3      	lsrs	r3, r2
 8000d38:	2200      	movs	r2, #0
 8000d3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d905      	bls.n	8000d52 <__udivmoddi4+0xba>
 8000d46:	b10d      	cbz	r5, 8000d4c <__udivmoddi4+0xb4>
 8000d48:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e7f5      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d52:	fab3 f183 	clz	r1, r3
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d146      	bne.n	8000de8 <__udivmoddi4+0x150>
 8000d5a:	42a3      	cmp	r3, r4
 8000d5c:	d302      	bcc.n	8000d64 <__udivmoddi4+0xcc>
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	f0c0 80f0 	bcc.w	8000f44 <__udivmoddi4+0x2ac>
 8000d64:	1a86      	subs	r6, r0, r2
 8000d66:	eb64 0303 	sbc.w	r3, r4, r3
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e6      	beq.n	8000d3e <__udivmoddi4+0xa6>
 8000d70:	e9c5 6300 	strd	r6, r3, [r5]
 8000d74:	e7e3      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f040 8090 	bne.w	8000e9c <__udivmoddi4+0x204>
 8000d7c:	eba1 040c 	sub.w	r4, r1, ip
 8000d80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d84:	fa1f f78c 	uxth.w	r7, ip
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb08 4416 	mls	r4, r8, r6, r4
 8000d96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d9a:	fb07 f006 	mul.w	r0, r7, r6
 8000d9e:	4298      	cmp	r0, r3
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x11c>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x11a>
 8000dac:	4298      	cmp	r0, r3
 8000dae:	f200 80cd 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000db2:	4626      	mov	r6, r4
 8000db4:	1a1c      	subs	r4, r3, r0
 8000db6:	fa1f f38e 	uxth.w	r3, lr
 8000dba:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dbe:	fb08 4410 	mls	r4, r8, r0, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb00 f707 	mul.w	r7, r0, r7
 8000dca:	429f      	cmp	r7, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x148>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x146>
 8000dd8:	429f      	cmp	r7, r3
 8000dda:	f200 80b0 	bhi.w	8000f3e <__udivmoddi4+0x2a6>
 8000dde:	4620      	mov	r0, r4
 8000de0:	1bdb      	subs	r3, r3, r7
 8000de2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de6:	e7a5      	b.n	8000d34 <__udivmoddi4+0x9c>
 8000de8:	f1c1 0620 	rsb	r6, r1, #32
 8000dec:	408b      	lsls	r3, r1
 8000dee:	fa22 f706 	lsr.w	r7, r2, r6
 8000df2:	431f      	orrs	r7, r3
 8000df4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000df8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dfc:	ea43 030c 	orr.w	r3, r3, ip
 8000e00:	40f4      	lsrs	r4, r6
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	0c38      	lsrs	r0, r7, #16
 8000e08:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e0c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e10:	fa1f fc87 	uxth.w	ip, r7
 8000e14:	fb00 441e 	mls	r4, r0, lr, r4
 8000e18:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e1c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e20:	45a1      	cmp	r9, r4
 8000e22:	fa02 f201 	lsl.w	r2, r2, r1
 8000e26:	d90a      	bls.n	8000e3e <__udivmoddi4+0x1a6>
 8000e28:	193c      	adds	r4, r7, r4
 8000e2a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e2e:	f080 8084 	bcs.w	8000f3a <__udivmoddi4+0x2a2>
 8000e32:	45a1      	cmp	r9, r4
 8000e34:	f240 8081 	bls.w	8000f3a <__udivmoddi4+0x2a2>
 8000e38:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e3c:	443c      	add	r4, r7
 8000e3e:	eba4 0409 	sub.w	r4, r4, r9
 8000e42:	fa1f f983 	uxth.w	r9, r3
 8000e46:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e4a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e4e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e52:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x1d2>
 8000e5a:	193c      	adds	r4, r7, r4
 8000e5c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e60:	d267      	bcs.n	8000f32 <__udivmoddi4+0x29a>
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d965      	bls.n	8000f32 <__udivmoddi4+0x29a>
 8000e66:	3b02      	subs	r3, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e6e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e72:	eba4 040c 	sub.w	r4, r4, ip
 8000e76:	429c      	cmp	r4, r3
 8000e78:	46ce      	mov	lr, r9
 8000e7a:	469c      	mov	ip, r3
 8000e7c:	d351      	bcc.n	8000f22 <__udivmoddi4+0x28a>
 8000e7e:	d04e      	beq.n	8000f1e <__udivmoddi4+0x286>
 8000e80:	b155      	cbz	r5, 8000e98 <__udivmoddi4+0x200>
 8000e82:	ebb8 030e 	subs.w	r3, r8, lr
 8000e86:	eb64 040c 	sbc.w	r4, r4, ip
 8000e8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8e:	40cb      	lsrs	r3, r1
 8000e90:	431e      	orrs	r6, r3
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	e9c5 6400 	strd	r6, r4, [r5]
 8000e98:	2100      	movs	r1, #0
 8000e9a:	e750      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000e9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ea0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eac:	4094      	lsls	r4, r2
 8000eae:	430c      	orrs	r4, r1
 8000eb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eb8:	fa1f f78c 	uxth.w	r7, ip
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ec4:	0c23      	lsrs	r3, r4, #16
 8000ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eca:	fb00 f107 	mul.w	r1, r0, r7
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x24c>
 8000ed2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eda:	d22c      	bcs.n	8000f36 <__udivmoddi4+0x29e>
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d92a      	bls.n	8000f36 <__udivmoddi4+0x29e>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	1a5b      	subs	r3, r3, r1
 8000ee6:	b2a4      	uxth	r4, r4
 8000ee8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000eec:	fb08 3311 	mls	r3, r8, r1, r3
 8000ef0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ef4:	fb01 f307 	mul.w	r3, r1, r7
 8000ef8:	42a3      	cmp	r3, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x276>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f04:	d213      	bcs.n	8000f2e <__udivmoddi4+0x296>
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	d911      	bls.n	8000f2e <__udivmoddi4+0x296>
 8000f0a:	3902      	subs	r1, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	1ae4      	subs	r4, r4, r3
 8000f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f14:	e739      	b.n	8000d8a <__udivmoddi4+0xf2>
 8000f16:	4604      	mov	r4, r0
 8000f18:	e6f0      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e706      	b.n	8000d2c <__udivmoddi4+0x94>
 8000f1e:	45c8      	cmp	r8, r9
 8000f20:	d2ae      	bcs.n	8000e80 <__udivmoddi4+0x1e8>
 8000f22:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f26:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f2a:	3801      	subs	r0, #1
 8000f2c:	e7a8      	b.n	8000e80 <__udivmoddi4+0x1e8>
 8000f2e:	4631      	mov	r1, r6
 8000f30:	e7ed      	b.n	8000f0e <__udivmoddi4+0x276>
 8000f32:	4603      	mov	r3, r0
 8000f34:	e799      	b.n	8000e6a <__udivmoddi4+0x1d2>
 8000f36:	4630      	mov	r0, r6
 8000f38:	e7d4      	b.n	8000ee4 <__udivmoddi4+0x24c>
 8000f3a:	46d6      	mov	lr, sl
 8000f3c:	e77f      	b.n	8000e3e <__udivmoddi4+0x1a6>
 8000f3e:	4463      	add	r3, ip
 8000f40:	3802      	subs	r0, #2
 8000f42:	e74d      	b.n	8000de0 <__udivmoddi4+0x148>
 8000f44:	4606      	mov	r6, r0
 8000f46:	4623      	mov	r3, r4
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e70f      	b.n	8000d6c <__udivmoddi4+0xd4>
 8000f4c:	3e02      	subs	r6, #2
 8000f4e:	4463      	add	r3, ip
 8000f50:	e730      	b.n	8000db4 <__udivmoddi4+0x11c>
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08c      	sub	sp, #48	@ 0x30
 8000f5c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5e:	f107 031c 	add.w	r3, r7, #28
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61bb      	str	r3, [r7, #24]
 8000f72:	4b4c      	ldr	r3, [pc, #304]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a4b      	ldr	r2, [pc, #300]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b49      	ldr	r3, [pc, #292]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f86:	61bb      	str	r3, [r7, #24]
 8000f88:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	4b45      	ldr	r3, [pc, #276]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a44      	ldr	r2, [pc, #272]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b42      	ldr	r3, [pc, #264]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	4b3e      	ldr	r3, [pc, #248]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a3d      	ldr	r2, [pc, #244]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	4b37      	ldr	r3, [pc, #220]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a36      	ldr	r2, [pc, #216]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fcc:	f043 0310 	orr.w	r3, r3, #16
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b34      	ldr	r3, [pc, #208]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0310 	and.w	r3, r3, #16
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	4b30      	ldr	r3, [pc, #192]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a2f      	ldr	r2, [pc, #188]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000fe8:	f043 0308 	orr.w	r3, r3, #8
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b2d      	ldr	r3, [pc, #180]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0308 	and.w	r3, r3, #8
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	4b29      	ldr	r3, [pc, #164]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	4a28      	ldr	r2, [pc, #160]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 8001004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001008:	6313      	str	r3, [r2, #48]	@ 0x30
 800100a:	4b26      	ldr	r3, [pc, #152]	@ (80010a4 <MX_GPIO_Init+0x14c>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_OUTPUT_Pin|IN2_OUTPUT_Pin, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	2103      	movs	r1, #3
 800101a:	4823      	ldr	r0, [pc, #140]	@ (80010a8 <MX_GPIO_Init+0x150>)
 800101c:	f001 fc6e 	bl	80028fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001026:	4821      	ldr	r0, [pc, #132]	@ (80010ac <MX_GPIO_Init+0x154>)
 8001028:	f001 fc68 	bl	80028fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800102c:	2301      	movs	r3, #1
 800102e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001030:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001034:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001036:	2302      	movs	r3, #2
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103a:	f107 031c 	add.w	r3, r7, #28
 800103e:	4619      	mov	r1, r3
 8001040:	481b      	ldr	r0, [pc, #108]	@ (80010b0 <MX_GPIO_Init+0x158>)
 8001042:	f001 fa97 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_OUTPUT_Pin IN2_OUTPUT_Pin */
  GPIO_InitStruct.Pin = IN1_OUTPUT_Pin|IN2_OUTPUT_Pin;
 8001046:	2303      	movs	r3, #3
 8001048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104a:	2301      	movs	r3, #1
 800104c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800104e:	2302      	movs	r3, #2
 8001050:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001052:	2303      	movs	r3, #3
 8001054:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001056:	f107 031c 	add.w	r3, r7, #28
 800105a:	4619      	mov	r1, r3
 800105c:	4812      	ldr	r0, [pc, #72]	@ (80010a8 <MX_GPIO_Init+0x150>)
 800105e:	f001 fa89 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_B_INPUT_Pin ENCODER_A_INPUT_Pin */
  GPIO_InitStruct.Pin = ENCODER_B_INPUT_Pin|ENCODER_A_INPUT_Pin;
 8001062:	23a0      	movs	r3, #160	@ 0xa0
 8001064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001066:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800106a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001070:	f107 031c 	add.w	r3, r7, #28
 8001074:	4619      	mov	r1, r3
 8001076:	480f      	ldr	r0, [pc, #60]	@ (80010b4 <MX_GPIO_Init+0x15c>)
 8001078:	f001 fa7c 	bl	8002574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800107c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001082:	2301      	movs	r3, #1
 8001084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800108e:	f107 031c 	add.w	r3, r7, #28
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	@ (80010ac <MX_GPIO_Init+0x154>)
 8001096:	f001 fa6d 	bl	8002574 <HAL_GPIO_Init>

}
 800109a:	bf00      	nop
 800109c:	3730      	adds	r7, #48	@ 0x30
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40020400 	.word	0x40020400
 80010ac:	40021800 	.word	0x40021800
 80010b0:	40020000 	.word	0x40020000
 80010b4:	40020c00 	.word	0x40020c00

080010b8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar (int ch)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	if (ch == '\n') {
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b0a      	cmp	r3, #10
 80010c4:	d106      	bne.n	80010d4 <__io_putchar+0x1c>
		HAL_UART_Transmit(&huart1, (uint8_t *)&"\r", 1, HAL_MAX_DELAY);
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	2201      	movs	r2, #1
 80010cc:	4907      	ldr	r1, [pc, #28]	@ (80010ec <__io_putchar+0x34>)
 80010ce:	4808      	ldr	r0, [pc, #32]	@ (80010f0 <__io_putchar+0x38>)
 80010d0:	f003 fa58 	bl	8004584 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80010d4:	1d39      	adds	r1, r7, #4
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	2201      	movs	r2, #1
 80010dc:	4804      	ldr	r0, [pc, #16]	@ (80010f0 <__io_putchar+0x38>)
 80010de:	f003 fa51 	bl	8004584 <HAL_UART_Transmit>
	return ch;
 80010e2:	687b      	ldr	r3, [r7, #4]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	08007938 	.word	0x08007938
 80010f0:	20000308 	.word	0x20000308

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fa:	f001 f893 	bl	8002224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fe:	f000 f929 	bl	8001354 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_TIM_PWM_DeInit(&htim1);
 8001102:	487a      	ldr	r0, [pc, #488]	@ (80012ec <main+0x1f8>)
 8001104:	f002 fa23 	bl	800354e <HAL_TIM_PWM_DeInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001108:	f7ff ff26 	bl	8000f58 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800110c:	f000 ffee 	bl	80020ec <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001110:	f000 fe2a 	bl	8001d68 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001114:	f000 fec8 	bl	8001ea8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001118:	f000 ff14 	bl	8001f44 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800111c:	f000 f98a 	bl	8001434 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  // ========================================== System Initialization ===============================================
  printf("\nWaiting for system ready.....\n\n");
 8001120:	4873      	ldr	r0, [pc, #460]	@ (80012f0 <main+0x1fc>)
 8001122:	f004 fc8b 	bl	8005a3c <puts>
  Moter_Init();
 8001126:	f000 fc49 	bl	80019bc <Moter_Init>
  Moter_Stop();
 800112a:	f000 fc77 	bl	8001a1c <Moter_Stop>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);		// 20KHZ PWM freq. resolution 1000. valid range (550 ~ 999)
 800112e:	2100      	movs	r1, #0
 8001130:	486e      	ldr	r0, [pc, #440]	@ (80012ec <main+0x1f8>)
 8001132:	f002 fa75 	bl	8003620 <HAL_TIM_PWM_Start>
  TIM1->CCR1 = 0;								// MIN speed 8rpm, MAX speed 90rpm (rpm = (encoder freq/8/120) * 60)
 8001136:	4b6f      	ldr	r3, [pc, #444]	@ (80012f4 <main+0x200>)
 8001138:	2200      	movs	r2, #0
 800113a:	635a      	str	r2, [r3, #52]	@ 0x34

  HAL_Delay(2000);
 800113c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001140:	f001 f8e2 	bl	8002308 <HAL_Delay>
  enc_pulse_edge_cnt = 0;
 8001144:	4b6c      	ldr	r3, [pc, #432]	@ (80012f8 <main+0x204>)
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
  enc_pos_cnt = 0;
 800114a:	4b6c      	ldr	r3, [pc, #432]	@ (80012fc <main+0x208>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
  //ccr_f = 0.;
  // ================================================================================================================

  printf("\n================================================\n");
 8001150:	486b      	ldr	r0, [pc, #428]	@ (8001300 <main+0x20c>)
 8001152:	f004 fc73 	bl	8005a3c <puts>
  printf("\nSelect Mode\n");
 8001156:	486b      	ldr	r0, [pc, #428]	@ (8001304 <main+0x210>)
 8001158:	f004 fc70 	bl	8005a3c <puts>
  printf("1: speed control mode\t2: position control mode\n");
 800115c:	486a      	ldr	r0, [pc, #424]	@ (8001308 <main+0x214>)
 800115e:	f004 fc6d 	bl	8005a3c <puts>
  printf("\n================================================\n");
 8001162:	4867      	ldr	r0, [pc, #412]	@ (8001300 <main+0x20c>)
 8001164:	f004 fc6a 	bl	8005a3c <puts>

  while (HAL_UART_Receive(&huart1, &mode, 1, 10) != HAL_OK);
 8001168:	bf00      	nop
 800116a:	230a      	movs	r3, #10
 800116c:	2201      	movs	r2, #1
 800116e:	4967      	ldr	r1, [pc, #412]	@ (800130c <main+0x218>)
 8001170:	4867      	ldr	r0, [pc, #412]	@ (8001310 <main+0x21c>)
 8001172:	f003 fa92 	bl	800469a <HAL_UART_Receive>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d1f6      	bne.n	800116a <main+0x76>

  if (mode == '1') {
 800117c:	4b63      	ldr	r3, [pc, #396]	@ (800130c <main+0x218>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b31      	cmp	r3, #49	@ 0x31
 8001182:	d120      	bne.n	80011c6 <main+0xd2>
	  HAL_TIM_Base_Start_IT(&htim2);		// RPM PID control freq timer start.
 8001184:	4863      	ldr	r0, [pc, #396]	@ (8001314 <main+0x220>)
 8001186:	f002 f923 	bl	80033d0 <HAL_TIM_Base_Start_IT>

	  HAL_UART_Transmit(&huart1, "enter RPM : ", 12, 10);
 800118a:	230a      	movs	r3, #10
 800118c:	220c      	movs	r2, #12
 800118e:	4962      	ldr	r1, [pc, #392]	@ (8001318 <main+0x224>)
 8001190:	485f      	ldr	r0, [pc, #380]	@ (8001310 <main+0x21c>)
 8001192:	f003 f9f7 	bl	8004584 <HAL_UART_Transmit>
	  target_state = getUserInput();
 8001196:	f000 fc51 	bl	8001a3c <getUserInput>
 800119a:	4603      	mov	r3, r0
 800119c:	4a5f      	ldr	r2, [pc, #380]	@ (800131c <main+0x228>)
 800119e:	6013      	str	r3, [r2, #0]
	  if (target_state > 120 || target_state < 0) {
 80011a0:	4b5e      	ldr	r3, [pc, #376]	@ (800131c <main+0x228>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b78      	cmp	r3, #120	@ 0x78
 80011a6:	d807      	bhi.n	80011b8 <main+0xc4>
 80011a8:	4b5c      	ldr	r3, [pc, #368]	@ (800131c <main+0x228>)
 80011aa:	681b      	ldr	r3, [r3, #0]
		  printf("\nRPM range 0 ~ 120\n");
		  printf("Press reset again.\n");
	  } else {
		  Moter_Start();
 80011ac:	f000 fc16 	bl	80019dc <Moter_Start>
		  speed_control_mode = 1;
 80011b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001320 <main+0x22c>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	701a      	strb	r2, [r3, #0]
 80011b6:	e032      	b.n	800121e <main+0x12a>
		  printf("\nRPM range 0 ~ 120\n");
 80011b8:	485a      	ldr	r0, [pc, #360]	@ (8001324 <main+0x230>)
 80011ba:	f004 fc3f 	bl	8005a3c <puts>
		  printf("Press reset again.\n");
 80011be:	485a      	ldr	r0, [pc, #360]	@ (8001328 <main+0x234>)
 80011c0:	f004 fc3c 	bl	8005a3c <puts>
 80011c4:	e02b      	b.n	800121e <main+0x12a>
	  }
  } else if (mode == '2'){
 80011c6:	4b51      	ldr	r3, [pc, #324]	@ (800130c <main+0x218>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b32      	cmp	r3, #50	@ 0x32
 80011cc:	d121      	bne.n	8001212 <main+0x11e>
	  HAL_TIM_Base_Start_IT(&htim3);		// Angle PID control freq timer start.
 80011ce:	4857      	ldr	r0, [pc, #348]	@ (800132c <main+0x238>)
 80011d0:	f002 f8fe 	bl	80033d0 <HAL_TIM_Base_Start_IT>

	  HAL_UART_Transmit(&huart1, "enter ANGLE : ", 14, 10);
 80011d4:	230a      	movs	r3, #10
 80011d6:	220e      	movs	r2, #14
 80011d8:	4955      	ldr	r1, [pc, #340]	@ (8001330 <main+0x23c>)
 80011da:	484d      	ldr	r0, [pc, #308]	@ (8001310 <main+0x21c>)
 80011dc:	f003 f9d2 	bl	8004584 <HAL_UART_Transmit>
	  target_state = getUserInput();
 80011e0:	f000 fc2c 	bl	8001a3c <getUserInput>
 80011e4:	4603      	mov	r3, r0
 80011e6:	4a4d      	ldr	r2, [pc, #308]	@ (800131c <main+0x228>)
 80011e8:	6013      	str	r3, [r2, #0]
	  if (target_state > 360 || target_state < 0) {
 80011ea:	4b4c      	ldr	r3, [pc, #304]	@ (800131c <main+0x228>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80011f2:	d807      	bhi.n	8001204 <main+0x110>
 80011f4:	4b49      	ldr	r3, [pc, #292]	@ (800131c <main+0x228>)
 80011f6:	681b      	ldr	r3, [r3, #0]
		  printf("\nPOS range 0 ~ 360\n");
		  printf("Press reset again.\n");
	  } else {
		  Moter_Start();
 80011f8:	f000 fbf0 	bl	80019dc <Moter_Start>
		  pos_control_mode = 1;
 80011fc:	4b4d      	ldr	r3, [pc, #308]	@ (8001334 <main+0x240>)
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	e00c      	b.n	800121e <main+0x12a>
		  printf("\nPOS range 0 ~ 360\n");
 8001204:	484c      	ldr	r0, [pc, #304]	@ (8001338 <main+0x244>)
 8001206:	f004 fc19 	bl	8005a3c <puts>
		  printf("Press reset again.\n");
 800120a:	4847      	ldr	r0, [pc, #284]	@ (8001328 <main+0x234>)
 800120c:	f004 fc16 	bl	8005a3c <puts>
 8001210:	e005      	b.n	800121e <main+0x12a>
	  }
  } else {
	  printf("Invalid argument.\n");
 8001212:	484a      	ldr	r0, [pc, #296]	@ (800133c <main+0x248>)
 8001214:	f004 fc12 	bl	8005a3c <puts>
	  printf("Press reset again.\n");
 8001218:	4843      	ldr	r0, [pc, #268]	@ (8001328 <main+0x234>)
 800121a:	f004 fc0f 	bl	8005a3c <puts>
  }
  HAL_UART_Transmit(&huart1, "\r\n", 2, 10);
 800121e:	230a      	movs	r3, #10
 8001220:	2202      	movs	r2, #2
 8001222:	4947      	ldr	r1, [pc, #284]	@ (8001340 <main+0x24c>)
 8001224:	483a      	ldr	r0, [pc, #232]	@ (8001310 <main+0x21c>)
 8001226:	f003 f9ad 	bl	8004584 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (button_flag) {
 800122a:	4b46      	ldr	r3, [pc, #280]	@ (8001344 <main+0x250>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d045      	beq.n	80012be <main+0x1ca>
		  button_flag = 0;
 8001232:	4b44      	ldr	r3, [pc, #272]	@ (8001344 <main+0x250>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]

		  if (speed_control_mode) {
 8001238:	4b39      	ldr	r3, [pc, #228]	@ (8001320 <main+0x22c>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d019      	beq.n	8001274 <main+0x180>
			  HAL_UART_Transmit(&huart1, "enter RPM : ", 12, 10);
 8001240:	230a      	movs	r3, #10
 8001242:	220c      	movs	r2, #12
 8001244:	4934      	ldr	r1, [pc, #208]	@ (8001318 <main+0x224>)
 8001246:	4832      	ldr	r0, [pc, #200]	@ (8001310 <main+0x21c>)
 8001248:	f003 f99c 	bl	8004584 <HAL_UART_Transmit>
			  tmp = getUserInput();
 800124c:	f000 fbf6 	bl	8001a3c <getUserInput>
 8001250:	4603      	mov	r3, r0
 8001252:	80fb      	strh	r3, [r7, #6]
			  if (tmp > 120 || tmp < 0) {
 8001254:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001258:	2b78      	cmp	r3, #120	@ 0x78
 800125a:	dc03      	bgt.n	8001264 <main+0x170>
 800125c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001260:	2b00      	cmp	r3, #0
 8001262:	da03      	bge.n	800126c <main+0x178>
				  printf("\nWrong argument.\n");
 8001264:	4838      	ldr	r0, [pc, #224]	@ (8001348 <main+0x254>)
 8001266:	f004 fbe9 	bl	8005a3c <puts>
 800126a:	e003      	b.n	8001274 <main+0x180>
			  } else {
				  target_state = tmp;
 800126c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001270:	4a2a      	ldr	r2, [pc, #168]	@ (800131c <main+0x228>)
 8001272:	6013      	str	r3, [r2, #0]
			  }
		  }
		  if (pos_control_mode) {
 8001274:	4b2f      	ldr	r3, [pc, #188]	@ (8001334 <main+0x240>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d01a      	beq.n	80012b2 <main+0x1be>
			  HAL_UART_Transmit(&huart1, "enter ANGLE : ", 14, 10);
 800127c:	230a      	movs	r3, #10
 800127e:	220e      	movs	r2, #14
 8001280:	492b      	ldr	r1, [pc, #172]	@ (8001330 <main+0x23c>)
 8001282:	4823      	ldr	r0, [pc, #140]	@ (8001310 <main+0x21c>)
 8001284:	f003 f97e 	bl	8004584 <HAL_UART_Transmit>
			  tmp = getUserInput();
 8001288:	f000 fbd8 	bl	8001a3c <getUserInput>
 800128c:	4603      	mov	r3, r0
 800128e:	80fb      	strh	r3, [r7, #6]
			  if (tmp > 360 || tmp < 0) {
 8001290:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001294:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001298:	dc03      	bgt.n	80012a2 <main+0x1ae>
 800129a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	da03      	bge.n	80012aa <main+0x1b6>
				  printf("\nWrong argument.\n");
 80012a2:	4829      	ldr	r0, [pc, #164]	@ (8001348 <main+0x254>)
 80012a4:	f004 fbca 	bl	8005a3c <puts>
 80012a8:	e003      	b.n	80012b2 <main+0x1be>
			  } else {
				  target_state = tmp;
 80012aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ae:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <main+0x228>)
 80012b0:	6013      	str	r3, [r2, #0]
			  }
		  }
		  HAL_UART_Transmit(&huart1, "\r\n", 2, 10);
 80012b2:	230a      	movs	r3, #10
 80012b4:	2202      	movs	r2, #2
 80012b6:	4922      	ldr	r1, [pc, #136]	@ (8001340 <main+0x24c>)
 80012b8:	4815      	ldr	r0, [pc, #84]	@ (8001310 <main+0x21c>)
 80012ba:	f003 f963 	bl	8004584 <HAL_UART_Transmit>
	  }

	  if (speed_control_mode) {
 80012be:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <main+0x22c>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0b1      	beq.n	800122a <main+0x136>
		  printf("target: %d\tcurrent: %d\n", target_state, current_state);
 80012c6:	4b15      	ldr	r3, [pc, #84]	@ (800131c <main+0x228>)
 80012c8:	681c      	ldr	r4, [r3, #0]
 80012ca:	4b20      	ldr	r3, [pc, #128]	@ (800134c <main+0x258>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f94a 	bl	8000568 <__aeabi_f2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4621      	mov	r1, r4
 80012da:	481d      	ldr	r0, [pc, #116]	@ (8001350 <main+0x25c>)
 80012dc:	f004 fb46 	bl	800596c <iprintf>
		  HAL_Delay(1000);
 80012e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e4:	f001 f810 	bl	8002308 <HAL_Delay>
	  if (button_flag) {
 80012e8:	e79f      	b.n	800122a <main+0x136>
 80012ea:	bf00      	nop
 80012ec:	20000230 	.word	0x20000230
 80012f0:	0800793c 	.word	0x0800793c
 80012f4:	40010000 	.word	0x40010000
 80012f8:	200001f0 	.word	0x200001f0
 80012fc:	200001f4 	.word	0x200001f4
 8001300:	0800795c 	.word	0x0800795c
 8001304:	08007990 	.word	0x08007990
 8001308:	080079a0 	.word	0x080079a0
 800130c:	2000021c 	.word	0x2000021c
 8001310:	20000308 	.word	0x20000308
 8001314:	20000278 	.word	0x20000278
 8001318:	080079d0 	.word	0x080079d0
 800131c:	200001fc 	.word	0x200001fc
 8001320:	2000021d 	.word	0x2000021d
 8001324:	080079e0 	.word	0x080079e0
 8001328:	080079f4 	.word	0x080079f4
 800132c:	200002c0 	.word	0x200002c0
 8001330:	08007a08 	.word	0x08007a08
 8001334:	2000021e 	.word	0x2000021e
 8001338:	08007a18 	.word	0x08007a18
 800133c:	08007a2c 	.word	0x08007a2c
 8001340:	08007a40 	.word	0x08007a40
 8001344:	2000021f 	.word	0x2000021f
 8001348:	08007a44 	.word	0x08007a44
 800134c:	200001f8 	.word	0x200001f8
 8001350:	08007a58 	.word	0x08007a58

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b094      	sub	sp, #80	@ 0x50
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	2230      	movs	r2, #48	@ 0x30
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f004 fc4a 	bl	8005bfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	4b2b      	ldr	r3, [pc, #172]	@ (800142c <SystemClock_Config+0xd8>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001380:	4a2a      	ldr	r2, [pc, #168]	@ (800142c <SystemClock_Config+0xd8>)
 8001382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001386:	6413      	str	r3, [r2, #64]	@ 0x40
 8001388:	4b28      	ldr	r3, [pc, #160]	@ (800142c <SystemClock_Config+0xd8>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	4b25      	ldr	r3, [pc, #148]	@ (8001430 <SystemClock_Config+0xdc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a24      	ldr	r2, [pc, #144]	@ (8001430 <SystemClock_Config+0xdc>)
 800139e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013a2:	6013      	str	r3, [r2, #0]
 80013a4:	4b22      	ldr	r3, [pc, #136]	@ (8001430 <SystemClock_Config+0xdc>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b0:	2301      	movs	r3, #1
 80013b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ba:	2302      	movs	r3, #2
 80013bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013c4:	2304      	movs	r3, #4
 80013c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80013c8:	23b4      	movs	r3, #180	@ 0xb4
 80013ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013cc:	2302      	movs	r3, #2
 80013ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013d0:	2304      	movs	r3, #4
 80013d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d4:	f107 0320 	add.w	r3, r7, #32
 80013d8:	4618      	mov	r0, r3
 80013da:	f001 fb11 	bl	8002a00 <HAL_RCC_OscConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013e4:	f000 fb66 	bl	8001ab4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80013e8:	f001 faba 	bl	8002960 <HAL_PWREx_EnableOverDrive>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80013f2:	f000 fb5f 	bl	8001ab4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f6:	230f      	movs	r3, #15
 80013f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fa:	2302      	movs	r3, #2
 80013fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001402:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001406:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800140c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800140e:	f107 030c 	add.w	r3, r7, #12
 8001412:	2105      	movs	r1, #5
 8001414:	4618      	mov	r0, r3
 8001416:	f001 fd6b 	bl	8002ef0 <HAL_RCC_ClockConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001420:	f000 fb48 	bl	8001ab4 <Error_Handler>
  }
}
 8001424:	bf00      	nop
 8001426:	3750      	adds	r7, #80	@ 0x50
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800
 8001430:	40007000 	.word	0x40007000

08001434 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	2100      	movs	r1, #0
 800143c:	2017      	movs	r0, #23
 800143e:	f001 f862 	bl	8002506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001442:	2017      	movs	r0, #23
 8001444:	f001 f87b 	bl	800253e <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001448:	2200      	movs	r2, #0
 800144a:	2100      	movs	r1, #0
 800144c:	201c      	movs	r0, #28
 800144e:	f001 f85a 	bl	8002506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001452:	201c      	movs	r0, #28
 8001454:	f001 f873 	bl	800253e <HAL_NVIC_EnableIRQ>
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001458:	2200      	movs	r2, #0
 800145a:	2100      	movs	r1, #0
 800145c:	2006      	movs	r0, #6
 800145e:	f001 f852 	bl	8002506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001462:	2006      	movs	r0, #6
 8001464:	f001 f86b 	bl	800253e <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001468:	2200      	movs	r2, #0
 800146a:	2100      	movs	r1, #0
 800146c:	201d      	movs	r0, #29
 800146e:	f001 f84a 	bl	8002506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001472:	201d      	movs	r0, #29
 8001474:	f001 f863 	bl	800253e <HAL_NVIC_EnableIRQ>
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}

0800147c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENCODER_A_INPUT_Pin) {
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	2b80      	cmp	r3, #128	@ 0x80
 800148a:	d130      	bne.n	80014ee <HAL_GPIO_EXTI_Callback+0x72>
		enc_pulse_edge_cnt++;
 800148c:	4b37      	ldr	r3, [pc, #220]	@ (800156c <HAL_GPIO_EXTI_Callback+0xf0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	4a36      	ldr	r2, [pc, #216]	@ (800156c <HAL_GPIO_EXTI_Callback+0xf0>)
 8001494:	6013      	str	r3, [r2, #0]

		if (HAL_GPIO_ReadPin(ENCODER_A_INPUT_GPIO_Port, ENCODER_A_INPUT_Pin)) {				// A channel rising edge.
 8001496:	2180      	movs	r1, #128	@ 0x80
 8001498:	4835      	ldr	r0, [pc, #212]	@ (8001570 <HAL_GPIO_EXTI_Callback+0xf4>)
 800149a:	f001 fa17 	bl	80028cc <HAL_GPIO_ReadPin>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d012      	beq.n	80014ca <HAL_GPIO_EXTI_Callback+0x4e>
			if (HAL_GPIO_ReadPin(ENCODER_B_INPUT_GPIO_Port, ENCODER_B_INPUT_Pin) == 1) {
 80014a4:	2120      	movs	r1, #32
 80014a6:	4832      	ldr	r0, [pc, #200]	@ (8001570 <HAL_GPIO_EXTI_Callback+0xf4>)
 80014a8:	f001 fa10 	bl	80028cc <HAL_GPIO_ReadPin>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d105      	bne.n	80014be <HAL_GPIO_EXTI_Callback+0x42>
				enc_pos_cnt++;
 80014b2:	4b30      	ldr	r3, [pc, #192]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a2e      	ldr	r2, [pc, #184]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014ba:	6013      	str	r3, [r2, #0]
 80014bc:	e017      	b.n	80014ee <HAL_GPIO_EXTI_Callback+0x72>
			} else {
				enc_pos_cnt--;
 80014be:	4b2d      	ldr	r3, [pc, #180]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	e011      	b.n	80014ee <HAL_GPIO_EXTI_Callback+0x72>
			}
		} else {																			// A channel falling edge.
			if (HAL_GPIO_ReadPin(ENCODER_B_INPUT_GPIO_Port, ENCODER_B_INPUT_Pin) == 0) {
 80014ca:	2120      	movs	r1, #32
 80014cc:	4828      	ldr	r0, [pc, #160]	@ (8001570 <HAL_GPIO_EXTI_Callback+0xf4>)
 80014ce:	f001 f9fd 	bl	80028cc <HAL_GPIO_ReadPin>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d105      	bne.n	80014e4 <HAL_GPIO_EXTI_Callback+0x68>
				enc_pos_cnt++;
 80014d8:	4b26      	ldr	r3, [pc, #152]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	4a25      	ldr	r2, [pc, #148]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014e0:	6013      	str	r3, [r2, #0]
 80014e2:	e004      	b.n	80014ee <HAL_GPIO_EXTI_Callback+0x72>
			} else {
				enc_pos_cnt--;
 80014e4:	4b23      	ldr	r3, [pc, #140]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	4a22      	ldr	r2, [pc, #136]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 80014ec:	6013      	str	r3, [r2, #0]
			}
		}
	}

	if (GPIO_Pin == ENCODER_B_INPUT_Pin) {
 80014ee:	88fb      	ldrh	r3, [r7, #6]
 80014f0:	2b20      	cmp	r3, #32
 80014f2:	d130      	bne.n	8001556 <HAL_GPIO_EXTI_Callback+0xda>
		enc_pulse_edge_cnt++;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <HAL_GPIO_EXTI_Callback+0xf0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	4a1c      	ldr	r2, [pc, #112]	@ (800156c <HAL_GPIO_EXTI_Callback+0xf0>)
 80014fc:	6013      	str	r3, [r2, #0]

		if (HAL_GPIO_ReadPin(ENCODER_B_INPUT_GPIO_Port, ENCODER_B_INPUT_Pin)) {				// B channel rising edge.
 80014fe:	2120      	movs	r1, #32
 8001500:	481b      	ldr	r0, [pc, #108]	@ (8001570 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001502:	f001 f9e3 	bl	80028cc <HAL_GPIO_ReadPin>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d012      	beq.n	8001532 <HAL_GPIO_EXTI_Callback+0xb6>
			if (HAL_GPIO_ReadPin(ENCODER_A_INPUT_GPIO_Port, ENCODER_A_INPUT_Pin) == 0) {
 800150c:	2180      	movs	r1, #128	@ 0x80
 800150e:	4818      	ldr	r0, [pc, #96]	@ (8001570 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001510:	f001 f9dc 	bl	80028cc <HAL_GPIO_ReadPin>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d105      	bne.n	8001526 <HAL_GPIO_EXTI_Callback+0xaa>
				enc_pos_cnt++;
 800151a:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3301      	adds	r3, #1
 8001520:	4a14      	ldr	r2, [pc, #80]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	e017      	b.n	8001556 <HAL_GPIO_EXTI_Callback+0xda>
			} else {
				enc_pos_cnt--;
 8001526:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	3b01      	subs	r3, #1
 800152c:	4a11      	ldr	r2, [pc, #68]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 800152e:	6013      	str	r3, [r2, #0]
 8001530:	e011      	b.n	8001556 <HAL_GPIO_EXTI_Callback+0xda>
			}
		} else {																			// B channel falling edge.
			if (HAL_GPIO_ReadPin(ENCODER_A_INPUT_GPIO_Port, ENCODER_A_INPUT_Pin) == 1) {
 8001532:	2180      	movs	r1, #128	@ 0x80
 8001534:	480e      	ldr	r0, [pc, #56]	@ (8001570 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001536:	f001 f9c9 	bl	80028cc <HAL_GPIO_ReadPin>
 800153a:	4603      	mov	r3, r0
 800153c:	2b01      	cmp	r3, #1
 800153e:	d105      	bne.n	800154c <HAL_GPIO_EXTI_Callback+0xd0>
				enc_pos_cnt++;
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	4a0b      	ldr	r2, [pc, #44]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	e004      	b.n	8001556 <HAL_GPIO_EXTI_Callback+0xda>
			} else {
				enc_pos_cnt--;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	4a08      	ldr	r2, [pc, #32]	@ (8001574 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001554:	6013      	str	r3, [r2, #0]
			}
		}
	}

	if (GPIO_Pin == GPIO_PIN_0) {
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d102      	bne.n	8001562 <HAL_GPIO_EXTI_Callback+0xe6>
		button_flag = 1;
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <HAL_GPIO_EXTI_Callback+0xfc>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
	}
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200001f0 	.word	0x200001f0
 8001570:	40020c00 	.word	0x40020c00
 8001574:	200001f4 	.word	0x200001f4
 8001578:	2000021f 	.word	0x2000021f

0800157c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {		// 100ms
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800158c:	d127      	bne.n	80015de <HAL_TIM_PeriodElapsedCallback+0x62>
		current_state = 10. * (float)enc_pulse_edge_cnt / 64.;		// (60 * enc_pulse_edge_cnt) / (0.1 * 960 * 4)
 800158e:	4b2b      	ldr	r3, [pc, #172]	@ (800163c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	ee07 3a90 	vmov	s15, r3
 8001596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800159a:	ee17 0a90 	vmov	r0, s15
 800159e:	f7fe ffe3 	bl	8000568 <__aeabi_f2d>
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	4b26      	ldr	r3, [pc, #152]	@ (8001640 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80015a8:	f7ff f836 	bl	8000618 <__aeabi_dmul>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80015ba:	f7ff f957 	bl	800086c <__aeabi_ddiv>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	f7ff faff 	bl	8000bc8 <__aeabi_d2f>
 80015ca:	4603      	mov	r3, r0
 80015cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80015ce:	6013      	str	r3, [r2, #0]

		calculateErrors();
 80015d0:	f000 f846 	bl	8001660 <calculateErrors>
		pidControl_speed();
 80015d4:	f000 f89c 	bl	8001710 <pidControl_speed>

		//printf("RPM : %d\n", current_RPM);
		enc_pulse_edge_cnt = 0;
 80015d8:	4b18      	ldr	r3, [pc, #96]	@ (800163c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
	}

	if (htim->Instance == TIM3) {		// 50ms
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a1a      	ldr	r2, [pc, #104]	@ (800164c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d124      	bne.n	8001632 <HAL_TIM_PeriodElapsedCallback+0xb6>
		current_state = 360. * (float)enc_pos_cnt / 3840.;			// (360 * enc_pos_cnt) / (8 * 120 * 4)
 80015e8:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f4:	ee17 0a90 	vmov	r0, s15
 80015f8:	f7fe ffb6 	bl	8000568 <__aeabi_f2d>
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001602:	f7ff f809 	bl	8000618 <__aeabi_dmul>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001614:	f7ff f92a 	bl	800086c <__aeabi_ddiv>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f7ff fad2 	bl	8000bc8 <__aeabi_d2f>
 8001624:	4603      	mov	r3, r0
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001628:	6013      	str	r3, [r2, #0]

		calculateErrors();
 800162a:	f000 f819 	bl	8001660 <calculateErrors>
		pidControl_pos();
 800162e:	f000 f8ff 	bl	8001830 <pidControl_pos>
	}
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200001f0 	.word	0x200001f0
 8001640:	40240000 	.word	0x40240000
 8001644:	40500000 	.word	0x40500000
 8001648:	200001f8 	.word	0x200001f8
 800164c:	40000400 	.word	0x40000400
 8001650:	200001f4 	.word	0x200001f4
 8001654:	40768000 	.word	0x40768000
 8001658:	40ae0000 	.word	0x40ae0000
 800165c:	00000000 	.word	0x00000000

08001660 <calculateErrors>:

void calculateErrors(void)
{
 8001660:	b5b0      	push	{r4, r5, r7, lr}
 8001662:	af00      	add	r7, sp, #0
	errorGap = (float)target_state - current_state - realError;	// D control
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <calculateErrors+0x98>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	ee07 3a90 	vmov	s15, r3
 800166c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <calculateErrors+0x9c>)
 8001672:	edd3 7a00 	vldr	s15, [r3]
 8001676:	ee37 7a67 	vsub.f32	s14, s14, s15
 800167a:	4b21      	ldr	r3, [pc, #132]	@ (8001700 <calculateErrors+0xa0>)
 800167c:	edd3 7a00 	vldr	s15, [r3]
 8001680:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001684:	4b1f      	ldr	r3, [pc, #124]	@ (8001704 <calculateErrors+0xa4>)
 8001686:	edc3 7a00 	vstr	s15, [r3]
	realError = (float)target_state - current_state;			// P control
 800168a:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <calculateErrors+0x98>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001696:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <calculateErrors+0x9c>)
 8001698:	edd3 7a00 	vldr	s15, [r3]
 800169c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a0:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <calculateErrors+0xa0>)
 80016a2:	edc3 7a00 	vstr	s15, [r3]
	accError += realError * dt;									// I control
 80016a6:	4b16      	ldr	r3, [pc, #88]	@ (8001700 <calculateErrors+0xa0>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7fe ff5c 	bl	8000568 <__aeabi_f2d>
 80016b0:	a30f      	add	r3, pc, #60	@ (adr r3, 80016f0 <calculateErrors+0x90>)
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f7fe ffaf 	bl	8000618 <__aeabi_dmul>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4614      	mov	r4, r2
 80016c0:	461d      	mov	r5, r3
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <calculateErrors+0xa8>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff4e 	bl	8000568 <__aeabi_f2d>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	f7fe fdea 	bl	80002ac <__adddf3>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff fa72 	bl	8000bc8 <__aeabi_d2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a08      	ldr	r2, [pc, #32]	@ (8001708 <calculateErrors+0xa8>)
 80016e8:	6013      	str	r3, [r2, #0]
}
 80016ea:	bf00      	nop
 80016ec:	bdb0      	pop	{r4, r5, r7, pc}
 80016ee:	bf00      	nop
 80016f0:	9999999a 	.word	0x9999999a
 80016f4:	3fa99999 	.word	0x3fa99999
 80016f8:	200001fc 	.word	0x200001fc
 80016fc:	200001f8 	.word	0x200001f8
 8001700:	20000200 	.word	0x20000200
 8001704:	20000208 	.word	0x20000208
 8001708:	20000204 	.word	0x20000204
 800170c:	00000000 	.word	0x00000000

08001710 <pidControl_speed>:

void pidControl_speed(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
	float amount_of_control;

	pControl = P_GAIN_SPEED * realError;
 8001716:	4b3c      	ldr	r3, [pc, #240]	@ (8001808 <pidControl_speed+0xf8>)
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001720:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001724:	4b39      	ldr	r3, [pc, #228]	@ (800180c <pidControl_speed+0xfc>)
 8001726:	edc3 7a00 	vstr	s15, [r3]
	iControl = I_GAIN_SPEED * accError;
 800172a:	4b39      	ldr	r3, [pc, #228]	@ (8001810 <pidControl_speed+0x100>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ff1a 	bl	8000568 <__aeabi_f2d>
 8001734:	a32e      	add	r3, pc, #184	@ (adr r3, 80017f0 <pidControl_speed+0xe0>)
 8001736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173a:	f7fe ff6d 	bl	8000618 <__aeabi_dmul>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	f7ff fa3f 	bl	8000bc8 <__aeabi_d2f>
 800174a:	4603      	mov	r3, r0
 800174c:	4a31      	ldr	r2, [pc, #196]	@ (8001814 <pidControl_speed+0x104>)
 800174e:	6013      	str	r3, [r2, #0]
	dControl = D_GAIN_SPEED * (errorGap / dt);
 8001750:	4b31      	ldr	r3, [pc, #196]	@ (8001818 <pidControl_speed+0x108>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff07 	bl	8000568 <__aeabi_f2d>
 800175a:	a327      	add	r3, pc, #156	@ (adr r3, 80017f8 <pidControl_speed+0xe8>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	f7ff f884 	bl	800086c <__aeabi_ddiv>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4610      	mov	r0, r2
 800176a:	4619      	mov	r1, r3
 800176c:	a324      	add	r3, pc, #144	@ (adr r3, 8001800 <pidControl_speed+0xf0>)
 800176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001772:	f7fe ff51 	bl	8000618 <__aeabi_dmul>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4610      	mov	r0, r2
 800177c:	4619      	mov	r1, r3
 800177e:	f7ff fa23 	bl	8000bc8 <__aeabi_d2f>
 8001782:	4603      	mov	r3, r0
 8001784:	4a25      	ldr	r2, [pc, #148]	@ (800181c <pidControl_speed+0x10c>)
 8001786:	6013      	str	r3, [r2, #0]

	amount_of_control = pControl + iControl + dControl;
 8001788:	4b20      	ldr	r3, [pc, #128]	@ (800180c <pidControl_speed+0xfc>)
 800178a:	ed93 7a00 	vldr	s14, [r3]
 800178e:	4b21      	ldr	r3, [pc, #132]	@ (8001814 <pidControl_speed+0x104>)
 8001790:	edd3 7a00 	vldr	s15, [r3]
 8001794:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001798:	4b20      	ldr	r3, [pc, #128]	@ (800181c <pidControl_speed+0x10c>)
 800179a:	edd3 7a00 	vldr	s15, [r3]
 800179e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a2:	edc7 7a01 	vstr	s15, [r7, #4]
	if (amount_of_control < 0) amount_of_control = 0;
 80017a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b2:	d502      	bpl.n	80017ba <pidControl_speed+0xaa>
 80017b4:	f04f 0300 	mov.w	r3, #0
 80017b8:	607b      	str	r3, [r7, #4]
	if (amount_of_control > 999) amount_of_control = 999;
 80017ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80017be:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001820 <pidControl_speed+0x110>
 80017c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ca:	dd01      	ble.n	80017d0 <pidControl_speed+0xc0>
 80017cc:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <pidControl_speed+0x114>)
 80017ce:	607b      	str	r3, [r7, #4]

	TIM1->CCR1 = (uint16_t)amount_of_control;
 80017d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017d8:	ee17 3a90 	vmov	r3, s15
 80017dc:	b29a      	uxth	r2, r3
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <pidControl_speed+0x118>)
 80017e0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	f3af 8000 	nop.w
 80017f0:	9999999a 	.word	0x9999999a
 80017f4:	3fb99999 	.word	0x3fb99999
 80017f8:	9999999a 	.word	0x9999999a
 80017fc:	3fa99999 	.word	0x3fa99999
 8001800:	9999999a 	.word	0x9999999a
 8001804:	3fc99999 	.word	0x3fc99999
 8001808:	20000200 	.word	0x20000200
 800180c:	2000020c 	.word	0x2000020c
 8001810:	20000204 	.word	0x20000204
 8001814:	20000210 	.word	0x20000210
 8001818:	20000208 	.word	0x20000208
 800181c:	20000214 	.word	0x20000214
 8001820:	4479c000 	.word	0x4479c000
 8001824:	4479c000 	.word	0x4479c000
 8001828:	40010000 	.word	0x40010000
 800182c:	00000000 	.word	0x00000000

08001830 <pidControl_pos>:

void pidControl_pos(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
	float amount_of_control;

	pControl = P_GAIN_POS * realError;
 8001836:	4b56      	ldr	r3, [pc, #344]	@ (8001990 <pidControl_pos+0x160>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fe94 	bl	8000568 <__aeabi_f2d>
 8001840:	a349      	add	r3, pc, #292	@ (adr r3, 8001968 <pidControl_pos+0x138>)
 8001842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001846:	f7fe fee7 	bl	8000618 <__aeabi_dmul>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	f7ff f9b9 	bl	8000bc8 <__aeabi_d2f>
 8001856:	4603      	mov	r3, r0
 8001858:	4a4e      	ldr	r2, [pc, #312]	@ (8001994 <pidControl_pos+0x164>)
 800185a:	6013      	str	r3, [r2, #0]
	iControl = I_GAIN_POS * accError;
 800185c:	4b4e      	ldr	r3, [pc, #312]	@ (8001998 <pidControl_pos+0x168>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fe81 	bl	8000568 <__aeabi_f2d>
 8001866:	a342      	add	r3, pc, #264	@ (adr r3, 8001970 <pidControl_pos+0x140>)
 8001868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186c:	f7fe fed4 	bl	8000618 <__aeabi_dmul>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	4610      	mov	r0, r2
 8001876:	4619      	mov	r1, r3
 8001878:	f7ff f9a6 	bl	8000bc8 <__aeabi_d2f>
 800187c:	4603      	mov	r3, r0
 800187e:	4a47      	ldr	r2, [pc, #284]	@ (800199c <pidControl_pos+0x16c>)
 8001880:	6013      	str	r3, [r2, #0]
	dControl = D_GAIN_POS * (errorGap / dt);
 8001882:	4b47      	ldr	r3, [pc, #284]	@ (80019a0 <pidControl_pos+0x170>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fe6e 	bl	8000568 <__aeabi_f2d>
 800188c:	a33a      	add	r3, pc, #232	@ (adr r3, 8001978 <pidControl_pos+0x148>)
 800188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001892:	f7fe ffeb 	bl	800086c <__aeabi_ddiv>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4610      	mov	r0, r2
 800189c:	4619      	mov	r1, r3
 800189e:	a338      	add	r3, pc, #224	@ (adr r3, 8001980 <pidControl_pos+0x150>)
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	f7fe feb8 	bl	8000618 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4610      	mov	r0, r2
 80018ae:	4619      	mov	r1, r3
 80018b0:	f7ff f98a 	bl	8000bc8 <__aeabi_d2f>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4a3b      	ldr	r2, [pc, #236]	@ (80019a4 <pidControl_pos+0x174>)
 80018b8:	6013      	str	r3, [r2, #0]

	amount_of_control = pControl + iControl + dControl;
 80018ba:	4b36      	ldr	r3, [pc, #216]	@ (8001994 <pidControl_pos+0x164>)
 80018bc:	ed93 7a00 	vldr	s14, [r3]
 80018c0:	4b36      	ldr	r3, [pc, #216]	@ (800199c <pidControl_pos+0x16c>)
 80018c2:	edd3 7a00 	vldr	s15, [r3]
 80018c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018ca:	4b36      	ldr	r3, [pc, #216]	@ (80019a4 <pidControl_pos+0x174>)
 80018cc:	edd3 7a00 	vldr	s15, [r3]
 80018d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d4:	edc7 7a01 	vstr	s15, [r7, #4]
	if (amount_of_control < 0) {
 80018d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80018dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e4:	d508      	bpl.n	80018f8 <pidControl_pos+0xc8>
		Moter_Reverse_Start();
 80018e6:	f000 f889 	bl	80019fc <Moter_Reverse_Start>
		amount_of_control *= -1;
 80018ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ee:	eef1 7a67 	vneg.f32	s15, s15
 80018f2:	edc7 7a01 	vstr	s15, [r7, #4]
 80018f6:	e001      	b.n	80018fc <pidControl_pos+0xcc>
	} else {
		Moter_Start();
 80018f8:	f000 f870 	bl	80019dc <Moter_Start>
	}

	if (amount_of_control > 999) {
 80018fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001900:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80019a8 <pidControl_pos+0x178>
 8001904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190c:	dd01      	ble.n	8001912 <pidControl_pos+0xe2>
		amount_of_control = 999;
 800190e:	4b27      	ldr	r3, [pc, #156]	@ (80019ac <pidControl_pos+0x17c>)
 8001910:	607b      	str	r3, [r7, #4]
	}

	//ccr_f = 0.4 * (float)amount_of_control + 600.;
	ccr_f = 0.45 * (float)amount_of_control + 550.;		// Duty cycle 550 ~ 999.
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7fe fe28 	bl	8000568 <__aeabi_f2d>
 8001918:	a31b      	add	r3, pc, #108	@ (adr r3, 8001988 <pidControl_pos+0x158>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	f7fe fe7b 	bl	8000618 <__aeabi_dmul>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <pidControl_pos+0x180>)
 8001930:	f7fe fcbc 	bl	80002ac <__adddf3>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	f7ff f944 	bl	8000bc8 <__aeabi_d2f>
 8001940:	4603      	mov	r3, r0
 8001942:	4a1c      	ldr	r2, [pc, #112]	@ (80019b4 <pidControl_pos+0x184>)
 8001944:	6013      	str	r3, [r2, #0]
	TIM1->CCR1 = (int16_t)ccr_f;
 8001946:	4b1b      	ldr	r3, [pc, #108]	@ (80019b4 <pidControl_pos+0x184>)
 8001948:	edd3 7a00 	vldr	s15, [r3]
 800194c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001950:	ee17 3a90 	vmov	r3, s15
 8001954:	b21a      	sxth	r2, r3
 8001956:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <pidControl_pos+0x188>)
 8001958:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	f3af 8000 	nop.w
 8001968:	66666666 	.word	0x66666666
 800196c:	3ffe6666 	.word	0x3ffe6666
 8001970:	47ae147b 	.word	0x47ae147b
 8001974:	3f947ae1 	.word	0x3f947ae1
 8001978:	9999999a 	.word	0x9999999a
 800197c:	3fa99999 	.word	0x3fa99999
 8001980:	9999999a 	.word	0x9999999a
 8001984:	3fb99999 	.word	0x3fb99999
 8001988:	cccccccd 	.word	0xcccccccd
 800198c:	3fdccccc 	.word	0x3fdccccc
 8001990:	20000200 	.word	0x20000200
 8001994:	2000020c 	.word	0x2000020c
 8001998:	20000204 	.word	0x20000204
 800199c:	20000210 	.word	0x20000210
 80019a0:	20000208 	.word	0x20000208
 80019a4:	20000214 	.word	0x20000214
 80019a8:	4479c000 	.word	0x4479c000
 80019ac:	4479c000 	.word	0x4479c000
 80019b0:	40813000 	.word	0x40813000
 80019b4:	20000218 	.word	0x20000218
 80019b8:	40010000 	.word	0x40010000

080019bc <Moter_Init>:

void Moter_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN1_OUTPUT_GPIO_Port, IN1_OUTPUT_Pin, 0);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2101      	movs	r1, #1
 80019c4:	4804      	ldr	r0, [pc, #16]	@ (80019d8 <Moter_Init+0x1c>)
 80019c6:	f000 ff99 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_OUTPUT_GPIO_Port, IN2_OUTPUT_Pin, 0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2102      	movs	r1, #2
 80019ce:	4802      	ldr	r0, [pc, #8]	@ (80019d8 <Moter_Init+0x1c>)
 80019d0:	f000 ff94 	bl	80028fc <HAL_GPIO_WritePin>
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40020400 	.word	0x40020400

080019dc <Moter_Start>:

void Moter_Start(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN1_OUTPUT_GPIO_Port, IN1_OUTPUT_Pin, 1);
 80019e0:	2201      	movs	r2, #1
 80019e2:	2101      	movs	r1, #1
 80019e4:	4804      	ldr	r0, [pc, #16]	@ (80019f8 <Moter_Start+0x1c>)
 80019e6:	f000 ff89 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_OUTPUT_GPIO_Port, IN2_OUTPUT_Pin, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2102      	movs	r1, #2
 80019ee:	4802      	ldr	r0, [pc, #8]	@ (80019f8 <Moter_Start+0x1c>)
 80019f0:	f000 ff84 	bl	80028fc <HAL_GPIO_WritePin>
}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40020400 	.word	0x40020400

080019fc <Moter_Reverse_Start>:

void Moter_Reverse_Start(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN1_OUTPUT_GPIO_Port, IN1_OUTPUT_Pin, 0);
 8001a00:	2200      	movs	r2, #0
 8001a02:	2101      	movs	r1, #1
 8001a04:	4804      	ldr	r0, [pc, #16]	@ (8001a18 <Moter_Reverse_Start+0x1c>)
 8001a06:	f000 ff79 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_OUTPUT_GPIO_Port, IN2_OUTPUT_Pin, 1);
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	2102      	movs	r1, #2
 8001a0e:	4802      	ldr	r0, [pc, #8]	@ (8001a18 <Moter_Reverse_Start+0x1c>)
 8001a10:	f000 ff74 	bl	80028fc <HAL_GPIO_WritePin>
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40020400 	.word	0x40020400

08001a1c <Moter_Stop>:

void Moter_Stop(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(IN1_OUTPUT_GPIO_Port, IN1_OUTPUT_Pin, 1);
 8001a20:	2201      	movs	r2, #1
 8001a22:	2101      	movs	r1, #1
 8001a24:	4804      	ldr	r0, [pc, #16]	@ (8001a38 <Moter_Stop+0x1c>)
 8001a26:	f000 ff69 	bl	80028fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_OUTPUT_GPIO_Port, IN2_OUTPUT_Pin, 1);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2102      	movs	r1, #2
 8001a2e:	4802      	ldr	r0, [pc, #8]	@ (8001a38 <Moter_Stop+0x1c>)
 8001a30:	f000 ff64 	bl	80028fc <HAL_GPIO_WritePin>
}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40020400 	.word	0x40020400

08001a3c <getUserInput>:

uint32_t getUserInput(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	73fb      	strb	r3, [r7, #15]
	uint8_t ch;
	uint32_t ret;

	while(1) {		// blocking for user input.
		while (HAL_UART_Receive(&huart1, &ch, 1, 10) != HAL_OK);
 8001a46:	bf00      	nop
 8001a48:	1df9      	adds	r1, r7, #7
 8001a4a:	230a      	movs	r3, #10
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	4817      	ldr	r0, [pc, #92]	@ (8001aac <getUserInput+0x70>)
 8001a50:	f002 fe23 	bl	800469a <HAL_UART_Receive>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f6      	bne.n	8001a48 <getUserInput+0xc>

		if (ch == 13) break;
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	2b0d      	cmp	r3, #13
 8001a5e:	d00d      	beq.n	8001a7c <getUserInput+0x40>
		input_buf[i++] = ch;
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
 8001a62:	1c5a      	adds	r2, r3, #1
 8001a64:	73fa      	strb	r2, [r7, #15]
 8001a66:	461a      	mov	r2, r3
 8001a68:	79f9      	ldrb	r1, [r7, #7]
 8001a6a:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <getUserInput+0x74>)
 8001a6c:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart1, &ch, 1, 10);
 8001a6e:	1df9      	adds	r1, r7, #7
 8001a70:	230a      	movs	r3, #10
 8001a72:	2201      	movs	r2, #1
 8001a74:	480d      	ldr	r0, [pc, #52]	@ (8001aac <getUserInput+0x70>)
 8001a76:	f002 fd85 	bl	8004584 <HAL_UART_Transmit>
		while (HAL_UART_Receive(&huart1, &ch, 1, 10) != HAL_OK);
 8001a7a:	e7e4      	b.n	8001a46 <getUserInput+0xa>
		if (ch == 13) break;
 8001a7c:	bf00      	nop
	}

	ret = atoi(input_buf);
 8001a7e:	480c      	ldr	r0, [pc, #48]	@ (8001ab0 <getUserInput+0x74>)
 8001a80:	f003 f9d2 	bl	8004e28 <atoi>
 8001a84:	4603      	mov	r3, r0
 8001a86:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 9; i++) {
 8001a88:	2300      	movs	r3, #0
 8001a8a:	73fb      	strb	r3, [r7, #15]
 8001a8c:	e006      	b.n	8001a9c <getUserInput+0x60>
		input_buf[i] = 0;
 8001a8e:	7bfb      	ldrb	r3, [r7, #15]
 8001a90:	4a07      	ldr	r2, [pc, #28]	@ (8001ab0 <getUserInput+0x74>)
 8001a92:	2100      	movs	r1, #0
 8001a94:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < 9; i++) {
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d9f5      	bls.n	8001a8e <getUserInput+0x52>
	}

	return ret;
 8001aa2:	68bb      	ldr	r3, [r7, #8]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000308 	.word	0x20000308
 8001ab0:	20000220 	.word	0x20000220

08001ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab8:	b672      	cpsid	i
}
 8001aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <Error_Handler+0x8>

08001ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	607b      	str	r3, [r7, #4]
 8001aca:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	4a0f      	ldr	r2, [pc, #60]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ad0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	603b      	str	r3, [r7, #0]
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	4a08      	ldr	r2, [pc, #32]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001aec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	40023800 	.word	0x40023800

08001b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <NMI_Handler+0x4>

08001b18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <HardFault_Handler+0x4>

08001b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <MemManage_Handler+0x4>

08001b28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <BusFault_Handler+0x4>

08001b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <UsageFault_Handler+0x4>

08001b38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b66:	f000 fbaf 	bl	80022c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b72:	2001      	movs	r0, #1
 8001b74:	f000 fedc 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_INPUT_Pin);
 8001b80:	2020      	movs	r0, #32
 8001b82:	f000 fed5 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENCODER_A_INPUT_Pin);
 8001b86:	2080      	movs	r0, #128	@ 0x80
 8001b88:	f000 fed2 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b94:	4802      	ldr	r0, [pc, #8]	@ (8001ba0 <TIM2_IRQHandler+0x10>)
 8001b96:	f001 fe0b 	bl	80037b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000278 	.word	0x20000278

08001ba4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ba8:	4802      	ldr	r0, [pc, #8]	@ (8001bb4 <TIM3_IRQHandler+0x10>)
 8001baa:	f001 fe01 	bl	80037b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	200002c0 	.word	0x200002c0

08001bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return 1;
 8001bbc:	2301      	movs	r3, #1
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_kill>:

int _kill(int pid, int sig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bd2:	f004 f865 	bl	8005ca0 <__errno>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2216      	movs	r2, #22
 8001bda:	601a      	str	r2, [r3, #0]
  return -1;
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <_exit>:

void _exit (int status)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ffe7 	bl	8001bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bfa:	bf00      	nop
 8001bfc:	e7fd      	b.n	8001bfa <_exit+0x12>

08001bfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b086      	sub	sp, #24
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e00a      	b.n	8001c26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c10:	f3af 8000 	nop.w
 8001c14:	4601      	mov	r1, r0
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	1c5a      	adds	r2, r3, #1
 8001c1a:	60ba      	str	r2, [r7, #8]
 8001c1c:	b2ca      	uxtb	r2, r1
 8001c1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	3301      	adds	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	dbf0      	blt.n	8001c10 <_read+0x12>
  }

  return len;
 8001c2e:	687b      	ldr	r3, [r7, #4]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
 8001c48:	e009      	b.n	8001c5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	1c5a      	adds	r2, r3, #1
 8001c4e:	60ba      	str	r2, [r7, #8]
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fa30 	bl	80010b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	dbf1      	blt.n	8001c4a <_write+0x12>
  }
  return len;
 8001c66:	687b      	ldr	r3, [r7, #4]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_close>:

int _close(int file)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c98:	605a      	str	r2, [r3, #4]
  return 0;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <_isatty>:

int _isatty(int file)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cb0:	2301      	movs	r3, #1
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b085      	sub	sp, #20
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce0:	4a14      	ldr	r2, [pc, #80]	@ (8001d34 <_sbrk+0x5c>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <_sbrk+0x60>)
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <_sbrk+0x64>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	@ (8001d40 <_sbrk+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d207      	bcs.n	8001d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d08:	f003 ffca 	bl	8005ca0 <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	220c      	movs	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	e009      	b.n	8001d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d18:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	@ (8001d3c <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <_sbrk+0x64>)
 8001d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20030000 	.word	0x20030000
 8001d38:	00000400 	.word	0x00000400
 8001d3c:	2000022c 	.word	0x2000022c
 8001d40:	200004a0 	.word	0x200004a0

08001d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	@ (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b096      	sub	sp, #88	@ 0x58
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d6e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	605a      	str	r2, [r3, #4]
 8001d78:	609a      	str	r2, [r3, #8]
 8001d7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
 8001d90:	609a      	str	r2, [r3, #8]
 8001d92:	60da      	str	r2, [r3, #12]
 8001d94:	611a      	str	r2, [r3, #16]
 8001d96:	615a      	str	r2, [r3, #20]
 8001d98:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	2220      	movs	r2, #32
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f003 ff2b 	bl	8005bfc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001da6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001da8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ea4 <MX_TIM1_Init+0x13c>)
 8001daa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 8001dac:	4b3c      	ldr	r3, [pc, #240]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001dae:	2208      	movs	r2, #8
 8001db0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001db8:	4b39      	ldr	r3, [pc, #228]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001dba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001dbe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc0:	4b37      	ldr	r3, [pc, #220]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dc6:	4b36      	ldr	r3, [pc, #216]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dcc:	4b34      	ldr	r3, [pc, #208]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001dd2:	4833      	ldr	r0, [pc, #204]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001dd4:	f001 faac 	bl	8003330 <HAL_TIM_Base_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001dde:	f7ff fe69 	bl	8001ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001de2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001de6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001de8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dec:	4619      	mov	r1, r3
 8001dee:	482c      	ldr	r0, [pc, #176]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001df0:	f001 fe90 	bl	8003b14 <HAL_TIM_ConfigClockSource>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001dfa:	f7ff fe5b 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dfe:	4828      	ldr	r0, [pc, #160]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001e00:	f001 fb56 	bl	80034b0 <HAL_TIM_PWM_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001e0a:	f7ff fe53 	bl	8001ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e16:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4820      	ldr	r0, [pc, #128]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001e1e:	f002 fa7f 	bl	8004320 <HAL_TIMEx_MasterConfigSynchronization>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e28:	f7ff fe44 	bl	8001ab4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e2c:	2360      	movs	r3, #96	@ 0x60
 8001e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e34:	2300      	movs	r3, #0
 8001e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e40:	2300      	movs	r3, #0
 8001e42:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e44:	2300      	movs	r3, #0
 8001e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4813      	ldr	r0, [pc, #76]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001e52:	f001 fd9d 	bl	8003990 <HAL_TIM_PWM_ConfigChannel>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001e5c:	f7ff fe2a 	bl	8001ab4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e60:	2300      	movs	r3, #0
 8001e62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	4619      	mov	r1, r3
 8001e82:	4807      	ldr	r0, [pc, #28]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001e84:	f002 fac8 	bl	8004418 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001e8e:	f7ff fe11 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e92:	4803      	ldr	r0, [pc, #12]	@ (8001ea0 <MX_TIM1_Init+0x138>)
 8001e94:	f000 f8f0 	bl	8002078 <HAL_TIM_MspPostInit>

}
 8001e98:	bf00      	nop
 8001e9a:	3758      	adds	r7, #88	@ 0x58
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000230 	.word	0x20000230
 8001ea4:	40010000 	.word	0x40010000

08001ea8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001ec6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 900-1;
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001ece:	f240 3283 	movw	r2, #899	@ 0x383
 8001ed2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001eda:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001edc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001ee0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee2:	4b17      	ldr	r3, [pc, #92]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee8:	4b15      	ldr	r3, [pc, #84]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001eee:	4814      	ldr	r0, [pc, #80]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001ef0:	f001 fa1e 	bl	8003330 <HAL_TIM_Base_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001efa:	f7ff fddb 	bl	8001ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f04:	f107 0308 	add.w	r3, r7, #8
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480d      	ldr	r0, [pc, #52]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001f0c:	f001 fe02 	bl	8003b14 <HAL_TIM_ConfigClockSource>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001f16:	f7ff fdcd 	bl	8001ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4806      	ldr	r0, [pc, #24]	@ (8001f40 <MX_TIM2_Init+0x98>)
 8001f28:	f002 f9fa 	bl	8004320 <HAL_TIMEx_MasterConfigSynchronization>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001f32:	f7ff fdbf 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000278 	.word	0x20000278

08001f44 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]
 8001f52:	605a      	str	r2, [r3, #4]
 8001f54:	609a      	str	r2, [r3, #8]
 8001f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f58:	463b      	mov	r3, r7
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f60:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f62:	4a1e      	ldr	r2, [pc, #120]	@ (8001fdc <MX_TIM3_Init+0x98>)
 8001f64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 450-1;
 8001f66:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f68:	f240 12c1 	movw	r2, #449	@ 0x1c1
 8001f6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8001f74:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f76:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f7a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7c:	4b16      	ldr	r3, [pc, #88]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f84:	2280      	movs	r2, #128	@ 0x80
 8001f86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f88:	4813      	ldr	r0, [pc, #76]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f8a:	f001 f9d1 	bl	8003330 <HAL_TIM_Base_Init>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001f94:	f7ff fd8e 	bl	8001ab4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f9e:	f107 0308 	add.w	r3, r7, #8
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480c      	ldr	r0, [pc, #48]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001fa6:	f001 fdb5 	bl	8003b14 <HAL_TIM_ConfigClockSource>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001fb0:	f7ff fd80 	bl	8001ab4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001fc2:	f002 f9ad 	bl	8004320 <HAL_TIMEx_MasterConfigSynchronization>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001fcc:	f7ff fd72 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	200002c0 	.word	0x200002c0
 8001fdc:	40000400 	.word	0x40000400

08001fe0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1f      	ldr	r2, [pc, #124]	@ (800206c <HAL_TIM_Base_MspInit+0x8c>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d10e      	bne.n	8002010 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6453      	str	r3, [r2, #68]	@ 0x44
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	617b      	str	r3, [r7, #20]
 800200c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800200e:	e026      	b.n	800205e <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002018:	d10e      	bne.n	8002038 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	4b14      	ldr	r3, [pc, #80]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	4a13      	ldr	r2, [pc, #76]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6413      	str	r3, [r2, #64]	@ 0x40
 800202a:	4b11      	ldr	r3, [pc, #68]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	693b      	ldr	r3, [r7, #16]
}
 8002036:	e012      	b.n	800205e <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM3)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a0d      	ldr	r2, [pc, #52]	@ (8002074 <HAL_TIM_Base_MspInit+0x94>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d10d      	bne.n	800205e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	4a09      	ldr	r2, [pc, #36]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 800204c:	f043 0302 	orr.w	r3, r3, #2
 8002050:	6413      	str	r3, [r2, #64]	@ 0x40
 8002052:	4b07      	ldr	r3, [pc, #28]	@ (8002070 <HAL_TIM_Base_MspInit+0x90>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
}
 800205e:	bf00      	nop
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40010000 	.word	0x40010000
 8002070:	40023800 	.word	0x40023800
 8002074:	40000400 	.word	0x40000400

08002078 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002080:	f107 030c 	add.w	r3, r7, #12
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a12      	ldr	r2, [pc, #72]	@ (80020e0 <HAL_TIM_MspPostInit+0x68>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d11e      	bne.n	80020d8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <HAL_TIM_MspPostInit+0x6c>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	4a10      	ldr	r2, [pc, #64]	@ (80020e4 <HAL_TIM_MspPostInit+0x6c>)
 80020a4:	f043 0310 	orr.w	r3, r3, #16
 80020a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <HAL_TIM_MspPostInit+0x6c>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f003 0310 	and.w	r3, r3, #16
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020c0:	2302      	movs	r3, #2
 80020c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020c8:	2301      	movs	r3, #1
 80020ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020cc:	f107 030c 	add.w	r3, r7, #12
 80020d0:	4619      	mov	r1, r3
 80020d2:	4805      	ldr	r0, [pc, #20]	@ (80020e8 <HAL_TIM_MspPostInit+0x70>)
 80020d4:	f000 fa4e 	bl	8002574 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020d8:	bf00      	nop
 80020da:	3720      	adds	r7, #32
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40010000 	.word	0x40010000
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40021000 	.word	0x40021000

080020ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020f0:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <MX_USART1_UART_Init+0x50>)
 80020f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 80020f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002104:	4b0c      	ldr	r3, [pc, #48]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800210a:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002110:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 8002112:	220c      	movs	r2, #12
 8002114:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002116:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800211c:	4b06      	ldr	r3, [pc, #24]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002122:	4805      	ldr	r0, [pc, #20]	@ (8002138 <MX_USART1_UART_Init+0x4c>)
 8002124:	f002 f9de 	bl	80044e4 <HAL_UART_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800212e:	f7ff fcc1 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000308 	.word	0x20000308
 800213c:	40011000 	.word	0x40011000

08002140 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a19      	ldr	r2, [pc, #100]	@ (80021c4 <HAL_UART_MspInit+0x84>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d12c      	bne.n	80021bc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b18      	ldr	r3, [pc, #96]	@ (80021c8 <HAL_UART_MspInit+0x88>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216a:	4a17      	ldr	r2, [pc, #92]	@ (80021c8 <HAL_UART_MspInit+0x88>)
 800216c:	f043 0310 	orr.w	r3, r3, #16
 8002170:	6453      	str	r3, [r2, #68]	@ 0x44
 8002172:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <HAL_UART_MspInit+0x88>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002176:	f003 0310 	and.w	r3, r3, #16
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	4b11      	ldr	r3, [pc, #68]	@ (80021c8 <HAL_UART_MspInit+0x88>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	4a10      	ldr	r2, [pc, #64]	@ (80021c8 <HAL_UART_MspInit+0x88>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6313      	str	r3, [r2, #48]	@ 0x30
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <HAL_UART_MspInit+0x88>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800219a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800219e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a0:	2302      	movs	r3, #2
 80021a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a8:	2303      	movs	r3, #3
 80021aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021ac:	2307      	movs	r3, #7
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	4619      	mov	r1, r3
 80021b6:	4805      	ldr	r0, [pc, #20]	@ (80021cc <HAL_UART_MspInit+0x8c>)
 80021b8:	f000 f9dc 	bl	8002574 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80021bc:	bf00      	nop
 80021be:	3728      	adds	r7, #40	@ 0x28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40011000 	.word	0x40011000
 80021c8:	40023800 	.word	0x40023800
 80021cc:	40020000 	.word	0x40020000

080021d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80021d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002208 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021d4:	f7ff fdb6 	bl	8001d44 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021d8:	480c      	ldr	r0, [pc, #48]	@ (800220c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021da:	490d      	ldr	r1, [pc, #52]	@ (8002210 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002214 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e0:	e002      	b.n	80021e8 <LoopCopyDataInit>

080021e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021e6:	3304      	adds	r3, #4

080021e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ec:	d3f9      	bcc.n	80021e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002218 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021f0:	4c0a      	ldr	r4, [pc, #40]	@ (800221c <LoopFillZerobss+0x22>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f4:	e001      	b.n	80021fa <LoopFillZerobss>

080021f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f8:	3204      	adds	r2, #4

080021fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021fc:	d3fb      	bcc.n	80021f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021fe:	f003 fd55 	bl	8005cac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002202:	f7fe ff77 	bl	80010f4 <main>
  bx  lr    
 8002206:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002208:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800220c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002210:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002214:	08007e08 	.word	0x08007e08
  ldr r2, =_sbss
 8002218:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800221c:	200004a0 	.word	0x200004a0

08002220 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002220:	e7fe      	b.n	8002220 <ADC_IRQHandler>
	...

08002224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002228:	4b0e      	ldr	r3, [pc, #56]	@ (8002264 <HAL_Init+0x40>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0d      	ldr	r2, [pc, #52]	@ (8002264 <HAL_Init+0x40>)
 800222e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002232:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002234:	4b0b      	ldr	r3, [pc, #44]	@ (8002264 <HAL_Init+0x40>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0a      	ldr	r2, [pc, #40]	@ (8002264 <HAL_Init+0x40>)
 800223a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800223e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002240:	4b08      	ldr	r3, [pc, #32]	@ (8002264 <HAL_Init+0x40>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a07      	ldr	r2, [pc, #28]	@ (8002264 <HAL_Init+0x40>)
 8002246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f000 f94f 	bl	80024f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002252:	200f      	movs	r0, #15
 8002254:	f000 f808 	bl	8002268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002258:	f7ff fc32 	bl	8001ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023c00 	.word	0x40023c00

08002268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_InitTick+0x54>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <HAL_InitTick+0x58>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800227e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002282:	fbb2 f3f3 	udiv	r3, r2, r3
 8002286:	4618      	mov	r0, r3
 8002288:	f000 f967 	bl	800255a <HAL_SYSTICK_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e00e      	b.n	80022b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b0f      	cmp	r3, #15
 800229a:	d80a      	bhi.n	80022b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800229c:	2200      	movs	r2, #0
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f000 f92f 	bl	8002506 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a8:	4a06      	ldr	r2, [pc, #24]	@ (80022c4 <HAL_InitTick+0x5c>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e000      	b.n	80022b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20000000 	.word	0x20000000
 80022c0:	20000008 	.word	0x20000008
 80022c4:	20000004 	.word	0x20000004

080022c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <HAL_IncTick+0x20>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <HAL_IncTick+0x24>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4413      	add	r3, r2
 80022d8:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <HAL_IncTick+0x24>)
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000008 	.word	0x20000008
 80022ec:	20000350 	.word	0x20000350

080022f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return uwTick;
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <HAL_GetTick+0x14>)
 80022f6:	681b      	ldr	r3, [r3, #0]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000350 	.word	0x20000350

08002308 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002310:	f7ff ffee 	bl	80022f0 <HAL_GetTick>
 8002314:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002320:	d005      	beq.n	800232e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002322:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <HAL_Delay+0x44>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	461a      	mov	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	4413      	add	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800232e:	bf00      	nop
 8002330:	f7ff ffde 	bl	80022f0 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	429a      	cmp	r2, r3
 800233e:	d8f7      	bhi.n	8002330 <HAL_Delay+0x28>
  {
  }
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000008 	.word	0x20000008

08002350 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002360:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <__NVIC_SetPriorityGrouping+0x44>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800236c:	4013      	ands	r3, r2
 800236e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002378:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800237c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002380:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002382:	4a04      	ldr	r2, [pc, #16]	@ (8002394 <__NVIC_SetPriorityGrouping+0x44>)
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	60d3      	str	r3, [r2, #12]
}
 8002388:	bf00      	nop
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800239c:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <__NVIC_GetPriorityGrouping+0x18>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	0a1b      	lsrs	r3, r3, #8
 80023a2:	f003 0307 	and.w	r3, r3, #7
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	db0b      	blt.n	80023de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	f003 021f 	and.w	r2, r3, #31
 80023cc:	4907      	ldr	r1, [pc, #28]	@ (80023ec <__NVIC_EnableIRQ+0x38>)
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	095b      	lsrs	r3, r3, #5
 80023d4:	2001      	movs	r0, #1
 80023d6:	fa00 f202 	lsl.w	r2, r0, r2
 80023da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	e000e100 	.word	0xe000e100

080023f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	6039      	str	r1, [r7, #0]
 80023fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002400:	2b00      	cmp	r3, #0
 8002402:	db0a      	blt.n	800241a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	b2da      	uxtb	r2, r3
 8002408:	490c      	ldr	r1, [pc, #48]	@ (800243c <__NVIC_SetPriority+0x4c>)
 800240a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240e:	0112      	lsls	r2, r2, #4
 8002410:	b2d2      	uxtb	r2, r2
 8002412:	440b      	add	r3, r1
 8002414:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002418:	e00a      	b.n	8002430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	b2da      	uxtb	r2, r3
 800241e:	4908      	ldr	r1, [pc, #32]	@ (8002440 <__NVIC_SetPriority+0x50>)
 8002420:	79fb      	ldrb	r3, [r7, #7]
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	3b04      	subs	r3, #4
 8002428:	0112      	lsls	r2, r2, #4
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	440b      	add	r3, r1
 800242e:	761a      	strb	r2, [r3, #24]
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	e000e100 	.word	0xe000e100
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002444:	b480      	push	{r7}
 8002446:	b089      	sub	sp, #36	@ 0x24
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	f1c3 0307 	rsb	r3, r3, #7
 800245e:	2b04      	cmp	r3, #4
 8002460:	bf28      	it	cs
 8002462:	2304      	movcs	r3, #4
 8002464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	3304      	adds	r3, #4
 800246a:	2b06      	cmp	r3, #6
 800246c:	d902      	bls.n	8002474 <NVIC_EncodePriority+0x30>
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	3b03      	subs	r3, #3
 8002472:	e000      	b.n	8002476 <NVIC_EncodePriority+0x32>
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002478:	f04f 32ff 	mov.w	r2, #4294967295
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43da      	mvns	r2, r3
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	401a      	ands	r2, r3
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800248c:	f04f 31ff 	mov.w	r1, #4294967295
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	fa01 f303 	lsl.w	r3, r1, r3
 8002496:	43d9      	mvns	r1, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800249c:	4313      	orrs	r3, r2
         );
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3724      	adds	r7, #36	@ 0x24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
	...

080024ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024bc:	d301      	bcc.n	80024c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024be:	2301      	movs	r3, #1
 80024c0:	e00f      	b.n	80024e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024c2:	4a0a      	ldr	r2, [pc, #40]	@ (80024ec <SysTick_Config+0x40>)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ca:	210f      	movs	r1, #15
 80024cc:	f04f 30ff 	mov.w	r0, #4294967295
 80024d0:	f7ff ff8e 	bl	80023f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024d4:	4b05      	ldr	r3, [pc, #20]	@ (80024ec <SysTick_Config+0x40>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024da:	4b04      	ldr	r3, [pc, #16]	@ (80024ec <SysTick_Config+0x40>)
 80024dc:	2207      	movs	r2, #7
 80024de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	e000e010 	.word	0xe000e010

080024f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7ff ff29 	bl	8002350 <__NVIC_SetPriorityGrouping>
}
 80024fe:	bf00      	nop
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002506:	b580      	push	{r7, lr}
 8002508:	b086      	sub	sp, #24
 800250a:	af00      	add	r7, sp, #0
 800250c:	4603      	mov	r3, r0
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
 8002512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002514:	2300      	movs	r3, #0
 8002516:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002518:	f7ff ff3e 	bl	8002398 <__NVIC_GetPriorityGrouping>
 800251c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68b9      	ldr	r1, [r7, #8]
 8002522:	6978      	ldr	r0, [r7, #20]
 8002524:	f7ff ff8e 	bl	8002444 <NVIC_EncodePriority>
 8002528:	4602      	mov	r2, r0
 800252a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800252e:	4611      	mov	r1, r2
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ff5d 	bl	80023f0 <__NVIC_SetPriority>
}
 8002536:	bf00      	nop
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	4603      	mov	r3, r0
 8002546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ff31 	bl	80023b4 <__NVIC_EnableIRQ>
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff ffa2 	bl	80024ac <SysTick_Config>
 8002568:	4603      	mov	r3, r0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002574:	b480      	push	{r7}
 8002576:	b089      	sub	sp, #36	@ 0x24
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800257e:	2300      	movs	r3, #0
 8002580:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002582:	2300      	movs	r3, #0
 8002584:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002586:	2300      	movs	r3, #0
 8002588:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	e177      	b.n	8002880 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002590:	2201      	movs	r2, #1
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	f040 8166 	bne.w	800287a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d005      	beq.n	80025c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d130      	bne.n	8002628 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	2203      	movs	r2, #3
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43db      	mvns	r3, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4013      	ands	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025fc:	2201      	movs	r2, #1
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43db      	mvns	r3, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4013      	ands	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	091b      	lsrs	r3, r3, #4
 8002612:	f003 0201 	and.w	r2, r3, #1
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	4313      	orrs	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f003 0303 	and.w	r3, r3, #3
 8002630:	2b03      	cmp	r3, #3
 8002632:	d017      	beq.n	8002664 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	2203      	movs	r2, #3
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	4013      	ands	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f003 0303 	and.w	r3, r3, #3
 800266c:	2b02      	cmp	r3, #2
 800266e:	d123      	bne.n	80026b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	08da      	lsrs	r2, r3, #3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3208      	adds	r2, #8
 8002678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800267c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	f003 0307 	and.w	r3, r3, #7
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	220f      	movs	r2, #15
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4013      	ands	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	691a      	ldr	r2, [r3, #16]
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f003 0307 	and.w	r3, r3, #7
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	08da      	lsrs	r2, r3, #3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3208      	adds	r2, #8
 80026b2:	69b9      	ldr	r1, [r7, #24]
 80026b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	2203      	movs	r2, #3
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43db      	mvns	r3, r3
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	4013      	ands	r3, r2
 80026ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 0203 	and.w	r2, r3, #3
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 80c0 	beq.w	800287a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	4b66      	ldr	r3, [pc, #408]	@ (8002898 <HAL_GPIO_Init+0x324>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	4a65      	ldr	r2, [pc, #404]	@ (8002898 <HAL_GPIO_Init+0x324>)
 8002704:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002708:	6453      	str	r3, [r2, #68]	@ 0x44
 800270a:	4b63      	ldr	r3, [pc, #396]	@ (8002898 <HAL_GPIO_Init+0x324>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002716:	4a61      	ldr	r2, [pc, #388]	@ (800289c <HAL_GPIO_Init+0x328>)
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	089b      	lsrs	r3, r3, #2
 800271c:	3302      	adds	r3, #2
 800271e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	220f      	movs	r2, #15
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4013      	ands	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a58      	ldr	r2, [pc, #352]	@ (80028a0 <HAL_GPIO_Init+0x32c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d037      	beq.n	80027b2 <HAL_GPIO_Init+0x23e>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a57      	ldr	r2, [pc, #348]	@ (80028a4 <HAL_GPIO_Init+0x330>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d031      	beq.n	80027ae <HAL_GPIO_Init+0x23a>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a56      	ldr	r2, [pc, #344]	@ (80028a8 <HAL_GPIO_Init+0x334>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d02b      	beq.n	80027aa <HAL_GPIO_Init+0x236>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a55      	ldr	r2, [pc, #340]	@ (80028ac <HAL_GPIO_Init+0x338>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d025      	beq.n	80027a6 <HAL_GPIO_Init+0x232>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a54      	ldr	r2, [pc, #336]	@ (80028b0 <HAL_GPIO_Init+0x33c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d01f      	beq.n	80027a2 <HAL_GPIO_Init+0x22e>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a53      	ldr	r2, [pc, #332]	@ (80028b4 <HAL_GPIO_Init+0x340>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d019      	beq.n	800279e <HAL_GPIO_Init+0x22a>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a52      	ldr	r2, [pc, #328]	@ (80028b8 <HAL_GPIO_Init+0x344>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d013      	beq.n	800279a <HAL_GPIO_Init+0x226>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a51      	ldr	r2, [pc, #324]	@ (80028bc <HAL_GPIO_Init+0x348>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d00d      	beq.n	8002796 <HAL_GPIO_Init+0x222>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a50      	ldr	r2, [pc, #320]	@ (80028c0 <HAL_GPIO_Init+0x34c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d007      	beq.n	8002792 <HAL_GPIO_Init+0x21e>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a4f      	ldr	r2, [pc, #316]	@ (80028c4 <HAL_GPIO_Init+0x350>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d101      	bne.n	800278e <HAL_GPIO_Init+0x21a>
 800278a:	2309      	movs	r3, #9
 800278c:	e012      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 800278e:	230a      	movs	r3, #10
 8002790:	e010      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 8002792:	2308      	movs	r3, #8
 8002794:	e00e      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 8002796:	2307      	movs	r3, #7
 8002798:	e00c      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 800279a:	2306      	movs	r3, #6
 800279c:	e00a      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 800279e:	2305      	movs	r3, #5
 80027a0:	e008      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 80027a2:	2304      	movs	r3, #4
 80027a4:	e006      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 80027a6:	2303      	movs	r3, #3
 80027a8:	e004      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e002      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <HAL_GPIO_Init+0x240>
 80027b2:	2300      	movs	r3, #0
 80027b4:	69fa      	ldr	r2, [r7, #28]
 80027b6:	f002 0203 	and.w	r2, r2, #3
 80027ba:	0092      	lsls	r2, r2, #2
 80027bc:	4093      	lsls	r3, r2
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027c4:	4935      	ldr	r1, [pc, #212]	@ (800289c <HAL_GPIO_Init+0x328>)
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	3302      	adds	r3, #2
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027d2:	4b3d      	ldr	r3, [pc, #244]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	43db      	mvns	r3, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027f6:	4a34      	ldr	r2, [pc, #208]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027fc:	4b32      	ldr	r3, [pc, #200]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002820:	4a29      	ldr	r2, [pc, #164]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002826:	4b28      	ldr	r3, [pc, #160]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800284a:	4a1f      	ldr	r2, [pc, #124]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002850:	4b1d      	ldr	r3, [pc, #116]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	43db      	mvns	r3, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4013      	ands	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	4313      	orrs	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002874:	4a14      	ldr	r2, [pc, #80]	@ (80028c8 <HAL_GPIO_Init+0x354>)
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3301      	adds	r3, #1
 800287e:	61fb      	str	r3, [r7, #28]
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	2b0f      	cmp	r3, #15
 8002884:	f67f ae84 	bls.w	8002590 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002888:	bf00      	nop
 800288a:	bf00      	nop
 800288c:	3724      	adds	r7, #36	@ 0x24
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40023800 	.word	0x40023800
 800289c:	40013800 	.word	0x40013800
 80028a0:	40020000 	.word	0x40020000
 80028a4:	40020400 	.word	0x40020400
 80028a8:	40020800 	.word	0x40020800
 80028ac:	40020c00 	.word	0x40020c00
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40021400 	.word	0x40021400
 80028b8:	40021800 	.word	0x40021800
 80028bc:	40021c00 	.word	0x40021c00
 80028c0:	40022000 	.word	0x40022000
 80028c4:	40022400 	.word	0x40022400
 80028c8:	40013c00 	.word	0x40013c00

080028cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	887b      	ldrh	r3, [r7, #2]
 80028de:	4013      	ands	r3, r2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
 80028e8:	e001      	b.n	80028ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	807b      	strh	r3, [r7, #2]
 8002908:	4613      	mov	r3, r2
 800290a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800290c:	787b      	ldrb	r3, [r7, #1]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002912:	887a      	ldrh	r2, [r7, #2]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002918:	e003      	b.n	8002922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800291a:	887b      	ldrh	r3, [r7, #2]
 800291c:	041a      	lsls	r2, r3, #16
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	619a      	str	r2, [r3, #24]
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
	...

08002930 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800293a:	4b08      	ldr	r3, [pc, #32]	@ (800295c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800293c:	695a      	ldr	r2, [r3, #20]
 800293e:	88fb      	ldrh	r3, [r7, #6]
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d006      	beq.n	8002954 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002946:	4a05      	ldr	r2, [pc, #20]	@ (800295c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002948:	88fb      	ldrh	r3, [r7, #6]
 800294a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	4618      	mov	r0, r3
 8002950:	f7fe fd94 	bl	800147c <HAL_GPIO_EXTI_Callback>
  }
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40013c00 	.word	0x40013c00

08002960 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	603b      	str	r3, [r7, #0]
 800296e:	4b20      	ldr	r3, [pc, #128]	@ (80029f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	4a1f      	ldr	r2, [pc, #124]	@ (80029f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002978:	6413      	str	r3, [r2, #64]	@ 0x40
 800297a:	4b1d      	ldr	r3, [pc, #116]	@ (80029f0 <HAL_PWREx_EnableOverDrive+0x90>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002986:	4b1b      	ldr	r3, [pc, #108]	@ (80029f4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002988:	2201      	movs	r2, #1
 800298a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800298c:	f7ff fcb0 	bl	80022f0 <HAL_GetTick>
 8002990:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002992:	e009      	b.n	80029a8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002994:	f7ff fcac 	bl	80022f0 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029a2:	d901      	bls.n	80029a8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e01f      	b.n	80029e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029a8:	4b13      	ldr	r3, [pc, #76]	@ (80029f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029b4:	d1ee      	bne.n	8002994 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80029b6:	4b11      	ldr	r3, [pc, #68]	@ (80029fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80029b8:	2201      	movs	r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029bc:	f7ff fc98 	bl	80022f0 <HAL_GetTick>
 80029c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029c2:	e009      	b.n	80029d8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029c4:	f7ff fc94 	bl	80022f0 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029d2:	d901      	bls.n	80029d8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e007      	b.n	80029e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029d8:	4b07      	ldr	r3, [pc, #28]	@ (80029f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029e4:	d1ee      	bne.n	80029c4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40023800 	.word	0x40023800
 80029f4:	420e0040 	.word	0x420e0040
 80029f8:	40007000 	.word	0x40007000
 80029fc:	420e0044 	.word	0x420e0044

08002a00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e267      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d075      	beq.n	8002b0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a1e:	4b88      	ldr	r3, [pc, #544]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d00c      	beq.n	8002a44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a2a:	4b85      	ldr	r3, [pc, #532]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a32:	2b08      	cmp	r3, #8
 8002a34:	d112      	bne.n	8002a5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a36:	4b82      	ldr	r3, [pc, #520]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a42:	d10b      	bne.n	8002a5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	4b7e      	ldr	r3, [pc, #504]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d05b      	beq.n	8002b08 <HAL_RCC_OscConfig+0x108>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d157      	bne.n	8002b08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e242      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a64:	d106      	bne.n	8002a74 <HAL_RCC_OscConfig+0x74>
 8002a66:	4b76      	ldr	r3, [pc, #472]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a75      	ldr	r2, [pc, #468]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	e01d      	b.n	8002ab0 <HAL_RCC_OscConfig+0xb0>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x98>
 8002a7e:	4b70      	ldr	r3, [pc, #448]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a6f      	ldr	r2, [pc, #444]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a6c      	ldr	r2, [pc, #432]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	e00b      	b.n	8002ab0 <HAL_RCC_OscConfig+0xb0>
 8002a98:	4b69      	ldr	r3, [pc, #420]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a68      	ldr	r2, [pc, #416]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b66      	ldr	r3, [pc, #408]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a65      	ldr	r2, [pc, #404]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002aaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d013      	beq.n	8002ae0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7ff fc1a 	bl	80022f0 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac0:	f7ff fc16 	bl	80022f0 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	@ 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e207      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCC_OscConfig+0xc0>
 8002ade:	e014      	b.n	8002b0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7ff fc06 	bl	80022f0 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae8:	f7ff fc02 	bl	80022f0 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b64      	cmp	r3, #100	@ 0x64
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e1f3      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afa:	4b51      	ldr	r3, [pc, #324]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0xe8>
 8002b06:	e000      	b.n	8002b0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d063      	beq.n	8002bde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b16:	4b4a      	ldr	r3, [pc, #296]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 030c 	and.w	r3, r3, #12
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00b      	beq.n	8002b3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b22:	4b47      	ldr	r3, [pc, #284]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b2a:	2b08      	cmp	r3, #8
 8002b2c:	d11c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b44      	ldr	r3, [pc, #272]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d116      	bne.n	8002b68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3a:	4b41      	ldr	r3, [pc, #260]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d005      	beq.n	8002b52 <HAL_RCC_OscConfig+0x152>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e1c7      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b52:	4b3b      	ldr	r3, [pc, #236]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4937      	ldr	r1, [pc, #220]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b66:	e03a      	b.n	8002bde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b70:	4b34      	ldr	r3, [pc, #208]	@ (8002c44 <HAL_RCC_OscConfig+0x244>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7ff fbbb 	bl	80022f0 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7e:	f7ff fbb7 	bl	80022f0 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e1a8      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b90:	4b2b      	ldr	r3, [pc, #172]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b28      	ldr	r3, [pc, #160]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	4925      	ldr	r1, [pc, #148]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]
 8002bb0:	e015      	b.n	8002bde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb2:	4b24      	ldr	r3, [pc, #144]	@ (8002c44 <HAL_RCC_OscConfig+0x244>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7ff fb9a 	bl	80022f0 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc0:	f7ff fb96 	bl	80022f0 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e187      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d036      	beq.n	8002c58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d016      	beq.n	8002c20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf2:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <HAL_RCC_OscConfig+0x248>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7ff fb7a 	bl	80022f0 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c00:	f7ff fb76 	bl	80022f0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e167      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c12:	4b0b      	ldr	r3, [pc, #44]	@ (8002c40 <HAL_RCC_OscConfig+0x240>)
 8002c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0x200>
 8002c1e:	e01b      	b.n	8002c58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c20:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <HAL_RCC_OscConfig+0x248>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c26:	f7ff fb63 	bl	80022f0 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	e00e      	b.n	8002c4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c2e:	f7ff fb5f 	bl	80022f0 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d907      	bls.n	8002c4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e150      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
 8002c40:	40023800 	.word	0x40023800
 8002c44:	42470000 	.word	0x42470000
 8002c48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c4c:	4b88      	ldr	r3, [pc, #544]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002c4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1ea      	bne.n	8002c2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 8097 	beq.w	8002d94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c66:	2300      	movs	r3, #0
 8002c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c6a:	4b81      	ldr	r3, [pc, #516]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10f      	bne.n	8002c96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	4b7d      	ldr	r3, [pc, #500]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c86:	4b7a      	ldr	r3, [pc, #488]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c92:	2301      	movs	r3, #1
 8002c94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c96:	4b77      	ldr	r3, [pc, #476]	@ (8002e74 <HAL_RCC_OscConfig+0x474>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d118      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca2:	4b74      	ldr	r3, [pc, #464]	@ (8002e74 <HAL_RCC_OscConfig+0x474>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a73      	ldr	r2, [pc, #460]	@ (8002e74 <HAL_RCC_OscConfig+0x474>)
 8002ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cae:	f7ff fb1f 	bl	80022f0 <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7ff fb1b 	bl	80022f0 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e10c      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e74 <HAL_RCC_OscConfig+0x474>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d106      	bne.n	8002cea <HAL_RCC_OscConfig+0x2ea>
 8002cdc:	4b64      	ldr	r3, [pc, #400]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce0:	4a63      	ldr	r2, [pc, #396]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce8:	e01c      	b.n	8002d24 <HAL_RCC_OscConfig+0x324>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x30c>
 8002cf2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf6:	4a5e      	ldr	r2, [pc, #376]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002cf8:	f043 0304 	orr.w	r3, r3, #4
 8002cfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cfe:	4b5c      	ldr	r3, [pc, #368]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d02:	4a5b      	ldr	r2, [pc, #364]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d0a:	e00b      	b.n	8002d24 <HAL_RCC_OscConfig+0x324>
 8002d0c:	4b58      	ldr	r3, [pc, #352]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d10:	4a57      	ldr	r2, [pc, #348]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d12:	f023 0301 	bic.w	r3, r3, #1
 8002d16:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d18:	4b55      	ldr	r3, [pc, #340]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	4a54      	ldr	r2, [pc, #336]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d1e:	f023 0304 	bic.w	r3, r3, #4
 8002d22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d015      	beq.n	8002d58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7ff fae0 	bl	80022f0 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d32:	e00a      	b.n	8002d4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d34:	f7ff fadc 	bl	80022f0 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e0cb      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4a:	4b49      	ldr	r3, [pc, #292]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d0ee      	beq.n	8002d34 <HAL_RCC_OscConfig+0x334>
 8002d56:	e014      	b.n	8002d82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d58:	f7ff faca 	bl	80022f0 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7ff fac6 	bl	80022f0 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e0b5      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d76:	4b3e      	ldr	r3, [pc, #248]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1ee      	bne.n	8002d60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d82:	7dfb      	ldrb	r3, [r7, #23]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d105      	bne.n	8002d94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d88:	4b39      	ldr	r3, [pc, #228]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	4a38      	ldr	r2, [pc, #224]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002d8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 80a1 	beq.w	8002ee0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d9e:	4b34      	ldr	r3, [pc, #208]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d05c      	beq.n	8002e64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d141      	bne.n	8002e36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db2:	4b31      	ldr	r3, [pc, #196]	@ (8002e78 <HAL_RCC_OscConfig+0x478>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db8:	f7ff fa9a 	bl	80022f0 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7ff fa96 	bl	80022f0 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e087      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd2:	4b27      	ldr	r3, [pc, #156]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	019b      	lsls	r3, r3, #6
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	085b      	lsrs	r3, r3, #1
 8002df6:	3b01      	subs	r3, #1
 8002df8:	041b      	lsls	r3, r3, #16
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e00:	061b      	lsls	r3, r3, #24
 8002e02:	491b      	ldr	r1, [pc, #108]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e08:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <HAL_RCC_OscConfig+0x478>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0e:	f7ff fa6f 	bl	80022f0 <HAL_GetTick>
 8002e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e14:	e008      	b.n	8002e28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e16:	f7ff fa6b 	bl	80022f0 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e05c      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e28:	4b11      	ldr	r3, [pc, #68]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0f0      	beq.n	8002e16 <HAL_RCC_OscConfig+0x416>
 8002e34:	e054      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <HAL_RCC_OscConfig+0x478>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e3c:	f7ff fa58 	bl	80022f0 <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e42:	e008      	b.n	8002e56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e44:	f7ff fa54 	bl	80022f0 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e045      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e56:	4b06      	ldr	r3, [pc, #24]	@ (8002e70 <HAL_RCC_OscConfig+0x470>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1f0      	bne.n	8002e44 <HAL_RCC_OscConfig+0x444>
 8002e62:	e03d      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d107      	bne.n	8002e7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e038      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
 8002e70:	40023800 	.word	0x40023800
 8002e74:	40007000 	.word	0x40007000
 8002e78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002eec <HAL_RCC_OscConfig+0x4ec>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d028      	beq.n	8002edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d121      	bne.n	8002edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d11a      	bne.n	8002edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002eac:	4013      	ands	r3, r2
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002eb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d111      	bne.n	8002edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec2:	085b      	lsrs	r3, r3, #1
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d107      	bne.n	8002edc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d001      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3718      	adds	r7, #24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	40023800 	.word	0x40023800

08002ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0cc      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f04:	4b68      	ldr	r3, [pc, #416]	@ (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 030f 	and.w	r3, r3, #15
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d90c      	bls.n	8002f2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f12:	4b65      	ldr	r3, [pc, #404]	@ (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1a:	4b63      	ldr	r3, [pc, #396]	@ (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d001      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e0b8      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d020      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d005      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f44:	4b59      	ldr	r3, [pc, #356]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4a58      	ldr	r2, [pc, #352]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0308 	and.w	r3, r3, #8
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d005      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f5c:	4b53      	ldr	r3, [pc, #332]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	4a52      	ldr	r2, [pc, #328]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f68:	4b50      	ldr	r3, [pc, #320]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	494d      	ldr	r1, [pc, #308]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d044      	beq.n	8003010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d107      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8e:	4b47      	ldr	r3, [pc, #284]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d119      	bne.n	8002fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e07f      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d003      	beq.n	8002fae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	d107      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fae:	4b3f      	ldr	r3, [pc, #252]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d109      	bne.n	8002fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e06f      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e067      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fce:	4b37      	ldr	r3, [pc, #220]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f023 0203 	bic.w	r2, r3, #3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4934      	ldr	r1, [pc, #208]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fe0:	f7ff f986 	bl	80022f0 <HAL_GetTick>
 8002fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe8:	f7ff f982 	bl	80022f0 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e04f      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f003 020c 	and.w	r2, r3, #12
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	429a      	cmp	r2, r3
 800300e:	d1eb      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003010:	4b25      	ldr	r3, [pc, #148]	@ (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 030f 	and.w	r3, r3, #15
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d20c      	bcs.n	8003038 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301e:	4b22      	ldr	r3, [pc, #136]	@ (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b20      	ldr	r3, [pc, #128]	@ (80030a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d001      	beq.n	8003038 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e032      	b.n	800309e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003044:	4b19      	ldr	r3, [pc, #100]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	4916      	ldr	r1, [pc, #88]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	4313      	orrs	r3, r2
 8003054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0308 	and.w	r3, r3, #8
 800305e:	2b00      	cmp	r3, #0
 8003060:	d009      	beq.n	8003076 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003062:	4b12      	ldr	r3, [pc, #72]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	490e      	ldr	r1, [pc, #56]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003076:	f000 f821 	bl	80030bc <HAL_RCC_GetSysClockFreq>
 800307a:	4602      	mov	r2, r0
 800307c:	4b0b      	ldr	r3, [pc, #44]	@ (80030ac <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	091b      	lsrs	r3, r3, #4
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	490a      	ldr	r1, [pc, #40]	@ (80030b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003088:	5ccb      	ldrb	r3, [r1, r3]
 800308a:	fa22 f303 	lsr.w	r3, r2, r3
 800308e:	4a09      	ldr	r2, [pc, #36]	@ (80030b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003092:	4b09      	ldr	r3, [pc, #36]	@ (80030b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff f8e6 	bl	8002268 <HAL_InitTick>

  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40023c00 	.word	0x40023c00
 80030ac:	40023800 	.word	0x40023800
 80030b0:	08007a70 	.word	0x08007a70
 80030b4:	20000000 	.word	0x20000000
 80030b8:	20000004 	.word	0x20000004

080030bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030c0:	b094      	sub	sp, #80	@ 0x50
 80030c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030d4:	4b79      	ldr	r3, [pc, #484]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x200>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 030c 	and.w	r3, r3, #12
 80030dc:	2b08      	cmp	r3, #8
 80030de:	d00d      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0x40>
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	f200 80e1 	bhi.w	80032a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_RCC_GetSysClockFreq+0x34>
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	d003      	beq.n	80030f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80030ee:	e0db      	b.n	80032a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030f0:	4b73      	ldr	r3, [pc, #460]	@ (80032c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80030f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030f4:	e0db      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030f6:	4b73      	ldr	r3, [pc, #460]	@ (80032c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80030f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030fa:	e0d8      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030fc:	4b6f      	ldr	r3, [pc, #444]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x200>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003104:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003106:	4b6d      	ldr	r3, [pc, #436]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x200>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d063      	beq.n	80031da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003112:	4b6a      	ldr	r3, [pc, #424]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x200>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	099b      	lsrs	r3, r3, #6
 8003118:	2200      	movs	r2, #0
 800311a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800311c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800311e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003124:	633b      	str	r3, [r7, #48]	@ 0x30
 8003126:	2300      	movs	r3, #0
 8003128:	637b      	str	r3, [r7, #52]	@ 0x34
 800312a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800312e:	4622      	mov	r2, r4
 8003130:	462b      	mov	r3, r5
 8003132:	f04f 0000 	mov.w	r0, #0
 8003136:	f04f 0100 	mov.w	r1, #0
 800313a:	0159      	lsls	r1, r3, #5
 800313c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003140:	0150      	lsls	r0, r2, #5
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4621      	mov	r1, r4
 8003148:	1a51      	subs	r1, r2, r1
 800314a:	6139      	str	r1, [r7, #16]
 800314c:	4629      	mov	r1, r5
 800314e:	eb63 0301 	sbc.w	r3, r3, r1
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	f04f 0300 	mov.w	r3, #0
 800315c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003160:	4659      	mov	r1, fp
 8003162:	018b      	lsls	r3, r1, #6
 8003164:	4651      	mov	r1, sl
 8003166:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800316a:	4651      	mov	r1, sl
 800316c:	018a      	lsls	r2, r1, #6
 800316e:	4651      	mov	r1, sl
 8003170:	ebb2 0801 	subs.w	r8, r2, r1
 8003174:	4659      	mov	r1, fp
 8003176:	eb63 0901 	sbc.w	r9, r3, r1
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	f04f 0300 	mov.w	r3, #0
 8003182:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003186:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800318a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800318e:	4690      	mov	r8, r2
 8003190:	4699      	mov	r9, r3
 8003192:	4623      	mov	r3, r4
 8003194:	eb18 0303 	adds.w	r3, r8, r3
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	462b      	mov	r3, r5
 800319c:	eb49 0303 	adc.w	r3, r9, r3
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031ae:	4629      	mov	r1, r5
 80031b0:	024b      	lsls	r3, r1, #9
 80031b2:	4621      	mov	r1, r4
 80031b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031b8:	4621      	mov	r1, r4
 80031ba:	024a      	lsls	r2, r1, #9
 80031bc:	4610      	mov	r0, r2
 80031be:	4619      	mov	r1, r3
 80031c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031c2:	2200      	movs	r2, #0
 80031c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031cc:	f7fd fd4c 	bl	8000c68 <__aeabi_uldivmod>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4613      	mov	r3, r2
 80031d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031d8:	e058      	b.n	800328c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031da:	4b38      	ldr	r3, [pc, #224]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x200>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	099b      	lsrs	r3, r3, #6
 80031e0:	2200      	movs	r2, #0
 80031e2:	4618      	mov	r0, r3
 80031e4:	4611      	mov	r1, r2
 80031e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031ea:	623b      	str	r3, [r7, #32]
 80031ec:	2300      	movs	r3, #0
 80031ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80031f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031f4:	4642      	mov	r2, r8
 80031f6:	464b      	mov	r3, r9
 80031f8:	f04f 0000 	mov.w	r0, #0
 80031fc:	f04f 0100 	mov.w	r1, #0
 8003200:	0159      	lsls	r1, r3, #5
 8003202:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003206:	0150      	lsls	r0, r2, #5
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4641      	mov	r1, r8
 800320e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003212:	4649      	mov	r1, r9
 8003214:	eb63 0b01 	sbc.w	fp, r3, r1
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003224:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003228:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800322c:	ebb2 040a 	subs.w	r4, r2, sl
 8003230:	eb63 050b 	sbc.w	r5, r3, fp
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	00eb      	lsls	r3, r5, #3
 800323e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003242:	00e2      	lsls	r2, r4, #3
 8003244:	4614      	mov	r4, r2
 8003246:	461d      	mov	r5, r3
 8003248:	4643      	mov	r3, r8
 800324a:	18e3      	adds	r3, r4, r3
 800324c:	603b      	str	r3, [r7, #0]
 800324e:	464b      	mov	r3, r9
 8003250:	eb45 0303 	adc.w	r3, r5, r3
 8003254:	607b      	str	r3, [r7, #4]
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003262:	4629      	mov	r1, r5
 8003264:	028b      	lsls	r3, r1, #10
 8003266:	4621      	mov	r1, r4
 8003268:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800326c:	4621      	mov	r1, r4
 800326e:	028a      	lsls	r2, r1, #10
 8003270:	4610      	mov	r0, r2
 8003272:	4619      	mov	r1, r3
 8003274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003276:	2200      	movs	r2, #0
 8003278:	61bb      	str	r3, [r7, #24]
 800327a:	61fa      	str	r2, [r7, #28]
 800327c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003280:	f7fd fcf2 	bl	8000c68 <__aeabi_uldivmod>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4613      	mov	r3, r2
 800328a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800328c:	4b0b      	ldr	r3, [pc, #44]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x200>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	0c1b      	lsrs	r3, r3, #16
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	3301      	adds	r3, #1
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800329c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800329e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032a6:	e002      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032a8:	4b05      	ldr	r3, [pc, #20]	@ (80032c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80032aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3750      	adds	r7, #80	@ 0x50
 80032b4:	46bd      	mov	sp, r7
 80032b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032ba:	bf00      	nop
 80032bc:	40023800 	.word	0x40023800
 80032c0:	00f42400 	.word	0x00f42400
 80032c4:	007a1200 	.word	0x007a1200

080032c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032cc:	4b03      	ldr	r3, [pc, #12]	@ (80032dc <HAL_RCC_GetHCLKFreq+0x14>)
 80032ce:	681b      	ldr	r3, [r3, #0]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	20000000 	.word	0x20000000

080032e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032e4:	f7ff fff0 	bl	80032c8 <HAL_RCC_GetHCLKFreq>
 80032e8:	4602      	mov	r2, r0
 80032ea:	4b05      	ldr	r3, [pc, #20]	@ (8003300 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	0a9b      	lsrs	r3, r3, #10
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	4903      	ldr	r1, [pc, #12]	@ (8003304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032f6:	5ccb      	ldrb	r3, [r1, r3]
 80032f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40023800 	.word	0x40023800
 8003304:	08007a80 	.word	0x08007a80

08003308 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800330c:	f7ff ffdc 	bl	80032c8 <HAL_RCC_GetHCLKFreq>
 8003310:	4602      	mov	r2, r0
 8003312:	4b05      	ldr	r3, [pc, #20]	@ (8003328 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	0b5b      	lsrs	r3, r3, #13
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	4903      	ldr	r1, [pc, #12]	@ (800332c <HAL_RCC_GetPCLK2Freq+0x24>)
 800331e:	5ccb      	ldrb	r3, [r1, r3]
 8003320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40023800 	.word	0x40023800
 800332c:	08007a80 	.word	0x08007a80

08003330 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e041      	b.n	80033c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d106      	bne.n	800335c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7fe fe42 	bl	8001fe0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3304      	adds	r3, #4
 800336c:	4619      	mov	r1, r3
 800336e:	4610      	mov	r0, r2
 8003370:	f000 fcc0 	bl	8003cf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d001      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e04e      	b.n	8003486 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68da      	ldr	r2, [r3, #12]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0201 	orr.w	r2, r2, #1
 80033fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a23      	ldr	r2, [pc, #140]	@ (8003494 <HAL_TIM_Base_Start_IT+0xc4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d022      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003412:	d01d      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a1f      	ldr	r2, [pc, #124]	@ (8003498 <HAL_TIM_Base_Start_IT+0xc8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d018      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a1e      	ldr	r2, [pc, #120]	@ (800349c <HAL_TIM_Base_Start_IT+0xcc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d013      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a1c      	ldr	r2, [pc, #112]	@ (80034a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00e      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a1b      	ldr	r2, [pc, #108]	@ (80034a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d009      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a19      	ldr	r2, [pc, #100]	@ (80034a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d004      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a18      	ldr	r2, [pc, #96]	@ (80034ac <HAL_TIM_Base_Start_IT+0xdc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d111      	bne.n	8003474 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 0307 	and.w	r3, r3, #7
 800345a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b06      	cmp	r3, #6
 8003460:	d010      	beq.n	8003484 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f042 0201 	orr.w	r2, r2, #1
 8003470:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003472:	e007      	b.n	8003484 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f042 0201 	orr.w	r2, r2, #1
 8003482:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40010000 	.word	0x40010000
 8003498:	40000400 	.word	0x40000400
 800349c:	40000800 	.word	0x40000800
 80034a0:	40000c00 	.word	0x40000c00
 80034a4:	40010400 	.word	0x40010400
 80034a8:	40014000 	.word	0x40014000
 80034ac:	40001800 	.word	0x40001800

080034b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e041      	b.n	8003546 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d106      	bne.n	80034dc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f88d 	bl	80035f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2202      	movs	r2, #2
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	3304      	adds	r3, #4
 80034ec:	4619      	mov	r1, r3
 80034ee:	4610      	mov	r0, r2
 80034f0:	f000 fc00 	bl	8003cf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2202      	movs	r2, #2
 800355a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6a1a      	ldr	r2, [r3, #32]
 8003564:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10f      	bne.n	800358e <HAL_TIM_PWM_DeInit+0x40>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6a1a      	ldr	r2, [r3, #32]
 8003574:	f240 4344 	movw	r3, #1092	@ 0x444
 8003578:	4013      	ands	r3, r2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d107      	bne.n	800358e <HAL_TIM_PWM_DeInit+0x40>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 0201 	bic.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f83b 	bl	800360a <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
	...

08003620 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d109      	bne.n	8003644 <HAL_TIM_PWM_Start+0x24>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	e022      	b.n	800368a <HAL_TIM_PWM_Start+0x6a>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2b04      	cmp	r3, #4
 8003648:	d109      	bne.n	800365e <HAL_TIM_PWM_Start+0x3e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b01      	cmp	r3, #1
 8003654:	bf14      	ite	ne
 8003656:	2301      	movne	r3, #1
 8003658:	2300      	moveq	r3, #0
 800365a:	b2db      	uxtb	r3, r3
 800365c:	e015      	b.n	800368a <HAL_TIM_PWM_Start+0x6a>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2b08      	cmp	r3, #8
 8003662:	d109      	bne.n	8003678 <HAL_TIM_PWM_Start+0x58>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	bf14      	ite	ne
 8003670:	2301      	movne	r3, #1
 8003672:	2300      	moveq	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e008      	b.n	800368a <HAL_TIM_PWM_Start+0x6a>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b01      	cmp	r3, #1
 8003682:	bf14      	ite	ne
 8003684:	2301      	movne	r3, #1
 8003686:	2300      	moveq	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e07c      	b.n	800378c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d104      	bne.n	80036a2 <HAL_TIM_PWM_Start+0x82>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036a0:	e013      	b.n	80036ca <HAL_TIM_PWM_Start+0xaa>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d104      	bne.n	80036b2 <HAL_TIM_PWM_Start+0x92>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036b0:	e00b      	b.n	80036ca <HAL_TIM_PWM_Start+0xaa>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d104      	bne.n	80036c2 <HAL_TIM_PWM_Start+0xa2>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036c0:	e003      	b.n	80036ca <HAL_TIM_PWM_Start+0xaa>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2202      	movs	r2, #2
 80036c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2201      	movs	r2, #1
 80036d0:	6839      	ldr	r1, [r7, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fdfe 	bl	80042d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003794 <HAL_TIM_PWM_Start+0x174>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d004      	beq.n	80036ec <HAL_TIM_PWM_Start+0xcc>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003798 <HAL_TIM_PWM_Start+0x178>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d101      	bne.n	80036f0 <HAL_TIM_PWM_Start+0xd0>
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <HAL_TIM_PWM_Start+0xd2>
 80036f0:	2300      	movs	r3, #0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d007      	beq.n	8003706 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003704:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a22      	ldr	r2, [pc, #136]	@ (8003794 <HAL_TIM_PWM_Start+0x174>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d022      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003718:	d01d      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a1f      	ldr	r2, [pc, #124]	@ (800379c <HAL_TIM_PWM_Start+0x17c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d018      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1d      	ldr	r2, [pc, #116]	@ (80037a0 <HAL_TIM_PWM_Start+0x180>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d013      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1c      	ldr	r2, [pc, #112]	@ (80037a4 <HAL_TIM_PWM_Start+0x184>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00e      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a16      	ldr	r2, [pc, #88]	@ (8003798 <HAL_TIM_PWM_Start+0x178>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d009      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a18      	ldr	r2, [pc, #96]	@ (80037a8 <HAL_TIM_PWM_Start+0x188>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d004      	beq.n	8003756 <HAL_TIM_PWM_Start+0x136>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a16      	ldr	r2, [pc, #88]	@ (80037ac <HAL_TIM_PWM_Start+0x18c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d111      	bne.n	800377a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2b06      	cmp	r3, #6
 8003766:	d010      	beq.n	800378a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0201 	orr.w	r2, r2, #1
 8003776:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003778:	e007      	b.n	800378a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f042 0201 	orr.w	r2, r2, #1
 8003788:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	40010000 	.word	0x40010000
 8003798:	40010400 	.word	0x40010400
 800379c:	40000400 	.word	0x40000400
 80037a0:	40000800 	.word	0x40000800
 80037a4:	40000c00 	.word	0x40000c00
 80037a8:	40014000 	.word	0x40014000
 80037ac:	40001800 	.word	0x40001800

080037b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d020      	beq.n	8003814 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d01b      	beq.n	8003814 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f06f 0202 	mvn.w	r2, #2
 80037e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 fa5b 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003800:	e005      	b.n	800380e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fa4d 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f000 fa5e 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f003 0304 	and.w	r3, r3, #4
 800381a:	2b00      	cmp	r3, #0
 800381c:	d020      	beq.n	8003860 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01b      	beq.n	8003860 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0204 	mvn.w	r2, #4
 8003830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2202      	movs	r2, #2
 8003836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 fa35 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 800384c:	e005      	b.n	800385a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 fa27 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 fa38 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d020      	beq.n	80038ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f003 0308 	and.w	r3, r3, #8
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01b      	beq.n	80038ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f06f 0208 	mvn.w	r2, #8
 800387c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2204      	movs	r2, #4
 8003882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f003 0303 	and.w	r3, r3, #3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 fa0f 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003898:	e005      	b.n	80038a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fa01 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 fa12 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0310 	and.w	r3, r3, #16
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d020      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01b      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0210 	mvn.w	r2, #16
 80038c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2208      	movs	r2, #8
 80038ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f9e9 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 80038e4:	e005      	b.n	80038f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f9db 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f9ec 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00c      	beq.n	800391c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d007      	beq.n	800391c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f06f 0201 	mvn.w	r2, #1
 8003914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7fd fe30 	bl	800157c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00c      	beq.n	8003940 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392c:	2b00      	cmp	r3, #0
 800392e:	d007      	beq.n	8003940 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fdc8 	bl	80044d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00c      	beq.n	8003964 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800395c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f9bd 	bl	8003cde <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	f003 0320 	and.w	r3, r3, #32
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00c      	beq.n	8003988 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f003 0320 	and.w	r3, r3, #32
 8003974:	2b00      	cmp	r3, #0
 8003976:	d007      	beq.n	8003988 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f06f 0220 	mvn.w	r2, #32
 8003980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 fd9a 	bl	80044bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003988:	bf00      	nop
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039aa:	2302      	movs	r3, #2
 80039ac:	e0ae      	b.n	8003b0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b0c      	cmp	r3, #12
 80039ba:	f200 809f 	bhi.w	8003afc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80039be:	a201      	add	r2, pc, #4	@ (adr r2, 80039c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80039c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c4:	080039f9 	.word	0x080039f9
 80039c8:	08003afd 	.word	0x08003afd
 80039cc:	08003afd 	.word	0x08003afd
 80039d0:	08003afd 	.word	0x08003afd
 80039d4:	08003a39 	.word	0x08003a39
 80039d8:	08003afd 	.word	0x08003afd
 80039dc:	08003afd 	.word	0x08003afd
 80039e0:	08003afd 	.word	0x08003afd
 80039e4:	08003a7b 	.word	0x08003a7b
 80039e8:	08003afd 	.word	0x08003afd
 80039ec:	08003afd 	.word	0x08003afd
 80039f0:	08003afd 	.word	0x08003afd
 80039f4:	08003abb 	.word	0x08003abb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fa1e 	bl	8003e40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699a      	ldr	r2, [r3, #24]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0208 	orr.w	r2, r2, #8
 8003a12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699a      	ldr	r2, [r3, #24]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0204 	bic.w	r2, r2, #4
 8003a22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6999      	ldr	r1, [r3, #24]
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	691a      	ldr	r2, [r3, #16]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	619a      	str	r2, [r3, #24]
      break;
 8003a36:	e064      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fa6e 	bl	8003f20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699a      	ldr	r2, [r3, #24]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	699a      	ldr	r2, [r3, #24]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6999      	ldr	r1, [r3, #24]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	021a      	lsls	r2, r3, #8
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	619a      	str	r2, [r3, #24]
      break;
 8003a78:	e043      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68b9      	ldr	r1, [r7, #8]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fac3 	bl	800400c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	69da      	ldr	r2, [r3, #28]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0208 	orr.w	r2, r2, #8
 8003a94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	69da      	ldr	r2, [r3, #28]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0204 	bic.w	r2, r2, #4
 8003aa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	69d9      	ldr	r1, [r3, #28]
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	61da      	str	r2, [r3, #28]
      break;
 8003ab8:	e023      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68b9      	ldr	r1, [r7, #8]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fb17 	bl	80040f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	69da      	ldr	r2, [r3, #28]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	69da      	ldr	r2, [r3, #28]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ae4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69d9      	ldr	r1, [r3, #28]
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	021a      	lsls	r2, r3, #8
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	61da      	str	r2, [r3, #28]
      break;
 8003afa:	e002      	b.n	8003b02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	75fb      	strb	r3, [r7, #23]
      break;
 8003b00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3718      	adds	r7, #24
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_TIM_ConfigClockSource+0x1c>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e0b4      	b.n	8003c9a <HAL_TIM_ConfigClockSource+0x186>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68ba      	ldr	r2, [r7, #8]
 8003b5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b68:	d03e      	beq.n	8003be8 <HAL_TIM_ConfigClockSource+0xd4>
 8003b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6e:	f200 8087 	bhi.w	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b76:	f000 8086 	beq.w	8003c86 <HAL_TIM_ConfigClockSource+0x172>
 8003b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7e:	d87f      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b80:	2b70      	cmp	r3, #112	@ 0x70
 8003b82:	d01a      	beq.n	8003bba <HAL_TIM_ConfigClockSource+0xa6>
 8003b84:	2b70      	cmp	r3, #112	@ 0x70
 8003b86:	d87b      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b88:	2b60      	cmp	r3, #96	@ 0x60
 8003b8a:	d050      	beq.n	8003c2e <HAL_TIM_ConfigClockSource+0x11a>
 8003b8c:	2b60      	cmp	r3, #96	@ 0x60
 8003b8e:	d877      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b90:	2b50      	cmp	r3, #80	@ 0x50
 8003b92:	d03c      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0xfa>
 8003b94:	2b50      	cmp	r3, #80	@ 0x50
 8003b96:	d873      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b98:	2b40      	cmp	r3, #64	@ 0x40
 8003b9a:	d058      	beq.n	8003c4e <HAL_TIM_ConfigClockSource+0x13a>
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	d86f      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba0:	2b30      	cmp	r3, #48	@ 0x30
 8003ba2:	d064      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003ba4:	2b30      	cmp	r3, #48	@ 0x30
 8003ba6:	d86b      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d060      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003bac:	2b20      	cmp	r3, #32
 8003bae:	d867      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d05c      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003bb4:	2b10      	cmp	r3, #16
 8003bb6:	d05a      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003bb8:	e062      	b.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bca:	f000 fb63 	bl	8004294 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	609a      	str	r2, [r3, #8]
      break;
 8003be6:	e04f      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bf8:	f000 fb4c 	bl	8004294 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c0a:	609a      	str	r2, [r3, #8]
      break;
 8003c0c:	e03c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f000 fac0 	bl	80041a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2150      	movs	r1, #80	@ 0x50
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 fb19 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8003c2c:	e02c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	f000 fadf 	bl	80041fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2160      	movs	r1, #96	@ 0x60
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fb09 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8003c4c:	e01c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	f000 faa0 	bl	80041a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2140      	movs	r1, #64	@ 0x40
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 faf9 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8003c6c:	e00c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4619      	mov	r1, r3
 8003c78:	4610      	mov	r0, r2
 8003c7a:	f000 faf0 	bl	800425e <TIM_ITRx_SetConfig>
      break;
 8003c7e:	e003      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	e000      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	b083      	sub	sp, #12
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
	...

08003cf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a43      	ldr	r2, [pc, #268]	@ (8003e14 <TIM_Base_SetConfig+0x120>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d013      	beq.n	8003d34 <TIM_Base_SetConfig+0x40>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d12:	d00f      	beq.n	8003d34 <TIM_Base_SetConfig+0x40>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a40      	ldr	r2, [pc, #256]	@ (8003e18 <TIM_Base_SetConfig+0x124>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d00b      	beq.n	8003d34 <TIM_Base_SetConfig+0x40>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e1c <TIM_Base_SetConfig+0x128>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d007      	beq.n	8003d34 <TIM_Base_SetConfig+0x40>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a3e      	ldr	r2, [pc, #248]	@ (8003e20 <TIM_Base_SetConfig+0x12c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d003      	beq.n	8003d34 <TIM_Base_SetConfig+0x40>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a3d      	ldr	r2, [pc, #244]	@ (8003e24 <TIM_Base_SetConfig+0x130>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d108      	bne.n	8003d46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a32      	ldr	r2, [pc, #200]	@ (8003e14 <TIM_Base_SetConfig+0x120>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d02b      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d54:	d027      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a2f      	ldr	r2, [pc, #188]	@ (8003e18 <TIM_Base_SetConfig+0x124>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d023      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a2e      	ldr	r2, [pc, #184]	@ (8003e1c <TIM_Base_SetConfig+0x128>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d01f      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a2d      	ldr	r2, [pc, #180]	@ (8003e20 <TIM_Base_SetConfig+0x12c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01b      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a2c      	ldr	r2, [pc, #176]	@ (8003e24 <TIM_Base_SetConfig+0x130>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d017      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a2b      	ldr	r2, [pc, #172]	@ (8003e28 <TIM_Base_SetConfig+0x134>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d013      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a2a      	ldr	r2, [pc, #168]	@ (8003e2c <TIM_Base_SetConfig+0x138>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00f      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a29      	ldr	r2, [pc, #164]	@ (8003e30 <TIM_Base_SetConfig+0x13c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d00b      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a28      	ldr	r2, [pc, #160]	@ (8003e34 <TIM_Base_SetConfig+0x140>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d007      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a27      	ldr	r2, [pc, #156]	@ (8003e38 <TIM_Base_SetConfig+0x144>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d003      	beq.n	8003da6 <TIM_Base_SetConfig+0xb2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a26      	ldr	r2, [pc, #152]	@ (8003e3c <TIM_Base_SetConfig+0x148>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d108      	bne.n	8003db8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8003e14 <TIM_Base_SetConfig+0x120>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d003      	beq.n	8003de6 <TIM_Base_SetConfig+0xf2>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a10      	ldr	r2, [pc, #64]	@ (8003e24 <TIM_Base_SetConfig+0x130>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d103      	bne.n	8003dee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f043 0204 	orr.w	r2, r3, #4
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	601a      	str	r2, [r3, #0]
}
 8003e06:	bf00      	nop
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	40010000 	.word	0x40010000
 8003e18:	40000400 	.word	0x40000400
 8003e1c:	40000800 	.word	0x40000800
 8003e20:	40000c00 	.word	0x40000c00
 8003e24:	40010400 	.word	0x40010400
 8003e28:	40014000 	.word	0x40014000
 8003e2c:	40014400 	.word	0x40014400
 8003e30:	40014800 	.word	0x40014800
 8003e34:	40001800 	.word	0x40001800
 8003e38:	40001c00 	.word	0x40001c00
 8003e3c:	40002000 	.word	0x40002000

08003e40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b087      	sub	sp, #28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f023 0201 	bic.w	r2, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f023 0303 	bic.w	r3, r3, #3
 8003e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f023 0302 	bic.w	r3, r3, #2
 8003e88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a20      	ldr	r2, [pc, #128]	@ (8003f18 <TIM_OC1_SetConfig+0xd8>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d003      	beq.n	8003ea4 <TIM_OC1_SetConfig+0x64>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8003f1c <TIM_OC1_SetConfig+0xdc>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d10c      	bne.n	8003ebe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	f023 0308 	bic.w	r3, r3, #8
 8003eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f023 0304 	bic.w	r3, r3, #4
 8003ebc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a15      	ldr	r2, [pc, #84]	@ (8003f18 <TIM_OC1_SetConfig+0xd8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d003      	beq.n	8003ece <TIM_OC1_SetConfig+0x8e>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a14      	ldr	r2, [pc, #80]	@ (8003f1c <TIM_OC1_SetConfig+0xdc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d111      	bne.n	8003ef2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ed4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003edc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	621a      	str	r2, [r3, #32]
}
 8003f0c:	bf00      	nop
 8003f0e:	371c      	adds	r7, #28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	40010000 	.word	0x40010000
 8003f1c:	40010400 	.word	0x40010400

08003f20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b087      	sub	sp, #28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	f023 0210 	bic.w	r2, r3, #16
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	021b      	lsls	r3, r3, #8
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f023 0320 	bic.w	r3, r3, #32
 8003f6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a22      	ldr	r2, [pc, #136]	@ (8004004 <TIM_OC2_SetConfig+0xe4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d003      	beq.n	8003f88 <TIM_OC2_SetConfig+0x68>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a21      	ldr	r2, [pc, #132]	@ (8004008 <TIM_OC2_SetConfig+0xe8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d10d      	bne.n	8003fa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a17      	ldr	r2, [pc, #92]	@ (8004004 <TIM_OC2_SetConfig+0xe4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d003      	beq.n	8003fb4 <TIM_OC2_SetConfig+0x94>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a16      	ldr	r2, [pc, #88]	@ (8004008 <TIM_OC2_SetConfig+0xe8>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d113      	bne.n	8003fdc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003fba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	621a      	str	r2, [r3, #32]
}
 8003ff6:	bf00      	nop
 8003ff8:	371c      	adds	r7, #28
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	40010000 	.word	0x40010000
 8004008:	40010400 	.word	0x40010400

0800400c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800403a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f023 0303 	bic.w	r3, r3, #3
 8004042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	021b      	lsls	r3, r3, #8
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a21      	ldr	r2, [pc, #132]	@ (80040ec <TIM_OC3_SetConfig+0xe0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d003      	beq.n	8004072 <TIM_OC3_SetConfig+0x66>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a20      	ldr	r2, [pc, #128]	@ (80040f0 <TIM_OC3_SetConfig+0xe4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d10d      	bne.n	800408e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004078:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	021b      	lsls	r3, r3, #8
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	4313      	orrs	r3, r2
 8004084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800408c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a16      	ldr	r2, [pc, #88]	@ (80040ec <TIM_OC3_SetConfig+0xe0>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d003      	beq.n	800409e <TIM_OC3_SetConfig+0x92>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a15      	ldr	r2, [pc, #84]	@ (80040f0 <TIM_OC3_SetConfig+0xe4>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d113      	bne.n	80040c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	621a      	str	r2, [r3, #32]
}
 80040e0:	bf00      	nop
 80040e2:	371c      	adds	r7, #28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40010400 	.word	0x40010400

080040f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800412a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	021b      	lsls	r3, r3, #8
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800413e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	031b      	lsls	r3, r3, #12
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a12      	ldr	r2, [pc, #72]	@ (8004198 <TIM_OC4_SetConfig+0xa4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d003      	beq.n	800415c <TIM_OC4_SetConfig+0x68>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a11      	ldr	r2, [pc, #68]	@ (800419c <TIM_OC4_SetConfig+0xa8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d109      	bne.n	8004170 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004162:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	019b      	lsls	r3, r3, #6
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	4313      	orrs	r3, r2
 800416e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	697a      	ldr	r2, [r7, #20]
 8004174:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	621a      	str	r2, [r3, #32]
}
 800418a:	bf00      	nop
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	40010000 	.word	0x40010000
 800419c:	40010400 	.word	0x40010400

080041a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	f023 0201 	bic.w	r2, r3, #1
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	f023 030a 	bic.w	r3, r3, #10
 80041dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	621a      	str	r2, [r3, #32]
}
 80041f2:	bf00      	nop
 80041f4:	371c      	adds	r7, #28
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041fe:	b480      	push	{r7}
 8004200:	b087      	sub	sp, #28
 8004202:	af00      	add	r7, sp, #0
 8004204:	60f8      	str	r0, [r7, #12]
 8004206:	60b9      	str	r1, [r7, #8]
 8004208:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	f023 0210 	bic.w	r2, r3, #16
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004228:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	031b      	lsls	r3, r3, #12
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	4313      	orrs	r3, r2
 8004232:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800423a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	4313      	orrs	r3, r2
 8004244:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	621a      	str	r2, [r3, #32]
}
 8004252:	bf00      	nop
 8004254:	371c      	adds	r7, #28
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800425e:	b480      	push	{r7}
 8004260:	b085      	sub	sp, #20
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
 8004266:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004274:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	f043 0307 	orr.w	r3, r3, #7
 8004280:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	609a      	str	r2, [r3, #8]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004294:	b480      	push	{r7}
 8004296:	b087      	sub	sp, #28
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	021a      	lsls	r2, r3, #8
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	431a      	orrs	r2, r3
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	4313      	orrs	r3, r2
 80042c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	697a      	ldr	r2, [r7, #20]
 80042c6:	609a      	str	r2, [r3, #8]
}
 80042c8:	bf00      	nop
 80042ca:	371c      	adds	r7, #28
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b087      	sub	sp, #28
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f003 031f 	and.w	r3, r3, #31
 80042e6:	2201      	movs	r2, #1
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6a1a      	ldr	r2, [r3, #32]
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	43db      	mvns	r3, r3
 80042f6:	401a      	ands	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6a1a      	ldr	r2, [r3, #32]
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	f003 031f 	and.w	r3, r3, #31
 8004306:	6879      	ldr	r1, [r7, #4]
 8004308:	fa01 f303 	lsl.w	r3, r1, r3
 800430c:	431a      	orrs	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	621a      	str	r2, [r3, #32]
}
 8004312:	bf00      	nop
 8004314:	371c      	adds	r7, #28
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
	...

08004320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004334:	2302      	movs	r3, #2
 8004336:	e05a      	b.n	80043ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800435e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	4313      	orrs	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a21      	ldr	r2, [pc, #132]	@ (80043fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d022      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004384:	d01d      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a1d      	ldr	r2, [pc, #116]	@ (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d018      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a1b      	ldr	r2, [pc, #108]	@ (8004404 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a1a      	ldr	r2, [pc, #104]	@ (8004408 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00e      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a18      	ldr	r2, [pc, #96]	@ (800440c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d009      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a17      	ldr	r2, [pc, #92]	@ (8004410 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d004      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a15      	ldr	r2, [pc, #84]	@ (8004414 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d10c      	bne.n	80043dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40010000 	.word	0x40010000
 8004400:	40000400 	.word	0x40000400
 8004404:	40000800 	.word	0x40000800
 8004408:	40000c00 	.word	0x40000c00
 800440c:	40010400 	.word	0x40010400
 8004410:	40014000 	.word	0x40014000
 8004414:	40001800 	.word	0x40001800

08004418 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004422:	2300      	movs	r3, #0
 8004424:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800442c:	2b01      	cmp	r3, #1
 800442e:	d101      	bne.n	8004434 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004430:	2302      	movs	r3, #2
 8004432:	e03d      	b.n	80044b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	4313      	orrs	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	4313      	orrs	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4313      	orrs	r3, r2
 8004472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	4313      	orrs	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e042      	b.n	800457c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7fd fe18 	bl	8002140 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2224      	movs	r2, #36	@ 0x24
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004526:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 fa09 	bl	8004940 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800453c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695a      	ldr	r2, [r3, #20]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800454c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800455c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2220      	movs	r2, #32
 8004570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b08a      	sub	sp, #40	@ 0x28
 8004588:	af02      	add	r7, sp, #8
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	603b      	str	r3, [r7, #0]
 8004590:	4613      	mov	r3, r2
 8004592:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	d175      	bne.n	8004690 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_UART_Transmit+0x2c>
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e06e      	b.n	8004692 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2221      	movs	r2, #33	@ 0x21
 80045be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045c2:	f7fd fe95 	bl	80022f0 <HAL_GetTick>
 80045c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	88fa      	ldrh	r2, [r7, #6]
 80045cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	88fa      	ldrh	r2, [r7, #6]
 80045d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045dc:	d108      	bne.n	80045f0 <HAL_UART_Transmit+0x6c>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d104      	bne.n	80045f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	61bb      	str	r3, [r7, #24]
 80045ee:	e003      	b.n	80045f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045f4:	2300      	movs	r3, #0
 80045f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045f8:	e02e      	b.n	8004658 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	2200      	movs	r2, #0
 8004602:	2180      	movs	r1, #128	@ 0x80
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 f8df 	bl	80047c8 <UART_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d005      	beq.n	800461c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2220      	movs	r2, #32
 8004614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e03a      	b.n	8004692 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10b      	bne.n	800463a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	881b      	ldrh	r3, [r3, #0]
 8004626:	461a      	mov	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004630:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	3302      	adds	r3, #2
 8004636:	61bb      	str	r3, [r7, #24]
 8004638:	e007      	b.n	800464a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	781a      	ldrb	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	3301      	adds	r3, #1
 8004648:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800464e:	b29b      	uxth	r3, r3
 8004650:	3b01      	subs	r3, #1
 8004652:	b29a      	uxth	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1cb      	bne.n	80045fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2200      	movs	r2, #0
 800466a:	2140      	movs	r1, #64	@ 0x40
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 f8ab 	bl	80047c8 <UART_WaitOnFlagUntilTimeout>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d005      	beq.n	8004684 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2220      	movs	r2, #32
 800467c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e006      	b.n	8004692 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2220      	movs	r2, #32
 8004688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800468c:	2300      	movs	r3, #0
 800468e:	e000      	b.n	8004692 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004690:	2302      	movs	r3, #2
  }
}
 8004692:	4618      	mov	r0, r3
 8004694:	3720      	adds	r7, #32
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b08a      	sub	sp, #40	@ 0x28
 800469e:	af02      	add	r7, sp, #8
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	603b      	str	r3, [r7, #0]
 80046a6:	4613      	mov	r3, r2
 80046a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046aa:	2300      	movs	r3, #0
 80046ac:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b20      	cmp	r3, #32
 80046b8:	f040 8081 	bne.w	80047be <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <HAL_UART_Receive+0x2e>
 80046c2:	88fb      	ldrh	r3, [r7, #6]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e079      	b.n	80047c0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2222      	movs	r2, #34	@ 0x22
 80046d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046e0:	f7fd fe06 	bl	80022f0 <HAL_GetTick>
 80046e4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	88fa      	ldrh	r2, [r7, #6]
 80046ea:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	88fa      	ldrh	r2, [r7, #6]
 80046f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046fa:	d108      	bne.n	800470e <HAL_UART_Receive+0x74>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d104      	bne.n	800470e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004704:	2300      	movs	r3, #0
 8004706:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	61bb      	str	r3, [r7, #24]
 800470c:	e003      	b.n	8004716 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004712:	2300      	movs	r3, #0
 8004714:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004716:	e047      	b.n	80047a8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2200      	movs	r2, #0
 8004720:	2120      	movs	r1, #32
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	f000 f850 	bl	80047c8 <UART_WaitOnFlagUntilTimeout>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d005      	beq.n	800473a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e042      	b.n	80047c0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10c      	bne.n	800475a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	b29b      	uxth	r3, r3
 8004748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800474c:	b29a      	uxth	r2, r3
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	3302      	adds	r3, #2
 8004756:	61bb      	str	r3, [r7, #24]
 8004758:	e01f      	b.n	800479a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004762:	d007      	beq.n	8004774 <HAL_UART_Receive+0xda>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10a      	bne.n	8004782 <HAL_UART_Receive+0xe8>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d106      	bne.n	8004782 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	b2da      	uxtb	r2, r3
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	701a      	strb	r2, [r3, #0]
 8004780:	e008      	b.n	8004794 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	b2db      	uxtb	r3, r3
 800478a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800478e:	b2da      	uxtb	r2, r3
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	3301      	adds	r3, #1
 8004798:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	3b01      	subs	r3, #1
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1b2      	bne.n	8004718 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	e000      	b.n	80047c0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80047be:	2302      	movs	r3, #2
  }
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3720      	adds	r7, #32
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	603b      	str	r3, [r7, #0]
 80047d4:	4613      	mov	r3, r2
 80047d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d8:	e03b      	b.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e0:	d037      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e2:	f7fd fd85 	bl	80022f0 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d302      	bcc.n	80047f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e03a      	b.n	8004872 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	d023      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	2b80      	cmp	r3, #128	@ 0x80
 800480e:	d020      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b40      	cmp	r3, #64	@ 0x40
 8004814:	d01d      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0308 	and.w	r3, r3, #8
 8004820:	2b08      	cmp	r3, #8
 8004822:	d116      	bne.n	8004852 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004824:	2300      	movs	r3, #0
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 f81d 	bl	800487a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2208      	movs	r2, #8
 8004844:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e00f      	b.n	8004872 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	4013      	ands	r3, r2
 800485c:	68ba      	ldr	r2, [r7, #8]
 800485e:	429a      	cmp	r2, r3
 8004860:	bf0c      	ite	eq
 8004862:	2301      	moveq	r3, #1
 8004864:	2300      	movne	r3, #0
 8004866:	b2db      	uxtb	r3, r3
 8004868:	461a      	mov	r2, r3
 800486a:	79fb      	ldrb	r3, [r7, #7]
 800486c:	429a      	cmp	r2, r3
 800486e:	d0b4      	beq.n	80047da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800487a:	b480      	push	{r7}
 800487c:	b095      	sub	sp, #84	@ 0x54
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	330c      	adds	r3, #12
 8004888:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004894:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	330c      	adds	r3, #12
 80048a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80048a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e5      	bne.n	8004882 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3314      	adds	r3, #20
 80048bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	f023 0301 	bic.w	r3, r3, #1
 80048cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	3314      	adds	r3, #20
 80048d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048de:	e841 2300 	strex	r3, r2, [r1]
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1e5      	bne.n	80048b6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d119      	bne.n	8004926 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	330c      	adds	r3, #12
 80048f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	e853 3f00 	ldrex	r3, [r3]
 8004900:	60bb      	str	r3, [r7, #8]
   return(result);
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	f023 0310 	bic.w	r3, r3, #16
 8004908:	647b      	str	r3, [r7, #68]	@ 0x44
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004912:	61ba      	str	r2, [r7, #24]
 8004914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004916:	6979      	ldr	r1, [r7, #20]
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	e841 2300 	strex	r3, r2, [r1]
 800491e:	613b      	str	r3, [r7, #16]
   return(result);
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1e5      	bne.n	80048f2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004934:	bf00      	nop
 8004936:	3754      	adds	r7, #84	@ 0x54
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004944:	b0c0      	sub	sp, #256	@ 0x100
 8004946:	af00      	add	r7, sp, #0
 8004948:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800494c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800495c:	68d9      	ldr	r1, [r3, #12]
 800495e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	ea40 0301 	orr.w	r3, r0, r1
 8004968:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800496a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	431a      	orrs	r2, r3
 8004978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	431a      	orrs	r2, r3
 8004980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800498c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004998:	f021 010c 	bic.w	r1, r1, #12
 800499c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80049a6:	430b      	orrs	r3, r1
 80049a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80049b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ba:	6999      	ldr	r1, [r3, #24]
 80049bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	ea40 0301 	orr.w	r3, r0, r1
 80049c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	4b8f      	ldr	r3, [pc, #572]	@ (8004c0c <UART_SetConfig+0x2cc>)
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d005      	beq.n	80049e0 <UART_SetConfig+0xa0>
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	4b8d      	ldr	r3, [pc, #564]	@ (8004c10 <UART_SetConfig+0x2d0>)
 80049dc:	429a      	cmp	r2, r3
 80049de:	d104      	bne.n	80049ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049e0:	f7fe fc92 	bl	8003308 <HAL_RCC_GetPCLK2Freq>
 80049e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80049e8:	e003      	b.n	80049f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049ea:	f7fe fc79 	bl	80032e0 <HAL_RCC_GetPCLK1Freq>
 80049ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049fc:	f040 810c 	bne.w	8004c18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a04:	2200      	movs	r2, #0
 8004a06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a0a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004a12:	4622      	mov	r2, r4
 8004a14:	462b      	mov	r3, r5
 8004a16:	1891      	adds	r1, r2, r2
 8004a18:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004a1a:	415b      	adcs	r3, r3
 8004a1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004a22:	4621      	mov	r1, r4
 8004a24:	eb12 0801 	adds.w	r8, r2, r1
 8004a28:	4629      	mov	r1, r5
 8004a2a:	eb43 0901 	adc.w	r9, r3, r1
 8004a2e:	f04f 0200 	mov.w	r2, #0
 8004a32:	f04f 0300 	mov.w	r3, #0
 8004a36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a42:	4690      	mov	r8, r2
 8004a44:	4699      	mov	r9, r3
 8004a46:	4623      	mov	r3, r4
 8004a48:	eb18 0303 	adds.w	r3, r8, r3
 8004a4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a50:	462b      	mov	r3, r5
 8004a52:	eb49 0303 	adc.w	r3, r9, r3
 8004a56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004a66:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004a6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a6e:	460b      	mov	r3, r1
 8004a70:	18db      	adds	r3, r3, r3
 8004a72:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a74:	4613      	mov	r3, r2
 8004a76:	eb42 0303 	adc.w	r3, r2, r3
 8004a7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004a80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a84:	f7fc f8f0 	bl	8000c68 <__aeabi_uldivmod>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4b61      	ldr	r3, [pc, #388]	@ (8004c14 <UART_SetConfig+0x2d4>)
 8004a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a92:	095b      	lsrs	r3, r3, #5
 8004a94:	011c      	lsls	r4, r3, #4
 8004a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004aa0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004aa4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004aa8:	4642      	mov	r2, r8
 8004aaa:	464b      	mov	r3, r9
 8004aac:	1891      	adds	r1, r2, r2
 8004aae:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ab0:	415b      	adcs	r3, r3
 8004ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ab4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ab8:	4641      	mov	r1, r8
 8004aba:	eb12 0a01 	adds.w	sl, r2, r1
 8004abe:	4649      	mov	r1, r9
 8004ac0:	eb43 0b01 	adc.w	fp, r3, r1
 8004ac4:	f04f 0200 	mov.w	r2, #0
 8004ac8:	f04f 0300 	mov.w	r3, #0
 8004acc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ad0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ad4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ad8:	4692      	mov	sl, r2
 8004ada:	469b      	mov	fp, r3
 8004adc:	4643      	mov	r3, r8
 8004ade:	eb1a 0303 	adds.w	r3, sl, r3
 8004ae2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ae6:	464b      	mov	r3, r9
 8004ae8:	eb4b 0303 	adc.w	r3, fp, r3
 8004aec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004afc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b04:	460b      	mov	r3, r1
 8004b06:	18db      	adds	r3, r3, r3
 8004b08:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	eb42 0303 	adc.w	r3, r2, r3
 8004b10:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004b16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004b1a:	f7fc f8a5 	bl	8000c68 <__aeabi_uldivmod>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	460b      	mov	r3, r1
 8004b22:	4611      	mov	r1, r2
 8004b24:	4b3b      	ldr	r3, [pc, #236]	@ (8004c14 <UART_SetConfig+0x2d4>)
 8004b26:	fba3 2301 	umull	r2, r3, r3, r1
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	2264      	movs	r2, #100	@ 0x64
 8004b2e:	fb02 f303 	mul.w	r3, r2, r3
 8004b32:	1acb      	subs	r3, r1, r3
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b3a:	4b36      	ldr	r3, [pc, #216]	@ (8004c14 <UART_SetConfig+0x2d4>)
 8004b3c:	fba3 2302 	umull	r2, r3, r3, r2
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b48:	441c      	add	r4, r3
 8004b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b54:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004b58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004b5c:	4642      	mov	r2, r8
 8004b5e:	464b      	mov	r3, r9
 8004b60:	1891      	adds	r1, r2, r2
 8004b62:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004b64:	415b      	adcs	r3, r3
 8004b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004b6c:	4641      	mov	r1, r8
 8004b6e:	1851      	adds	r1, r2, r1
 8004b70:	6339      	str	r1, [r7, #48]	@ 0x30
 8004b72:	4649      	mov	r1, r9
 8004b74:	414b      	adcs	r3, r1
 8004b76:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004b84:	4659      	mov	r1, fp
 8004b86:	00cb      	lsls	r3, r1, #3
 8004b88:	4651      	mov	r1, sl
 8004b8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b8e:	4651      	mov	r1, sl
 8004b90:	00ca      	lsls	r2, r1, #3
 8004b92:	4610      	mov	r0, r2
 8004b94:	4619      	mov	r1, r3
 8004b96:	4603      	mov	r3, r0
 8004b98:	4642      	mov	r2, r8
 8004b9a:	189b      	adds	r3, r3, r2
 8004b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ba0:	464b      	mov	r3, r9
 8004ba2:	460a      	mov	r2, r1
 8004ba4:	eb42 0303 	adc.w	r3, r2, r3
 8004ba8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004bb8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004bbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	18db      	adds	r3, r3, r3
 8004bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	eb42 0303 	adc.w	r3, r2, r3
 8004bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004bd6:	f7fc f847 	bl	8000c68 <__aeabi_uldivmod>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	460b      	mov	r3, r1
 8004bde:	4b0d      	ldr	r3, [pc, #52]	@ (8004c14 <UART_SetConfig+0x2d4>)
 8004be0:	fba3 1302 	umull	r1, r3, r3, r2
 8004be4:	095b      	lsrs	r3, r3, #5
 8004be6:	2164      	movs	r1, #100	@ 0x64
 8004be8:	fb01 f303 	mul.w	r3, r1, r3
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	3332      	adds	r3, #50	@ 0x32
 8004bf2:	4a08      	ldr	r2, [pc, #32]	@ (8004c14 <UART_SetConfig+0x2d4>)
 8004bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf8:	095b      	lsrs	r3, r3, #5
 8004bfa:	f003 0207 	and.w	r2, r3, #7
 8004bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4422      	add	r2, r4
 8004c06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c08:	e106      	b.n	8004e18 <UART_SetConfig+0x4d8>
 8004c0a:	bf00      	nop
 8004c0c:	40011000 	.word	0x40011000
 8004c10:	40011400 	.word	0x40011400
 8004c14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004c26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004c2a:	4642      	mov	r2, r8
 8004c2c:	464b      	mov	r3, r9
 8004c2e:	1891      	adds	r1, r2, r2
 8004c30:	6239      	str	r1, [r7, #32]
 8004c32:	415b      	adcs	r3, r3
 8004c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c3a:	4641      	mov	r1, r8
 8004c3c:	1854      	adds	r4, r2, r1
 8004c3e:	4649      	mov	r1, r9
 8004c40:	eb43 0501 	adc.w	r5, r3, r1
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	f04f 0300 	mov.w	r3, #0
 8004c4c:	00eb      	lsls	r3, r5, #3
 8004c4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c52:	00e2      	lsls	r2, r4, #3
 8004c54:	4614      	mov	r4, r2
 8004c56:	461d      	mov	r5, r3
 8004c58:	4643      	mov	r3, r8
 8004c5a:	18e3      	adds	r3, r4, r3
 8004c5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c60:	464b      	mov	r3, r9
 8004c62:	eb45 0303 	adc.w	r3, r5, r3
 8004c66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	f04f 0300 	mov.w	r3, #0
 8004c82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c86:	4629      	mov	r1, r5
 8004c88:	008b      	lsls	r3, r1, #2
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c90:	4621      	mov	r1, r4
 8004c92:	008a      	lsls	r2, r1, #2
 8004c94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004c98:	f7fb ffe6 	bl	8000c68 <__aeabi_uldivmod>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	4b60      	ldr	r3, [pc, #384]	@ (8004e24 <UART_SetConfig+0x4e4>)
 8004ca2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ca6:	095b      	lsrs	r3, r3, #5
 8004ca8:	011c      	lsls	r4, r3, #4
 8004caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cb4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004cb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004cbc:	4642      	mov	r2, r8
 8004cbe:	464b      	mov	r3, r9
 8004cc0:	1891      	adds	r1, r2, r2
 8004cc2:	61b9      	str	r1, [r7, #24]
 8004cc4:	415b      	adcs	r3, r3
 8004cc6:	61fb      	str	r3, [r7, #28]
 8004cc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ccc:	4641      	mov	r1, r8
 8004cce:	1851      	adds	r1, r2, r1
 8004cd0:	6139      	str	r1, [r7, #16]
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	414b      	adcs	r3, r1
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ce4:	4659      	mov	r1, fp
 8004ce6:	00cb      	lsls	r3, r1, #3
 8004ce8:	4651      	mov	r1, sl
 8004cea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cee:	4651      	mov	r1, sl
 8004cf0:	00ca      	lsls	r2, r1, #3
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	4642      	mov	r2, r8
 8004cfa:	189b      	adds	r3, r3, r2
 8004cfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d00:	464b      	mov	r3, r9
 8004d02:	460a      	mov	r2, r1
 8004d04:	eb42 0303 	adc.w	r3, r2, r3
 8004d08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	f04f 0300 	mov.w	r3, #0
 8004d20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004d24:	4649      	mov	r1, r9
 8004d26:	008b      	lsls	r3, r1, #2
 8004d28:	4641      	mov	r1, r8
 8004d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d2e:	4641      	mov	r1, r8
 8004d30:	008a      	lsls	r2, r1, #2
 8004d32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004d36:	f7fb ff97 	bl	8000c68 <__aeabi_uldivmod>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	4611      	mov	r1, r2
 8004d40:	4b38      	ldr	r3, [pc, #224]	@ (8004e24 <UART_SetConfig+0x4e4>)
 8004d42:	fba3 2301 	umull	r2, r3, r3, r1
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	2264      	movs	r2, #100	@ 0x64
 8004d4a:	fb02 f303 	mul.w	r3, r2, r3
 8004d4e:	1acb      	subs	r3, r1, r3
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	3332      	adds	r3, #50	@ 0x32
 8004d54:	4a33      	ldr	r2, [pc, #204]	@ (8004e24 <UART_SetConfig+0x4e4>)
 8004d56:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d60:	441c      	add	r4, r3
 8004d62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d66:	2200      	movs	r2, #0
 8004d68:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	1891      	adds	r1, r2, r2
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	415b      	adcs	r3, r3
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d80:	4641      	mov	r1, r8
 8004d82:	1851      	adds	r1, r2, r1
 8004d84:	6039      	str	r1, [r7, #0]
 8004d86:	4649      	mov	r1, r9
 8004d88:	414b      	adcs	r3, r1
 8004d8a:	607b      	str	r3, [r7, #4]
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d98:	4659      	mov	r1, fp
 8004d9a:	00cb      	lsls	r3, r1, #3
 8004d9c:	4651      	mov	r1, sl
 8004d9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004da2:	4651      	mov	r1, sl
 8004da4:	00ca      	lsls	r2, r1, #3
 8004da6:	4610      	mov	r0, r2
 8004da8:	4619      	mov	r1, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	4642      	mov	r2, r8
 8004dae:	189b      	adds	r3, r3, r2
 8004db0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004db2:	464b      	mov	r3, r9
 8004db4:	460a      	mov	r2, r1
 8004db6:	eb42 0303 	adc.w	r3, r2, r3
 8004dba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dc6:	667a      	str	r2, [r7, #100]	@ 0x64
 8004dc8:	f04f 0200 	mov.w	r2, #0
 8004dcc:	f04f 0300 	mov.w	r3, #0
 8004dd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004dd4:	4649      	mov	r1, r9
 8004dd6:	008b      	lsls	r3, r1, #2
 8004dd8:	4641      	mov	r1, r8
 8004dda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dde:	4641      	mov	r1, r8
 8004de0:	008a      	lsls	r2, r1, #2
 8004de2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004de6:	f7fb ff3f 	bl	8000c68 <__aeabi_uldivmod>
 8004dea:	4602      	mov	r2, r0
 8004dec:	460b      	mov	r3, r1
 8004dee:	4b0d      	ldr	r3, [pc, #52]	@ (8004e24 <UART_SetConfig+0x4e4>)
 8004df0:	fba3 1302 	umull	r1, r3, r3, r2
 8004df4:	095b      	lsrs	r3, r3, #5
 8004df6:	2164      	movs	r1, #100	@ 0x64
 8004df8:	fb01 f303 	mul.w	r3, r1, r3
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	3332      	adds	r3, #50	@ 0x32
 8004e02:	4a08      	ldr	r2, [pc, #32]	@ (8004e24 <UART_SetConfig+0x4e4>)
 8004e04:	fba2 2303 	umull	r2, r3, r2, r3
 8004e08:	095b      	lsrs	r3, r3, #5
 8004e0a:	f003 020f 	and.w	r2, r3, #15
 8004e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4422      	add	r2, r4
 8004e16:	609a      	str	r2, [r3, #8]
}
 8004e18:	bf00      	nop
 8004e1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e24:	51eb851f 	.word	0x51eb851f

08004e28 <atoi>:
 8004e28:	220a      	movs	r2, #10
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	f000 b87a 	b.w	8004f24 <strtol>

08004e30 <_strtol_l.constprop.0>:
 8004e30:	2b24      	cmp	r3, #36	@ 0x24
 8004e32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e36:	4686      	mov	lr, r0
 8004e38:	4690      	mov	r8, r2
 8004e3a:	d801      	bhi.n	8004e40 <_strtol_l.constprop.0+0x10>
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d106      	bne.n	8004e4e <_strtol_l.constprop.0+0x1e>
 8004e40:	f000 ff2e 	bl	8005ca0 <__errno>
 8004e44:	2316      	movs	r3, #22
 8004e46:	6003      	str	r3, [r0, #0]
 8004e48:	2000      	movs	r0, #0
 8004e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e4e:	4834      	ldr	r0, [pc, #208]	@ (8004f20 <_strtol_l.constprop.0+0xf0>)
 8004e50:	460d      	mov	r5, r1
 8004e52:	462a      	mov	r2, r5
 8004e54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e58:	5d06      	ldrb	r6, [r0, r4]
 8004e5a:	f016 0608 	ands.w	r6, r6, #8
 8004e5e:	d1f8      	bne.n	8004e52 <_strtol_l.constprop.0+0x22>
 8004e60:	2c2d      	cmp	r4, #45	@ 0x2d
 8004e62:	d12d      	bne.n	8004ec0 <_strtol_l.constprop.0+0x90>
 8004e64:	782c      	ldrb	r4, [r5, #0]
 8004e66:	2601      	movs	r6, #1
 8004e68:	1c95      	adds	r5, r2, #2
 8004e6a:	f033 0210 	bics.w	r2, r3, #16
 8004e6e:	d109      	bne.n	8004e84 <_strtol_l.constprop.0+0x54>
 8004e70:	2c30      	cmp	r4, #48	@ 0x30
 8004e72:	d12a      	bne.n	8004eca <_strtol_l.constprop.0+0x9a>
 8004e74:	782a      	ldrb	r2, [r5, #0]
 8004e76:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004e7a:	2a58      	cmp	r2, #88	@ 0x58
 8004e7c:	d125      	bne.n	8004eca <_strtol_l.constprop.0+0x9a>
 8004e7e:	786c      	ldrb	r4, [r5, #1]
 8004e80:	2310      	movs	r3, #16
 8004e82:	3502      	adds	r5, #2
 8004e84:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004e88:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	fbbc f9f3 	udiv	r9, ip, r3
 8004e92:	4610      	mov	r0, r2
 8004e94:	fb03 ca19 	mls	sl, r3, r9, ip
 8004e98:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004e9c:	2f09      	cmp	r7, #9
 8004e9e:	d81b      	bhi.n	8004ed8 <_strtol_l.constprop.0+0xa8>
 8004ea0:	463c      	mov	r4, r7
 8004ea2:	42a3      	cmp	r3, r4
 8004ea4:	dd27      	ble.n	8004ef6 <_strtol_l.constprop.0+0xc6>
 8004ea6:	1c57      	adds	r7, r2, #1
 8004ea8:	d007      	beq.n	8004eba <_strtol_l.constprop.0+0x8a>
 8004eaa:	4581      	cmp	r9, r0
 8004eac:	d320      	bcc.n	8004ef0 <_strtol_l.constprop.0+0xc0>
 8004eae:	d101      	bne.n	8004eb4 <_strtol_l.constprop.0+0x84>
 8004eb0:	45a2      	cmp	sl, r4
 8004eb2:	db1d      	blt.n	8004ef0 <_strtol_l.constprop.0+0xc0>
 8004eb4:	fb00 4003 	mla	r0, r0, r3, r4
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ebe:	e7eb      	b.n	8004e98 <_strtol_l.constprop.0+0x68>
 8004ec0:	2c2b      	cmp	r4, #43	@ 0x2b
 8004ec2:	bf04      	itt	eq
 8004ec4:	782c      	ldrbeq	r4, [r5, #0]
 8004ec6:	1c95      	addeq	r5, r2, #2
 8004ec8:	e7cf      	b.n	8004e6a <_strtol_l.constprop.0+0x3a>
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1da      	bne.n	8004e84 <_strtol_l.constprop.0+0x54>
 8004ece:	2c30      	cmp	r4, #48	@ 0x30
 8004ed0:	bf0c      	ite	eq
 8004ed2:	2308      	moveq	r3, #8
 8004ed4:	230a      	movne	r3, #10
 8004ed6:	e7d5      	b.n	8004e84 <_strtol_l.constprop.0+0x54>
 8004ed8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004edc:	2f19      	cmp	r7, #25
 8004ede:	d801      	bhi.n	8004ee4 <_strtol_l.constprop.0+0xb4>
 8004ee0:	3c37      	subs	r4, #55	@ 0x37
 8004ee2:	e7de      	b.n	8004ea2 <_strtol_l.constprop.0+0x72>
 8004ee4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004ee8:	2f19      	cmp	r7, #25
 8004eea:	d804      	bhi.n	8004ef6 <_strtol_l.constprop.0+0xc6>
 8004eec:	3c57      	subs	r4, #87	@ 0x57
 8004eee:	e7d8      	b.n	8004ea2 <_strtol_l.constprop.0+0x72>
 8004ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ef4:	e7e1      	b.n	8004eba <_strtol_l.constprop.0+0x8a>
 8004ef6:	1c53      	adds	r3, r2, #1
 8004ef8:	d108      	bne.n	8004f0c <_strtol_l.constprop.0+0xdc>
 8004efa:	2322      	movs	r3, #34	@ 0x22
 8004efc:	f8ce 3000 	str.w	r3, [lr]
 8004f00:	4660      	mov	r0, ip
 8004f02:	f1b8 0f00 	cmp.w	r8, #0
 8004f06:	d0a0      	beq.n	8004e4a <_strtol_l.constprop.0+0x1a>
 8004f08:	1e69      	subs	r1, r5, #1
 8004f0a:	e006      	b.n	8004f1a <_strtol_l.constprop.0+0xea>
 8004f0c:	b106      	cbz	r6, 8004f10 <_strtol_l.constprop.0+0xe0>
 8004f0e:	4240      	negs	r0, r0
 8004f10:	f1b8 0f00 	cmp.w	r8, #0
 8004f14:	d099      	beq.n	8004e4a <_strtol_l.constprop.0+0x1a>
 8004f16:	2a00      	cmp	r2, #0
 8004f18:	d1f6      	bne.n	8004f08 <_strtol_l.constprop.0+0xd8>
 8004f1a:	f8c8 1000 	str.w	r1, [r8]
 8004f1e:	e794      	b.n	8004e4a <_strtol_l.constprop.0+0x1a>
 8004f20:	08007a89 	.word	0x08007a89

08004f24 <strtol>:
 8004f24:	4613      	mov	r3, r2
 8004f26:	460a      	mov	r2, r1
 8004f28:	4601      	mov	r1, r0
 8004f2a:	4802      	ldr	r0, [pc, #8]	@ (8004f34 <strtol+0x10>)
 8004f2c:	6800      	ldr	r0, [r0, #0]
 8004f2e:	f7ff bf7f 	b.w	8004e30 <_strtol_l.constprop.0>
 8004f32:	bf00      	nop
 8004f34:	20000018 	.word	0x20000018

08004f38 <__cvt>:
 8004f38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f3c:	ec57 6b10 	vmov	r6, r7, d0
 8004f40:	2f00      	cmp	r7, #0
 8004f42:	460c      	mov	r4, r1
 8004f44:	4619      	mov	r1, r3
 8004f46:	463b      	mov	r3, r7
 8004f48:	bfbb      	ittet	lt
 8004f4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004f4e:	461f      	movlt	r7, r3
 8004f50:	2300      	movge	r3, #0
 8004f52:	232d      	movlt	r3, #45	@ 0x2d
 8004f54:	700b      	strb	r3, [r1, #0]
 8004f56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004f5c:	4691      	mov	r9, r2
 8004f5e:	f023 0820 	bic.w	r8, r3, #32
 8004f62:	bfbc      	itt	lt
 8004f64:	4632      	movlt	r2, r6
 8004f66:	4616      	movlt	r6, r2
 8004f68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f6c:	d005      	beq.n	8004f7a <__cvt+0x42>
 8004f6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004f72:	d100      	bne.n	8004f76 <__cvt+0x3e>
 8004f74:	3401      	adds	r4, #1
 8004f76:	2102      	movs	r1, #2
 8004f78:	e000      	b.n	8004f7c <__cvt+0x44>
 8004f7a:	2103      	movs	r1, #3
 8004f7c:	ab03      	add	r3, sp, #12
 8004f7e:	9301      	str	r3, [sp, #4]
 8004f80:	ab02      	add	r3, sp, #8
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	ec47 6b10 	vmov	d0, r6, r7
 8004f88:	4653      	mov	r3, sl
 8004f8a:	4622      	mov	r2, r4
 8004f8c:	f000 ff40 	bl	8005e10 <_dtoa_r>
 8004f90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004f94:	4605      	mov	r5, r0
 8004f96:	d119      	bne.n	8004fcc <__cvt+0x94>
 8004f98:	f019 0f01 	tst.w	r9, #1
 8004f9c:	d00e      	beq.n	8004fbc <__cvt+0x84>
 8004f9e:	eb00 0904 	add.w	r9, r0, r4
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	4630      	mov	r0, r6
 8004fa8:	4639      	mov	r1, r7
 8004faa:	f7fb fd9d 	bl	8000ae8 <__aeabi_dcmpeq>
 8004fae:	b108      	cbz	r0, 8004fb4 <__cvt+0x7c>
 8004fb0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004fb4:	2230      	movs	r2, #48	@ 0x30
 8004fb6:	9b03      	ldr	r3, [sp, #12]
 8004fb8:	454b      	cmp	r3, r9
 8004fba:	d31e      	bcc.n	8004ffa <__cvt+0xc2>
 8004fbc:	9b03      	ldr	r3, [sp, #12]
 8004fbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004fc0:	1b5b      	subs	r3, r3, r5
 8004fc2:	4628      	mov	r0, r5
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	b004      	add	sp, #16
 8004fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004fd0:	eb00 0904 	add.w	r9, r0, r4
 8004fd4:	d1e5      	bne.n	8004fa2 <__cvt+0x6a>
 8004fd6:	7803      	ldrb	r3, [r0, #0]
 8004fd8:	2b30      	cmp	r3, #48	@ 0x30
 8004fda:	d10a      	bne.n	8004ff2 <__cvt+0xba>
 8004fdc:	2200      	movs	r2, #0
 8004fde:	2300      	movs	r3, #0
 8004fe0:	4630      	mov	r0, r6
 8004fe2:	4639      	mov	r1, r7
 8004fe4:	f7fb fd80 	bl	8000ae8 <__aeabi_dcmpeq>
 8004fe8:	b918      	cbnz	r0, 8004ff2 <__cvt+0xba>
 8004fea:	f1c4 0401 	rsb	r4, r4, #1
 8004fee:	f8ca 4000 	str.w	r4, [sl]
 8004ff2:	f8da 3000 	ldr.w	r3, [sl]
 8004ff6:	4499      	add	r9, r3
 8004ff8:	e7d3      	b.n	8004fa2 <__cvt+0x6a>
 8004ffa:	1c59      	adds	r1, r3, #1
 8004ffc:	9103      	str	r1, [sp, #12]
 8004ffe:	701a      	strb	r2, [r3, #0]
 8005000:	e7d9      	b.n	8004fb6 <__cvt+0x7e>

08005002 <__exponent>:
 8005002:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005004:	2900      	cmp	r1, #0
 8005006:	bfba      	itte	lt
 8005008:	4249      	neglt	r1, r1
 800500a:	232d      	movlt	r3, #45	@ 0x2d
 800500c:	232b      	movge	r3, #43	@ 0x2b
 800500e:	2909      	cmp	r1, #9
 8005010:	7002      	strb	r2, [r0, #0]
 8005012:	7043      	strb	r3, [r0, #1]
 8005014:	dd29      	ble.n	800506a <__exponent+0x68>
 8005016:	f10d 0307 	add.w	r3, sp, #7
 800501a:	461d      	mov	r5, r3
 800501c:	270a      	movs	r7, #10
 800501e:	461a      	mov	r2, r3
 8005020:	fbb1 f6f7 	udiv	r6, r1, r7
 8005024:	fb07 1416 	mls	r4, r7, r6, r1
 8005028:	3430      	adds	r4, #48	@ 0x30
 800502a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800502e:	460c      	mov	r4, r1
 8005030:	2c63      	cmp	r4, #99	@ 0x63
 8005032:	f103 33ff 	add.w	r3, r3, #4294967295
 8005036:	4631      	mov	r1, r6
 8005038:	dcf1      	bgt.n	800501e <__exponent+0x1c>
 800503a:	3130      	adds	r1, #48	@ 0x30
 800503c:	1e94      	subs	r4, r2, #2
 800503e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005042:	1c41      	adds	r1, r0, #1
 8005044:	4623      	mov	r3, r4
 8005046:	42ab      	cmp	r3, r5
 8005048:	d30a      	bcc.n	8005060 <__exponent+0x5e>
 800504a:	f10d 0309 	add.w	r3, sp, #9
 800504e:	1a9b      	subs	r3, r3, r2
 8005050:	42ac      	cmp	r4, r5
 8005052:	bf88      	it	hi
 8005054:	2300      	movhi	r3, #0
 8005056:	3302      	adds	r3, #2
 8005058:	4403      	add	r3, r0
 800505a:	1a18      	subs	r0, r3, r0
 800505c:	b003      	add	sp, #12
 800505e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005060:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005064:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005068:	e7ed      	b.n	8005046 <__exponent+0x44>
 800506a:	2330      	movs	r3, #48	@ 0x30
 800506c:	3130      	adds	r1, #48	@ 0x30
 800506e:	7083      	strb	r3, [r0, #2]
 8005070:	70c1      	strb	r1, [r0, #3]
 8005072:	1d03      	adds	r3, r0, #4
 8005074:	e7f1      	b.n	800505a <__exponent+0x58>
	...

08005078 <_printf_float>:
 8005078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507c:	b08d      	sub	sp, #52	@ 0x34
 800507e:	460c      	mov	r4, r1
 8005080:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005084:	4616      	mov	r6, r2
 8005086:	461f      	mov	r7, r3
 8005088:	4605      	mov	r5, r0
 800508a:	f000 fdbf 	bl	8005c0c <_localeconv_r>
 800508e:	6803      	ldr	r3, [r0, #0]
 8005090:	9304      	str	r3, [sp, #16]
 8005092:	4618      	mov	r0, r3
 8005094:	f7fb f8fc 	bl	8000290 <strlen>
 8005098:	2300      	movs	r3, #0
 800509a:	930a      	str	r3, [sp, #40]	@ 0x28
 800509c:	f8d8 3000 	ldr.w	r3, [r8]
 80050a0:	9005      	str	r0, [sp, #20]
 80050a2:	3307      	adds	r3, #7
 80050a4:	f023 0307 	bic.w	r3, r3, #7
 80050a8:	f103 0208 	add.w	r2, r3, #8
 80050ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 80050b0:	f8d4 b000 	ldr.w	fp, [r4]
 80050b4:	f8c8 2000 	str.w	r2, [r8]
 80050b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80050c0:	9307      	str	r3, [sp, #28]
 80050c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80050c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80050ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050ce:	4b9c      	ldr	r3, [pc, #624]	@ (8005340 <_printf_float+0x2c8>)
 80050d0:	f04f 32ff 	mov.w	r2, #4294967295
 80050d4:	f7fb fd3a 	bl	8000b4c <__aeabi_dcmpun>
 80050d8:	bb70      	cbnz	r0, 8005138 <_printf_float+0xc0>
 80050da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80050de:	4b98      	ldr	r3, [pc, #608]	@ (8005340 <_printf_float+0x2c8>)
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	f7fb fd14 	bl	8000b10 <__aeabi_dcmple>
 80050e8:	bb30      	cbnz	r0, 8005138 <_printf_float+0xc0>
 80050ea:	2200      	movs	r2, #0
 80050ec:	2300      	movs	r3, #0
 80050ee:	4640      	mov	r0, r8
 80050f0:	4649      	mov	r1, r9
 80050f2:	f7fb fd03 	bl	8000afc <__aeabi_dcmplt>
 80050f6:	b110      	cbz	r0, 80050fe <_printf_float+0x86>
 80050f8:	232d      	movs	r3, #45	@ 0x2d
 80050fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050fe:	4a91      	ldr	r2, [pc, #580]	@ (8005344 <_printf_float+0x2cc>)
 8005100:	4b91      	ldr	r3, [pc, #580]	@ (8005348 <_printf_float+0x2d0>)
 8005102:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005106:	bf94      	ite	ls
 8005108:	4690      	movls	r8, r2
 800510a:	4698      	movhi	r8, r3
 800510c:	2303      	movs	r3, #3
 800510e:	6123      	str	r3, [r4, #16]
 8005110:	f02b 0304 	bic.w	r3, fp, #4
 8005114:	6023      	str	r3, [r4, #0]
 8005116:	f04f 0900 	mov.w	r9, #0
 800511a:	9700      	str	r7, [sp, #0]
 800511c:	4633      	mov	r3, r6
 800511e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005120:	4621      	mov	r1, r4
 8005122:	4628      	mov	r0, r5
 8005124:	f000 f9d2 	bl	80054cc <_printf_common>
 8005128:	3001      	adds	r0, #1
 800512a:	f040 808d 	bne.w	8005248 <_printf_float+0x1d0>
 800512e:	f04f 30ff 	mov.w	r0, #4294967295
 8005132:	b00d      	add	sp, #52	@ 0x34
 8005134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005138:	4642      	mov	r2, r8
 800513a:	464b      	mov	r3, r9
 800513c:	4640      	mov	r0, r8
 800513e:	4649      	mov	r1, r9
 8005140:	f7fb fd04 	bl	8000b4c <__aeabi_dcmpun>
 8005144:	b140      	cbz	r0, 8005158 <_printf_float+0xe0>
 8005146:	464b      	mov	r3, r9
 8005148:	2b00      	cmp	r3, #0
 800514a:	bfbc      	itt	lt
 800514c:	232d      	movlt	r3, #45	@ 0x2d
 800514e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005152:	4a7e      	ldr	r2, [pc, #504]	@ (800534c <_printf_float+0x2d4>)
 8005154:	4b7e      	ldr	r3, [pc, #504]	@ (8005350 <_printf_float+0x2d8>)
 8005156:	e7d4      	b.n	8005102 <_printf_float+0x8a>
 8005158:	6863      	ldr	r3, [r4, #4]
 800515a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800515e:	9206      	str	r2, [sp, #24]
 8005160:	1c5a      	adds	r2, r3, #1
 8005162:	d13b      	bne.n	80051dc <_printf_float+0x164>
 8005164:	2306      	movs	r3, #6
 8005166:	6063      	str	r3, [r4, #4]
 8005168:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800516c:	2300      	movs	r3, #0
 800516e:	6022      	str	r2, [r4, #0]
 8005170:	9303      	str	r3, [sp, #12]
 8005172:	ab0a      	add	r3, sp, #40	@ 0x28
 8005174:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005178:	ab09      	add	r3, sp, #36	@ 0x24
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	6861      	ldr	r1, [r4, #4]
 800517e:	ec49 8b10 	vmov	d0, r8, r9
 8005182:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005186:	4628      	mov	r0, r5
 8005188:	f7ff fed6 	bl	8004f38 <__cvt>
 800518c:	9b06      	ldr	r3, [sp, #24]
 800518e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005190:	2b47      	cmp	r3, #71	@ 0x47
 8005192:	4680      	mov	r8, r0
 8005194:	d129      	bne.n	80051ea <_printf_float+0x172>
 8005196:	1cc8      	adds	r0, r1, #3
 8005198:	db02      	blt.n	80051a0 <_printf_float+0x128>
 800519a:	6863      	ldr	r3, [r4, #4]
 800519c:	4299      	cmp	r1, r3
 800519e:	dd41      	ble.n	8005224 <_printf_float+0x1ac>
 80051a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80051a4:	fa5f fa8a 	uxtb.w	sl, sl
 80051a8:	3901      	subs	r1, #1
 80051aa:	4652      	mov	r2, sl
 80051ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80051b0:	9109      	str	r1, [sp, #36]	@ 0x24
 80051b2:	f7ff ff26 	bl	8005002 <__exponent>
 80051b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80051b8:	1813      	adds	r3, r2, r0
 80051ba:	2a01      	cmp	r2, #1
 80051bc:	4681      	mov	r9, r0
 80051be:	6123      	str	r3, [r4, #16]
 80051c0:	dc02      	bgt.n	80051c8 <_printf_float+0x150>
 80051c2:	6822      	ldr	r2, [r4, #0]
 80051c4:	07d2      	lsls	r2, r2, #31
 80051c6:	d501      	bpl.n	80051cc <_printf_float+0x154>
 80051c8:	3301      	adds	r3, #1
 80051ca:	6123      	str	r3, [r4, #16]
 80051cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0a2      	beq.n	800511a <_printf_float+0xa2>
 80051d4:	232d      	movs	r3, #45	@ 0x2d
 80051d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051da:	e79e      	b.n	800511a <_printf_float+0xa2>
 80051dc:	9a06      	ldr	r2, [sp, #24]
 80051de:	2a47      	cmp	r2, #71	@ 0x47
 80051e0:	d1c2      	bne.n	8005168 <_printf_float+0xf0>
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1c0      	bne.n	8005168 <_printf_float+0xf0>
 80051e6:	2301      	movs	r3, #1
 80051e8:	e7bd      	b.n	8005166 <_printf_float+0xee>
 80051ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80051ee:	d9db      	bls.n	80051a8 <_printf_float+0x130>
 80051f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80051f4:	d118      	bne.n	8005228 <_printf_float+0x1b0>
 80051f6:	2900      	cmp	r1, #0
 80051f8:	6863      	ldr	r3, [r4, #4]
 80051fa:	dd0b      	ble.n	8005214 <_printf_float+0x19c>
 80051fc:	6121      	str	r1, [r4, #16]
 80051fe:	b913      	cbnz	r3, 8005206 <_printf_float+0x18e>
 8005200:	6822      	ldr	r2, [r4, #0]
 8005202:	07d0      	lsls	r0, r2, #31
 8005204:	d502      	bpl.n	800520c <_printf_float+0x194>
 8005206:	3301      	adds	r3, #1
 8005208:	440b      	add	r3, r1
 800520a:	6123      	str	r3, [r4, #16]
 800520c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800520e:	f04f 0900 	mov.w	r9, #0
 8005212:	e7db      	b.n	80051cc <_printf_float+0x154>
 8005214:	b913      	cbnz	r3, 800521c <_printf_float+0x1a4>
 8005216:	6822      	ldr	r2, [r4, #0]
 8005218:	07d2      	lsls	r2, r2, #31
 800521a:	d501      	bpl.n	8005220 <_printf_float+0x1a8>
 800521c:	3302      	adds	r3, #2
 800521e:	e7f4      	b.n	800520a <_printf_float+0x192>
 8005220:	2301      	movs	r3, #1
 8005222:	e7f2      	b.n	800520a <_printf_float+0x192>
 8005224:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800522a:	4299      	cmp	r1, r3
 800522c:	db05      	blt.n	800523a <_printf_float+0x1c2>
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	6121      	str	r1, [r4, #16]
 8005232:	07d8      	lsls	r0, r3, #31
 8005234:	d5ea      	bpl.n	800520c <_printf_float+0x194>
 8005236:	1c4b      	adds	r3, r1, #1
 8005238:	e7e7      	b.n	800520a <_printf_float+0x192>
 800523a:	2900      	cmp	r1, #0
 800523c:	bfd4      	ite	le
 800523e:	f1c1 0202 	rsble	r2, r1, #2
 8005242:	2201      	movgt	r2, #1
 8005244:	4413      	add	r3, r2
 8005246:	e7e0      	b.n	800520a <_printf_float+0x192>
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	055a      	lsls	r2, r3, #21
 800524c:	d407      	bmi.n	800525e <_printf_float+0x1e6>
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	4642      	mov	r2, r8
 8005252:	4631      	mov	r1, r6
 8005254:	4628      	mov	r0, r5
 8005256:	47b8      	blx	r7
 8005258:	3001      	adds	r0, #1
 800525a:	d12b      	bne.n	80052b4 <_printf_float+0x23c>
 800525c:	e767      	b.n	800512e <_printf_float+0xb6>
 800525e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005262:	f240 80dd 	bls.w	8005420 <_printf_float+0x3a8>
 8005266:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800526a:	2200      	movs	r2, #0
 800526c:	2300      	movs	r3, #0
 800526e:	f7fb fc3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8005272:	2800      	cmp	r0, #0
 8005274:	d033      	beq.n	80052de <_printf_float+0x266>
 8005276:	4a37      	ldr	r2, [pc, #220]	@ (8005354 <_printf_float+0x2dc>)
 8005278:	2301      	movs	r3, #1
 800527a:	4631      	mov	r1, r6
 800527c:	4628      	mov	r0, r5
 800527e:	47b8      	blx	r7
 8005280:	3001      	adds	r0, #1
 8005282:	f43f af54 	beq.w	800512e <_printf_float+0xb6>
 8005286:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800528a:	4543      	cmp	r3, r8
 800528c:	db02      	blt.n	8005294 <_printf_float+0x21c>
 800528e:	6823      	ldr	r3, [r4, #0]
 8005290:	07d8      	lsls	r0, r3, #31
 8005292:	d50f      	bpl.n	80052b4 <_printf_float+0x23c>
 8005294:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005298:	4631      	mov	r1, r6
 800529a:	4628      	mov	r0, r5
 800529c:	47b8      	blx	r7
 800529e:	3001      	adds	r0, #1
 80052a0:	f43f af45 	beq.w	800512e <_printf_float+0xb6>
 80052a4:	f04f 0900 	mov.w	r9, #0
 80052a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80052ac:	f104 0a1a 	add.w	sl, r4, #26
 80052b0:	45c8      	cmp	r8, r9
 80052b2:	dc09      	bgt.n	80052c8 <_printf_float+0x250>
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	079b      	lsls	r3, r3, #30
 80052b8:	f100 8103 	bmi.w	80054c2 <_printf_float+0x44a>
 80052bc:	68e0      	ldr	r0, [r4, #12]
 80052be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80052c0:	4298      	cmp	r0, r3
 80052c2:	bfb8      	it	lt
 80052c4:	4618      	movlt	r0, r3
 80052c6:	e734      	b.n	8005132 <_printf_float+0xba>
 80052c8:	2301      	movs	r3, #1
 80052ca:	4652      	mov	r2, sl
 80052cc:	4631      	mov	r1, r6
 80052ce:	4628      	mov	r0, r5
 80052d0:	47b8      	blx	r7
 80052d2:	3001      	adds	r0, #1
 80052d4:	f43f af2b 	beq.w	800512e <_printf_float+0xb6>
 80052d8:	f109 0901 	add.w	r9, r9, #1
 80052dc:	e7e8      	b.n	80052b0 <_printf_float+0x238>
 80052de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	dc39      	bgt.n	8005358 <_printf_float+0x2e0>
 80052e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005354 <_printf_float+0x2dc>)
 80052e6:	2301      	movs	r3, #1
 80052e8:	4631      	mov	r1, r6
 80052ea:	4628      	mov	r0, r5
 80052ec:	47b8      	blx	r7
 80052ee:	3001      	adds	r0, #1
 80052f0:	f43f af1d 	beq.w	800512e <_printf_float+0xb6>
 80052f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80052f8:	ea59 0303 	orrs.w	r3, r9, r3
 80052fc:	d102      	bne.n	8005304 <_printf_float+0x28c>
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	07d9      	lsls	r1, r3, #31
 8005302:	d5d7      	bpl.n	80052b4 <_printf_float+0x23c>
 8005304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005308:	4631      	mov	r1, r6
 800530a:	4628      	mov	r0, r5
 800530c:	47b8      	blx	r7
 800530e:	3001      	adds	r0, #1
 8005310:	f43f af0d 	beq.w	800512e <_printf_float+0xb6>
 8005314:	f04f 0a00 	mov.w	sl, #0
 8005318:	f104 0b1a 	add.w	fp, r4, #26
 800531c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800531e:	425b      	negs	r3, r3
 8005320:	4553      	cmp	r3, sl
 8005322:	dc01      	bgt.n	8005328 <_printf_float+0x2b0>
 8005324:	464b      	mov	r3, r9
 8005326:	e793      	b.n	8005250 <_printf_float+0x1d8>
 8005328:	2301      	movs	r3, #1
 800532a:	465a      	mov	r2, fp
 800532c:	4631      	mov	r1, r6
 800532e:	4628      	mov	r0, r5
 8005330:	47b8      	blx	r7
 8005332:	3001      	adds	r0, #1
 8005334:	f43f aefb 	beq.w	800512e <_printf_float+0xb6>
 8005338:	f10a 0a01 	add.w	sl, sl, #1
 800533c:	e7ee      	b.n	800531c <_printf_float+0x2a4>
 800533e:	bf00      	nop
 8005340:	7fefffff 	.word	0x7fefffff
 8005344:	08007b89 	.word	0x08007b89
 8005348:	08007b8d 	.word	0x08007b8d
 800534c:	08007b91 	.word	0x08007b91
 8005350:	08007b95 	.word	0x08007b95
 8005354:	08007b99 	.word	0x08007b99
 8005358:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800535a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800535e:	4553      	cmp	r3, sl
 8005360:	bfa8      	it	ge
 8005362:	4653      	movge	r3, sl
 8005364:	2b00      	cmp	r3, #0
 8005366:	4699      	mov	r9, r3
 8005368:	dc36      	bgt.n	80053d8 <_printf_float+0x360>
 800536a:	f04f 0b00 	mov.w	fp, #0
 800536e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005372:	f104 021a 	add.w	r2, r4, #26
 8005376:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005378:	9306      	str	r3, [sp, #24]
 800537a:	eba3 0309 	sub.w	r3, r3, r9
 800537e:	455b      	cmp	r3, fp
 8005380:	dc31      	bgt.n	80053e6 <_printf_float+0x36e>
 8005382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005384:	459a      	cmp	sl, r3
 8005386:	dc3a      	bgt.n	80053fe <_printf_float+0x386>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	07da      	lsls	r2, r3, #31
 800538c:	d437      	bmi.n	80053fe <_printf_float+0x386>
 800538e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005390:	ebaa 0903 	sub.w	r9, sl, r3
 8005394:	9b06      	ldr	r3, [sp, #24]
 8005396:	ebaa 0303 	sub.w	r3, sl, r3
 800539a:	4599      	cmp	r9, r3
 800539c:	bfa8      	it	ge
 800539e:	4699      	movge	r9, r3
 80053a0:	f1b9 0f00 	cmp.w	r9, #0
 80053a4:	dc33      	bgt.n	800540e <_printf_float+0x396>
 80053a6:	f04f 0800 	mov.w	r8, #0
 80053aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053ae:	f104 0b1a 	add.w	fp, r4, #26
 80053b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053b4:	ebaa 0303 	sub.w	r3, sl, r3
 80053b8:	eba3 0309 	sub.w	r3, r3, r9
 80053bc:	4543      	cmp	r3, r8
 80053be:	f77f af79 	ble.w	80052b4 <_printf_float+0x23c>
 80053c2:	2301      	movs	r3, #1
 80053c4:	465a      	mov	r2, fp
 80053c6:	4631      	mov	r1, r6
 80053c8:	4628      	mov	r0, r5
 80053ca:	47b8      	blx	r7
 80053cc:	3001      	adds	r0, #1
 80053ce:	f43f aeae 	beq.w	800512e <_printf_float+0xb6>
 80053d2:	f108 0801 	add.w	r8, r8, #1
 80053d6:	e7ec      	b.n	80053b2 <_printf_float+0x33a>
 80053d8:	4642      	mov	r2, r8
 80053da:	4631      	mov	r1, r6
 80053dc:	4628      	mov	r0, r5
 80053de:	47b8      	blx	r7
 80053e0:	3001      	adds	r0, #1
 80053e2:	d1c2      	bne.n	800536a <_printf_float+0x2f2>
 80053e4:	e6a3      	b.n	800512e <_printf_float+0xb6>
 80053e6:	2301      	movs	r3, #1
 80053e8:	4631      	mov	r1, r6
 80053ea:	4628      	mov	r0, r5
 80053ec:	9206      	str	r2, [sp, #24]
 80053ee:	47b8      	blx	r7
 80053f0:	3001      	adds	r0, #1
 80053f2:	f43f ae9c 	beq.w	800512e <_printf_float+0xb6>
 80053f6:	9a06      	ldr	r2, [sp, #24]
 80053f8:	f10b 0b01 	add.w	fp, fp, #1
 80053fc:	e7bb      	b.n	8005376 <_printf_float+0x2fe>
 80053fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005402:	4631      	mov	r1, r6
 8005404:	4628      	mov	r0, r5
 8005406:	47b8      	blx	r7
 8005408:	3001      	adds	r0, #1
 800540a:	d1c0      	bne.n	800538e <_printf_float+0x316>
 800540c:	e68f      	b.n	800512e <_printf_float+0xb6>
 800540e:	9a06      	ldr	r2, [sp, #24]
 8005410:	464b      	mov	r3, r9
 8005412:	4442      	add	r2, r8
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	d1c3      	bne.n	80053a6 <_printf_float+0x32e>
 800541e:	e686      	b.n	800512e <_printf_float+0xb6>
 8005420:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005424:	f1ba 0f01 	cmp.w	sl, #1
 8005428:	dc01      	bgt.n	800542e <_printf_float+0x3b6>
 800542a:	07db      	lsls	r3, r3, #31
 800542c:	d536      	bpl.n	800549c <_printf_float+0x424>
 800542e:	2301      	movs	r3, #1
 8005430:	4642      	mov	r2, r8
 8005432:	4631      	mov	r1, r6
 8005434:	4628      	mov	r0, r5
 8005436:	47b8      	blx	r7
 8005438:	3001      	adds	r0, #1
 800543a:	f43f ae78 	beq.w	800512e <_printf_float+0xb6>
 800543e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005442:	4631      	mov	r1, r6
 8005444:	4628      	mov	r0, r5
 8005446:	47b8      	blx	r7
 8005448:	3001      	adds	r0, #1
 800544a:	f43f ae70 	beq.w	800512e <_printf_float+0xb6>
 800544e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005452:	2200      	movs	r2, #0
 8005454:	2300      	movs	r3, #0
 8005456:	f10a 3aff 	add.w	sl, sl, #4294967295
 800545a:	f7fb fb45 	bl	8000ae8 <__aeabi_dcmpeq>
 800545e:	b9c0      	cbnz	r0, 8005492 <_printf_float+0x41a>
 8005460:	4653      	mov	r3, sl
 8005462:	f108 0201 	add.w	r2, r8, #1
 8005466:	4631      	mov	r1, r6
 8005468:	4628      	mov	r0, r5
 800546a:	47b8      	blx	r7
 800546c:	3001      	adds	r0, #1
 800546e:	d10c      	bne.n	800548a <_printf_float+0x412>
 8005470:	e65d      	b.n	800512e <_printf_float+0xb6>
 8005472:	2301      	movs	r3, #1
 8005474:	465a      	mov	r2, fp
 8005476:	4631      	mov	r1, r6
 8005478:	4628      	mov	r0, r5
 800547a:	47b8      	blx	r7
 800547c:	3001      	adds	r0, #1
 800547e:	f43f ae56 	beq.w	800512e <_printf_float+0xb6>
 8005482:	f108 0801 	add.w	r8, r8, #1
 8005486:	45d0      	cmp	r8, sl
 8005488:	dbf3      	blt.n	8005472 <_printf_float+0x3fa>
 800548a:	464b      	mov	r3, r9
 800548c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005490:	e6df      	b.n	8005252 <_printf_float+0x1da>
 8005492:	f04f 0800 	mov.w	r8, #0
 8005496:	f104 0b1a 	add.w	fp, r4, #26
 800549a:	e7f4      	b.n	8005486 <_printf_float+0x40e>
 800549c:	2301      	movs	r3, #1
 800549e:	4642      	mov	r2, r8
 80054a0:	e7e1      	b.n	8005466 <_printf_float+0x3ee>
 80054a2:	2301      	movs	r3, #1
 80054a4:	464a      	mov	r2, r9
 80054a6:	4631      	mov	r1, r6
 80054a8:	4628      	mov	r0, r5
 80054aa:	47b8      	blx	r7
 80054ac:	3001      	adds	r0, #1
 80054ae:	f43f ae3e 	beq.w	800512e <_printf_float+0xb6>
 80054b2:	f108 0801 	add.w	r8, r8, #1
 80054b6:	68e3      	ldr	r3, [r4, #12]
 80054b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80054ba:	1a5b      	subs	r3, r3, r1
 80054bc:	4543      	cmp	r3, r8
 80054be:	dcf0      	bgt.n	80054a2 <_printf_float+0x42a>
 80054c0:	e6fc      	b.n	80052bc <_printf_float+0x244>
 80054c2:	f04f 0800 	mov.w	r8, #0
 80054c6:	f104 0919 	add.w	r9, r4, #25
 80054ca:	e7f4      	b.n	80054b6 <_printf_float+0x43e>

080054cc <_printf_common>:
 80054cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054d0:	4616      	mov	r6, r2
 80054d2:	4698      	mov	r8, r3
 80054d4:	688a      	ldr	r2, [r1, #8]
 80054d6:	690b      	ldr	r3, [r1, #16]
 80054d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054dc:	4293      	cmp	r3, r2
 80054de:	bfb8      	it	lt
 80054e0:	4613      	movlt	r3, r2
 80054e2:	6033      	str	r3, [r6, #0]
 80054e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054e8:	4607      	mov	r7, r0
 80054ea:	460c      	mov	r4, r1
 80054ec:	b10a      	cbz	r2, 80054f2 <_printf_common+0x26>
 80054ee:	3301      	adds	r3, #1
 80054f0:	6033      	str	r3, [r6, #0]
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	0699      	lsls	r1, r3, #26
 80054f6:	bf42      	ittt	mi
 80054f8:	6833      	ldrmi	r3, [r6, #0]
 80054fa:	3302      	addmi	r3, #2
 80054fc:	6033      	strmi	r3, [r6, #0]
 80054fe:	6825      	ldr	r5, [r4, #0]
 8005500:	f015 0506 	ands.w	r5, r5, #6
 8005504:	d106      	bne.n	8005514 <_printf_common+0x48>
 8005506:	f104 0a19 	add.w	sl, r4, #25
 800550a:	68e3      	ldr	r3, [r4, #12]
 800550c:	6832      	ldr	r2, [r6, #0]
 800550e:	1a9b      	subs	r3, r3, r2
 8005510:	42ab      	cmp	r3, r5
 8005512:	dc26      	bgt.n	8005562 <_printf_common+0x96>
 8005514:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005518:	6822      	ldr	r2, [r4, #0]
 800551a:	3b00      	subs	r3, #0
 800551c:	bf18      	it	ne
 800551e:	2301      	movne	r3, #1
 8005520:	0692      	lsls	r2, r2, #26
 8005522:	d42b      	bmi.n	800557c <_printf_common+0xb0>
 8005524:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005528:	4641      	mov	r1, r8
 800552a:	4638      	mov	r0, r7
 800552c:	47c8      	blx	r9
 800552e:	3001      	adds	r0, #1
 8005530:	d01e      	beq.n	8005570 <_printf_common+0xa4>
 8005532:	6823      	ldr	r3, [r4, #0]
 8005534:	6922      	ldr	r2, [r4, #16]
 8005536:	f003 0306 	and.w	r3, r3, #6
 800553a:	2b04      	cmp	r3, #4
 800553c:	bf02      	ittt	eq
 800553e:	68e5      	ldreq	r5, [r4, #12]
 8005540:	6833      	ldreq	r3, [r6, #0]
 8005542:	1aed      	subeq	r5, r5, r3
 8005544:	68a3      	ldr	r3, [r4, #8]
 8005546:	bf0c      	ite	eq
 8005548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800554c:	2500      	movne	r5, #0
 800554e:	4293      	cmp	r3, r2
 8005550:	bfc4      	itt	gt
 8005552:	1a9b      	subgt	r3, r3, r2
 8005554:	18ed      	addgt	r5, r5, r3
 8005556:	2600      	movs	r6, #0
 8005558:	341a      	adds	r4, #26
 800555a:	42b5      	cmp	r5, r6
 800555c:	d11a      	bne.n	8005594 <_printf_common+0xc8>
 800555e:	2000      	movs	r0, #0
 8005560:	e008      	b.n	8005574 <_printf_common+0xa8>
 8005562:	2301      	movs	r3, #1
 8005564:	4652      	mov	r2, sl
 8005566:	4641      	mov	r1, r8
 8005568:	4638      	mov	r0, r7
 800556a:	47c8      	blx	r9
 800556c:	3001      	adds	r0, #1
 800556e:	d103      	bne.n	8005578 <_printf_common+0xac>
 8005570:	f04f 30ff 	mov.w	r0, #4294967295
 8005574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005578:	3501      	adds	r5, #1
 800557a:	e7c6      	b.n	800550a <_printf_common+0x3e>
 800557c:	18e1      	adds	r1, r4, r3
 800557e:	1c5a      	adds	r2, r3, #1
 8005580:	2030      	movs	r0, #48	@ 0x30
 8005582:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005586:	4422      	add	r2, r4
 8005588:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800558c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005590:	3302      	adds	r3, #2
 8005592:	e7c7      	b.n	8005524 <_printf_common+0x58>
 8005594:	2301      	movs	r3, #1
 8005596:	4622      	mov	r2, r4
 8005598:	4641      	mov	r1, r8
 800559a:	4638      	mov	r0, r7
 800559c:	47c8      	blx	r9
 800559e:	3001      	adds	r0, #1
 80055a0:	d0e6      	beq.n	8005570 <_printf_common+0xa4>
 80055a2:	3601      	adds	r6, #1
 80055a4:	e7d9      	b.n	800555a <_printf_common+0x8e>
	...

080055a8 <_printf_i>:
 80055a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055ac:	7e0f      	ldrb	r7, [r1, #24]
 80055ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055b0:	2f78      	cmp	r7, #120	@ 0x78
 80055b2:	4691      	mov	r9, r2
 80055b4:	4680      	mov	r8, r0
 80055b6:	460c      	mov	r4, r1
 80055b8:	469a      	mov	sl, r3
 80055ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055be:	d807      	bhi.n	80055d0 <_printf_i+0x28>
 80055c0:	2f62      	cmp	r7, #98	@ 0x62
 80055c2:	d80a      	bhi.n	80055da <_printf_i+0x32>
 80055c4:	2f00      	cmp	r7, #0
 80055c6:	f000 80d2 	beq.w	800576e <_printf_i+0x1c6>
 80055ca:	2f58      	cmp	r7, #88	@ 0x58
 80055cc:	f000 80b9 	beq.w	8005742 <_printf_i+0x19a>
 80055d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055d8:	e03a      	b.n	8005650 <_printf_i+0xa8>
 80055da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055de:	2b15      	cmp	r3, #21
 80055e0:	d8f6      	bhi.n	80055d0 <_printf_i+0x28>
 80055e2:	a101      	add	r1, pc, #4	@ (adr r1, 80055e8 <_printf_i+0x40>)
 80055e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055e8:	08005641 	.word	0x08005641
 80055ec:	08005655 	.word	0x08005655
 80055f0:	080055d1 	.word	0x080055d1
 80055f4:	080055d1 	.word	0x080055d1
 80055f8:	080055d1 	.word	0x080055d1
 80055fc:	080055d1 	.word	0x080055d1
 8005600:	08005655 	.word	0x08005655
 8005604:	080055d1 	.word	0x080055d1
 8005608:	080055d1 	.word	0x080055d1
 800560c:	080055d1 	.word	0x080055d1
 8005610:	080055d1 	.word	0x080055d1
 8005614:	08005755 	.word	0x08005755
 8005618:	0800567f 	.word	0x0800567f
 800561c:	0800570f 	.word	0x0800570f
 8005620:	080055d1 	.word	0x080055d1
 8005624:	080055d1 	.word	0x080055d1
 8005628:	08005777 	.word	0x08005777
 800562c:	080055d1 	.word	0x080055d1
 8005630:	0800567f 	.word	0x0800567f
 8005634:	080055d1 	.word	0x080055d1
 8005638:	080055d1 	.word	0x080055d1
 800563c:	08005717 	.word	0x08005717
 8005640:	6833      	ldr	r3, [r6, #0]
 8005642:	1d1a      	adds	r2, r3, #4
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	6032      	str	r2, [r6, #0]
 8005648:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800564c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005650:	2301      	movs	r3, #1
 8005652:	e09d      	b.n	8005790 <_printf_i+0x1e8>
 8005654:	6833      	ldr	r3, [r6, #0]
 8005656:	6820      	ldr	r0, [r4, #0]
 8005658:	1d19      	adds	r1, r3, #4
 800565a:	6031      	str	r1, [r6, #0]
 800565c:	0606      	lsls	r6, r0, #24
 800565e:	d501      	bpl.n	8005664 <_printf_i+0xbc>
 8005660:	681d      	ldr	r5, [r3, #0]
 8005662:	e003      	b.n	800566c <_printf_i+0xc4>
 8005664:	0645      	lsls	r5, r0, #25
 8005666:	d5fb      	bpl.n	8005660 <_printf_i+0xb8>
 8005668:	f9b3 5000 	ldrsh.w	r5, [r3]
 800566c:	2d00      	cmp	r5, #0
 800566e:	da03      	bge.n	8005678 <_printf_i+0xd0>
 8005670:	232d      	movs	r3, #45	@ 0x2d
 8005672:	426d      	negs	r5, r5
 8005674:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005678:	4859      	ldr	r0, [pc, #356]	@ (80057e0 <_printf_i+0x238>)
 800567a:	230a      	movs	r3, #10
 800567c:	e011      	b.n	80056a2 <_printf_i+0xfa>
 800567e:	6821      	ldr	r1, [r4, #0]
 8005680:	6833      	ldr	r3, [r6, #0]
 8005682:	0608      	lsls	r0, r1, #24
 8005684:	f853 5b04 	ldr.w	r5, [r3], #4
 8005688:	d402      	bmi.n	8005690 <_printf_i+0xe8>
 800568a:	0649      	lsls	r1, r1, #25
 800568c:	bf48      	it	mi
 800568e:	b2ad      	uxthmi	r5, r5
 8005690:	2f6f      	cmp	r7, #111	@ 0x6f
 8005692:	4853      	ldr	r0, [pc, #332]	@ (80057e0 <_printf_i+0x238>)
 8005694:	6033      	str	r3, [r6, #0]
 8005696:	bf14      	ite	ne
 8005698:	230a      	movne	r3, #10
 800569a:	2308      	moveq	r3, #8
 800569c:	2100      	movs	r1, #0
 800569e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056a2:	6866      	ldr	r6, [r4, #4]
 80056a4:	60a6      	str	r6, [r4, #8]
 80056a6:	2e00      	cmp	r6, #0
 80056a8:	bfa2      	ittt	ge
 80056aa:	6821      	ldrge	r1, [r4, #0]
 80056ac:	f021 0104 	bicge.w	r1, r1, #4
 80056b0:	6021      	strge	r1, [r4, #0]
 80056b2:	b90d      	cbnz	r5, 80056b8 <_printf_i+0x110>
 80056b4:	2e00      	cmp	r6, #0
 80056b6:	d04b      	beq.n	8005750 <_printf_i+0x1a8>
 80056b8:	4616      	mov	r6, r2
 80056ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80056be:	fb03 5711 	mls	r7, r3, r1, r5
 80056c2:	5dc7      	ldrb	r7, [r0, r7]
 80056c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056c8:	462f      	mov	r7, r5
 80056ca:	42bb      	cmp	r3, r7
 80056cc:	460d      	mov	r5, r1
 80056ce:	d9f4      	bls.n	80056ba <_printf_i+0x112>
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d10b      	bne.n	80056ec <_printf_i+0x144>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	07df      	lsls	r7, r3, #31
 80056d8:	d508      	bpl.n	80056ec <_printf_i+0x144>
 80056da:	6923      	ldr	r3, [r4, #16]
 80056dc:	6861      	ldr	r1, [r4, #4]
 80056de:	4299      	cmp	r1, r3
 80056e0:	bfde      	ittt	le
 80056e2:	2330      	movle	r3, #48	@ 0x30
 80056e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056ec:	1b92      	subs	r2, r2, r6
 80056ee:	6122      	str	r2, [r4, #16]
 80056f0:	f8cd a000 	str.w	sl, [sp]
 80056f4:	464b      	mov	r3, r9
 80056f6:	aa03      	add	r2, sp, #12
 80056f8:	4621      	mov	r1, r4
 80056fa:	4640      	mov	r0, r8
 80056fc:	f7ff fee6 	bl	80054cc <_printf_common>
 8005700:	3001      	adds	r0, #1
 8005702:	d14a      	bne.n	800579a <_printf_i+0x1f2>
 8005704:	f04f 30ff 	mov.w	r0, #4294967295
 8005708:	b004      	add	sp, #16
 800570a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	f043 0320 	orr.w	r3, r3, #32
 8005714:	6023      	str	r3, [r4, #0]
 8005716:	4833      	ldr	r0, [pc, #204]	@ (80057e4 <_printf_i+0x23c>)
 8005718:	2778      	movs	r7, #120	@ 0x78
 800571a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	6831      	ldr	r1, [r6, #0]
 8005722:	061f      	lsls	r7, r3, #24
 8005724:	f851 5b04 	ldr.w	r5, [r1], #4
 8005728:	d402      	bmi.n	8005730 <_printf_i+0x188>
 800572a:	065f      	lsls	r7, r3, #25
 800572c:	bf48      	it	mi
 800572e:	b2ad      	uxthmi	r5, r5
 8005730:	6031      	str	r1, [r6, #0]
 8005732:	07d9      	lsls	r1, r3, #31
 8005734:	bf44      	itt	mi
 8005736:	f043 0320 	orrmi.w	r3, r3, #32
 800573a:	6023      	strmi	r3, [r4, #0]
 800573c:	b11d      	cbz	r5, 8005746 <_printf_i+0x19e>
 800573e:	2310      	movs	r3, #16
 8005740:	e7ac      	b.n	800569c <_printf_i+0xf4>
 8005742:	4827      	ldr	r0, [pc, #156]	@ (80057e0 <_printf_i+0x238>)
 8005744:	e7e9      	b.n	800571a <_printf_i+0x172>
 8005746:	6823      	ldr	r3, [r4, #0]
 8005748:	f023 0320 	bic.w	r3, r3, #32
 800574c:	6023      	str	r3, [r4, #0]
 800574e:	e7f6      	b.n	800573e <_printf_i+0x196>
 8005750:	4616      	mov	r6, r2
 8005752:	e7bd      	b.n	80056d0 <_printf_i+0x128>
 8005754:	6833      	ldr	r3, [r6, #0]
 8005756:	6825      	ldr	r5, [r4, #0]
 8005758:	6961      	ldr	r1, [r4, #20]
 800575a:	1d18      	adds	r0, r3, #4
 800575c:	6030      	str	r0, [r6, #0]
 800575e:	062e      	lsls	r6, r5, #24
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	d501      	bpl.n	8005768 <_printf_i+0x1c0>
 8005764:	6019      	str	r1, [r3, #0]
 8005766:	e002      	b.n	800576e <_printf_i+0x1c6>
 8005768:	0668      	lsls	r0, r5, #25
 800576a:	d5fb      	bpl.n	8005764 <_printf_i+0x1bc>
 800576c:	8019      	strh	r1, [r3, #0]
 800576e:	2300      	movs	r3, #0
 8005770:	6123      	str	r3, [r4, #16]
 8005772:	4616      	mov	r6, r2
 8005774:	e7bc      	b.n	80056f0 <_printf_i+0x148>
 8005776:	6833      	ldr	r3, [r6, #0]
 8005778:	1d1a      	adds	r2, r3, #4
 800577a:	6032      	str	r2, [r6, #0]
 800577c:	681e      	ldr	r6, [r3, #0]
 800577e:	6862      	ldr	r2, [r4, #4]
 8005780:	2100      	movs	r1, #0
 8005782:	4630      	mov	r0, r6
 8005784:	f7fa fd34 	bl	80001f0 <memchr>
 8005788:	b108      	cbz	r0, 800578e <_printf_i+0x1e6>
 800578a:	1b80      	subs	r0, r0, r6
 800578c:	6060      	str	r0, [r4, #4]
 800578e:	6863      	ldr	r3, [r4, #4]
 8005790:	6123      	str	r3, [r4, #16]
 8005792:	2300      	movs	r3, #0
 8005794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005798:	e7aa      	b.n	80056f0 <_printf_i+0x148>
 800579a:	6923      	ldr	r3, [r4, #16]
 800579c:	4632      	mov	r2, r6
 800579e:	4649      	mov	r1, r9
 80057a0:	4640      	mov	r0, r8
 80057a2:	47d0      	blx	sl
 80057a4:	3001      	adds	r0, #1
 80057a6:	d0ad      	beq.n	8005704 <_printf_i+0x15c>
 80057a8:	6823      	ldr	r3, [r4, #0]
 80057aa:	079b      	lsls	r3, r3, #30
 80057ac:	d413      	bmi.n	80057d6 <_printf_i+0x22e>
 80057ae:	68e0      	ldr	r0, [r4, #12]
 80057b0:	9b03      	ldr	r3, [sp, #12]
 80057b2:	4298      	cmp	r0, r3
 80057b4:	bfb8      	it	lt
 80057b6:	4618      	movlt	r0, r3
 80057b8:	e7a6      	b.n	8005708 <_printf_i+0x160>
 80057ba:	2301      	movs	r3, #1
 80057bc:	4632      	mov	r2, r6
 80057be:	4649      	mov	r1, r9
 80057c0:	4640      	mov	r0, r8
 80057c2:	47d0      	blx	sl
 80057c4:	3001      	adds	r0, #1
 80057c6:	d09d      	beq.n	8005704 <_printf_i+0x15c>
 80057c8:	3501      	adds	r5, #1
 80057ca:	68e3      	ldr	r3, [r4, #12]
 80057cc:	9903      	ldr	r1, [sp, #12]
 80057ce:	1a5b      	subs	r3, r3, r1
 80057d0:	42ab      	cmp	r3, r5
 80057d2:	dcf2      	bgt.n	80057ba <_printf_i+0x212>
 80057d4:	e7eb      	b.n	80057ae <_printf_i+0x206>
 80057d6:	2500      	movs	r5, #0
 80057d8:	f104 0619 	add.w	r6, r4, #25
 80057dc:	e7f5      	b.n	80057ca <_printf_i+0x222>
 80057de:	bf00      	nop
 80057e0:	08007b9b 	.word	0x08007b9b
 80057e4:	08007bac 	.word	0x08007bac

080057e8 <std>:
 80057e8:	2300      	movs	r3, #0
 80057ea:	b510      	push	{r4, lr}
 80057ec:	4604      	mov	r4, r0
 80057ee:	e9c0 3300 	strd	r3, r3, [r0]
 80057f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057f6:	6083      	str	r3, [r0, #8]
 80057f8:	8181      	strh	r1, [r0, #12]
 80057fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80057fc:	81c2      	strh	r2, [r0, #14]
 80057fe:	6183      	str	r3, [r0, #24]
 8005800:	4619      	mov	r1, r3
 8005802:	2208      	movs	r2, #8
 8005804:	305c      	adds	r0, #92	@ 0x5c
 8005806:	f000 f9f9 	bl	8005bfc <memset>
 800580a:	4b0d      	ldr	r3, [pc, #52]	@ (8005840 <std+0x58>)
 800580c:	6263      	str	r3, [r4, #36]	@ 0x24
 800580e:	4b0d      	ldr	r3, [pc, #52]	@ (8005844 <std+0x5c>)
 8005810:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005812:	4b0d      	ldr	r3, [pc, #52]	@ (8005848 <std+0x60>)
 8005814:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005816:	4b0d      	ldr	r3, [pc, #52]	@ (800584c <std+0x64>)
 8005818:	6323      	str	r3, [r4, #48]	@ 0x30
 800581a:	4b0d      	ldr	r3, [pc, #52]	@ (8005850 <std+0x68>)
 800581c:	6224      	str	r4, [r4, #32]
 800581e:	429c      	cmp	r4, r3
 8005820:	d006      	beq.n	8005830 <std+0x48>
 8005822:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005826:	4294      	cmp	r4, r2
 8005828:	d002      	beq.n	8005830 <std+0x48>
 800582a:	33d0      	adds	r3, #208	@ 0xd0
 800582c:	429c      	cmp	r4, r3
 800582e:	d105      	bne.n	800583c <std+0x54>
 8005830:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005838:	f000 ba5c 	b.w	8005cf4 <__retarget_lock_init_recursive>
 800583c:	bd10      	pop	{r4, pc}
 800583e:	bf00      	nop
 8005840:	08005a4d 	.word	0x08005a4d
 8005844:	08005a6f 	.word	0x08005a6f
 8005848:	08005aa7 	.word	0x08005aa7
 800584c:	08005acb 	.word	0x08005acb
 8005850:	20000354 	.word	0x20000354

08005854 <stdio_exit_handler>:
 8005854:	4a02      	ldr	r2, [pc, #8]	@ (8005860 <stdio_exit_handler+0xc>)
 8005856:	4903      	ldr	r1, [pc, #12]	@ (8005864 <stdio_exit_handler+0x10>)
 8005858:	4803      	ldr	r0, [pc, #12]	@ (8005868 <stdio_exit_handler+0x14>)
 800585a:	f000 b869 	b.w	8005930 <_fwalk_sglue>
 800585e:	bf00      	nop
 8005860:	2000000c 	.word	0x2000000c
 8005864:	08007629 	.word	0x08007629
 8005868:	2000001c 	.word	0x2000001c

0800586c <cleanup_stdio>:
 800586c:	6841      	ldr	r1, [r0, #4]
 800586e:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <cleanup_stdio+0x34>)
 8005870:	4299      	cmp	r1, r3
 8005872:	b510      	push	{r4, lr}
 8005874:	4604      	mov	r4, r0
 8005876:	d001      	beq.n	800587c <cleanup_stdio+0x10>
 8005878:	f001 fed6 	bl	8007628 <_fflush_r>
 800587c:	68a1      	ldr	r1, [r4, #8]
 800587e:	4b09      	ldr	r3, [pc, #36]	@ (80058a4 <cleanup_stdio+0x38>)
 8005880:	4299      	cmp	r1, r3
 8005882:	d002      	beq.n	800588a <cleanup_stdio+0x1e>
 8005884:	4620      	mov	r0, r4
 8005886:	f001 fecf 	bl	8007628 <_fflush_r>
 800588a:	68e1      	ldr	r1, [r4, #12]
 800588c:	4b06      	ldr	r3, [pc, #24]	@ (80058a8 <cleanup_stdio+0x3c>)
 800588e:	4299      	cmp	r1, r3
 8005890:	d004      	beq.n	800589c <cleanup_stdio+0x30>
 8005892:	4620      	mov	r0, r4
 8005894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005898:	f001 bec6 	b.w	8007628 <_fflush_r>
 800589c:	bd10      	pop	{r4, pc}
 800589e:	bf00      	nop
 80058a0:	20000354 	.word	0x20000354
 80058a4:	200003bc 	.word	0x200003bc
 80058a8:	20000424 	.word	0x20000424

080058ac <global_stdio_init.part.0>:
 80058ac:	b510      	push	{r4, lr}
 80058ae:	4b0b      	ldr	r3, [pc, #44]	@ (80058dc <global_stdio_init.part.0+0x30>)
 80058b0:	4c0b      	ldr	r4, [pc, #44]	@ (80058e0 <global_stdio_init.part.0+0x34>)
 80058b2:	4a0c      	ldr	r2, [pc, #48]	@ (80058e4 <global_stdio_init.part.0+0x38>)
 80058b4:	601a      	str	r2, [r3, #0]
 80058b6:	4620      	mov	r0, r4
 80058b8:	2200      	movs	r2, #0
 80058ba:	2104      	movs	r1, #4
 80058bc:	f7ff ff94 	bl	80057e8 <std>
 80058c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058c4:	2201      	movs	r2, #1
 80058c6:	2109      	movs	r1, #9
 80058c8:	f7ff ff8e 	bl	80057e8 <std>
 80058cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80058d0:	2202      	movs	r2, #2
 80058d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058d6:	2112      	movs	r1, #18
 80058d8:	f7ff bf86 	b.w	80057e8 <std>
 80058dc:	2000048c 	.word	0x2000048c
 80058e0:	20000354 	.word	0x20000354
 80058e4:	08005855 	.word	0x08005855

080058e8 <__sfp_lock_acquire>:
 80058e8:	4801      	ldr	r0, [pc, #4]	@ (80058f0 <__sfp_lock_acquire+0x8>)
 80058ea:	f000 ba04 	b.w	8005cf6 <__retarget_lock_acquire_recursive>
 80058ee:	bf00      	nop
 80058f0:	20000495 	.word	0x20000495

080058f4 <__sfp_lock_release>:
 80058f4:	4801      	ldr	r0, [pc, #4]	@ (80058fc <__sfp_lock_release+0x8>)
 80058f6:	f000 b9ff 	b.w	8005cf8 <__retarget_lock_release_recursive>
 80058fa:	bf00      	nop
 80058fc:	20000495 	.word	0x20000495

08005900 <__sinit>:
 8005900:	b510      	push	{r4, lr}
 8005902:	4604      	mov	r4, r0
 8005904:	f7ff fff0 	bl	80058e8 <__sfp_lock_acquire>
 8005908:	6a23      	ldr	r3, [r4, #32]
 800590a:	b11b      	cbz	r3, 8005914 <__sinit+0x14>
 800590c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005910:	f7ff bff0 	b.w	80058f4 <__sfp_lock_release>
 8005914:	4b04      	ldr	r3, [pc, #16]	@ (8005928 <__sinit+0x28>)
 8005916:	6223      	str	r3, [r4, #32]
 8005918:	4b04      	ldr	r3, [pc, #16]	@ (800592c <__sinit+0x2c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1f5      	bne.n	800590c <__sinit+0xc>
 8005920:	f7ff ffc4 	bl	80058ac <global_stdio_init.part.0>
 8005924:	e7f2      	b.n	800590c <__sinit+0xc>
 8005926:	bf00      	nop
 8005928:	0800586d 	.word	0x0800586d
 800592c:	2000048c 	.word	0x2000048c

08005930 <_fwalk_sglue>:
 8005930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005934:	4607      	mov	r7, r0
 8005936:	4688      	mov	r8, r1
 8005938:	4614      	mov	r4, r2
 800593a:	2600      	movs	r6, #0
 800593c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005940:	f1b9 0901 	subs.w	r9, r9, #1
 8005944:	d505      	bpl.n	8005952 <_fwalk_sglue+0x22>
 8005946:	6824      	ldr	r4, [r4, #0]
 8005948:	2c00      	cmp	r4, #0
 800594a:	d1f7      	bne.n	800593c <_fwalk_sglue+0xc>
 800594c:	4630      	mov	r0, r6
 800594e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005952:	89ab      	ldrh	r3, [r5, #12]
 8005954:	2b01      	cmp	r3, #1
 8005956:	d907      	bls.n	8005968 <_fwalk_sglue+0x38>
 8005958:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800595c:	3301      	adds	r3, #1
 800595e:	d003      	beq.n	8005968 <_fwalk_sglue+0x38>
 8005960:	4629      	mov	r1, r5
 8005962:	4638      	mov	r0, r7
 8005964:	47c0      	blx	r8
 8005966:	4306      	orrs	r6, r0
 8005968:	3568      	adds	r5, #104	@ 0x68
 800596a:	e7e9      	b.n	8005940 <_fwalk_sglue+0x10>

0800596c <iprintf>:
 800596c:	b40f      	push	{r0, r1, r2, r3}
 800596e:	b507      	push	{r0, r1, r2, lr}
 8005970:	4906      	ldr	r1, [pc, #24]	@ (800598c <iprintf+0x20>)
 8005972:	ab04      	add	r3, sp, #16
 8005974:	6808      	ldr	r0, [r1, #0]
 8005976:	f853 2b04 	ldr.w	r2, [r3], #4
 800597a:	6881      	ldr	r1, [r0, #8]
 800597c:	9301      	str	r3, [sp, #4]
 800597e:	f001 fcb7 	bl	80072f0 <_vfiprintf_r>
 8005982:	b003      	add	sp, #12
 8005984:	f85d eb04 	ldr.w	lr, [sp], #4
 8005988:	b004      	add	sp, #16
 800598a:	4770      	bx	lr
 800598c:	20000018 	.word	0x20000018

08005990 <_puts_r>:
 8005990:	6a03      	ldr	r3, [r0, #32]
 8005992:	b570      	push	{r4, r5, r6, lr}
 8005994:	6884      	ldr	r4, [r0, #8]
 8005996:	4605      	mov	r5, r0
 8005998:	460e      	mov	r6, r1
 800599a:	b90b      	cbnz	r3, 80059a0 <_puts_r+0x10>
 800599c:	f7ff ffb0 	bl	8005900 <__sinit>
 80059a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059a2:	07db      	lsls	r3, r3, #31
 80059a4:	d405      	bmi.n	80059b2 <_puts_r+0x22>
 80059a6:	89a3      	ldrh	r3, [r4, #12]
 80059a8:	0598      	lsls	r0, r3, #22
 80059aa:	d402      	bmi.n	80059b2 <_puts_r+0x22>
 80059ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059ae:	f000 f9a2 	bl	8005cf6 <__retarget_lock_acquire_recursive>
 80059b2:	89a3      	ldrh	r3, [r4, #12]
 80059b4:	0719      	lsls	r1, r3, #28
 80059b6:	d502      	bpl.n	80059be <_puts_r+0x2e>
 80059b8:	6923      	ldr	r3, [r4, #16]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d135      	bne.n	8005a2a <_puts_r+0x9a>
 80059be:	4621      	mov	r1, r4
 80059c0:	4628      	mov	r0, r5
 80059c2:	f000 f8c5 	bl	8005b50 <__swsetup_r>
 80059c6:	b380      	cbz	r0, 8005a2a <_puts_r+0x9a>
 80059c8:	f04f 35ff 	mov.w	r5, #4294967295
 80059cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059ce:	07da      	lsls	r2, r3, #31
 80059d0:	d405      	bmi.n	80059de <_puts_r+0x4e>
 80059d2:	89a3      	ldrh	r3, [r4, #12]
 80059d4:	059b      	lsls	r3, r3, #22
 80059d6:	d402      	bmi.n	80059de <_puts_r+0x4e>
 80059d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059da:	f000 f98d 	bl	8005cf8 <__retarget_lock_release_recursive>
 80059de:	4628      	mov	r0, r5
 80059e0:	bd70      	pop	{r4, r5, r6, pc}
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	da04      	bge.n	80059f0 <_puts_r+0x60>
 80059e6:	69a2      	ldr	r2, [r4, #24]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	dc17      	bgt.n	8005a1c <_puts_r+0x8c>
 80059ec:	290a      	cmp	r1, #10
 80059ee:	d015      	beq.n	8005a1c <_puts_r+0x8c>
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	1c5a      	adds	r2, r3, #1
 80059f4:	6022      	str	r2, [r4, #0]
 80059f6:	7019      	strb	r1, [r3, #0]
 80059f8:	68a3      	ldr	r3, [r4, #8]
 80059fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80059fe:	3b01      	subs	r3, #1
 8005a00:	60a3      	str	r3, [r4, #8]
 8005a02:	2900      	cmp	r1, #0
 8005a04:	d1ed      	bne.n	80059e2 <_puts_r+0x52>
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	da11      	bge.n	8005a2e <_puts_r+0x9e>
 8005a0a:	4622      	mov	r2, r4
 8005a0c:	210a      	movs	r1, #10
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f000 f85f 	bl	8005ad2 <__swbuf_r>
 8005a14:	3001      	adds	r0, #1
 8005a16:	d0d7      	beq.n	80059c8 <_puts_r+0x38>
 8005a18:	250a      	movs	r5, #10
 8005a1a:	e7d7      	b.n	80059cc <_puts_r+0x3c>
 8005a1c:	4622      	mov	r2, r4
 8005a1e:	4628      	mov	r0, r5
 8005a20:	f000 f857 	bl	8005ad2 <__swbuf_r>
 8005a24:	3001      	adds	r0, #1
 8005a26:	d1e7      	bne.n	80059f8 <_puts_r+0x68>
 8005a28:	e7ce      	b.n	80059c8 <_puts_r+0x38>
 8005a2a:	3e01      	subs	r6, #1
 8005a2c:	e7e4      	b.n	80059f8 <_puts_r+0x68>
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	6022      	str	r2, [r4, #0]
 8005a34:	220a      	movs	r2, #10
 8005a36:	701a      	strb	r2, [r3, #0]
 8005a38:	e7ee      	b.n	8005a18 <_puts_r+0x88>
	...

08005a3c <puts>:
 8005a3c:	4b02      	ldr	r3, [pc, #8]	@ (8005a48 <puts+0xc>)
 8005a3e:	4601      	mov	r1, r0
 8005a40:	6818      	ldr	r0, [r3, #0]
 8005a42:	f7ff bfa5 	b.w	8005990 <_puts_r>
 8005a46:	bf00      	nop
 8005a48:	20000018 	.word	0x20000018

08005a4c <__sread>:
 8005a4c:	b510      	push	{r4, lr}
 8005a4e:	460c      	mov	r4, r1
 8005a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a54:	f000 f900 	bl	8005c58 <_read_r>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	bfab      	itete	ge
 8005a5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a5e:	89a3      	ldrhlt	r3, [r4, #12]
 8005a60:	181b      	addge	r3, r3, r0
 8005a62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a66:	bfac      	ite	ge
 8005a68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a6a:	81a3      	strhlt	r3, [r4, #12]
 8005a6c:	bd10      	pop	{r4, pc}

08005a6e <__swrite>:
 8005a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a72:	461f      	mov	r7, r3
 8005a74:	898b      	ldrh	r3, [r1, #12]
 8005a76:	05db      	lsls	r3, r3, #23
 8005a78:	4605      	mov	r5, r0
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	4616      	mov	r6, r2
 8005a7e:	d505      	bpl.n	8005a8c <__swrite+0x1e>
 8005a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a84:	2302      	movs	r3, #2
 8005a86:	2200      	movs	r2, #0
 8005a88:	f000 f8d4 	bl	8005c34 <_lseek_r>
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a96:	81a3      	strh	r3, [r4, #12]
 8005a98:	4632      	mov	r2, r6
 8005a9a:	463b      	mov	r3, r7
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aa2:	f000 b8eb 	b.w	8005c7c <_write_r>

08005aa6 <__sseek>:
 8005aa6:	b510      	push	{r4, lr}
 8005aa8:	460c      	mov	r4, r1
 8005aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aae:	f000 f8c1 	bl	8005c34 <_lseek_r>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	bf15      	itete	ne
 8005ab8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005aba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005abe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ac2:	81a3      	strheq	r3, [r4, #12]
 8005ac4:	bf18      	it	ne
 8005ac6:	81a3      	strhne	r3, [r4, #12]
 8005ac8:	bd10      	pop	{r4, pc}

08005aca <__sclose>:
 8005aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ace:	f000 b8a1 	b.w	8005c14 <_close_r>

08005ad2 <__swbuf_r>:
 8005ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ad4:	460e      	mov	r6, r1
 8005ad6:	4614      	mov	r4, r2
 8005ad8:	4605      	mov	r5, r0
 8005ada:	b118      	cbz	r0, 8005ae4 <__swbuf_r+0x12>
 8005adc:	6a03      	ldr	r3, [r0, #32]
 8005ade:	b90b      	cbnz	r3, 8005ae4 <__swbuf_r+0x12>
 8005ae0:	f7ff ff0e 	bl	8005900 <__sinit>
 8005ae4:	69a3      	ldr	r3, [r4, #24]
 8005ae6:	60a3      	str	r3, [r4, #8]
 8005ae8:	89a3      	ldrh	r3, [r4, #12]
 8005aea:	071a      	lsls	r2, r3, #28
 8005aec:	d501      	bpl.n	8005af2 <__swbuf_r+0x20>
 8005aee:	6923      	ldr	r3, [r4, #16]
 8005af0:	b943      	cbnz	r3, 8005b04 <__swbuf_r+0x32>
 8005af2:	4621      	mov	r1, r4
 8005af4:	4628      	mov	r0, r5
 8005af6:	f000 f82b 	bl	8005b50 <__swsetup_r>
 8005afa:	b118      	cbz	r0, 8005b04 <__swbuf_r+0x32>
 8005afc:	f04f 37ff 	mov.w	r7, #4294967295
 8005b00:	4638      	mov	r0, r7
 8005b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	6922      	ldr	r2, [r4, #16]
 8005b08:	1a98      	subs	r0, r3, r2
 8005b0a:	6963      	ldr	r3, [r4, #20]
 8005b0c:	b2f6      	uxtb	r6, r6
 8005b0e:	4283      	cmp	r3, r0
 8005b10:	4637      	mov	r7, r6
 8005b12:	dc05      	bgt.n	8005b20 <__swbuf_r+0x4e>
 8005b14:	4621      	mov	r1, r4
 8005b16:	4628      	mov	r0, r5
 8005b18:	f001 fd86 	bl	8007628 <_fflush_r>
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	d1ed      	bne.n	8005afc <__swbuf_r+0x2a>
 8005b20:	68a3      	ldr	r3, [r4, #8]
 8005b22:	3b01      	subs	r3, #1
 8005b24:	60a3      	str	r3, [r4, #8]
 8005b26:	6823      	ldr	r3, [r4, #0]
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	6022      	str	r2, [r4, #0]
 8005b2c:	701e      	strb	r6, [r3, #0]
 8005b2e:	6962      	ldr	r2, [r4, #20]
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d004      	beq.n	8005b40 <__swbuf_r+0x6e>
 8005b36:	89a3      	ldrh	r3, [r4, #12]
 8005b38:	07db      	lsls	r3, r3, #31
 8005b3a:	d5e1      	bpl.n	8005b00 <__swbuf_r+0x2e>
 8005b3c:	2e0a      	cmp	r6, #10
 8005b3e:	d1df      	bne.n	8005b00 <__swbuf_r+0x2e>
 8005b40:	4621      	mov	r1, r4
 8005b42:	4628      	mov	r0, r5
 8005b44:	f001 fd70 	bl	8007628 <_fflush_r>
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	d0d9      	beq.n	8005b00 <__swbuf_r+0x2e>
 8005b4c:	e7d6      	b.n	8005afc <__swbuf_r+0x2a>
	...

08005b50 <__swsetup_r>:
 8005b50:	b538      	push	{r3, r4, r5, lr}
 8005b52:	4b29      	ldr	r3, [pc, #164]	@ (8005bf8 <__swsetup_r+0xa8>)
 8005b54:	4605      	mov	r5, r0
 8005b56:	6818      	ldr	r0, [r3, #0]
 8005b58:	460c      	mov	r4, r1
 8005b5a:	b118      	cbz	r0, 8005b64 <__swsetup_r+0x14>
 8005b5c:	6a03      	ldr	r3, [r0, #32]
 8005b5e:	b90b      	cbnz	r3, 8005b64 <__swsetup_r+0x14>
 8005b60:	f7ff fece 	bl	8005900 <__sinit>
 8005b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b68:	0719      	lsls	r1, r3, #28
 8005b6a:	d422      	bmi.n	8005bb2 <__swsetup_r+0x62>
 8005b6c:	06da      	lsls	r2, r3, #27
 8005b6e:	d407      	bmi.n	8005b80 <__swsetup_r+0x30>
 8005b70:	2209      	movs	r2, #9
 8005b72:	602a      	str	r2, [r5, #0]
 8005b74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b78:	81a3      	strh	r3, [r4, #12]
 8005b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b7e:	e033      	b.n	8005be8 <__swsetup_r+0x98>
 8005b80:	0758      	lsls	r0, r3, #29
 8005b82:	d512      	bpl.n	8005baa <__swsetup_r+0x5a>
 8005b84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b86:	b141      	cbz	r1, 8005b9a <__swsetup_r+0x4a>
 8005b88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b8c:	4299      	cmp	r1, r3
 8005b8e:	d002      	beq.n	8005b96 <__swsetup_r+0x46>
 8005b90:	4628      	mov	r0, r5
 8005b92:	f000 ff01 	bl	8006998 <_free_r>
 8005b96:	2300      	movs	r3, #0
 8005b98:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b9a:	89a3      	ldrh	r3, [r4, #12]
 8005b9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ba0:	81a3      	strh	r3, [r4, #12]
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	6063      	str	r3, [r4, #4]
 8005ba6:	6923      	ldr	r3, [r4, #16]
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	89a3      	ldrh	r3, [r4, #12]
 8005bac:	f043 0308 	orr.w	r3, r3, #8
 8005bb0:	81a3      	strh	r3, [r4, #12]
 8005bb2:	6923      	ldr	r3, [r4, #16]
 8005bb4:	b94b      	cbnz	r3, 8005bca <__swsetup_r+0x7a>
 8005bb6:	89a3      	ldrh	r3, [r4, #12]
 8005bb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bc0:	d003      	beq.n	8005bca <__swsetup_r+0x7a>
 8005bc2:	4621      	mov	r1, r4
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	f001 fd7d 	bl	80076c4 <__smakebuf_r>
 8005bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bce:	f013 0201 	ands.w	r2, r3, #1
 8005bd2:	d00a      	beq.n	8005bea <__swsetup_r+0x9a>
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	60a2      	str	r2, [r4, #8]
 8005bd8:	6962      	ldr	r2, [r4, #20]
 8005bda:	4252      	negs	r2, r2
 8005bdc:	61a2      	str	r2, [r4, #24]
 8005bde:	6922      	ldr	r2, [r4, #16]
 8005be0:	b942      	cbnz	r2, 8005bf4 <__swsetup_r+0xa4>
 8005be2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005be6:	d1c5      	bne.n	8005b74 <__swsetup_r+0x24>
 8005be8:	bd38      	pop	{r3, r4, r5, pc}
 8005bea:	0799      	lsls	r1, r3, #30
 8005bec:	bf58      	it	pl
 8005bee:	6962      	ldrpl	r2, [r4, #20]
 8005bf0:	60a2      	str	r2, [r4, #8]
 8005bf2:	e7f4      	b.n	8005bde <__swsetup_r+0x8e>
 8005bf4:	2000      	movs	r0, #0
 8005bf6:	e7f7      	b.n	8005be8 <__swsetup_r+0x98>
 8005bf8:	20000018 	.word	0x20000018

08005bfc <memset>:
 8005bfc:	4402      	add	r2, r0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d100      	bne.n	8005c06 <memset+0xa>
 8005c04:	4770      	bx	lr
 8005c06:	f803 1b01 	strb.w	r1, [r3], #1
 8005c0a:	e7f9      	b.n	8005c00 <memset+0x4>

08005c0c <_localeconv_r>:
 8005c0c:	4800      	ldr	r0, [pc, #0]	@ (8005c10 <_localeconv_r+0x4>)
 8005c0e:	4770      	bx	lr
 8005c10:	20000158 	.word	0x20000158

08005c14 <_close_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4d06      	ldr	r5, [pc, #24]	@ (8005c30 <_close_r+0x1c>)
 8005c18:	2300      	movs	r3, #0
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	602b      	str	r3, [r5, #0]
 8005c20:	f7fc f826 	bl	8001c70 <_close>
 8005c24:	1c43      	adds	r3, r0, #1
 8005c26:	d102      	bne.n	8005c2e <_close_r+0x1a>
 8005c28:	682b      	ldr	r3, [r5, #0]
 8005c2a:	b103      	cbz	r3, 8005c2e <_close_r+0x1a>
 8005c2c:	6023      	str	r3, [r4, #0]
 8005c2e:	bd38      	pop	{r3, r4, r5, pc}
 8005c30:	20000490 	.word	0x20000490

08005c34 <_lseek_r>:
 8005c34:	b538      	push	{r3, r4, r5, lr}
 8005c36:	4d07      	ldr	r5, [pc, #28]	@ (8005c54 <_lseek_r+0x20>)
 8005c38:	4604      	mov	r4, r0
 8005c3a:	4608      	mov	r0, r1
 8005c3c:	4611      	mov	r1, r2
 8005c3e:	2200      	movs	r2, #0
 8005c40:	602a      	str	r2, [r5, #0]
 8005c42:	461a      	mov	r2, r3
 8005c44:	f7fc f83b 	bl	8001cbe <_lseek>
 8005c48:	1c43      	adds	r3, r0, #1
 8005c4a:	d102      	bne.n	8005c52 <_lseek_r+0x1e>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	b103      	cbz	r3, 8005c52 <_lseek_r+0x1e>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	20000490 	.word	0x20000490

08005c58 <_read_r>:
 8005c58:	b538      	push	{r3, r4, r5, lr}
 8005c5a:	4d07      	ldr	r5, [pc, #28]	@ (8005c78 <_read_r+0x20>)
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	4608      	mov	r0, r1
 8005c60:	4611      	mov	r1, r2
 8005c62:	2200      	movs	r2, #0
 8005c64:	602a      	str	r2, [r5, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	f7fb ffc9 	bl	8001bfe <_read>
 8005c6c:	1c43      	adds	r3, r0, #1
 8005c6e:	d102      	bne.n	8005c76 <_read_r+0x1e>
 8005c70:	682b      	ldr	r3, [r5, #0]
 8005c72:	b103      	cbz	r3, 8005c76 <_read_r+0x1e>
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	bd38      	pop	{r3, r4, r5, pc}
 8005c78:	20000490 	.word	0x20000490

08005c7c <_write_r>:
 8005c7c:	b538      	push	{r3, r4, r5, lr}
 8005c7e:	4d07      	ldr	r5, [pc, #28]	@ (8005c9c <_write_r+0x20>)
 8005c80:	4604      	mov	r4, r0
 8005c82:	4608      	mov	r0, r1
 8005c84:	4611      	mov	r1, r2
 8005c86:	2200      	movs	r2, #0
 8005c88:	602a      	str	r2, [r5, #0]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f7fb ffd4 	bl	8001c38 <_write>
 8005c90:	1c43      	adds	r3, r0, #1
 8005c92:	d102      	bne.n	8005c9a <_write_r+0x1e>
 8005c94:	682b      	ldr	r3, [r5, #0]
 8005c96:	b103      	cbz	r3, 8005c9a <_write_r+0x1e>
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	bd38      	pop	{r3, r4, r5, pc}
 8005c9c:	20000490 	.word	0x20000490

08005ca0 <__errno>:
 8005ca0:	4b01      	ldr	r3, [pc, #4]	@ (8005ca8 <__errno+0x8>)
 8005ca2:	6818      	ldr	r0, [r3, #0]
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	20000018 	.word	0x20000018

08005cac <__libc_init_array>:
 8005cac:	b570      	push	{r4, r5, r6, lr}
 8005cae:	4d0d      	ldr	r5, [pc, #52]	@ (8005ce4 <__libc_init_array+0x38>)
 8005cb0:	4c0d      	ldr	r4, [pc, #52]	@ (8005ce8 <__libc_init_array+0x3c>)
 8005cb2:	1b64      	subs	r4, r4, r5
 8005cb4:	10a4      	asrs	r4, r4, #2
 8005cb6:	2600      	movs	r6, #0
 8005cb8:	42a6      	cmp	r6, r4
 8005cba:	d109      	bne.n	8005cd0 <__libc_init_array+0x24>
 8005cbc:	4d0b      	ldr	r5, [pc, #44]	@ (8005cec <__libc_init_array+0x40>)
 8005cbe:	4c0c      	ldr	r4, [pc, #48]	@ (8005cf0 <__libc_init_array+0x44>)
 8005cc0:	f001 fe2c 	bl	800791c <_init>
 8005cc4:	1b64      	subs	r4, r4, r5
 8005cc6:	10a4      	asrs	r4, r4, #2
 8005cc8:	2600      	movs	r6, #0
 8005cca:	42a6      	cmp	r6, r4
 8005ccc:	d105      	bne.n	8005cda <__libc_init_array+0x2e>
 8005cce:	bd70      	pop	{r4, r5, r6, pc}
 8005cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cd4:	4798      	blx	r3
 8005cd6:	3601      	adds	r6, #1
 8005cd8:	e7ee      	b.n	8005cb8 <__libc_init_array+0xc>
 8005cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cde:	4798      	blx	r3
 8005ce0:	3601      	adds	r6, #1
 8005ce2:	e7f2      	b.n	8005cca <__libc_init_array+0x1e>
 8005ce4:	08007e00 	.word	0x08007e00
 8005ce8:	08007e00 	.word	0x08007e00
 8005cec:	08007e00 	.word	0x08007e00
 8005cf0:	08007e04 	.word	0x08007e04

08005cf4 <__retarget_lock_init_recursive>:
 8005cf4:	4770      	bx	lr

08005cf6 <__retarget_lock_acquire_recursive>:
 8005cf6:	4770      	bx	lr

08005cf8 <__retarget_lock_release_recursive>:
 8005cf8:	4770      	bx	lr

08005cfa <quorem>:
 8005cfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cfe:	6903      	ldr	r3, [r0, #16]
 8005d00:	690c      	ldr	r4, [r1, #16]
 8005d02:	42a3      	cmp	r3, r4
 8005d04:	4607      	mov	r7, r0
 8005d06:	db7e      	blt.n	8005e06 <quorem+0x10c>
 8005d08:	3c01      	subs	r4, #1
 8005d0a:	f101 0814 	add.w	r8, r1, #20
 8005d0e:	00a3      	lsls	r3, r4, #2
 8005d10:	f100 0514 	add.w	r5, r0, #20
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d1a:	9301      	str	r3, [sp, #4]
 8005d1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d24:	3301      	adds	r3, #1
 8005d26:	429a      	cmp	r2, r3
 8005d28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d30:	d32e      	bcc.n	8005d90 <quorem+0x96>
 8005d32:	f04f 0a00 	mov.w	sl, #0
 8005d36:	46c4      	mov	ip, r8
 8005d38:	46ae      	mov	lr, r5
 8005d3a:	46d3      	mov	fp, sl
 8005d3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d40:	b298      	uxth	r0, r3
 8005d42:	fb06 a000 	mla	r0, r6, r0, sl
 8005d46:	0c02      	lsrs	r2, r0, #16
 8005d48:	0c1b      	lsrs	r3, r3, #16
 8005d4a:	fb06 2303 	mla	r3, r6, r3, r2
 8005d4e:	f8de 2000 	ldr.w	r2, [lr]
 8005d52:	b280      	uxth	r0, r0
 8005d54:	b292      	uxth	r2, r2
 8005d56:	1a12      	subs	r2, r2, r0
 8005d58:	445a      	add	r2, fp
 8005d5a:	f8de 0000 	ldr.w	r0, [lr]
 8005d5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d6c:	b292      	uxth	r2, r2
 8005d6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d72:	45e1      	cmp	r9, ip
 8005d74:	f84e 2b04 	str.w	r2, [lr], #4
 8005d78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d7c:	d2de      	bcs.n	8005d3c <quorem+0x42>
 8005d7e:	9b00      	ldr	r3, [sp, #0]
 8005d80:	58eb      	ldr	r3, [r5, r3]
 8005d82:	b92b      	cbnz	r3, 8005d90 <quorem+0x96>
 8005d84:	9b01      	ldr	r3, [sp, #4]
 8005d86:	3b04      	subs	r3, #4
 8005d88:	429d      	cmp	r5, r3
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	d32f      	bcc.n	8005dee <quorem+0xf4>
 8005d8e:	613c      	str	r4, [r7, #16]
 8005d90:	4638      	mov	r0, r7
 8005d92:	f001 f97b 	bl	800708c <__mcmp>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	db25      	blt.n	8005de6 <quorem+0xec>
 8005d9a:	4629      	mov	r1, r5
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005da2:	f8d1 c000 	ldr.w	ip, [r1]
 8005da6:	fa1f fe82 	uxth.w	lr, r2
 8005daa:	fa1f f38c 	uxth.w	r3, ip
 8005dae:	eba3 030e 	sub.w	r3, r3, lr
 8005db2:	4403      	add	r3, r0
 8005db4:	0c12      	lsrs	r2, r2, #16
 8005db6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005dba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dc4:	45c1      	cmp	r9, r8
 8005dc6:	f841 3b04 	str.w	r3, [r1], #4
 8005dca:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dce:	d2e6      	bcs.n	8005d9e <quorem+0xa4>
 8005dd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dd8:	b922      	cbnz	r2, 8005de4 <quorem+0xea>
 8005dda:	3b04      	subs	r3, #4
 8005ddc:	429d      	cmp	r5, r3
 8005dde:	461a      	mov	r2, r3
 8005de0:	d30b      	bcc.n	8005dfa <quorem+0x100>
 8005de2:	613c      	str	r4, [r7, #16]
 8005de4:	3601      	adds	r6, #1
 8005de6:	4630      	mov	r0, r6
 8005de8:	b003      	add	sp, #12
 8005dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dee:	6812      	ldr	r2, [r2, #0]
 8005df0:	3b04      	subs	r3, #4
 8005df2:	2a00      	cmp	r2, #0
 8005df4:	d1cb      	bne.n	8005d8e <quorem+0x94>
 8005df6:	3c01      	subs	r4, #1
 8005df8:	e7c6      	b.n	8005d88 <quorem+0x8e>
 8005dfa:	6812      	ldr	r2, [r2, #0]
 8005dfc:	3b04      	subs	r3, #4
 8005dfe:	2a00      	cmp	r2, #0
 8005e00:	d1ef      	bne.n	8005de2 <quorem+0xe8>
 8005e02:	3c01      	subs	r4, #1
 8005e04:	e7ea      	b.n	8005ddc <quorem+0xe2>
 8005e06:	2000      	movs	r0, #0
 8005e08:	e7ee      	b.n	8005de8 <quorem+0xee>
 8005e0a:	0000      	movs	r0, r0
 8005e0c:	0000      	movs	r0, r0
	...

08005e10 <_dtoa_r>:
 8005e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e14:	69c7      	ldr	r7, [r0, #28]
 8005e16:	b099      	sub	sp, #100	@ 0x64
 8005e18:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005e1c:	ec55 4b10 	vmov	r4, r5, d0
 8005e20:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005e22:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e24:	4683      	mov	fp, r0
 8005e26:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e2a:	b97f      	cbnz	r7, 8005e4c <_dtoa_r+0x3c>
 8005e2c:	2010      	movs	r0, #16
 8005e2e:	f000 fdfd 	bl	8006a2c <malloc>
 8005e32:	4602      	mov	r2, r0
 8005e34:	f8cb 001c 	str.w	r0, [fp, #28]
 8005e38:	b920      	cbnz	r0, 8005e44 <_dtoa_r+0x34>
 8005e3a:	4ba7      	ldr	r3, [pc, #668]	@ (80060d8 <_dtoa_r+0x2c8>)
 8005e3c:	21ef      	movs	r1, #239	@ 0xef
 8005e3e:	48a7      	ldr	r0, [pc, #668]	@ (80060dc <_dtoa_r+0x2cc>)
 8005e40:	f001 fcbc 	bl	80077bc <__assert_func>
 8005e44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e48:	6007      	str	r7, [r0, #0]
 8005e4a:	60c7      	str	r7, [r0, #12]
 8005e4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005e50:	6819      	ldr	r1, [r3, #0]
 8005e52:	b159      	cbz	r1, 8005e6c <_dtoa_r+0x5c>
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	604a      	str	r2, [r1, #4]
 8005e58:	2301      	movs	r3, #1
 8005e5a:	4093      	lsls	r3, r2
 8005e5c:	608b      	str	r3, [r1, #8]
 8005e5e:	4658      	mov	r0, fp
 8005e60:	f000 feda 	bl	8006c18 <_Bfree>
 8005e64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]
 8005e6c:	1e2b      	subs	r3, r5, #0
 8005e6e:	bfb9      	ittee	lt
 8005e70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e74:	9303      	strlt	r3, [sp, #12]
 8005e76:	2300      	movge	r3, #0
 8005e78:	6033      	strge	r3, [r6, #0]
 8005e7a:	9f03      	ldr	r7, [sp, #12]
 8005e7c:	4b98      	ldr	r3, [pc, #608]	@ (80060e0 <_dtoa_r+0x2d0>)
 8005e7e:	bfbc      	itt	lt
 8005e80:	2201      	movlt	r2, #1
 8005e82:	6032      	strlt	r2, [r6, #0]
 8005e84:	43bb      	bics	r3, r7
 8005e86:	d112      	bne.n	8005eae <_dtoa_r+0x9e>
 8005e88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005e8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e8e:	6013      	str	r3, [r2, #0]
 8005e90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005e94:	4323      	orrs	r3, r4
 8005e96:	f000 854d 	beq.w	8006934 <_dtoa_r+0xb24>
 8005e9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005e9c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80060f4 <_dtoa_r+0x2e4>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f000 854f 	beq.w	8006944 <_dtoa_r+0xb34>
 8005ea6:	f10a 0303 	add.w	r3, sl, #3
 8005eaa:	f000 bd49 	b.w	8006940 <_dtoa_r+0xb30>
 8005eae:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	ec51 0b17 	vmov	r0, r1, d7
 8005eb8:	2300      	movs	r3, #0
 8005eba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005ebe:	f7fa fe13 	bl	8000ae8 <__aeabi_dcmpeq>
 8005ec2:	4680      	mov	r8, r0
 8005ec4:	b158      	cbz	r0, 8005ede <_dtoa_r+0xce>
 8005ec6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005ec8:	2301      	movs	r3, #1
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ece:	b113      	cbz	r3, 8005ed6 <_dtoa_r+0xc6>
 8005ed0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005ed2:	4b84      	ldr	r3, [pc, #528]	@ (80060e4 <_dtoa_r+0x2d4>)
 8005ed4:	6013      	str	r3, [r2, #0]
 8005ed6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80060f8 <_dtoa_r+0x2e8>
 8005eda:	f000 bd33 	b.w	8006944 <_dtoa_r+0xb34>
 8005ede:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005ee2:	aa16      	add	r2, sp, #88	@ 0x58
 8005ee4:	a917      	add	r1, sp, #92	@ 0x5c
 8005ee6:	4658      	mov	r0, fp
 8005ee8:	f001 f980 	bl	80071ec <__d2b>
 8005eec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005ef0:	4681      	mov	r9, r0
 8005ef2:	2e00      	cmp	r6, #0
 8005ef4:	d077      	beq.n	8005fe6 <_dtoa_r+0x1d6>
 8005ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ef8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f10:	4619      	mov	r1, r3
 8005f12:	2200      	movs	r2, #0
 8005f14:	4b74      	ldr	r3, [pc, #464]	@ (80060e8 <_dtoa_r+0x2d8>)
 8005f16:	f7fa f9c7 	bl	80002a8 <__aeabi_dsub>
 8005f1a:	a369      	add	r3, pc, #420	@ (adr r3, 80060c0 <_dtoa_r+0x2b0>)
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	f7fa fb7a 	bl	8000618 <__aeabi_dmul>
 8005f24:	a368      	add	r3, pc, #416	@ (adr r3, 80060c8 <_dtoa_r+0x2b8>)
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	f7fa f9bf 	bl	80002ac <__adddf3>
 8005f2e:	4604      	mov	r4, r0
 8005f30:	4630      	mov	r0, r6
 8005f32:	460d      	mov	r5, r1
 8005f34:	f7fa fb06 	bl	8000544 <__aeabi_i2d>
 8005f38:	a365      	add	r3, pc, #404	@ (adr r3, 80060d0 <_dtoa_r+0x2c0>)
 8005f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3e:	f7fa fb6b 	bl	8000618 <__aeabi_dmul>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	4620      	mov	r0, r4
 8005f48:	4629      	mov	r1, r5
 8005f4a:	f7fa f9af 	bl	80002ac <__adddf3>
 8005f4e:	4604      	mov	r4, r0
 8005f50:	460d      	mov	r5, r1
 8005f52:	f7fa fe11 	bl	8000b78 <__aeabi_d2iz>
 8005f56:	2200      	movs	r2, #0
 8005f58:	4607      	mov	r7, r0
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	4629      	mov	r1, r5
 8005f60:	f7fa fdcc 	bl	8000afc <__aeabi_dcmplt>
 8005f64:	b140      	cbz	r0, 8005f78 <_dtoa_r+0x168>
 8005f66:	4638      	mov	r0, r7
 8005f68:	f7fa faec 	bl	8000544 <__aeabi_i2d>
 8005f6c:	4622      	mov	r2, r4
 8005f6e:	462b      	mov	r3, r5
 8005f70:	f7fa fdba 	bl	8000ae8 <__aeabi_dcmpeq>
 8005f74:	b900      	cbnz	r0, 8005f78 <_dtoa_r+0x168>
 8005f76:	3f01      	subs	r7, #1
 8005f78:	2f16      	cmp	r7, #22
 8005f7a:	d851      	bhi.n	8006020 <_dtoa_r+0x210>
 8005f7c:	4b5b      	ldr	r3, [pc, #364]	@ (80060ec <_dtoa_r+0x2dc>)
 8005f7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f8a:	f7fa fdb7 	bl	8000afc <__aeabi_dcmplt>
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	d048      	beq.n	8006024 <_dtoa_r+0x214>
 8005f92:	3f01      	subs	r7, #1
 8005f94:	2300      	movs	r3, #0
 8005f96:	9312      	str	r3, [sp, #72]	@ 0x48
 8005f98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f9a:	1b9b      	subs	r3, r3, r6
 8005f9c:	1e5a      	subs	r2, r3, #1
 8005f9e:	bf44      	itt	mi
 8005fa0:	f1c3 0801 	rsbmi	r8, r3, #1
 8005fa4:	2300      	movmi	r3, #0
 8005fa6:	9208      	str	r2, [sp, #32]
 8005fa8:	bf54      	ite	pl
 8005faa:	f04f 0800 	movpl.w	r8, #0
 8005fae:	9308      	strmi	r3, [sp, #32]
 8005fb0:	2f00      	cmp	r7, #0
 8005fb2:	db39      	blt.n	8006028 <_dtoa_r+0x218>
 8005fb4:	9b08      	ldr	r3, [sp, #32]
 8005fb6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005fb8:	443b      	add	r3, r7
 8005fba:	9308      	str	r3, [sp, #32]
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc2:	2b09      	cmp	r3, #9
 8005fc4:	d864      	bhi.n	8006090 <_dtoa_r+0x280>
 8005fc6:	2b05      	cmp	r3, #5
 8005fc8:	bfc4      	itt	gt
 8005fca:	3b04      	subgt	r3, #4
 8005fcc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd0:	f1a3 0302 	sub.w	r3, r3, #2
 8005fd4:	bfcc      	ite	gt
 8005fd6:	2400      	movgt	r4, #0
 8005fd8:	2401      	movle	r4, #1
 8005fda:	2b03      	cmp	r3, #3
 8005fdc:	d863      	bhi.n	80060a6 <_dtoa_r+0x296>
 8005fde:	e8df f003 	tbb	[pc, r3]
 8005fe2:	372a      	.short	0x372a
 8005fe4:	5535      	.short	0x5535
 8005fe6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005fea:	441e      	add	r6, r3
 8005fec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005ff0:	2b20      	cmp	r3, #32
 8005ff2:	bfc1      	itttt	gt
 8005ff4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005ff8:	409f      	lslgt	r7, r3
 8005ffa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ffe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006002:	bfd6      	itet	le
 8006004:	f1c3 0320 	rsble	r3, r3, #32
 8006008:	ea47 0003 	orrgt.w	r0, r7, r3
 800600c:	fa04 f003 	lslle.w	r0, r4, r3
 8006010:	f7fa fa88 	bl	8000524 <__aeabi_ui2d>
 8006014:	2201      	movs	r2, #1
 8006016:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800601a:	3e01      	subs	r6, #1
 800601c:	9214      	str	r2, [sp, #80]	@ 0x50
 800601e:	e777      	b.n	8005f10 <_dtoa_r+0x100>
 8006020:	2301      	movs	r3, #1
 8006022:	e7b8      	b.n	8005f96 <_dtoa_r+0x186>
 8006024:	9012      	str	r0, [sp, #72]	@ 0x48
 8006026:	e7b7      	b.n	8005f98 <_dtoa_r+0x188>
 8006028:	427b      	negs	r3, r7
 800602a:	930a      	str	r3, [sp, #40]	@ 0x28
 800602c:	2300      	movs	r3, #0
 800602e:	eba8 0807 	sub.w	r8, r8, r7
 8006032:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006034:	e7c4      	b.n	8005fc0 <_dtoa_r+0x1b0>
 8006036:	2300      	movs	r3, #0
 8006038:	930b      	str	r3, [sp, #44]	@ 0x2c
 800603a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800603c:	2b00      	cmp	r3, #0
 800603e:	dc35      	bgt.n	80060ac <_dtoa_r+0x29c>
 8006040:	2301      	movs	r3, #1
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	9307      	str	r3, [sp, #28]
 8006046:	461a      	mov	r2, r3
 8006048:	920e      	str	r2, [sp, #56]	@ 0x38
 800604a:	e00b      	b.n	8006064 <_dtoa_r+0x254>
 800604c:	2301      	movs	r3, #1
 800604e:	e7f3      	b.n	8006038 <_dtoa_r+0x228>
 8006050:	2300      	movs	r3, #0
 8006052:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006056:	18fb      	adds	r3, r7, r3
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	3301      	adds	r3, #1
 800605c:	2b01      	cmp	r3, #1
 800605e:	9307      	str	r3, [sp, #28]
 8006060:	bfb8      	it	lt
 8006062:	2301      	movlt	r3, #1
 8006064:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006068:	2100      	movs	r1, #0
 800606a:	2204      	movs	r2, #4
 800606c:	f102 0514 	add.w	r5, r2, #20
 8006070:	429d      	cmp	r5, r3
 8006072:	d91f      	bls.n	80060b4 <_dtoa_r+0x2a4>
 8006074:	6041      	str	r1, [r0, #4]
 8006076:	4658      	mov	r0, fp
 8006078:	f000 fd8e 	bl	8006b98 <_Balloc>
 800607c:	4682      	mov	sl, r0
 800607e:	2800      	cmp	r0, #0
 8006080:	d13c      	bne.n	80060fc <_dtoa_r+0x2ec>
 8006082:	4b1b      	ldr	r3, [pc, #108]	@ (80060f0 <_dtoa_r+0x2e0>)
 8006084:	4602      	mov	r2, r0
 8006086:	f240 11af 	movw	r1, #431	@ 0x1af
 800608a:	e6d8      	b.n	8005e3e <_dtoa_r+0x2e>
 800608c:	2301      	movs	r3, #1
 800608e:	e7e0      	b.n	8006052 <_dtoa_r+0x242>
 8006090:	2401      	movs	r4, #1
 8006092:	2300      	movs	r3, #0
 8006094:	9309      	str	r3, [sp, #36]	@ 0x24
 8006096:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006098:	f04f 33ff 	mov.w	r3, #4294967295
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	9307      	str	r3, [sp, #28]
 80060a0:	2200      	movs	r2, #0
 80060a2:	2312      	movs	r3, #18
 80060a4:	e7d0      	b.n	8006048 <_dtoa_r+0x238>
 80060a6:	2301      	movs	r3, #1
 80060a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060aa:	e7f5      	b.n	8006098 <_dtoa_r+0x288>
 80060ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060ae:	9300      	str	r3, [sp, #0]
 80060b0:	9307      	str	r3, [sp, #28]
 80060b2:	e7d7      	b.n	8006064 <_dtoa_r+0x254>
 80060b4:	3101      	adds	r1, #1
 80060b6:	0052      	lsls	r2, r2, #1
 80060b8:	e7d8      	b.n	800606c <_dtoa_r+0x25c>
 80060ba:	bf00      	nop
 80060bc:	f3af 8000 	nop.w
 80060c0:	636f4361 	.word	0x636f4361
 80060c4:	3fd287a7 	.word	0x3fd287a7
 80060c8:	8b60c8b3 	.word	0x8b60c8b3
 80060cc:	3fc68a28 	.word	0x3fc68a28
 80060d0:	509f79fb 	.word	0x509f79fb
 80060d4:	3fd34413 	.word	0x3fd34413
 80060d8:	08007bca 	.word	0x08007bca
 80060dc:	08007be1 	.word	0x08007be1
 80060e0:	7ff00000 	.word	0x7ff00000
 80060e4:	08007b9a 	.word	0x08007b9a
 80060e8:	3ff80000 	.word	0x3ff80000
 80060ec:	08007cd8 	.word	0x08007cd8
 80060f0:	08007c39 	.word	0x08007c39
 80060f4:	08007bc6 	.word	0x08007bc6
 80060f8:	08007b99 	.word	0x08007b99
 80060fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006100:	6018      	str	r0, [r3, #0]
 8006102:	9b07      	ldr	r3, [sp, #28]
 8006104:	2b0e      	cmp	r3, #14
 8006106:	f200 80a4 	bhi.w	8006252 <_dtoa_r+0x442>
 800610a:	2c00      	cmp	r4, #0
 800610c:	f000 80a1 	beq.w	8006252 <_dtoa_r+0x442>
 8006110:	2f00      	cmp	r7, #0
 8006112:	dd33      	ble.n	800617c <_dtoa_r+0x36c>
 8006114:	4bad      	ldr	r3, [pc, #692]	@ (80063cc <_dtoa_r+0x5bc>)
 8006116:	f007 020f 	and.w	r2, r7, #15
 800611a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800611e:	ed93 7b00 	vldr	d7, [r3]
 8006122:	05f8      	lsls	r0, r7, #23
 8006124:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006128:	ea4f 1427 	mov.w	r4, r7, asr #4
 800612c:	d516      	bpl.n	800615c <_dtoa_r+0x34c>
 800612e:	4ba8      	ldr	r3, [pc, #672]	@ (80063d0 <_dtoa_r+0x5c0>)
 8006130:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006134:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006138:	f7fa fb98 	bl	800086c <__aeabi_ddiv>
 800613c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006140:	f004 040f 	and.w	r4, r4, #15
 8006144:	2603      	movs	r6, #3
 8006146:	4da2      	ldr	r5, [pc, #648]	@ (80063d0 <_dtoa_r+0x5c0>)
 8006148:	b954      	cbnz	r4, 8006160 <_dtoa_r+0x350>
 800614a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800614e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006152:	f7fa fb8b 	bl	800086c <__aeabi_ddiv>
 8006156:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800615a:	e028      	b.n	80061ae <_dtoa_r+0x39e>
 800615c:	2602      	movs	r6, #2
 800615e:	e7f2      	b.n	8006146 <_dtoa_r+0x336>
 8006160:	07e1      	lsls	r1, r4, #31
 8006162:	d508      	bpl.n	8006176 <_dtoa_r+0x366>
 8006164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006168:	e9d5 2300 	ldrd	r2, r3, [r5]
 800616c:	f7fa fa54 	bl	8000618 <__aeabi_dmul>
 8006170:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006174:	3601      	adds	r6, #1
 8006176:	1064      	asrs	r4, r4, #1
 8006178:	3508      	adds	r5, #8
 800617a:	e7e5      	b.n	8006148 <_dtoa_r+0x338>
 800617c:	f000 80d2 	beq.w	8006324 <_dtoa_r+0x514>
 8006180:	427c      	negs	r4, r7
 8006182:	4b92      	ldr	r3, [pc, #584]	@ (80063cc <_dtoa_r+0x5bc>)
 8006184:	4d92      	ldr	r5, [pc, #584]	@ (80063d0 <_dtoa_r+0x5c0>)
 8006186:	f004 020f 	and.w	r2, r4, #15
 800618a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800618e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006192:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006196:	f7fa fa3f 	bl	8000618 <__aeabi_dmul>
 800619a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800619e:	1124      	asrs	r4, r4, #4
 80061a0:	2300      	movs	r3, #0
 80061a2:	2602      	movs	r6, #2
 80061a4:	2c00      	cmp	r4, #0
 80061a6:	f040 80b2 	bne.w	800630e <_dtoa_r+0x4fe>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1d3      	bne.n	8006156 <_dtoa_r+0x346>
 80061ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80061b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 80b7 	beq.w	8006328 <_dtoa_r+0x518>
 80061ba:	4b86      	ldr	r3, [pc, #536]	@ (80063d4 <_dtoa_r+0x5c4>)
 80061bc:	2200      	movs	r2, #0
 80061be:	4620      	mov	r0, r4
 80061c0:	4629      	mov	r1, r5
 80061c2:	f7fa fc9b 	bl	8000afc <__aeabi_dcmplt>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	f000 80ae 	beq.w	8006328 <_dtoa_r+0x518>
 80061cc:	9b07      	ldr	r3, [sp, #28]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 80aa 	beq.w	8006328 <_dtoa_r+0x518>
 80061d4:	9b00      	ldr	r3, [sp, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	dd37      	ble.n	800624a <_dtoa_r+0x43a>
 80061da:	1e7b      	subs	r3, r7, #1
 80061dc:	9304      	str	r3, [sp, #16]
 80061de:	4620      	mov	r0, r4
 80061e0:	4b7d      	ldr	r3, [pc, #500]	@ (80063d8 <_dtoa_r+0x5c8>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	4629      	mov	r1, r5
 80061e6:	f7fa fa17 	bl	8000618 <__aeabi_dmul>
 80061ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061ee:	9c00      	ldr	r4, [sp, #0]
 80061f0:	3601      	adds	r6, #1
 80061f2:	4630      	mov	r0, r6
 80061f4:	f7fa f9a6 	bl	8000544 <__aeabi_i2d>
 80061f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061fc:	f7fa fa0c 	bl	8000618 <__aeabi_dmul>
 8006200:	4b76      	ldr	r3, [pc, #472]	@ (80063dc <_dtoa_r+0x5cc>)
 8006202:	2200      	movs	r2, #0
 8006204:	f7fa f852 	bl	80002ac <__adddf3>
 8006208:	4605      	mov	r5, r0
 800620a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800620e:	2c00      	cmp	r4, #0
 8006210:	f040 808d 	bne.w	800632e <_dtoa_r+0x51e>
 8006214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006218:	4b71      	ldr	r3, [pc, #452]	@ (80063e0 <_dtoa_r+0x5d0>)
 800621a:	2200      	movs	r2, #0
 800621c:	f7fa f844 	bl	80002a8 <__aeabi_dsub>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006228:	462a      	mov	r2, r5
 800622a:	4633      	mov	r3, r6
 800622c:	f7fa fc84 	bl	8000b38 <__aeabi_dcmpgt>
 8006230:	2800      	cmp	r0, #0
 8006232:	f040 828b 	bne.w	800674c <_dtoa_r+0x93c>
 8006236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800623a:	462a      	mov	r2, r5
 800623c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006240:	f7fa fc5c 	bl	8000afc <__aeabi_dcmplt>
 8006244:	2800      	cmp	r0, #0
 8006246:	f040 8128 	bne.w	800649a <_dtoa_r+0x68a>
 800624a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800624e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006252:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006254:	2b00      	cmp	r3, #0
 8006256:	f2c0 815a 	blt.w	800650e <_dtoa_r+0x6fe>
 800625a:	2f0e      	cmp	r7, #14
 800625c:	f300 8157 	bgt.w	800650e <_dtoa_r+0x6fe>
 8006260:	4b5a      	ldr	r3, [pc, #360]	@ (80063cc <_dtoa_r+0x5bc>)
 8006262:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006266:	ed93 7b00 	vldr	d7, [r3]
 800626a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800626c:	2b00      	cmp	r3, #0
 800626e:	ed8d 7b00 	vstr	d7, [sp]
 8006272:	da03      	bge.n	800627c <_dtoa_r+0x46c>
 8006274:	9b07      	ldr	r3, [sp, #28]
 8006276:	2b00      	cmp	r3, #0
 8006278:	f340 8101 	ble.w	800647e <_dtoa_r+0x66e>
 800627c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006280:	4656      	mov	r6, sl
 8006282:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006286:	4620      	mov	r0, r4
 8006288:	4629      	mov	r1, r5
 800628a:	f7fa faef 	bl	800086c <__aeabi_ddiv>
 800628e:	f7fa fc73 	bl	8000b78 <__aeabi_d2iz>
 8006292:	4680      	mov	r8, r0
 8006294:	f7fa f956 	bl	8000544 <__aeabi_i2d>
 8006298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800629c:	f7fa f9bc 	bl	8000618 <__aeabi_dmul>
 80062a0:	4602      	mov	r2, r0
 80062a2:	460b      	mov	r3, r1
 80062a4:	4620      	mov	r0, r4
 80062a6:	4629      	mov	r1, r5
 80062a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80062ac:	f7f9 fffc 	bl	80002a8 <__aeabi_dsub>
 80062b0:	f806 4b01 	strb.w	r4, [r6], #1
 80062b4:	9d07      	ldr	r5, [sp, #28]
 80062b6:	eba6 040a 	sub.w	r4, r6, sl
 80062ba:	42a5      	cmp	r5, r4
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	f040 8117 	bne.w	80064f2 <_dtoa_r+0x6e2>
 80062c4:	f7f9 fff2 	bl	80002ac <__adddf3>
 80062c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062cc:	4604      	mov	r4, r0
 80062ce:	460d      	mov	r5, r1
 80062d0:	f7fa fc32 	bl	8000b38 <__aeabi_dcmpgt>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	f040 80f9 	bne.w	80064cc <_dtoa_r+0x6bc>
 80062da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062de:	4620      	mov	r0, r4
 80062e0:	4629      	mov	r1, r5
 80062e2:	f7fa fc01 	bl	8000ae8 <__aeabi_dcmpeq>
 80062e6:	b118      	cbz	r0, 80062f0 <_dtoa_r+0x4e0>
 80062e8:	f018 0f01 	tst.w	r8, #1
 80062ec:	f040 80ee 	bne.w	80064cc <_dtoa_r+0x6bc>
 80062f0:	4649      	mov	r1, r9
 80062f2:	4658      	mov	r0, fp
 80062f4:	f000 fc90 	bl	8006c18 <_Bfree>
 80062f8:	2300      	movs	r3, #0
 80062fa:	7033      	strb	r3, [r6, #0]
 80062fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80062fe:	3701      	adds	r7, #1
 8006300:	601f      	str	r7, [r3, #0]
 8006302:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006304:	2b00      	cmp	r3, #0
 8006306:	f000 831d 	beq.w	8006944 <_dtoa_r+0xb34>
 800630a:	601e      	str	r6, [r3, #0]
 800630c:	e31a      	b.n	8006944 <_dtoa_r+0xb34>
 800630e:	07e2      	lsls	r2, r4, #31
 8006310:	d505      	bpl.n	800631e <_dtoa_r+0x50e>
 8006312:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006316:	f7fa f97f 	bl	8000618 <__aeabi_dmul>
 800631a:	3601      	adds	r6, #1
 800631c:	2301      	movs	r3, #1
 800631e:	1064      	asrs	r4, r4, #1
 8006320:	3508      	adds	r5, #8
 8006322:	e73f      	b.n	80061a4 <_dtoa_r+0x394>
 8006324:	2602      	movs	r6, #2
 8006326:	e742      	b.n	80061ae <_dtoa_r+0x39e>
 8006328:	9c07      	ldr	r4, [sp, #28]
 800632a:	9704      	str	r7, [sp, #16]
 800632c:	e761      	b.n	80061f2 <_dtoa_r+0x3e2>
 800632e:	4b27      	ldr	r3, [pc, #156]	@ (80063cc <_dtoa_r+0x5bc>)
 8006330:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006332:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006336:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800633a:	4454      	add	r4, sl
 800633c:	2900      	cmp	r1, #0
 800633e:	d053      	beq.n	80063e8 <_dtoa_r+0x5d8>
 8006340:	4928      	ldr	r1, [pc, #160]	@ (80063e4 <_dtoa_r+0x5d4>)
 8006342:	2000      	movs	r0, #0
 8006344:	f7fa fa92 	bl	800086c <__aeabi_ddiv>
 8006348:	4633      	mov	r3, r6
 800634a:	462a      	mov	r2, r5
 800634c:	f7f9 ffac 	bl	80002a8 <__aeabi_dsub>
 8006350:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006354:	4656      	mov	r6, sl
 8006356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800635a:	f7fa fc0d 	bl	8000b78 <__aeabi_d2iz>
 800635e:	4605      	mov	r5, r0
 8006360:	f7fa f8f0 	bl	8000544 <__aeabi_i2d>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636c:	f7f9 ff9c 	bl	80002a8 <__aeabi_dsub>
 8006370:	3530      	adds	r5, #48	@ 0x30
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800637a:	f806 5b01 	strb.w	r5, [r6], #1
 800637e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006382:	f7fa fbbb 	bl	8000afc <__aeabi_dcmplt>
 8006386:	2800      	cmp	r0, #0
 8006388:	d171      	bne.n	800646e <_dtoa_r+0x65e>
 800638a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800638e:	4911      	ldr	r1, [pc, #68]	@ (80063d4 <_dtoa_r+0x5c4>)
 8006390:	2000      	movs	r0, #0
 8006392:	f7f9 ff89 	bl	80002a8 <__aeabi_dsub>
 8006396:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800639a:	f7fa fbaf 	bl	8000afc <__aeabi_dcmplt>
 800639e:	2800      	cmp	r0, #0
 80063a0:	f040 8095 	bne.w	80064ce <_dtoa_r+0x6be>
 80063a4:	42a6      	cmp	r6, r4
 80063a6:	f43f af50 	beq.w	800624a <_dtoa_r+0x43a>
 80063aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063ae:	4b0a      	ldr	r3, [pc, #40]	@ (80063d8 <_dtoa_r+0x5c8>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	f7fa f931 	bl	8000618 <__aeabi_dmul>
 80063b6:	4b08      	ldr	r3, [pc, #32]	@ (80063d8 <_dtoa_r+0x5c8>)
 80063b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063bc:	2200      	movs	r2, #0
 80063be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063c2:	f7fa f929 	bl	8000618 <__aeabi_dmul>
 80063c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063ca:	e7c4      	b.n	8006356 <_dtoa_r+0x546>
 80063cc:	08007cd8 	.word	0x08007cd8
 80063d0:	08007cb0 	.word	0x08007cb0
 80063d4:	3ff00000 	.word	0x3ff00000
 80063d8:	40240000 	.word	0x40240000
 80063dc:	401c0000 	.word	0x401c0000
 80063e0:	40140000 	.word	0x40140000
 80063e4:	3fe00000 	.word	0x3fe00000
 80063e8:	4631      	mov	r1, r6
 80063ea:	4628      	mov	r0, r5
 80063ec:	f7fa f914 	bl	8000618 <__aeabi_dmul>
 80063f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80063f6:	4656      	mov	r6, sl
 80063f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063fc:	f7fa fbbc 	bl	8000b78 <__aeabi_d2iz>
 8006400:	4605      	mov	r5, r0
 8006402:	f7fa f89f 	bl	8000544 <__aeabi_i2d>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800640e:	f7f9 ff4b 	bl	80002a8 <__aeabi_dsub>
 8006412:	3530      	adds	r5, #48	@ 0x30
 8006414:	f806 5b01 	strb.w	r5, [r6], #1
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	42a6      	cmp	r6, r4
 800641e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006422:	f04f 0200 	mov.w	r2, #0
 8006426:	d124      	bne.n	8006472 <_dtoa_r+0x662>
 8006428:	4bac      	ldr	r3, [pc, #688]	@ (80066dc <_dtoa_r+0x8cc>)
 800642a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800642e:	f7f9 ff3d 	bl	80002ac <__adddf3>
 8006432:	4602      	mov	r2, r0
 8006434:	460b      	mov	r3, r1
 8006436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800643a:	f7fa fb7d 	bl	8000b38 <__aeabi_dcmpgt>
 800643e:	2800      	cmp	r0, #0
 8006440:	d145      	bne.n	80064ce <_dtoa_r+0x6be>
 8006442:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006446:	49a5      	ldr	r1, [pc, #660]	@ (80066dc <_dtoa_r+0x8cc>)
 8006448:	2000      	movs	r0, #0
 800644a:	f7f9 ff2d 	bl	80002a8 <__aeabi_dsub>
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006456:	f7fa fb51 	bl	8000afc <__aeabi_dcmplt>
 800645a:	2800      	cmp	r0, #0
 800645c:	f43f aef5 	beq.w	800624a <_dtoa_r+0x43a>
 8006460:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006462:	1e73      	subs	r3, r6, #1
 8006464:	9315      	str	r3, [sp, #84]	@ 0x54
 8006466:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800646a:	2b30      	cmp	r3, #48	@ 0x30
 800646c:	d0f8      	beq.n	8006460 <_dtoa_r+0x650>
 800646e:	9f04      	ldr	r7, [sp, #16]
 8006470:	e73e      	b.n	80062f0 <_dtoa_r+0x4e0>
 8006472:	4b9b      	ldr	r3, [pc, #620]	@ (80066e0 <_dtoa_r+0x8d0>)
 8006474:	f7fa f8d0 	bl	8000618 <__aeabi_dmul>
 8006478:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800647c:	e7bc      	b.n	80063f8 <_dtoa_r+0x5e8>
 800647e:	d10c      	bne.n	800649a <_dtoa_r+0x68a>
 8006480:	4b98      	ldr	r3, [pc, #608]	@ (80066e4 <_dtoa_r+0x8d4>)
 8006482:	2200      	movs	r2, #0
 8006484:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006488:	f7fa f8c6 	bl	8000618 <__aeabi_dmul>
 800648c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006490:	f7fa fb48 	bl	8000b24 <__aeabi_dcmpge>
 8006494:	2800      	cmp	r0, #0
 8006496:	f000 8157 	beq.w	8006748 <_dtoa_r+0x938>
 800649a:	2400      	movs	r4, #0
 800649c:	4625      	mov	r5, r4
 800649e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064a0:	43db      	mvns	r3, r3
 80064a2:	9304      	str	r3, [sp, #16]
 80064a4:	4656      	mov	r6, sl
 80064a6:	2700      	movs	r7, #0
 80064a8:	4621      	mov	r1, r4
 80064aa:	4658      	mov	r0, fp
 80064ac:	f000 fbb4 	bl	8006c18 <_Bfree>
 80064b0:	2d00      	cmp	r5, #0
 80064b2:	d0dc      	beq.n	800646e <_dtoa_r+0x65e>
 80064b4:	b12f      	cbz	r7, 80064c2 <_dtoa_r+0x6b2>
 80064b6:	42af      	cmp	r7, r5
 80064b8:	d003      	beq.n	80064c2 <_dtoa_r+0x6b2>
 80064ba:	4639      	mov	r1, r7
 80064bc:	4658      	mov	r0, fp
 80064be:	f000 fbab 	bl	8006c18 <_Bfree>
 80064c2:	4629      	mov	r1, r5
 80064c4:	4658      	mov	r0, fp
 80064c6:	f000 fba7 	bl	8006c18 <_Bfree>
 80064ca:	e7d0      	b.n	800646e <_dtoa_r+0x65e>
 80064cc:	9704      	str	r7, [sp, #16]
 80064ce:	4633      	mov	r3, r6
 80064d0:	461e      	mov	r6, r3
 80064d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064d6:	2a39      	cmp	r2, #57	@ 0x39
 80064d8:	d107      	bne.n	80064ea <_dtoa_r+0x6da>
 80064da:	459a      	cmp	sl, r3
 80064dc:	d1f8      	bne.n	80064d0 <_dtoa_r+0x6c0>
 80064de:	9a04      	ldr	r2, [sp, #16]
 80064e0:	3201      	adds	r2, #1
 80064e2:	9204      	str	r2, [sp, #16]
 80064e4:	2230      	movs	r2, #48	@ 0x30
 80064e6:	f88a 2000 	strb.w	r2, [sl]
 80064ea:	781a      	ldrb	r2, [r3, #0]
 80064ec:	3201      	adds	r2, #1
 80064ee:	701a      	strb	r2, [r3, #0]
 80064f0:	e7bd      	b.n	800646e <_dtoa_r+0x65e>
 80064f2:	4b7b      	ldr	r3, [pc, #492]	@ (80066e0 <_dtoa_r+0x8d0>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	f7fa f88f 	bl	8000618 <__aeabi_dmul>
 80064fa:	2200      	movs	r2, #0
 80064fc:	2300      	movs	r3, #0
 80064fe:	4604      	mov	r4, r0
 8006500:	460d      	mov	r5, r1
 8006502:	f7fa faf1 	bl	8000ae8 <__aeabi_dcmpeq>
 8006506:	2800      	cmp	r0, #0
 8006508:	f43f aebb 	beq.w	8006282 <_dtoa_r+0x472>
 800650c:	e6f0      	b.n	80062f0 <_dtoa_r+0x4e0>
 800650e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006510:	2a00      	cmp	r2, #0
 8006512:	f000 80db 	beq.w	80066cc <_dtoa_r+0x8bc>
 8006516:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006518:	2a01      	cmp	r2, #1
 800651a:	f300 80bf 	bgt.w	800669c <_dtoa_r+0x88c>
 800651e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006520:	2a00      	cmp	r2, #0
 8006522:	f000 80b7 	beq.w	8006694 <_dtoa_r+0x884>
 8006526:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800652a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800652c:	4646      	mov	r6, r8
 800652e:	9a08      	ldr	r2, [sp, #32]
 8006530:	2101      	movs	r1, #1
 8006532:	441a      	add	r2, r3
 8006534:	4658      	mov	r0, fp
 8006536:	4498      	add	r8, r3
 8006538:	9208      	str	r2, [sp, #32]
 800653a:	f000 fc21 	bl	8006d80 <__i2b>
 800653e:	4605      	mov	r5, r0
 8006540:	b15e      	cbz	r6, 800655a <_dtoa_r+0x74a>
 8006542:	9b08      	ldr	r3, [sp, #32]
 8006544:	2b00      	cmp	r3, #0
 8006546:	dd08      	ble.n	800655a <_dtoa_r+0x74a>
 8006548:	42b3      	cmp	r3, r6
 800654a:	9a08      	ldr	r2, [sp, #32]
 800654c:	bfa8      	it	ge
 800654e:	4633      	movge	r3, r6
 8006550:	eba8 0803 	sub.w	r8, r8, r3
 8006554:	1af6      	subs	r6, r6, r3
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	9308      	str	r3, [sp, #32]
 800655a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800655c:	b1f3      	cbz	r3, 800659c <_dtoa_r+0x78c>
 800655e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 80b7 	beq.w	80066d4 <_dtoa_r+0x8c4>
 8006566:	b18c      	cbz	r4, 800658c <_dtoa_r+0x77c>
 8006568:	4629      	mov	r1, r5
 800656a:	4622      	mov	r2, r4
 800656c:	4658      	mov	r0, fp
 800656e:	f000 fcc7 	bl	8006f00 <__pow5mult>
 8006572:	464a      	mov	r2, r9
 8006574:	4601      	mov	r1, r0
 8006576:	4605      	mov	r5, r0
 8006578:	4658      	mov	r0, fp
 800657a:	f000 fc17 	bl	8006dac <__multiply>
 800657e:	4649      	mov	r1, r9
 8006580:	9004      	str	r0, [sp, #16]
 8006582:	4658      	mov	r0, fp
 8006584:	f000 fb48 	bl	8006c18 <_Bfree>
 8006588:	9b04      	ldr	r3, [sp, #16]
 800658a:	4699      	mov	r9, r3
 800658c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800658e:	1b1a      	subs	r2, r3, r4
 8006590:	d004      	beq.n	800659c <_dtoa_r+0x78c>
 8006592:	4649      	mov	r1, r9
 8006594:	4658      	mov	r0, fp
 8006596:	f000 fcb3 	bl	8006f00 <__pow5mult>
 800659a:	4681      	mov	r9, r0
 800659c:	2101      	movs	r1, #1
 800659e:	4658      	mov	r0, fp
 80065a0:	f000 fbee 	bl	8006d80 <__i2b>
 80065a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065a6:	4604      	mov	r4, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 81cf 	beq.w	800694c <_dtoa_r+0xb3c>
 80065ae:	461a      	mov	r2, r3
 80065b0:	4601      	mov	r1, r0
 80065b2:	4658      	mov	r0, fp
 80065b4:	f000 fca4 	bl	8006f00 <__pow5mult>
 80065b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	4604      	mov	r4, r0
 80065be:	f300 8095 	bgt.w	80066ec <_dtoa_r+0x8dc>
 80065c2:	9b02      	ldr	r3, [sp, #8]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f040 8087 	bne.w	80066d8 <_dtoa_r+0x8c8>
 80065ca:	9b03      	ldr	r3, [sp, #12]
 80065cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f040 8089 	bne.w	80066e8 <_dtoa_r+0x8d8>
 80065d6:	9b03      	ldr	r3, [sp, #12]
 80065d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065dc:	0d1b      	lsrs	r3, r3, #20
 80065de:	051b      	lsls	r3, r3, #20
 80065e0:	b12b      	cbz	r3, 80065ee <_dtoa_r+0x7de>
 80065e2:	9b08      	ldr	r3, [sp, #32]
 80065e4:	3301      	adds	r3, #1
 80065e6:	9308      	str	r3, [sp, #32]
 80065e8:	f108 0801 	add.w	r8, r8, #1
 80065ec:	2301      	movs	r3, #1
 80065ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80065f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 81b0 	beq.w	8006958 <_dtoa_r+0xb48>
 80065f8:	6923      	ldr	r3, [r4, #16]
 80065fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80065fe:	6918      	ldr	r0, [r3, #16]
 8006600:	f000 fb72 	bl	8006ce8 <__hi0bits>
 8006604:	f1c0 0020 	rsb	r0, r0, #32
 8006608:	9b08      	ldr	r3, [sp, #32]
 800660a:	4418      	add	r0, r3
 800660c:	f010 001f 	ands.w	r0, r0, #31
 8006610:	d077      	beq.n	8006702 <_dtoa_r+0x8f2>
 8006612:	f1c0 0320 	rsb	r3, r0, #32
 8006616:	2b04      	cmp	r3, #4
 8006618:	dd6b      	ble.n	80066f2 <_dtoa_r+0x8e2>
 800661a:	9b08      	ldr	r3, [sp, #32]
 800661c:	f1c0 001c 	rsb	r0, r0, #28
 8006620:	4403      	add	r3, r0
 8006622:	4480      	add	r8, r0
 8006624:	4406      	add	r6, r0
 8006626:	9308      	str	r3, [sp, #32]
 8006628:	f1b8 0f00 	cmp.w	r8, #0
 800662c:	dd05      	ble.n	800663a <_dtoa_r+0x82a>
 800662e:	4649      	mov	r1, r9
 8006630:	4642      	mov	r2, r8
 8006632:	4658      	mov	r0, fp
 8006634:	f000 fcbe 	bl	8006fb4 <__lshift>
 8006638:	4681      	mov	r9, r0
 800663a:	9b08      	ldr	r3, [sp, #32]
 800663c:	2b00      	cmp	r3, #0
 800663e:	dd05      	ble.n	800664c <_dtoa_r+0x83c>
 8006640:	4621      	mov	r1, r4
 8006642:	461a      	mov	r2, r3
 8006644:	4658      	mov	r0, fp
 8006646:	f000 fcb5 	bl	8006fb4 <__lshift>
 800664a:	4604      	mov	r4, r0
 800664c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800664e:	2b00      	cmp	r3, #0
 8006650:	d059      	beq.n	8006706 <_dtoa_r+0x8f6>
 8006652:	4621      	mov	r1, r4
 8006654:	4648      	mov	r0, r9
 8006656:	f000 fd19 	bl	800708c <__mcmp>
 800665a:	2800      	cmp	r0, #0
 800665c:	da53      	bge.n	8006706 <_dtoa_r+0x8f6>
 800665e:	1e7b      	subs	r3, r7, #1
 8006660:	9304      	str	r3, [sp, #16]
 8006662:	4649      	mov	r1, r9
 8006664:	2300      	movs	r3, #0
 8006666:	220a      	movs	r2, #10
 8006668:	4658      	mov	r0, fp
 800666a:	f000 faf7 	bl	8006c5c <__multadd>
 800666e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006670:	4681      	mov	r9, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 8172 	beq.w	800695c <_dtoa_r+0xb4c>
 8006678:	2300      	movs	r3, #0
 800667a:	4629      	mov	r1, r5
 800667c:	220a      	movs	r2, #10
 800667e:	4658      	mov	r0, fp
 8006680:	f000 faec 	bl	8006c5c <__multadd>
 8006684:	9b00      	ldr	r3, [sp, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	4605      	mov	r5, r0
 800668a:	dc67      	bgt.n	800675c <_dtoa_r+0x94c>
 800668c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800668e:	2b02      	cmp	r3, #2
 8006690:	dc41      	bgt.n	8006716 <_dtoa_r+0x906>
 8006692:	e063      	b.n	800675c <_dtoa_r+0x94c>
 8006694:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006696:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800669a:	e746      	b.n	800652a <_dtoa_r+0x71a>
 800669c:	9b07      	ldr	r3, [sp, #28]
 800669e:	1e5c      	subs	r4, r3, #1
 80066a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066a2:	42a3      	cmp	r3, r4
 80066a4:	bfbf      	itttt	lt
 80066a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80066a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80066aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80066ac:	1ae3      	sublt	r3, r4, r3
 80066ae:	bfb4      	ite	lt
 80066b0:	18d2      	addlt	r2, r2, r3
 80066b2:	1b1c      	subge	r4, r3, r4
 80066b4:	9b07      	ldr	r3, [sp, #28]
 80066b6:	bfbc      	itt	lt
 80066b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80066ba:	2400      	movlt	r4, #0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	bfb5      	itete	lt
 80066c0:	eba8 0603 	sublt.w	r6, r8, r3
 80066c4:	9b07      	ldrge	r3, [sp, #28]
 80066c6:	2300      	movlt	r3, #0
 80066c8:	4646      	movge	r6, r8
 80066ca:	e730      	b.n	800652e <_dtoa_r+0x71e>
 80066cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80066ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80066d0:	4646      	mov	r6, r8
 80066d2:	e735      	b.n	8006540 <_dtoa_r+0x730>
 80066d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066d6:	e75c      	b.n	8006592 <_dtoa_r+0x782>
 80066d8:	2300      	movs	r3, #0
 80066da:	e788      	b.n	80065ee <_dtoa_r+0x7de>
 80066dc:	3fe00000 	.word	0x3fe00000
 80066e0:	40240000 	.word	0x40240000
 80066e4:	40140000 	.word	0x40140000
 80066e8:	9b02      	ldr	r3, [sp, #8]
 80066ea:	e780      	b.n	80065ee <_dtoa_r+0x7de>
 80066ec:	2300      	movs	r3, #0
 80066ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80066f0:	e782      	b.n	80065f8 <_dtoa_r+0x7e8>
 80066f2:	d099      	beq.n	8006628 <_dtoa_r+0x818>
 80066f4:	9a08      	ldr	r2, [sp, #32]
 80066f6:	331c      	adds	r3, #28
 80066f8:	441a      	add	r2, r3
 80066fa:	4498      	add	r8, r3
 80066fc:	441e      	add	r6, r3
 80066fe:	9208      	str	r2, [sp, #32]
 8006700:	e792      	b.n	8006628 <_dtoa_r+0x818>
 8006702:	4603      	mov	r3, r0
 8006704:	e7f6      	b.n	80066f4 <_dtoa_r+0x8e4>
 8006706:	9b07      	ldr	r3, [sp, #28]
 8006708:	9704      	str	r7, [sp, #16]
 800670a:	2b00      	cmp	r3, #0
 800670c:	dc20      	bgt.n	8006750 <_dtoa_r+0x940>
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006712:	2b02      	cmp	r3, #2
 8006714:	dd1e      	ble.n	8006754 <_dtoa_r+0x944>
 8006716:	9b00      	ldr	r3, [sp, #0]
 8006718:	2b00      	cmp	r3, #0
 800671a:	f47f aec0 	bne.w	800649e <_dtoa_r+0x68e>
 800671e:	4621      	mov	r1, r4
 8006720:	2205      	movs	r2, #5
 8006722:	4658      	mov	r0, fp
 8006724:	f000 fa9a 	bl	8006c5c <__multadd>
 8006728:	4601      	mov	r1, r0
 800672a:	4604      	mov	r4, r0
 800672c:	4648      	mov	r0, r9
 800672e:	f000 fcad 	bl	800708c <__mcmp>
 8006732:	2800      	cmp	r0, #0
 8006734:	f77f aeb3 	ble.w	800649e <_dtoa_r+0x68e>
 8006738:	4656      	mov	r6, sl
 800673a:	2331      	movs	r3, #49	@ 0x31
 800673c:	f806 3b01 	strb.w	r3, [r6], #1
 8006740:	9b04      	ldr	r3, [sp, #16]
 8006742:	3301      	adds	r3, #1
 8006744:	9304      	str	r3, [sp, #16]
 8006746:	e6ae      	b.n	80064a6 <_dtoa_r+0x696>
 8006748:	9c07      	ldr	r4, [sp, #28]
 800674a:	9704      	str	r7, [sp, #16]
 800674c:	4625      	mov	r5, r4
 800674e:	e7f3      	b.n	8006738 <_dtoa_r+0x928>
 8006750:	9b07      	ldr	r3, [sp, #28]
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006756:	2b00      	cmp	r3, #0
 8006758:	f000 8104 	beq.w	8006964 <_dtoa_r+0xb54>
 800675c:	2e00      	cmp	r6, #0
 800675e:	dd05      	ble.n	800676c <_dtoa_r+0x95c>
 8006760:	4629      	mov	r1, r5
 8006762:	4632      	mov	r2, r6
 8006764:	4658      	mov	r0, fp
 8006766:	f000 fc25 	bl	8006fb4 <__lshift>
 800676a:	4605      	mov	r5, r0
 800676c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800676e:	2b00      	cmp	r3, #0
 8006770:	d05a      	beq.n	8006828 <_dtoa_r+0xa18>
 8006772:	6869      	ldr	r1, [r5, #4]
 8006774:	4658      	mov	r0, fp
 8006776:	f000 fa0f 	bl	8006b98 <_Balloc>
 800677a:	4606      	mov	r6, r0
 800677c:	b928      	cbnz	r0, 800678a <_dtoa_r+0x97a>
 800677e:	4b84      	ldr	r3, [pc, #528]	@ (8006990 <_dtoa_r+0xb80>)
 8006780:	4602      	mov	r2, r0
 8006782:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006786:	f7ff bb5a 	b.w	8005e3e <_dtoa_r+0x2e>
 800678a:	692a      	ldr	r2, [r5, #16]
 800678c:	3202      	adds	r2, #2
 800678e:	0092      	lsls	r2, r2, #2
 8006790:	f105 010c 	add.w	r1, r5, #12
 8006794:	300c      	adds	r0, #12
 8006796:	f001 f803 	bl	80077a0 <memcpy>
 800679a:	2201      	movs	r2, #1
 800679c:	4631      	mov	r1, r6
 800679e:	4658      	mov	r0, fp
 80067a0:	f000 fc08 	bl	8006fb4 <__lshift>
 80067a4:	f10a 0301 	add.w	r3, sl, #1
 80067a8:	9307      	str	r3, [sp, #28]
 80067aa:	9b00      	ldr	r3, [sp, #0]
 80067ac:	4453      	add	r3, sl
 80067ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067b0:	9b02      	ldr	r3, [sp, #8]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	462f      	mov	r7, r5
 80067b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80067ba:	4605      	mov	r5, r0
 80067bc:	9b07      	ldr	r3, [sp, #28]
 80067be:	4621      	mov	r1, r4
 80067c0:	3b01      	subs	r3, #1
 80067c2:	4648      	mov	r0, r9
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	f7ff fa98 	bl	8005cfa <quorem>
 80067ca:	4639      	mov	r1, r7
 80067cc:	9002      	str	r0, [sp, #8]
 80067ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80067d2:	4648      	mov	r0, r9
 80067d4:	f000 fc5a 	bl	800708c <__mcmp>
 80067d8:	462a      	mov	r2, r5
 80067da:	9008      	str	r0, [sp, #32]
 80067dc:	4621      	mov	r1, r4
 80067de:	4658      	mov	r0, fp
 80067e0:	f000 fc70 	bl	80070c4 <__mdiff>
 80067e4:	68c2      	ldr	r2, [r0, #12]
 80067e6:	4606      	mov	r6, r0
 80067e8:	bb02      	cbnz	r2, 800682c <_dtoa_r+0xa1c>
 80067ea:	4601      	mov	r1, r0
 80067ec:	4648      	mov	r0, r9
 80067ee:	f000 fc4d 	bl	800708c <__mcmp>
 80067f2:	4602      	mov	r2, r0
 80067f4:	4631      	mov	r1, r6
 80067f6:	4658      	mov	r0, fp
 80067f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80067fa:	f000 fa0d 	bl	8006c18 <_Bfree>
 80067fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006800:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006802:	9e07      	ldr	r6, [sp, #28]
 8006804:	ea43 0102 	orr.w	r1, r3, r2
 8006808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800680a:	4319      	orrs	r1, r3
 800680c:	d110      	bne.n	8006830 <_dtoa_r+0xa20>
 800680e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006812:	d029      	beq.n	8006868 <_dtoa_r+0xa58>
 8006814:	9b08      	ldr	r3, [sp, #32]
 8006816:	2b00      	cmp	r3, #0
 8006818:	dd02      	ble.n	8006820 <_dtoa_r+0xa10>
 800681a:	9b02      	ldr	r3, [sp, #8]
 800681c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006820:	9b00      	ldr	r3, [sp, #0]
 8006822:	f883 8000 	strb.w	r8, [r3]
 8006826:	e63f      	b.n	80064a8 <_dtoa_r+0x698>
 8006828:	4628      	mov	r0, r5
 800682a:	e7bb      	b.n	80067a4 <_dtoa_r+0x994>
 800682c:	2201      	movs	r2, #1
 800682e:	e7e1      	b.n	80067f4 <_dtoa_r+0x9e4>
 8006830:	9b08      	ldr	r3, [sp, #32]
 8006832:	2b00      	cmp	r3, #0
 8006834:	db04      	blt.n	8006840 <_dtoa_r+0xa30>
 8006836:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006838:	430b      	orrs	r3, r1
 800683a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800683c:	430b      	orrs	r3, r1
 800683e:	d120      	bne.n	8006882 <_dtoa_r+0xa72>
 8006840:	2a00      	cmp	r2, #0
 8006842:	dded      	ble.n	8006820 <_dtoa_r+0xa10>
 8006844:	4649      	mov	r1, r9
 8006846:	2201      	movs	r2, #1
 8006848:	4658      	mov	r0, fp
 800684a:	f000 fbb3 	bl	8006fb4 <__lshift>
 800684e:	4621      	mov	r1, r4
 8006850:	4681      	mov	r9, r0
 8006852:	f000 fc1b 	bl	800708c <__mcmp>
 8006856:	2800      	cmp	r0, #0
 8006858:	dc03      	bgt.n	8006862 <_dtoa_r+0xa52>
 800685a:	d1e1      	bne.n	8006820 <_dtoa_r+0xa10>
 800685c:	f018 0f01 	tst.w	r8, #1
 8006860:	d0de      	beq.n	8006820 <_dtoa_r+0xa10>
 8006862:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006866:	d1d8      	bne.n	800681a <_dtoa_r+0xa0a>
 8006868:	9a00      	ldr	r2, [sp, #0]
 800686a:	2339      	movs	r3, #57	@ 0x39
 800686c:	7013      	strb	r3, [r2, #0]
 800686e:	4633      	mov	r3, r6
 8006870:	461e      	mov	r6, r3
 8006872:	3b01      	subs	r3, #1
 8006874:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006878:	2a39      	cmp	r2, #57	@ 0x39
 800687a:	d052      	beq.n	8006922 <_dtoa_r+0xb12>
 800687c:	3201      	adds	r2, #1
 800687e:	701a      	strb	r2, [r3, #0]
 8006880:	e612      	b.n	80064a8 <_dtoa_r+0x698>
 8006882:	2a00      	cmp	r2, #0
 8006884:	dd07      	ble.n	8006896 <_dtoa_r+0xa86>
 8006886:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800688a:	d0ed      	beq.n	8006868 <_dtoa_r+0xa58>
 800688c:	9a00      	ldr	r2, [sp, #0]
 800688e:	f108 0301 	add.w	r3, r8, #1
 8006892:	7013      	strb	r3, [r2, #0]
 8006894:	e608      	b.n	80064a8 <_dtoa_r+0x698>
 8006896:	9b07      	ldr	r3, [sp, #28]
 8006898:	9a07      	ldr	r2, [sp, #28]
 800689a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800689e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d028      	beq.n	80068f6 <_dtoa_r+0xae6>
 80068a4:	4649      	mov	r1, r9
 80068a6:	2300      	movs	r3, #0
 80068a8:	220a      	movs	r2, #10
 80068aa:	4658      	mov	r0, fp
 80068ac:	f000 f9d6 	bl	8006c5c <__multadd>
 80068b0:	42af      	cmp	r7, r5
 80068b2:	4681      	mov	r9, r0
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	f04f 020a 	mov.w	r2, #10
 80068bc:	4639      	mov	r1, r7
 80068be:	4658      	mov	r0, fp
 80068c0:	d107      	bne.n	80068d2 <_dtoa_r+0xac2>
 80068c2:	f000 f9cb 	bl	8006c5c <__multadd>
 80068c6:	4607      	mov	r7, r0
 80068c8:	4605      	mov	r5, r0
 80068ca:	9b07      	ldr	r3, [sp, #28]
 80068cc:	3301      	adds	r3, #1
 80068ce:	9307      	str	r3, [sp, #28]
 80068d0:	e774      	b.n	80067bc <_dtoa_r+0x9ac>
 80068d2:	f000 f9c3 	bl	8006c5c <__multadd>
 80068d6:	4629      	mov	r1, r5
 80068d8:	4607      	mov	r7, r0
 80068da:	2300      	movs	r3, #0
 80068dc:	220a      	movs	r2, #10
 80068de:	4658      	mov	r0, fp
 80068e0:	f000 f9bc 	bl	8006c5c <__multadd>
 80068e4:	4605      	mov	r5, r0
 80068e6:	e7f0      	b.n	80068ca <_dtoa_r+0xaba>
 80068e8:	9b00      	ldr	r3, [sp, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	bfcc      	ite	gt
 80068ee:	461e      	movgt	r6, r3
 80068f0:	2601      	movle	r6, #1
 80068f2:	4456      	add	r6, sl
 80068f4:	2700      	movs	r7, #0
 80068f6:	4649      	mov	r1, r9
 80068f8:	2201      	movs	r2, #1
 80068fa:	4658      	mov	r0, fp
 80068fc:	f000 fb5a 	bl	8006fb4 <__lshift>
 8006900:	4621      	mov	r1, r4
 8006902:	4681      	mov	r9, r0
 8006904:	f000 fbc2 	bl	800708c <__mcmp>
 8006908:	2800      	cmp	r0, #0
 800690a:	dcb0      	bgt.n	800686e <_dtoa_r+0xa5e>
 800690c:	d102      	bne.n	8006914 <_dtoa_r+0xb04>
 800690e:	f018 0f01 	tst.w	r8, #1
 8006912:	d1ac      	bne.n	800686e <_dtoa_r+0xa5e>
 8006914:	4633      	mov	r3, r6
 8006916:	461e      	mov	r6, r3
 8006918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800691c:	2a30      	cmp	r2, #48	@ 0x30
 800691e:	d0fa      	beq.n	8006916 <_dtoa_r+0xb06>
 8006920:	e5c2      	b.n	80064a8 <_dtoa_r+0x698>
 8006922:	459a      	cmp	sl, r3
 8006924:	d1a4      	bne.n	8006870 <_dtoa_r+0xa60>
 8006926:	9b04      	ldr	r3, [sp, #16]
 8006928:	3301      	adds	r3, #1
 800692a:	9304      	str	r3, [sp, #16]
 800692c:	2331      	movs	r3, #49	@ 0x31
 800692e:	f88a 3000 	strb.w	r3, [sl]
 8006932:	e5b9      	b.n	80064a8 <_dtoa_r+0x698>
 8006934:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006936:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006994 <_dtoa_r+0xb84>
 800693a:	b11b      	cbz	r3, 8006944 <_dtoa_r+0xb34>
 800693c:	f10a 0308 	add.w	r3, sl, #8
 8006940:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006942:	6013      	str	r3, [r2, #0]
 8006944:	4650      	mov	r0, sl
 8006946:	b019      	add	sp, #100	@ 0x64
 8006948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800694c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800694e:	2b01      	cmp	r3, #1
 8006950:	f77f ae37 	ble.w	80065c2 <_dtoa_r+0x7b2>
 8006954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006956:	930a      	str	r3, [sp, #40]	@ 0x28
 8006958:	2001      	movs	r0, #1
 800695a:	e655      	b.n	8006608 <_dtoa_r+0x7f8>
 800695c:	9b00      	ldr	r3, [sp, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f77f aed6 	ble.w	8006710 <_dtoa_r+0x900>
 8006964:	4656      	mov	r6, sl
 8006966:	4621      	mov	r1, r4
 8006968:	4648      	mov	r0, r9
 800696a:	f7ff f9c6 	bl	8005cfa <quorem>
 800696e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006972:	f806 8b01 	strb.w	r8, [r6], #1
 8006976:	9b00      	ldr	r3, [sp, #0]
 8006978:	eba6 020a 	sub.w	r2, r6, sl
 800697c:	4293      	cmp	r3, r2
 800697e:	ddb3      	ble.n	80068e8 <_dtoa_r+0xad8>
 8006980:	4649      	mov	r1, r9
 8006982:	2300      	movs	r3, #0
 8006984:	220a      	movs	r2, #10
 8006986:	4658      	mov	r0, fp
 8006988:	f000 f968 	bl	8006c5c <__multadd>
 800698c:	4681      	mov	r9, r0
 800698e:	e7ea      	b.n	8006966 <_dtoa_r+0xb56>
 8006990:	08007c39 	.word	0x08007c39
 8006994:	08007bbd 	.word	0x08007bbd

08006998 <_free_r>:
 8006998:	b538      	push	{r3, r4, r5, lr}
 800699a:	4605      	mov	r5, r0
 800699c:	2900      	cmp	r1, #0
 800699e:	d041      	beq.n	8006a24 <_free_r+0x8c>
 80069a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069a4:	1f0c      	subs	r4, r1, #4
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	bfb8      	it	lt
 80069aa:	18e4      	addlt	r4, r4, r3
 80069ac:	f000 f8e8 	bl	8006b80 <__malloc_lock>
 80069b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a28 <_free_r+0x90>)
 80069b2:	6813      	ldr	r3, [r2, #0]
 80069b4:	b933      	cbnz	r3, 80069c4 <_free_r+0x2c>
 80069b6:	6063      	str	r3, [r4, #4]
 80069b8:	6014      	str	r4, [r2, #0]
 80069ba:	4628      	mov	r0, r5
 80069bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069c0:	f000 b8e4 	b.w	8006b8c <__malloc_unlock>
 80069c4:	42a3      	cmp	r3, r4
 80069c6:	d908      	bls.n	80069da <_free_r+0x42>
 80069c8:	6820      	ldr	r0, [r4, #0]
 80069ca:	1821      	adds	r1, r4, r0
 80069cc:	428b      	cmp	r3, r1
 80069ce:	bf01      	itttt	eq
 80069d0:	6819      	ldreq	r1, [r3, #0]
 80069d2:	685b      	ldreq	r3, [r3, #4]
 80069d4:	1809      	addeq	r1, r1, r0
 80069d6:	6021      	streq	r1, [r4, #0]
 80069d8:	e7ed      	b.n	80069b6 <_free_r+0x1e>
 80069da:	461a      	mov	r2, r3
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	b10b      	cbz	r3, 80069e4 <_free_r+0x4c>
 80069e0:	42a3      	cmp	r3, r4
 80069e2:	d9fa      	bls.n	80069da <_free_r+0x42>
 80069e4:	6811      	ldr	r1, [r2, #0]
 80069e6:	1850      	adds	r0, r2, r1
 80069e8:	42a0      	cmp	r0, r4
 80069ea:	d10b      	bne.n	8006a04 <_free_r+0x6c>
 80069ec:	6820      	ldr	r0, [r4, #0]
 80069ee:	4401      	add	r1, r0
 80069f0:	1850      	adds	r0, r2, r1
 80069f2:	4283      	cmp	r3, r0
 80069f4:	6011      	str	r1, [r2, #0]
 80069f6:	d1e0      	bne.n	80069ba <_free_r+0x22>
 80069f8:	6818      	ldr	r0, [r3, #0]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	6053      	str	r3, [r2, #4]
 80069fe:	4408      	add	r0, r1
 8006a00:	6010      	str	r0, [r2, #0]
 8006a02:	e7da      	b.n	80069ba <_free_r+0x22>
 8006a04:	d902      	bls.n	8006a0c <_free_r+0x74>
 8006a06:	230c      	movs	r3, #12
 8006a08:	602b      	str	r3, [r5, #0]
 8006a0a:	e7d6      	b.n	80069ba <_free_r+0x22>
 8006a0c:	6820      	ldr	r0, [r4, #0]
 8006a0e:	1821      	adds	r1, r4, r0
 8006a10:	428b      	cmp	r3, r1
 8006a12:	bf04      	itt	eq
 8006a14:	6819      	ldreq	r1, [r3, #0]
 8006a16:	685b      	ldreq	r3, [r3, #4]
 8006a18:	6063      	str	r3, [r4, #4]
 8006a1a:	bf04      	itt	eq
 8006a1c:	1809      	addeq	r1, r1, r0
 8006a1e:	6021      	streq	r1, [r4, #0]
 8006a20:	6054      	str	r4, [r2, #4]
 8006a22:	e7ca      	b.n	80069ba <_free_r+0x22>
 8006a24:	bd38      	pop	{r3, r4, r5, pc}
 8006a26:	bf00      	nop
 8006a28:	2000049c 	.word	0x2000049c

08006a2c <malloc>:
 8006a2c:	4b02      	ldr	r3, [pc, #8]	@ (8006a38 <malloc+0xc>)
 8006a2e:	4601      	mov	r1, r0
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	f000 b825 	b.w	8006a80 <_malloc_r>
 8006a36:	bf00      	nop
 8006a38:	20000018 	.word	0x20000018

08006a3c <sbrk_aligned>:
 8006a3c:	b570      	push	{r4, r5, r6, lr}
 8006a3e:	4e0f      	ldr	r6, [pc, #60]	@ (8006a7c <sbrk_aligned+0x40>)
 8006a40:	460c      	mov	r4, r1
 8006a42:	6831      	ldr	r1, [r6, #0]
 8006a44:	4605      	mov	r5, r0
 8006a46:	b911      	cbnz	r1, 8006a4e <sbrk_aligned+0x12>
 8006a48:	f000 fe9a 	bl	8007780 <_sbrk_r>
 8006a4c:	6030      	str	r0, [r6, #0]
 8006a4e:	4621      	mov	r1, r4
 8006a50:	4628      	mov	r0, r5
 8006a52:	f000 fe95 	bl	8007780 <_sbrk_r>
 8006a56:	1c43      	adds	r3, r0, #1
 8006a58:	d103      	bne.n	8006a62 <sbrk_aligned+0x26>
 8006a5a:	f04f 34ff 	mov.w	r4, #4294967295
 8006a5e:	4620      	mov	r0, r4
 8006a60:	bd70      	pop	{r4, r5, r6, pc}
 8006a62:	1cc4      	adds	r4, r0, #3
 8006a64:	f024 0403 	bic.w	r4, r4, #3
 8006a68:	42a0      	cmp	r0, r4
 8006a6a:	d0f8      	beq.n	8006a5e <sbrk_aligned+0x22>
 8006a6c:	1a21      	subs	r1, r4, r0
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f000 fe86 	bl	8007780 <_sbrk_r>
 8006a74:	3001      	adds	r0, #1
 8006a76:	d1f2      	bne.n	8006a5e <sbrk_aligned+0x22>
 8006a78:	e7ef      	b.n	8006a5a <sbrk_aligned+0x1e>
 8006a7a:	bf00      	nop
 8006a7c:	20000498 	.word	0x20000498

08006a80 <_malloc_r>:
 8006a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a84:	1ccd      	adds	r5, r1, #3
 8006a86:	f025 0503 	bic.w	r5, r5, #3
 8006a8a:	3508      	adds	r5, #8
 8006a8c:	2d0c      	cmp	r5, #12
 8006a8e:	bf38      	it	cc
 8006a90:	250c      	movcc	r5, #12
 8006a92:	2d00      	cmp	r5, #0
 8006a94:	4606      	mov	r6, r0
 8006a96:	db01      	blt.n	8006a9c <_malloc_r+0x1c>
 8006a98:	42a9      	cmp	r1, r5
 8006a9a:	d904      	bls.n	8006aa6 <_malloc_r+0x26>
 8006a9c:	230c      	movs	r3, #12
 8006a9e:	6033      	str	r3, [r6, #0]
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b7c <_malloc_r+0xfc>
 8006aaa:	f000 f869 	bl	8006b80 <__malloc_lock>
 8006aae:	f8d8 3000 	ldr.w	r3, [r8]
 8006ab2:	461c      	mov	r4, r3
 8006ab4:	bb44      	cbnz	r4, 8006b08 <_malloc_r+0x88>
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	4630      	mov	r0, r6
 8006aba:	f7ff ffbf 	bl	8006a3c <sbrk_aligned>
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	d158      	bne.n	8006b76 <_malloc_r+0xf6>
 8006ac4:	f8d8 4000 	ldr.w	r4, [r8]
 8006ac8:	4627      	mov	r7, r4
 8006aca:	2f00      	cmp	r7, #0
 8006acc:	d143      	bne.n	8006b56 <_malloc_r+0xd6>
 8006ace:	2c00      	cmp	r4, #0
 8006ad0:	d04b      	beq.n	8006b6a <_malloc_r+0xea>
 8006ad2:	6823      	ldr	r3, [r4, #0]
 8006ad4:	4639      	mov	r1, r7
 8006ad6:	4630      	mov	r0, r6
 8006ad8:	eb04 0903 	add.w	r9, r4, r3
 8006adc:	f000 fe50 	bl	8007780 <_sbrk_r>
 8006ae0:	4581      	cmp	r9, r0
 8006ae2:	d142      	bne.n	8006b6a <_malloc_r+0xea>
 8006ae4:	6821      	ldr	r1, [r4, #0]
 8006ae6:	1a6d      	subs	r5, r5, r1
 8006ae8:	4629      	mov	r1, r5
 8006aea:	4630      	mov	r0, r6
 8006aec:	f7ff ffa6 	bl	8006a3c <sbrk_aligned>
 8006af0:	3001      	adds	r0, #1
 8006af2:	d03a      	beq.n	8006b6a <_malloc_r+0xea>
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	442b      	add	r3, r5
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	f8d8 3000 	ldr.w	r3, [r8]
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	bb62      	cbnz	r2, 8006b5c <_malloc_r+0xdc>
 8006b02:	f8c8 7000 	str.w	r7, [r8]
 8006b06:	e00f      	b.n	8006b28 <_malloc_r+0xa8>
 8006b08:	6822      	ldr	r2, [r4, #0]
 8006b0a:	1b52      	subs	r2, r2, r5
 8006b0c:	d420      	bmi.n	8006b50 <_malloc_r+0xd0>
 8006b0e:	2a0b      	cmp	r2, #11
 8006b10:	d917      	bls.n	8006b42 <_malloc_r+0xc2>
 8006b12:	1961      	adds	r1, r4, r5
 8006b14:	42a3      	cmp	r3, r4
 8006b16:	6025      	str	r5, [r4, #0]
 8006b18:	bf18      	it	ne
 8006b1a:	6059      	strne	r1, [r3, #4]
 8006b1c:	6863      	ldr	r3, [r4, #4]
 8006b1e:	bf08      	it	eq
 8006b20:	f8c8 1000 	streq.w	r1, [r8]
 8006b24:	5162      	str	r2, [r4, r5]
 8006b26:	604b      	str	r3, [r1, #4]
 8006b28:	4630      	mov	r0, r6
 8006b2a:	f000 f82f 	bl	8006b8c <__malloc_unlock>
 8006b2e:	f104 000b 	add.w	r0, r4, #11
 8006b32:	1d23      	adds	r3, r4, #4
 8006b34:	f020 0007 	bic.w	r0, r0, #7
 8006b38:	1ac2      	subs	r2, r0, r3
 8006b3a:	bf1c      	itt	ne
 8006b3c:	1a1b      	subne	r3, r3, r0
 8006b3e:	50a3      	strne	r3, [r4, r2]
 8006b40:	e7af      	b.n	8006aa2 <_malloc_r+0x22>
 8006b42:	6862      	ldr	r2, [r4, #4]
 8006b44:	42a3      	cmp	r3, r4
 8006b46:	bf0c      	ite	eq
 8006b48:	f8c8 2000 	streq.w	r2, [r8]
 8006b4c:	605a      	strne	r2, [r3, #4]
 8006b4e:	e7eb      	b.n	8006b28 <_malloc_r+0xa8>
 8006b50:	4623      	mov	r3, r4
 8006b52:	6864      	ldr	r4, [r4, #4]
 8006b54:	e7ae      	b.n	8006ab4 <_malloc_r+0x34>
 8006b56:	463c      	mov	r4, r7
 8006b58:	687f      	ldr	r7, [r7, #4]
 8006b5a:	e7b6      	b.n	8006aca <_malloc_r+0x4a>
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	42a3      	cmp	r3, r4
 8006b62:	d1fb      	bne.n	8006b5c <_malloc_r+0xdc>
 8006b64:	2300      	movs	r3, #0
 8006b66:	6053      	str	r3, [r2, #4]
 8006b68:	e7de      	b.n	8006b28 <_malloc_r+0xa8>
 8006b6a:	230c      	movs	r3, #12
 8006b6c:	6033      	str	r3, [r6, #0]
 8006b6e:	4630      	mov	r0, r6
 8006b70:	f000 f80c 	bl	8006b8c <__malloc_unlock>
 8006b74:	e794      	b.n	8006aa0 <_malloc_r+0x20>
 8006b76:	6005      	str	r5, [r0, #0]
 8006b78:	e7d6      	b.n	8006b28 <_malloc_r+0xa8>
 8006b7a:	bf00      	nop
 8006b7c:	2000049c 	.word	0x2000049c

08006b80 <__malloc_lock>:
 8006b80:	4801      	ldr	r0, [pc, #4]	@ (8006b88 <__malloc_lock+0x8>)
 8006b82:	f7ff b8b8 	b.w	8005cf6 <__retarget_lock_acquire_recursive>
 8006b86:	bf00      	nop
 8006b88:	20000494 	.word	0x20000494

08006b8c <__malloc_unlock>:
 8006b8c:	4801      	ldr	r0, [pc, #4]	@ (8006b94 <__malloc_unlock+0x8>)
 8006b8e:	f7ff b8b3 	b.w	8005cf8 <__retarget_lock_release_recursive>
 8006b92:	bf00      	nop
 8006b94:	20000494 	.word	0x20000494

08006b98 <_Balloc>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	69c6      	ldr	r6, [r0, #28]
 8006b9c:	4604      	mov	r4, r0
 8006b9e:	460d      	mov	r5, r1
 8006ba0:	b976      	cbnz	r6, 8006bc0 <_Balloc+0x28>
 8006ba2:	2010      	movs	r0, #16
 8006ba4:	f7ff ff42 	bl	8006a2c <malloc>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	61e0      	str	r0, [r4, #28]
 8006bac:	b920      	cbnz	r0, 8006bb8 <_Balloc+0x20>
 8006bae:	4b18      	ldr	r3, [pc, #96]	@ (8006c10 <_Balloc+0x78>)
 8006bb0:	4818      	ldr	r0, [pc, #96]	@ (8006c14 <_Balloc+0x7c>)
 8006bb2:	216b      	movs	r1, #107	@ 0x6b
 8006bb4:	f000 fe02 	bl	80077bc <__assert_func>
 8006bb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bbc:	6006      	str	r6, [r0, #0]
 8006bbe:	60c6      	str	r6, [r0, #12]
 8006bc0:	69e6      	ldr	r6, [r4, #28]
 8006bc2:	68f3      	ldr	r3, [r6, #12]
 8006bc4:	b183      	cbz	r3, 8006be8 <_Balloc+0x50>
 8006bc6:	69e3      	ldr	r3, [r4, #28]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bce:	b9b8      	cbnz	r0, 8006c00 <_Balloc+0x68>
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	fa01 f605 	lsl.w	r6, r1, r5
 8006bd6:	1d72      	adds	r2, r6, #5
 8006bd8:	0092      	lsls	r2, r2, #2
 8006bda:	4620      	mov	r0, r4
 8006bdc:	f000 fe0c 	bl	80077f8 <_calloc_r>
 8006be0:	b160      	cbz	r0, 8006bfc <_Balloc+0x64>
 8006be2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006be6:	e00e      	b.n	8006c06 <_Balloc+0x6e>
 8006be8:	2221      	movs	r2, #33	@ 0x21
 8006bea:	2104      	movs	r1, #4
 8006bec:	4620      	mov	r0, r4
 8006bee:	f000 fe03 	bl	80077f8 <_calloc_r>
 8006bf2:	69e3      	ldr	r3, [r4, #28]
 8006bf4:	60f0      	str	r0, [r6, #12]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1e4      	bne.n	8006bc6 <_Balloc+0x2e>
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	bd70      	pop	{r4, r5, r6, pc}
 8006c00:	6802      	ldr	r2, [r0, #0]
 8006c02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c06:	2300      	movs	r3, #0
 8006c08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c0c:	e7f7      	b.n	8006bfe <_Balloc+0x66>
 8006c0e:	bf00      	nop
 8006c10:	08007bca 	.word	0x08007bca
 8006c14:	08007c4a 	.word	0x08007c4a

08006c18 <_Bfree>:
 8006c18:	b570      	push	{r4, r5, r6, lr}
 8006c1a:	69c6      	ldr	r6, [r0, #28]
 8006c1c:	4605      	mov	r5, r0
 8006c1e:	460c      	mov	r4, r1
 8006c20:	b976      	cbnz	r6, 8006c40 <_Bfree+0x28>
 8006c22:	2010      	movs	r0, #16
 8006c24:	f7ff ff02 	bl	8006a2c <malloc>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	61e8      	str	r0, [r5, #28]
 8006c2c:	b920      	cbnz	r0, 8006c38 <_Bfree+0x20>
 8006c2e:	4b09      	ldr	r3, [pc, #36]	@ (8006c54 <_Bfree+0x3c>)
 8006c30:	4809      	ldr	r0, [pc, #36]	@ (8006c58 <_Bfree+0x40>)
 8006c32:	218f      	movs	r1, #143	@ 0x8f
 8006c34:	f000 fdc2 	bl	80077bc <__assert_func>
 8006c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c3c:	6006      	str	r6, [r0, #0]
 8006c3e:	60c6      	str	r6, [r0, #12]
 8006c40:	b13c      	cbz	r4, 8006c52 <_Bfree+0x3a>
 8006c42:	69eb      	ldr	r3, [r5, #28]
 8006c44:	6862      	ldr	r2, [r4, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c4c:	6021      	str	r1, [r4, #0]
 8006c4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c52:	bd70      	pop	{r4, r5, r6, pc}
 8006c54:	08007bca 	.word	0x08007bca
 8006c58:	08007c4a 	.word	0x08007c4a

08006c5c <__multadd>:
 8006c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c60:	690d      	ldr	r5, [r1, #16]
 8006c62:	4607      	mov	r7, r0
 8006c64:	460c      	mov	r4, r1
 8006c66:	461e      	mov	r6, r3
 8006c68:	f101 0c14 	add.w	ip, r1, #20
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	f8dc 3000 	ldr.w	r3, [ip]
 8006c72:	b299      	uxth	r1, r3
 8006c74:	fb02 6101 	mla	r1, r2, r1, r6
 8006c78:	0c1e      	lsrs	r6, r3, #16
 8006c7a:	0c0b      	lsrs	r3, r1, #16
 8006c7c:	fb02 3306 	mla	r3, r2, r6, r3
 8006c80:	b289      	uxth	r1, r1
 8006c82:	3001      	adds	r0, #1
 8006c84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c88:	4285      	cmp	r5, r0
 8006c8a:	f84c 1b04 	str.w	r1, [ip], #4
 8006c8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c92:	dcec      	bgt.n	8006c6e <__multadd+0x12>
 8006c94:	b30e      	cbz	r6, 8006cda <__multadd+0x7e>
 8006c96:	68a3      	ldr	r3, [r4, #8]
 8006c98:	42ab      	cmp	r3, r5
 8006c9a:	dc19      	bgt.n	8006cd0 <__multadd+0x74>
 8006c9c:	6861      	ldr	r1, [r4, #4]
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	3101      	adds	r1, #1
 8006ca2:	f7ff ff79 	bl	8006b98 <_Balloc>
 8006ca6:	4680      	mov	r8, r0
 8006ca8:	b928      	cbnz	r0, 8006cb6 <__multadd+0x5a>
 8006caa:	4602      	mov	r2, r0
 8006cac:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce0 <__multadd+0x84>)
 8006cae:	480d      	ldr	r0, [pc, #52]	@ (8006ce4 <__multadd+0x88>)
 8006cb0:	21ba      	movs	r1, #186	@ 0xba
 8006cb2:	f000 fd83 	bl	80077bc <__assert_func>
 8006cb6:	6922      	ldr	r2, [r4, #16]
 8006cb8:	3202      	adds	r2, #2
 8006cba:	f104 010c 	add.w	r1, r4, #12
 8006cbe:	0092      	lsls	r2, r2, #2
 8006cc0:	300c      	adds	r0, #12
 8006cc2:	f000 fd6d 	bl	80077a0 <memcpy>
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	4638      	mov	r0, r7
 8006cca:	f7ff ffa5 	bl	8006c18 <_Bfree>
 8006cce:	4644      	mov	r4, r8
 8006cd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006cd4:	3501      	adds	r5, #1
 8006cd6:	615e      	str	r6, [r3, #20]
 8006cd8:	6125      	str	r5, [r4, #16]
 8006cda:	4620      	mov	r0, r4
 8006cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ce0:	08007c39 	.word	0x08007c39
 8006ce4:	08007c4a 	.word	0x08007c4a

08006ce8 <__hi0bits>:
 8006ce8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006cec:	4603      	mov	r3, r0
 8006cee:	bf36      	itet	cc
 8006cf0:	0403      	lslcc	r3, r0, #16
 8006cf2:	2000      	movcs	r0, #0
 8006cf4:	2010      	movcc	r0, #16
 8006cf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cfa:	bf3c      	itt	cc
 8006cfc:	021b      	lslcc	r3, r3, #8
 8006cfe:	3008      	addcc	r0, #8
 8006d00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d04:	bf3c      	itt	cc
 8006d06:	011b      	lslcc	r3, r3, #4
 8006d08:	3004      	addcc	r0, #4
 8006d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d0e:	bf3c      	itt	cc
 8006d10:	009b      	lslcc	r3, r3, #2
 8006d12:	3002      	addcc	r0, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	db05      	blt.n	8006d24 <__hi0bits+0x3c>
 8006d18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d1c:	f100 0001 	add.w	r0, r0, #1
 8006d20:	bf08      	it	eq
 8006d22:	2020      	moveq	r0, #32
 8006d24:	4770      	bx	lr

08006d26 <__lo0bits>:
 8006d26:	6803      	ldr	r3, [r0, #0]
 8006d28:	4602      	mov	r2, r0
 8006d2a:	f013 0007 	ands.w	r0, r3, #7
 8006d2e:	d00b      	beq.n	8006d48 <__lo0bits+0x22>
 8006d30:	07d9      	lsls	r1, r3, #31
 8006d32:	d421      	bmi.n	8006d78 <__lo0bits+0x52>
 8006d34:	0798      	lsls	r0, r3, #30
 8006d36:	bf49      	itett	mi
 8006d38:	085b      	lsrmi	r3, r3, #1
 8006d3a:	089b      	lsrpl	r3, r3, #2
 8006d3c:	2001      	movmi	r0, #1
 8006d3e:	6013      	strmi	r3, [r2, #0]
 8006d40:	bf5c      	itt	pl
 8006d42:	6013      	strpl	r3, [r2, #0]
 8006d44:	2002      	movpl	r0, #2
 8006d46:	4770      	bx	lr
 8006d48:	b299      	uxth	r1, r3
 8006d4a:	b909      	cbnz	r1, 8006d50 <__lo0bits+0x2a>
 8006d4c:	0c1b      	lsrs	r3, r3, #16
 8006d4e:	2010      	movs	r0, #16
 8006d50:	b2d9      	uxtb	r1, r3
 8006d52:	b909      	cbnz	r1, 8006d58 <__lo0bits+0x32>
 8006d54:	3008      	adds	r0, #8
 8006d56:	0a1b      	lsrs	r3, r3, #8
 8006d58:	0719      	lsls	r1, r3, #28
 8006d5a:	bf04      	itt	eq
 8006d5c:	091b      	lsreq	r3, r3, #4
 8006d5e:	3004      	addeq	r0, #4
 8006d60:	0799      	lsls	r1, r3, #30
 8006d62:	bf04      	itt	eq
 8006d64:	089b      	lsreq	r3, r3, #2
 8006d66:	3002      	addeq	r0, #2
 8006d68:	07d9      	lsls	r1, r3, #31
 8006d6a:	d403      	bmi.n	8006d74 <__lo0bits+0x4e>
 8006d6c:	085b      	lsrs	r3, r3, #1
 8006d6e:	f100 0001 	add.w	r0, r0, #1
 8006d72:	d003      	beq.n	8006d7c <__lo0bits+0x56>
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	4770      	bx	lr
 8006d78:	2000      	movs	r0, #0
 8006d7a:	4770      	bx	lr
 8006d7c:	2020      	movs	r0, #32
 8006d7e:	4770      	bx	lr

08006d80 <__i2b>:
 8006d80:	b510      	push	{r4, lr}
 8006d82:	460c      	mov	r4, r1
 8006d84:	2101      	movs	r1, #1
 8006d86:	f7ff ff07 	bl	8006b98 <_Balloc>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	b928      	cbnz	r0, 8006d9a <__i2b+0x1a>
 8006d8e:	4b05      	ldr	r3, [pc, #20]	@ (8006da4 <__i2b+0x24>)
 8006d90:	4805      	ldr	r0, [pc, #20]	@ (8006da8 <__i2b+0x28>)
 8006d92:	f240 1145 	movw	r1, #325	@ 0x145
 8006d96:	f000 fd11 	bl	80077bc <__assert_func>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	6144      	str	r4, [r0, #20]
 8006d9e:	6103      	str	r3, [r0, #16]
 8006da0:	bd10      	pop	{r4, pc}
 8006da2:	bf00      	nop
 8006da4:	08007c39 	.word	0x08007c39
 8006da8:	08007c4a 	.word	0x08007c4a

08006dac <__multiply>:
 8006dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db0:	4614      	mov	r4, r2
 8006db2:	690a      	ldr	r2, [r1, #16]
 8006db4:	6923      	ldr	r3, [r4, #16]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	bfa8      	it	ge
 8006dba:	4623      	movge	r3, r4
 8006dbc:	460f      	mov	r7, r1
 8006dbe:	bfa4      	itt	ge
 8006dc0:	460c      	movge	r4, r1
 8006dc2:	461f      	movge	r7, r3
 8006dc4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006dc8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006dcc:	68a3      	ldr	r3, [r4, #8]
 8006dce:	6861      	ldr	r1, [r4, #4]
 8006dd0:	eb0a 0609 	add.w	r6, sl, r9
 8006dd4:	42b3      	cmp	r3, r6
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	bfb8      	it	lt
 8006dda:	3101      	addlt	r1, #1
 8006ddc:	f7ff fedc 	bl	8006b98 <_Balloc>
 8006de0:	b930      	cbnz	r0, 8006df0 <__multiply+0x44>
 8006de2:	4602      	mov	r2, r0
 8006de4:	4b44      	ldr	r3, [pc, #272]	@ (8006ef8 <__multiply+0x14c>)
 8006de6:	4845      	ldr	r0, [pc, #276]	@ (8006efc <__multiply+0x150>)
 8006de8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006dec:	f000 fce6 	bl	80077bc <__assert_func>
 8006df0:	f100 0514 	add.w	r5, r0, #20
 8006df4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006df8:	462b      	mov	r3, r5
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	4543      	cmp	r3, r8
 8006dfe:	d321      	bcc.n	8006e44 <__multiply+0x98>
 8006e00:	f107 0114 	add.w	r1, r7, #20
 8006e04:	f104 0214 	add.w	r2, r4, #20
 8006e08:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006e0c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006e10:	9302      	str	r3, [sp, #8]
 8006e12:	1b13      	subs	r3, r2, r4
 8006e14:	3b15      	subs	r3, #21
 8006e16:	f023 0303 	bic.w	r3, r3, #3
 8006e1a:	3304      	adds	r3, #4
 8006e1c:	f104 0715 	add.w	r7, r4, #21
 8006e20:	42ba      	cmp	r2, r7
 8006e22:	bf38      	it	cc
 8006e24:	2304      	movcc	r3, #4
 8006e26:	9301      	str	r3, [sp, #4]
 8006e28:	9b02      	ldr	r3, [sp, #8]
 8006e2a:	9103      	str	r1, [sp, #12]
 8006e2c:	428b      	cmp	r3, r1
 8006e2e:	d80c      	bhi.n	8006e4a <__multiply+0x9e>
 8006e30:	2e00      	cmp	r6, #0
 8006e32:	dd03      	ble.n	8006e3c <__multiply+0x90>
 8006e34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d05b      	beq.n	8006ef4 <__multiply+0x148>
 8006e3c:	6106      	str	r6, [r0, #16]
 8006e3e:	b005      	add	sp, #20
 8006e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e44:	f843 2b04 	str.w	r2, [r3], #4
 8006e48:	e7d8      	b.n	8006dfc <__multiply+0x50>
 8006e4a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e4e:	f1ba 0f00 	cmp.w	sl, #0
 8006e52:	d024      	beq.n	8006e9e <__multiply+0xf2>
 8006e54:	f104 0e14 	add.w	lr, r4, #20
 8006e58:	46a9      	mov	r9, r5
 8006e5a:	f04f 0c00 	mov.w	ip, #0
 8006e5e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e62:	f8d9 3000 	ldr.w	r3, [r9]
 8006e66:	fa1f fb87 	uxth.w	fp, r7
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e70:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006e74:	f8d9 7000 	ldr.w	r7, [r9]
 8006e78:	4463      	add	r3, ip
 8006e7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006e7e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006e82:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006e8c:	4572      	cmp	r2, lr
 8006e8e:	f849 3b04 	str.w	r3, [r9], #4
 8006e92:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006e96:	d8e2      	bhi.n	8006e5e <__multiply+0xb2>
 8006e98:	9b01      	ldr	r3, [sp, #4]
 8006e9a:	f845 c003 	str.w	ip, [r5, r3]
 8006e9e:	9b03      	ldr	r3, [sp, #12]
 8006ea0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006ea4:	3104      	adds	r1, #4
 8006ea6:	f1b9 0f00 	cmp.w	r9, #0
 8006eaa:	d021      	beq.n	8006ef0 <__multiply+0x144>
 8006eac:	682b      	ldr	r3, [r5, #0]
 8006eae:	f104 0c14 	add.w	ip, r4, #20
 8006eb2:	46ae      	mov	lr, r5
 8006eb4:	f04f 0a00 	mov.w	sl, #0
 8006eb8:	f8bc b000 	ldrh.w	fp, [ip]
 8006ebc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006ec0:	fb09 770b 	mla	r7, r9, fp, r7
 8006ec4:	4457      	add	r7, sl
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ecc:	f84e 3b04 	str.w	r3, [lr], #4
 8006ed0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ed4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ed8:	f8be 3000 	ldrh.w	r3, [lr]
 8006edc:	fb09 330a 	mla	r3, r9, sl, r3
 8006ee0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006ee4:	4562      	cmp	r2, ip
 8006ee6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006eea:	d8e5      	bhi.n	8006eb8 <__multiply+0x10c>
 8006eec:	9f01      	ldr	r7, [sp, #4]
 8006eee:	51eb      	str	r3, [r5, r7]
 8006ef0:	3504      	adds	r5, #4
 8006ef2:	e799      	b.n	8006e28 <__multiply+0x7c>
 8006ef4:	3e01      	subs	r6, #1
 8006ef6:	e79b      	b.n	8006e30 <__multiply+0x84>
 8006ef8:	08007c39 	.word	0x08007c39
 8006efc:	08007c4a 	.word	0x08007c4a

08006f00 <__pow5mult>:
 8006f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f04:	4615      	mov	r5, r2
 8006f06:	f012 0203 	ands.w	r2, r2, #3
 8006f0a:	4607      	mov	r7, r0
 8006f0c:	460e      	mov	r6, r1
 8006f0e:	d007      	beq.n	8006f20 <__pow5mult+0x20>
 8006f10:	4c25      	ldr	r4, [pc, #148]	@ (8006fa8 <__pow5mult+0xa8>)
 8006f12:	3a01      	subs	r2, #1
 8006f14:	2300      	movs	r3, #0
 8006f16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f1a:	f7ff fe9f 	bl	8006c5c <__multadd>
 8006f1e:	4606      	mov	r6, r0
 8006f20:	10ad      	asrs	r5, r5, #2
 8006f22:	d03d      	beq.n	8006fa0 <__pow5mult+0xa0>
 8006f24:	69fc      	ldr	r4, [r7, #28]
 8006f26:	b97c      	cbnz	r4, 8006f48 <__pow5mult+0x48>
 8006f28:	2010      	movs	r0, #16
 8006f2a:	f7ff fd7f 	bl	8006a2c <malloc>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	61f8      	str	r0, [r7, #28]
 8006f32:	b928      	cbnz	r0, 8006f40 <__pow5mult+0x40>
 8006f34:	4b1d      	ldr	r3, [pc, #116]	@ (8006fac <__pow5mult+0xac>)
 8006f36:	481e      	ldr	r0, [pc, #120]	@ (8006fb0 <__pow5mult+0xb0>)
 8006f38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f3c:	f000 fc3e 	bl	80077bc <__assert_func>
 8006f40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f44:	6004      	str	r4, [r0, #0]
 8006f46:	60c4      	str	r4, [r0, #12]
 8006f48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f50:	b94c      	cbnz	r4, 8006f66 <__pow5mult+0x66>
 8006f52:	f240 2171 	movw	r1, #625	@ 0x271
 8006f56:	4638      	mov	r0, r7
 8006f58:	f7ff ff12 	bl	8006d80 <__i2b>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f62:	4604      	mov	r4, r0
 8006f64:	6003      	str	r3, [r0, #0]
 8006f66:	f04f 0900 	mov.w	r9, #0
 8006f6a:	07eb      	lsls	r3, r5, #31
 8006f6c:	d50a      	bpl.n	8006f84 <__pow5mult+0x84>
 8006f6e:	4631      	mov	r1, r6
 8006f70:	4622      	mov	r2, r4
 8006f72:	4638      	mov	r0, r7
 8006f74:	f7ff ff1a 	bl	8006dac <__multiply>
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4680      	mov	r8, r0
 8006f7c:	4638      	mov	r0, r7
 8006f7e:	f7ff fe4b 	bl	8006c18 <_Bfree>
 8006f82:	4646      	mov	r6, r8
 8006f84:	106d      	asrs	r5, r5, #1
 8006f86:	d00b      	beq.n	8006fa0 <__pow5mult+0xa0>
 8006f88:	6820      	ldr	r0, [r4, #0]
 8006f8a:	b938      	cbnz	r0, 8006f9c <__pow5mult+0x9c>
 8006f8c:	4622      	mov	r2, r4
 8006f8e:	4621      	mov	r1, r4
 8006f90:	4638      	mov	r0, r7
 8006f92:	f7ff ff0b 	bl	8006dac <__multiply>
 8006f96:	6020      	str	r0, [r4, #0]
 8006f98:	f8c0 9000 	str.w	r9, [r0]
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	e7e4      	b.n	8006f6a <__pow5mult+0x6a>
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fa6:	bf00      	nop
 8006fa8:	08007ca4 	.word	0x08007ca4
 8006fac:	08007bca 	.word	0x08007bca
 8006fb0:	08007c4a 	.word	0x08007c4a

08006fb4 <__lshift>:
 8006fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb8:	460c      	mov	r4, r1
 8006fba:	6849      	ldr	r1, [r1, #4]
 8006fbc:	6923      	ldr	r3, [r4, #16]
 8006fbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fc2:	68a3      	ldr	r3, [r4, #8]
 8006fc4:	4607      	mov	r7, r0
 8006fc6:	4691      	mov	r9, r2
 8006fc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fcc:	f108 0601 	add.w	r6, r8, #1
 8006fd0:	42b3      	cmp	r3, r6
 8006fd2:	db0b      	blt.n	8006fec <__lshift+0x38>
 8006fd4:	4638      	mov	r0, r7
 8006fd6:	f7ff fddf 	bl	8006b98 <_Balloc>
 8006fda:	4605      	mov	r5, r0
 8006fdc:	b948      	cbnz	r0, 8006ff2 <__lshift+0x3e>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	4b28      	ldr	r3, [pc, #160]	@ (8007084 <__lshift+0xd0>)
 8006fe2:	4829      	ldr	r0, [pc, #164]	@ (8007088 <__lshift+0xd4>)
 8006fe4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006fe8:	f000 fbe8 	bl	80077bc <__assert_func>
 8006fec:	3101      	adds	r1, #1
 8006fee:	005b      	lsls	r3, r3, #1
 8006ff0:	e7ee      	b.n	8006fd0 <__lshift+0x1c>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f100 0114 	add.w	r1, r0, #20
 8006ff8:	f100 0210 	add.w	r2, r0, #16
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	4553      	cmp	r3, sl
 8007000:	db33      	blt.n	800706a <__lshift+0xb6>
 8007002:	6920      	ldr	r0, [r4, #16]
 8007004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007008:	f104 0314 	add.w	r3, r4, #20
 800700c:	f019 091f 	ands.w	r9, r9, #31
 8007010:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007014:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007018:	d02b      	beq.n	8007072 <__lshift+0xbe>
 800701a:	f1c9 0e20 	rsb	lr, r9, #32
 800701e:	468a      	mov	sl, r1
 8007020:	2200      	movs	r2, #0
 8007022:	6818      	ldr	r0, [r3, #0]
 8007024:	fa00 f009 	lsl.w	r0, r0, r9
 8007028:	4310      	orrs	r0, r2
 800702a:	f84a 0b04 	str.w	r0, [sl], #4
 800702e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007032:	459c      	cmp	ip, r3
 8007034:	fa22 f20e 	lsr.w	r2, r2, lr
 8007038:	d8f3      	bhi.n	8007022 <__lshift+0x6e>
 800703a:	ebac 0304 	sub.w	r3, ip, r4
 800703e:	3b15      	subs	r3, #21
 8007040:	f023 0303 	bic.w	r3, r3, #3
 8007044:	3304      	adds	r3, #4
 8007046:	f104 0015 	add.w	r0, r4, #21
 800704a:	4584      	cmp	ip, r0
 800704c:	bf38      	it	cc
 800704e:	2304      	movcc	r3, #4
 8007050:	50ca      	str	r2, [r1, r3]
 8007052:	b10a      	cbz	r2, 8007058 <__lshift+0xa4>
 8007054:	f108 0602 	add.w	r6, r8, #2
 8007058:	3e01      	subs	r6, #1
 800705a:	4638      	mov	r0, r7
 800705c:	612e      	str	r6, [r5, #16]
 800705e:	4621      	mov	r1, r4
 8007060:	f7ff fdda 	bl	8006c18 <_Bfree>
 8007064:	4628      	mov	r0, r5
 8007066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800706a:	f842 0f04 	str.w	r0, [r2, #4]!
 800706e:	3301      	adds	r3, #1
 8007070:	e7c5      	b.n	8006ffe <__lshift+0x4a>
 8007072:	3904      	subs	r1, #4
 8007074:	f853 2b04 	ldr.w	r2, [r3], #4
 8007078:	f841 2f04 	str.w	r2, [r1, #4]!
 800707c:	459c      	cmp	ip, r3
 800707e:	d8f9      	bhi.n	8007074 <__lshift+0xc0>
 8007080:	e7ea      	b.n	8007058 <__lshift+0xa4>
 8007082:	bf00      	nop
 8007084:	08007c39 	.word	0x08007c39
 8007088:	08007c4a 	.word	0x08007c4a

0800708c <__mcmp>:
 800708c:	690a      	ldr	r2, [r1, #16]
 800708e:	4603      	mov	r3, r0
 8007090:	6900      	ldr	r0, [r0, #16]
 8007092:	1a80      	subs	r0, r0, r2
 8007094:	b530      	push	{r4, r5, lr}
 8007096:	d10e      	bne.n	80070b6 <__mcmp+0x2a>
 8007098:	3314      	adds	r3, #20
 800709a:	3114      	adds	r1, #20
 800709c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070ac:	4295      	cmp	r5, r2
 80070ae:	d003      	beq.n	80070b8 <__mcmp+0x2c>
 80070b0:	d205      	bcs.n	80070be <__mcmp+0x32>
 80070b2:	f04f 30ff 	mov.w	r0, #4294967295
 80070b6:	bd30      	pop	{r4, r5, pc}
 80070b8:	42a3      	cmp	r3, r4
 80070ba:	d3f3      	bcc.n	80070a4 <__mcmp+0x18>
 80070bc:	e7fb      	b.n	80070b6 <__mcmp+0x2a>
 80070be:	2001      	movs	r0, #1
 80070c0:	e7f9      	b.n	80070b6 <__mcmp+0x2a>
	...

080070c4 <__mdiff>:
 80070c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c8:	4689      	mov	r9, r1
 80070ca:	4606      	mov	r6, r0
 80070cc:	4611      	mov	r1, r2
 80070ce:	4648      	mov	r0, r9
 80070d0:	4614      	mov	r4, r2
 80070d2:	f7ff ffdb 	bl	800708c <__mcmp>
 80070d6:	1e05      	subs	r5, r0, #0
 80070d8:	d112      	bne.n	8007100 <__mdiff+0x3c>
 80070da:	4629      	mov	r1, r5
 80070dc:	4630      	mov	r0, r6
 80070de:	f7ff fd5b 	bl	8006b98 <_Balloc>
 80070e2:	4602      	mov	r2, r0
 80070e4:	b928      	cbnz	r0, 80070f2 <__mdiff+0x2e>
 80070e6:	4b3f      	ldr	r3, [pc, #252]	@ (80071e4 <__mdiff+0x120>)
 80070e8:	f240 2137 	movw	r1, #567	@ 0x237
 80070ec:	483e      	ldr	r0, [pc, #248]	@ (80071e8 <__mdiff+0x124>)
 80070ee:	f000 fb65 	bl	80077bc <__assert_func>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070f8:	4610      	mov	r0, r2
 80070fa:	b003      	add	sp, #12
 80070fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007100:	bfbc      	itt	lt
 8007102:	464b      	movlt	r3, r9
 8007104:	46a1      	movlt	r9, r4
 8007106:	4630      	mov	r0, r6
 8007108:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800710c:	bfba      	itte	lt
 800710e:	461c      	movlt	r4, r3
 8007110:	2501      	movlt	r5, #1
 8007112:	2500      	movge	r5, #0
 8007114:	f7ff fd40 	bl	8006b98 <_Balloc>
 8007118:	4602      	mov	r2, r0
 800711a:	b918      	cbnz	r0, 8007124 <__mdiff+0x60>
 800711c:	4b31      	ldr	r3, [pc, #196]	@ (80071e4 <__mdiff+0x120>)
 800711e:	f240 2145 	movw	r1, #581	@ 0x245
 8007122:	e7e3      	b.n	80070ec <__mdiff+0x28>
 8007124:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007128:	6926      	ldr	r6, [r4, #16]
 800712a:	60c5      	str	r5, [r0, #12]
 800712c:	f109 0310 	add.w	r3, r9, #16
 8007130:	f109 0514 	add.w	r5, r9, #20
 8007134:	f104 0e14 	add.w	lr, r4, #20
 8007138:	f100 0b14 	add.w	fp, r0, #20
 800713c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007140:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007144:	9301      	str	r3, [sp, #4]
 8007146:	46d9      	mov	r9, fp
 8007148:	f04f 0c00 	mov.w	ip, #0
 800714c:	9b01      	ldr	r3, [sp, #4]
 800714e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007152:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007156:	9301      	str	r3, [sp, #4]
 8007158:	fa1f f38a 	uxth.w	r3, sl
 800715c:	4619      	mov	r1, r3
 800715e:	b283      	uxth	r3, r0
 8007160:	1acb      	subs	r3, r1, r3
 8007162:	0c00      	lsrs	r0, r0, #16
 8007164:	4463      	add	r3, ip
 8007166:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800716a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800716e:	b29b      	uxth	r3, r3
 8007170:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007174:	4576      	cmp	r6, lr
 8007176:	f849 3b04 	str.w	r3, [r9], #4
 800717a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800717e:	d8e5      	bhi.n	800714c <__mdiff+0x88>
 8007180:	1b33      	subs	r3, r6, r4
 8007182:	3b15      	subs	r3, #21
 8007184:	f023 0303 	bic.w	r3, r3, #3
 8007188:	3415      	adds	r4, #21
 800718a:	3304      	adds	r3, #4
 800718c:	42a6      	cmp	r6, r4
 800718e:	bf38      	it	cc
 8007190:	2304      	movcc	r3, #4
 8007192:	441d      	add	r5, r3
 8007194:	445b      	add	r3, fp
 8007196:	461e      	mov	r6, r3
 8007198:	462c      	mov	r4, r5
 800719a:	4544      	cmp	r4, r8
 800719c:	d30e      	bcc.n	80071bc <__mdiff+0xf8>
 800719e:	f108 0103 	add.w	r1, r8, #3
 80071a2:	1b49      	subs	r1, r1, r5
 80071a4:	f021 0103 	bic.w	r1, r1, #3
 80071a8:	3d03      	subs	r5, #3
 80071aa:	45a8      	cmp	r8, r5
 80071ac:	bf38      	it	cc
 80071ae:	2100      	movcc	r1, #0
 80071b0:	440b      	add	r3, r1
 80071b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071b6:	b191      	cbz	r1, 80071de <__mdiff+0x11a>
 80071b8:	6117      	str	r7, [r2, #16]
 80071ba:	e79d      	b.n	80070f8 <__mdiff+0x34>
 80071bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80071c0:	46e6      	mov	lr, ip
 80071c2:	0c08      	lsrs	r0, r1, #16
 80071c4:	fa1c fc81 	uxtah	ip, ip, r1
 80071c8:	4471      	add	r1, lr
 80071ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071ce:	b289      	uxth	r1, r1
 80071d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071d4:	f846 1b04 	str.w	r1, [r6], #4
 80071d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071dc:	e7dd      	b.n	800719a <__mdiff+0xd6>
 80071de:	3f01      	subs	r7, #1
 80071e0:	e7e7      	b.n	80071b2 <__mdiff+0xee>
 80071e2:	bf00      	nop
 80071e4:	08007c39 	.word	0x08007c39
 80071e8:	08007c4a 	.word	0x08007c4a

080071ec <__d2b>:
 80071ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071f0:	460f      	mov	r7, r1
 80071f2:	2101      	movs	r1, #1
 80071f4:	ec59 8b10 	vmov	r8, r9, d0
 80071f8:	4616      	mov	r6, r2
 80071fa:	f7ff fccd 	bl	8006b98 <_Balloc>
 80071fe:	4604      	mov	r4, r0
 8007200:	b930      	cbnz	r0, 8007210 <__d2b+0x24>
 8007202:	4602      	mov	r2, r0
 8007204:	4b23      	ldr	r3, [pc, #140]	@ (8007294 <__d2b+0xa8>)
 8007206:	4824      	ldr	r0, [pc, #144]	@ (8007298 <__d2b+0xac>)
 8007208:	f240 310f 	movw	r1, #783	@ 0x30f
 800720c:	f000 fad6 	bl	80077bc <__assert_func>
 8007210:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007214:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007218:	b10d      	cbz	r5, 800721e <__d2b+0x32>
 800721a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800721e:	9301      	str	r3, [sp, #4]
 8007220:	f1b8 0300 	subs.w	r3, r8, #0
 8007224:	d023      	beq.n	800726e <__d2b+0x82>
 8007226:	4668      	mov	r0, sp
 8007228:	9300      	str	r3, [sp, #0]
 800722a:	f7ff fd7c 	bl	8006d26 <__lo0bits>
 800722e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007232:	b1d0      	cbz	r0, 800726a <__d2b+0x7e>
 8007234:	f1c0 0320 	rsb	r3, r0, #32
 8007238:	fa02 f303 	lsl.w	r3, r2, r3
 800723c:	430b      	orrs	r3, r1
 800723e:	40c2      	lsrs	r2, r0
 8007240:	6163      	str	r3, [r4, #20]
 8007242:	9201      	str	r2, [sp, #4]
 8007244:	9b01      	ldr	r3, [sp, #4]
 8007246:	61a3      	str	r3, [r4, #24]
 8007248:	2b00      	cmp	r3, #0
 800724a:	bf0c      	ite	eq
 800724c:	2201      	moveq	r2, #1
 800724e:	2202      	movne	r2, #2
 8007250:	6122      	str	r2, [r4, #16]
 8007252:	b1a5      	cbz	r5, 800727e <__d2b+0x92>
 8007254:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007258:	4405      	add	r5, r0
 800725a:	603d      	str	r5, [r7, #0]
 800725c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007260:	6030      	str	r0, [r6, #0]
 8007262:	4620      	mov	r0, r4
 8007264:	b003      	add	sp, #12
 8007266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800726a:	6161      	str	r1, [r4, #20]
 800726c:	e7ea      	b.n	8007244 <__d2b+0x58>
 800726e:	a801      	add	r0, sp, #4
 8007270:	f7ff fd59 	bl	8006d26 <__lo0bits>
 8007274:	9b01      	ldr	r3, [sp, #4]
 8007276:	6163      	str	r3, [r4, #20]
 8007278:	3020      	adds	r0, #32
 800727a:	2201      	movs	r2, #1
 800727c:	e7e8      	b.n	8007250 <__d2b+0x64>
 800727e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007282:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007286:	6038      	str	r0, [r7, #0]
 8007288:	6918      	ldr	r0, [r3, #16]
 800728a:	f7ff fd2d 	bl	8006ce8 <__hi0bits>
 800728e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007292:	e7e5      	b.n	8007260 <__d2b+0x74>
 8007294:	08007c39 	.word	0x08007c39
 8007298:	08007c4a 	.word	0x08007c4a

0800729c <__sfputc_r>:
 800729c:	6893      	ldr	r3, [r2, #8]
 800729e:	3b01      	subs	r3, #1
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	b410      	push	{r4}
 80072a4:	6093      	str	r3, [r2, #8]
 80072a6:	da08      	bge.n	80072ba <__sfputc_r+0x1e>
 80072a8:	6994      	ldr	r4, [r2, #24]
 80072aa:	42a3      	cmp	r3, r4
 80072ac:	db01      	blt.n	80072b2 <__sfputc_r+0x16>
 80072ae:	290a      	cmp	r1, #10
 80072b0:	d103      	bne.n	80072ba <__sfputc_r+0x1e>
 80072b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072b6:	f7fe bc0c 	b.w	8005ad2 <__swbuf_r>
 80072ba:	6813      	ldr	r3, [r2, #0]
 80072bc:	1c58      	adds	r0, r3, #1
 80072be:	6010      	str	r0, [r2, #0]
 80072c0:	7019      	strb	r1, [r3, #0]
 80072c2:	4608      	mov	r0, r1
 80072c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072c8:	4770      	bx	lr

080072ca <__sfputs_r>:
 80072ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072cc:	4606      	mov	r6, r0
 80072ce:	460f      	mov	r7, r1
 80072d0:	4614      	mov	r4, r2
 80072d2:	18d5      	adds	r5, r2, r3
 80072d4:	42ac      	cmp	r4, r5
 80072d6:	d101      	bne.n	80072dc <__sfputs_r+0x12>
 80072d8:	2000      	movs	r0, #0
 80072da:	e007      	b.n	80072ec <__sfputs_r+0x22>
 80072dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072e0:	463a      	mov	r2, r7
 80072e2:	4630      	mov	r0, r6
 80072e4:	f7ff ffda 	bl	800729c <__sfputc_r>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d1f3      	bne.n	80072d4 <__sfputs_r+0xa>
 80072ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072f0 <_vfiprintf_r>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	460d      	mov	r5, r1
 80072f6:	b09d      	sub	sp, #116	@ 0x74
 80072f8:	4614      	mov	r4, r2
 80072fa:	4698      	mov	r8, r3
 80072fc:	4606      	mov	r6, r0
 80072fe:	b118      	cbz	r0, 8007308 <_vfiprintf_r+0x18>
 8007300:	6a03      	ldr	r3, [r0, #32]
 8007302:	b90b      	cbnz	r3, 8007308 <_vfiprintf_r+0x18>
 8007304:	f7fe fafc 	bl	8005900 <__sinit>
 8007308:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800730a:	07d9      	lsls	r1, r3, #31
 800730c:	d405      	bmi.n	800731a <_vfiprintf_r+0x2a>
 800730e:	89ab      	ldrh	r3, [r5, #12]
 8007310:	059a      	lsls	r2, r3, #22
 8007312:	d402      	bmi.n	800731a <_vfiprintf_r+0x2a>
 8007314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007316:	f7fe fcee 	bl	8005cf6 <__retarget_lock_acquire_recursive>
 800731a:	89ab      	ldrh	r3, [r5, #12]
 800731c:	071b      	lsls	r3, r3, #28
 800731e:	d501      	bpl.n	8007324 <_vfiprintf_r+0x34>
 8007320:	692b      	ldr	r3, [r5, #16]
 8007322:	b99b      	cbnz	r3, 800734c <_vfiprintf_r+0x5c>
 8007324:	4629      	mov	r1, r5
 8007326:	4630      	mov	r0, r6
 8007328:	f7fe fc12 	bl	8005b50 <__swsetup_r>
 800732c:	b170      	cbz	r0, 800734c <_vfiprintf_r+0x5c>
 800732e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007330:	07dc      	lsls	r4, r3, #31
 8007332:	d504      	bpl.n	800733e <_vfiprintf_r+0x4e>
 8007334:	f04f 30ff 	mov.w	r0, #4294967295
 8007338:	b01d      	add	sp, #116	@ 0x74
 800733a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800733e:	89ab      	ldrh	r3, [r5, #12]
 8007340:	0598      	lsls	r0, r3, #22
 8007342:	d4f7      	bmi.n	8007334 <_vfiprintf_r+0x44>
 8007344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007346:	f7fe fcd7 	bl	8005cf8 <__retarget_lock_release_recursive>
 800734a:	e7f3      	b.n	8007334 <_vfiprintf_r+0x44>
 800734c:	2300      	movs	r3, #0
 800734e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007350:	2320      	movs	r3, #32
 8007352:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007356:	f8cd 800c 	str.w	r8, [sp, #12]
 800735a:	2330      	movs	r3, #48	@ 0x30
 800735c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800750c <_vfiprintf_r+0x21c>
 8007360:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007364:	f04f 0901 	mov.w	r9, #1
 8007368:	4623      	mov	r3, r4
 800736a:	469a      	mov	sl, r3
 800736c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007370:	b10a      	cbz	r2, 8007376 <_vfiprintf_r+0x86>
 8007372:	2a25      	cmp	r2, #37	@ 0x25
 8007374:	d1f9      	bne.n	800736a <_vfiprintf_r+0x7a>
 8007376:	ebba 0b04 	subs.w	fp, sl, r4
 800737a:	d00b      	beq.n	8007394 <_vfiprintf_r+0xa4>
 800737c:	465b      	mov	r3, fp
 800737e:	4622      	mov	r2, r4
 8007380:	4629      	mov	r1, r5
 8007382:	4630      	mov	r0, r6
 8007384:	f7ff ffa1 	bl	80072ca <__sfputs_r>
 8007388:	3001      	adds	r0, #1
 800738a:	f000 80a7 	beq.w	80074dc <_vfiprintf_r+0x1ec>
 800738e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007390:	445a      	add	r2, fp
 8007392:	9209      	str	r2, [sp, #36]	@ 0x24
 8007394:	f89a 3000 	ldrb.w	r3, [sl]
 8007398:	2b00      	cmp	r3, #0
 800739a:	f000 809f 	beq.w	80074dc <_vfiprintf_r+0x1ec>
 800739e:	2300      	movs	r3, #0
 80073a0:	f04f 32ff 	mov.w	r2, #4294967295
 80073a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073a8:	f10a 0a01 	add.w	sl, sl, #1
 80073ac:	9304      	str	r3, [sp, #16]
 80073ae:	9307      	str	r3, [sp, #28]
 80073b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80073b6:	4654      	mov	r4, sl
 80073b8:	2205      	movs	r2, #5
 80073ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073be:	4853      	ldr	r0, [pc, #332]	@ (800750c <_vfiprintf_r+0x21c>)
 80073c0:	f7f8 ff16 	bl	80001f0 <memchr>
 80073c4:	9a04      	ldr	r2, [sp, #16]
 80073c6:	b9d8      	cbnz	r0, 8007400 <_vfiprintf_r+0x110>
 80073c8:	06d1      	lsls	r1, r2, #27
 80073ca:	bf44      	itt	mi
 80073cc:	2320      	movmi	r3, #32
 80073ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073d2:	0713      	lsls	r3, r2, #28
 80073d4:	bf44      	itt	mi
 80073d6:	232b      	movmi	r3, #43	@ 0x2b
 80073d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073dc:	f89a 3000 	ldrb.w	r3, [sl]
 80073e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80073e2:	d015      	beq.n	8007410 <_vfiprintf_r+0x120>
 80073e4:	9a07      	ldr	r2, [sp, #28]
 80073e6:	4654      	mov	r4, sl
 80073e8:	2000      	movs	r0, #0
 80073ea:	f04f 0c0a 	mov.w	ip, #10
 80073ee:	4621      	mov	r1, r4
 80073f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073f4:	3b30      	subs	r3, #48	@ 0x30
 80073f6:	2b09      	cmp	r3, #9
 80073f8:	d94b      	bls.n	8007492 <_vfiprintf_r+0x1a2>
 80073fa:	b1b0      	cbz	r0, 800742a <_vfiprintf_r+0x13a>
 80073fc:	9207      	str	r2, [sp, #28]
 80073fe:	e014      	b.n	800742a <_vfiprintf_r+0x13a>
 8007400:	eba0 0308 	sub.w	r3, r0, r8
 8007404:	fa09 f303 	lsl.w	r3, r9, r3
 8007408:	4313      	orrs	r3, r2
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	46a2      	mov	sl, r4
 800740e:	e7d2      	b.n	80073b6 <_vfiprintf_r+0xc6>
 8007410:	9b03      	ldr	r3, [sp, #12]
 8007412:	1d19      	adds	r1, r3, #4
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	9103      	str	r1, [sp, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	bfbb      	ittet	lt
 800741c:	425b      	neglt	r3, r3
 800741e:	f042 0202 	orrlt.w	r2, r2, #2
 8007422:	9307      	strge	r3, [sp, #28]
 8007424:	9307      	strlt	r3, [sp, #28]
 8007426:	bfb8      	it	lt
 8007428:	9204      	strlt	r2, [sp, #16]
 800742a:	7823      	ldrb	r3, [r4, #0]
 800742c:	2b2e      	cmp	r3, #46	@ 0x2e
 800742e:	d10a      	bne.n	8007446 <_vfiprintf_r+0x156>
 8007430:	7863      	ldrb	r3, [r4, #1]
 8007432:	2b2a      	cmp	r3, #42	@ 0x2a
 8007434:	d132      	bne.n	800749c <_vfiprintf_r+0x1ac>
 8007436:	9b03      	ldr	r3, [sp, #12]
 8007438:	1d1a      	adds	r2, r3, #4
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	9203      	str	r2, [sp, #12]
 800743e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007442:	3402      	adds	r4, #2
 8007444:	9305      	str	r3, [sp, #20]
 8007446:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800751c <_vfiprintf_r+0x22c>
 800744a:	7821      	ldrb	r1, [r4, #0]
 800744c:	2203      	movs	r2, #3
 800744e:	4650      	mov	r0, sl
 8007450:	f7f8 fece 	bl	80001f0 <memchr>
 8007454:	b138      	cbz	r0, 8007466 <_vfiprintf_r+0x176>
 8007456:	9b04      	ldr	r3, [sp, #16]
 8007458:	eba0 000a 	sub.w	r0, r0, sl
 800745c:	2240      	movs	r2, #64	@ 0x40
 800745e:	4082      	lsls	r2, r0
 8007460:	4313      	orrs	r3, r2
 8007462:	3401      	adds	r4, #1
 8007464:	9304      	str	r3, [sp, #16]
 8007466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800746a:	4829      	ldr	r0, [pc, #164]	@ (8007510 <_vfiprintf_r+0x220>)
 800746c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007470:	2206      	movs	r2, #6
 8007472:	f7f8 febd 	bl	80001f0 <memchr>
 8007476:	2800      	cmp	r0, #0
 8007478:	d03f      	beq.n	80074fa <_vfiprintf_r+0x20a>
 800747a:	4b26      	ldr	r3, [pc, #152]	@ (8007514 <_vfiprintf_r+0x224>)
 800747c:	bb1b      	cbnz	r3, 80074c6 <_vfiprintf_r+0x1d6>
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	3307      	adds	r3, #7
 8007482:	f023 0307 	bic.w	r3, r3, #7
 8007486:	3308      	adds	r3, #8
 8007488:	9303      	str	r3, [sp, #12]
 800748a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800748c:	443b      	add	r3, r7
 800748e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007490:	e76a      	b.n	8007368 <_vfiprintf_r+0x78>
 8007492:	fb0c 3202 	mla	r2, ip, r2, r3
 8007496:	460c      	mov	r4, r1
 8007498:	2001      	movs	r0, #1
 800749a:	e7a8      	b.n	80073ee <_vfiprintf_r+0xfe>
 800749c:	2300      	movs	r3, #0
 800749e:	3401      	adds	r4, #1
 80074a0:	9305      	str	r3, [sp, #20]
 80074a2:	4619      	mov	r1, r3
 80074a4:	f04f 0c0a 	mov.w	ip, #10
 80074a8:	4620      	mov	r0, r4
 80074aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074ae:	3a30      	subs	r2, #48	@ 0x30
 80074b0:	2a09      	cmp	r2, #9
 80074b2:	d903      	bls.n	80074bc <_vfiprintf_r+0x1cc>
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0c6      	beq.n	8007446 <_vfiprintf_r+0x156>
 80074b8:	9105      	str	r1, [sp, #20]
 80074ba:	e7c4      	b.n	8007446 <_vfiprintf_r+0x156>
 80074bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80074c0:	4604      	mov	r4, r0
 80074c2:	2301      	movs	r3, #1
 80074c4:	e7f0      	b.n	80074a8 <_vfiprintf_r+0x1b8>
 80074c6:	ab03      	add	r3, sp, #12
 80074c8:	9300      	str	r3, [sp, #0]
 80074ca:	462a      	mov	r2, r5
 80074cc:	4b12      	ldr	r3, [pc, #72]	@ (8007518 <_vfiprintf_r+0x228>)
 80074ce:	a904      	add	r1, sp, #16
 80074d0:	4630      	mov	r0, r6
 80074d2:	f7fd fdd1 	bl	8005078 <_printf_float>
 80074d6:	4607      	mov	r7, r0
 80074d8:	1c78      	adds	r0, r7, #1
 80074da:	d1d6      	bne.n	800748a <_vfiprintf_r+0x19a>
 80074dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074de:	07d9      	lsls	r1, r3, #31
 80074e0:	d405      	bmi.n	80074ee <_vfiprintf_r+0x1fe>
 80074e2:	89ab      	ldrh	r3, [r5, #12]
 80074e4:	059a      	lsls	r2, r3, #22
 80074e6:	d402      	bmi.n	80074ee <_vfiprintf_r+0x1fe>
 80074e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074ea:	f7fe fc05 	bl	8005cf8 <__retarget_lock_release_recursive>
 80074ee:	89ab      	ldrh	r3, [r5, #12]
 80074f0:	065b      	lsls	r3, r3, #25
 80074f2:	f53f af1f 	bmi.w	8007334 <_vfiprintf_r+0x44>
 80074f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074f8:	e71e      	b.n	8007338 <_vfiprintf_r+0x48>
 80074fa:	ab03      	add	r3, sp, #12
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	462a      	mov	r2, r5
 8007500:	4b05      	ldr	r3, [pc, #20]	@ (8007518 <_vfiprintf_r+0x228>)
 8007502:	a904      	add	r1, sp, #16
 8007504:	4630      	mov	r0, r6
 8007506:	f7fe f84f 	bl	80055a8 <_printf_i>
 800750a:	e7e4      	b.n	80074d6 <_vfiprintf_r+0x1e6>
 800750c:	08007da0 	.word	0x08007da0
 8007510:	08007daa 	.word	0x08007daa
 8007514:	08005079 	.word	0x08005079
 8007518:	080072cb 	.word	0x080072cb
 800751c:	08007da6 	.word	0x08007da6

08007520 <__sflush_r>:
 8007520:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007528:	0716      	lsls	r6, r2, #28
 800752a:	4605      	mov	r5, r0
 800752c:	460c      	mov	r4, r1
 800752e:	d454      	bmi.n	80075da <__sflush_r+0xba>
 8007530:	684b      	ldr	r3, [r1, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	dc02      	bgt.n	800753c <__sflush_r+0x1c>
 8007536:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007538:	2b00      	cmp	r3, #0
 800753a:	dd48      	ble.n	80075ce <__sflush_r+0xae>
 800753c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800753e:	2e00      	cmp	r6, #0
 8007540:	d045      	beq.n	80075ce <__sflush_r+0xae>
 8007542:	2300      	movs	r3, #0
 8007544:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007548:	682f      	ldr	r7, [r5, #0]
 800754a:	6a21      	ldr	r1, [r4, #32]
 800754c:	602b      	str	r3, [r5, #0]
 800754e:	d030      	beq.n	80075b2 <__sflush_r+0x92>
 8007550:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007552:	89a3      	ldrh	r3, [r4, #12]
 8007554:	0759      	lsls	r1, r3, #29
 8007556:	d505      	bpl.n	8007564 <__sflush_r+0x44>
 8007558:	6863      	ldr	r3, [r4, #4]
 800755a:	1ad2      	subs	r2, r2, r3
 800755c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800755e:	b10b      	cbz	r3, 8007564 <__sflush_r+0x44>
 8007560:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007562:	1ad2      	subs	r2, r2, r3
 8007564:	2300      	movs	r3, #0
 8007566:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007568:	6a21      	ldr	r1, [r4, #32]
 800756a:	4628      	mov	r0, r5
 800756c:	47b0      	blx	r6
 800756e:	1c43      	adds	r3, r0, #1
 8007570:	89a3      	ldrh	r3, [r4, #12]
 8007572:	d106      	bne.n	8007582 <__sflush_r+0x62>
 8007574:	6829      	ldr	r1, [r5, #0]
 8007576:	291d      	cmp	r1, #29
 8007578:	d82b      	bhi.n	80075d2 <__sflush_r+0xb2>
 800757a:	4a2a      	ldr	r2, [pc, #168]	@ (8007624 <__sflush_r+0x104>)
 800757c:	410a      	asrs	r2, r1
 800757e:	07d6      	lsls	r6, r2, #31
 8007580:	d427      	bmi.n	80075d2 <__sflush_r+0xb2>
 8007582:	2200      	movs	r2, #0
 8007584:	6062      	str	r2, [r4, #4]
 8007586:	04d9      	lsls	r1, r3, #19
 8007588:	6922      	ldr	r2, [r4, #16]
 800758a:	6022      	str	r2, [r4, #0]
 800758c:	d504      	bpl.n	8007598 <__sflush_r+0x78>
 800758e:	1c42      	adds	r2, r0, #1
 8007590:	d101      	bne.n	8007596 <__sflush_r+0x76>
 8007592:	682b      	ldr	r3, [r5, #0]
 8007594:	b903      	cbnz	r3, 8007598 <__sflush_r+0x78>
 8007596:	6560      	str	r0, [r4, #84]	@ 0x54
 8007598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800759a:	602f      	str	r7, [r5, #0]
 800759c:	b1b9      	cbz	r1, 80075ce <__sflush_r+0xae>
 800759e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075a2:	4299      	cmp	r1, r3
 80075a4:	d002      	beq.n	80075ac <__sflush_r+0x8c>
 80075a6:	4628      	mov	r0, r5
 80075a8:	f7ff f9f6 	bl	8006998 <_free_r>
 80075ac:	2300      	movs	r3, #0
 80075ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80075b0:	e00d      	b.n	80075ce <__sflush_r+0xae>
 80075b2:	2301      	movs	r3, #1
 80075b4:	4628      	mov	r0, r5
 80075b6:	47b0      	blx	r6
 80075b8:	4602      	mov	r2, r0
 80075ba:	1c50      	adds	r0, r2, #1
 80075bc:	d1c9      	bne.n	8007552 <__sflush_r+0x32>
 80075be:	682b      	ldr	r3, [r5, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d0c6      	beq.n	8007552 <__sflush_r+0x32>
 80075c4:	2b1d      	cmp	r3, #29
 80075c6:	d001      	beq.n	80075cc <__sflush_r+0xac>
 80075c8:	2b16      	cmp	r3, #22
 80075ca:	d11e      	bne.n	800760a <__sflush_r+0xea>
 80075cc:	602f      	str	r7, [r5, #0]
 80075ce:	2000      	movs	r0, #0
 80075d0:	e022      	b.n	8007618 <__sflush_r+0xf8>
 80075d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075d6:	b21b      	sxth	r3, r3
 80075d8:	e01b      	b.n	8007612 <__sflush_r+0xf2>
 80075da:	690f      	ldr	r7, [r1, #16]
 80075dc:	2f00      	cmp	r7, #0
 80075de:	d0f6      	beq.n	80075ce <__sflush_r+0xae>
 80075e0:	0793      	lsls	r3, r2, #30
 80075e2:	680e      	ldr	r6, [r1, #0]
 80075e4:	bf08      	it	eq
 80075e6:	694b      	ldreq	r3, [r1, #20]
 80075e8:	600f      	str	r7, [r1, #0]
 80075ea:	bf18      	it	ne
 80075ec:	2300      	movne	r3, #0
 80075ee:	eba6 0807 	sub.w	r8, r6, r7
 80075f2:	608b      	str	r3, [r1, #8]
 80075f4:	f1b8 0f00 	cmp.w	r8, #0
 80075f8:	dde9      	ble.n	80075ce <__sflush_r+0xae>
 80075fa:	6a21      	ldr	r1, [r4, #32]
 80075fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80075fe:	4643      	mov	r3, r8
 8007600:	463a      	mov	r2, r7
 8007602:	4628      	mov	r0, r5
 8007604:	47b0      	blx	r6
 8007606:	2800      	cmp	r0, #0
 8007608:	dc08      	bgt.n	800761c <__sflush_r+0xfc>
 800760a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800760e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007612:	81a3      	strh	r3, [r4, #12]
 8007614:	f04f 30ff 	mov.w	r0, #4294967295
 8007618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800761c:	4407      	add	r7, r0
 800761e:	eba8 0800 	sub.w	r8, r8, r0
 8007622:	e7e7      	b.n	80075f4 <__sflush_r+0xd4>
 8007624:	dfbffffe 	.word	0xdfbffffe

08007628 <_fflush_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	690b      	ldr	r3, [r1, #16]
 800762c:	4605      	mov	r5, r0
 800762e:	460c      	mov	r4, r1
 8007630:	b913      	cbnz	r3, 8007638 <_fflush_r+0x10>
 8007632:	2500      	movs	r5, #0
 8007634:	4628      	mov	r0, r5
 8007636:	bd38      	pop	{r3, r4, r5, pc}
 8007638:	b118      	cbz	r0, 8007642 <_fflush_r+0x1a>
 800763a:	6a03      	ldr	r3, [r0, #32]
 800763c:	b90b      	cbnz	r3, 8007642 <_fflush_r+0x1a>
 800763e:	f7fe f95f 	bl	8005900 <__sinit>
 8007642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d0f3      	beq.n	8007632 <_fflush_r+0xa>
 800764a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800764c:	07d0      	lsls	r0, r2, #31
 800764e:	d404      	bmi.n	800765a <_fflush_r+0x32>
 8007650:	0599      	lsls	r1, r3, #22
 8007652:	d402      	bmi.n	800765a <_fflush_r+0x32>
 8007654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007656:	f7fe fb4e 	bl	8005cf6 <__retarget_lock_acquire_recursive>
 800765a:	4628      	mov	r0, r5
 800765c:	4621      	mov	r1, r4
 800765e:	f7ff ff5f 	bl	8007520 <__sflush_r>
 8007662:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007664:	07da      	lsls	r2, r3, #31
 8007666:	4605      	mov	r5, r0
 8007668:	d4e4      	bmi.n	8007634 <_fflush_r+0xc>
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	059b      	lsls	r3, r3, #22
 800766e:	d4e1      	bmi.n	8007634 <_fflush_r+0xc>
 8007670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007672:	f7fe fb41 	bl	8005cf8 <__retarget_lock_release_recursive>
 8007676:	e7dd      	b.n	8007634 <_fflush_r+0xc>

08007678 <__swhatbuf_r>:
 8007678:	b570      	push	{r4, r5, r6, lr}
 800767a:	460c      	mov	r4, r1
 800767c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007680:	2900      	cmp	r1, #0
 8007682:	b096      	sub	sp, #88	@ 0x58
 8007684:	4615      	mov	r5, r2
 8007686:	461e      	mov	r6, r3
 8007688:	da0d      	bge.n	80076a6 <__swhatbuf_r+0x2e>
 800768a:	89a3      	ldrh	r3, [r4, #12]
 800768c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007690:	f04f 0100 	mov.w	r1, #0
 8007694:	bf14      	ite	ne
 8007696:	2340      	movne	r3, #64	@ 0x40
 8007698:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800769c:	2000      	movs	r0, #0
 800769e:	6031      	str	r1, [r6, #0]
 80076a0:	602b      	str	r3, [r5, #0]
 80076a2:	b016      	add	sp, #88	@ 0x58
 80076a4:	bd70      	pop	{r4, r5, r6, pc}
 80076a6:	466a      	mov	r2, sp
 80076a8:	f000 f848 	bl	800773c <_fstat_r>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	dbec      	blt.n	800768a <__swhatbuf_r+0x12>
 80076b0:	9901      	ldr	r1, [sp, #4]
 80076b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80076b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80076ba:	4259      	negs	r1, r3
 80076bc:	4159      	adcs	r1, r3
 80076be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076c2:	e7eb      	b.n	800769c <__swhatbuf_r+0x24>

080076c4 <__smakebuf_r>:
 80076c4:	898b      	ldrh	r3, [r1, #12]
 80076c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076c8:	079d      	lsls	r5, r3, #30
 80076ca:	4606      	mov	r6, r0
 80076cc:	460c      	mov	r4, r1
 80076ce:	d507      	bpl.n	80076e0 <__smakebuf_r+0x1c>
 80076d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	6123      	str	r3, [r4, #16]
 80076d8:	2301      	movs	r3, #1
 80076da:	6163      	str	r3, [r4, #20]
 80076dc:	b003      	add	sp, #12
 80076de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076e0:	ab01      	add	r3, sp, #4
 80076e2:	466a      	mov	r2, sp
 80076e4:	f7ff ffc8 	bl	8007678 <__swhatbuf_r>
 80076e8:	9f00      	ldr	r7, [sp, #0]
 80076ea:	4605      	mov	r5, r0
 80076ec:	4639      	mov	r1, r7
 80076ee:	4630      	mov	r0, r6
 80076f0:	f7ff f9c6 	bl	8006a80 <_malloc_r>
 80076f4:	b948      	cbnz	r0, 800770a <__smakebuf_r+0x46>
 80076f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076fa:	059a      	lsls	r2, r3, #22
 80076fc:	d4ee      	bmi.n	80076dc <__smakebuf_r+0x18>
 80076fe:	f023 0303 	bic.w	r3, r3, #3
 8007702:	f043 0302 	orr.w	r3, r3, #2
 8007706:	81a3      	strh	r3, [r4, #12]
 8007708:	e7e2      	b.n	80076d0 <__smakebuf_r+0xc>
 800770a:	89a3      	ldrh	r3, [r4, #12]
 800770c:	6020      	str	r0, [r4, #0]
 800770e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007712:	81a3      	strh	r3, [r4, #12]
 8007714:	9b01      	ldr	r3, [sp, #4]
 8007716:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800771a:	b15b      	cbz	r3, 8007734 <__smakebuf_r+0x70>
 800771c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007720:	4630      	mov	r0, r6
 8007722:	f000 f81d 	bl	8007760 <_isatty_r>
 8007726:	b128      	cbz	r0, 8007734 <__smakebuf_r+0x70>
 8007728:	89a3      	ldrh	r3, [r4, #12]
 800772a:	f023 0303 	bic.w	r3, r3, #3
 800772e:	f043 0301 	orr.w	r3, r3, #1
 8007732:	81a3      	strh	r3, [r4, #12]
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	431d      	orrs	r5, r3
 8007738:	81a5      	strh	r5, [r4, #12]
 800773a:	e7cf      	b.n	80076dc <__smakebuf_r+0x18>

0800773c <_fstat_r>:
 800773c:	b538      	push	{r3, r4, r5, lr}
 800773e:	4d07      	ldr	r5, [pc, #28]	@ (800775c <_fstat_r+0x20>)
 8007740:	2300      	movs	r3, #0
 8007742:	4604      	mov	r4, r0
 8007744:	4608      	mov	r0, r1
 8007746:	4611      	mov	r1, r2
 8007748:	602b      	str	r3, [r5, #0]
 800774a:	f7fa fa9d 	bl	8001c88 <_fstat>
 800774e:	1c43      	adds	r3, r0, #1
 8007750:	d102      	bne.n	8007758 <_fstat_r+0x1c>
 8007752:	682b      	ldr	r3, [r5, #0]
 8007754:	b103      	cbz	r3, 8007758 <_fstat_r+0x1c>
 8007756:	6023      	str	r3, [r4, #0]
 8007758:	bd38      	pop	{r3, r4, r5, pc}
 800775a:	bf00      	nop
 800775c:	20000490 	.word	0x20000490

08007760 <_isatty_r>:
 8007760:	b538      	push	{r3, r4, r5, lr}
 8007762:	4d06      	ldr	r5, [pc, #24]	@ (800777c <_isatty_r+0x1c>)
 8007764:	2300      	movs	r3, #0
 8007766:	4604      	mov	r4, r0
 8007768:	4608      	mov	r0, r1
 800776a:	602b      	str	r3, [r5, #0]
 800776c:	f7fa fa9c 	bl	8001ca8 <_isatty>
 8007770:	1c43      	adds	r3, r0, #1
 8007772:	d102      	bne.n	800777a <_isatty_r+0x1a>
 8007774:	682b      	ldr	r3, [r5, #0]
 8007776:	b103      	cbz	r3, 800777a <_isatty_r+0x1a>
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	bd38      	pop	{r3, r4, r5, pc}
 800777c:	20000490 	.word	0x20000490

08007780 <_sbrk_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4d06      	ldr	r5, [pc, #24]	@ (800779c <_sbrk_r+0x1c>)
 8007784:	2300      	movs	r3, #0
 8007786:	4604      	mov	r4, r0
 8007788:	4608      	mov	r0, r1
 800778a:	602b      	str	r3, [r5, #0]
 800778c:	f7fa faa4 	bl	8001cd8 <_sbrk>
 8007790:	1c43      	adds	r3, r0, #1
 8007792:	d102      	bne.n	800779a <_sbrk_r+0x1a>
 8007794:	682b      	ldr	r3, [r5, #0]
 8007796:	b103      	cbz	r3, 800779a <_sbrk_r+0x1a>
 8007798:	6023      	str	r3, [r4, #0]
 800779a:	bd38      	pop	{r3, r4, r5, pc}
 800779c:	20000490 	.word	0x20000490

080077a0 <memcpy>:
 80077a0:	440a      	add	r2, r1
 80077a2:	4291      	cmp	r1, r2
 80077a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80077a8:	d100      	bne.n	80077ac <memcpy+0xc>
 80077aa:	4770      	bx	lr
 80077ac:	b510      	push	{r4, lr}
 80077ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077b6:	4291      	cmp	r1, r2
 80077b8:	d1f9      	bne.n	80077ae <memcpy+0xe>
 80077ba:	bd10      	pop	{r4, pc}

080077bc <__assert_func>:
 80077bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077be:	4614      	mov	r4, r2
 80077c0:	461a      	mov	r2, r3
 80077c2:	4b09      	ldr	r3, [pc, #36]	@ (80077e8 <__assert_func+0x2c>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4605      	mov	r5, r0
 80077c8:	68d8      	ldr	r0, [r3, #12]
 80077ca:	b954      	cbnz	r4, 80077e2 <__assert_func+0x26>
 80077cc:	4b07      	ldr	r3, [pc, #28]	@ (80077ec <__assert_func+0x30>)
 80077ce:	461c      	mov	r4, r3
 80077d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077d4:	9100      	str	r1, [sp, #0]
 80077d6:	462b      	mov	r3, r5
 80077d8:	4905      	ldr	r1, [pc, #20]	@ (80077f0 <__assert_func+0x34>)
 80077da:	f000 f841 	bl	8007860 <fiprintf>
 80077de:	f000 f851 	bl	8007884 <abort>
 80077e2:	4b04      	ldr	r3, [pc, #16]	@ (80077f4 <__assert_func+0x38>)
 80077e4:	e7f4      	b.n	80077d0 <__assert_func+0x14>
 80077e6:	bf00      	nop
 80077e8:	20000018 	.word	0x20000018
 80077ec:	08007df6 	.word	0x08007df6
 80077f0:	08007dc8 	.word	0x08007dc8
 80077f4:	08007dbb 	.word	0x08007dbb

080077f8 <_calloc_r>:
 80077f8:	b570      	push	{r4, r5, r6, lr}
 80077fa:	fba1 5402 	umull	r5, r4, r1, r2
 80077fe:	b93c      	cbnz	r4, 8007810 <_calloc_r+0x18>
 8007800:	4629      	mov	r1, r5
 8007802:	f7ff f93d 	bl	8006a80 <_malloc_r>
 8007806:	4606      	mov	r6, r0
 8007808:	b928      	cbnz	r0, 8007816 <_calloc_r+0x1e>
 800780a:	2600      	movs	r6, #0
 800780c:	4630      	mov	r0, r6
 800780e:	bd70      	pop	{r4, r5, r6, pc}
 8007810:	220c      	movs	r2, #12
 8007812:	6002      	str	r2, [r0, #0]
 8007814:	e7f9      	b.n	800780a <_calloc_r+0x12>
 8007816:	462a      	mov	r2, r5
 8007818:	4621      	mov	r1, r4
 800781a:	f7fe f9ef 	bl	8005bfc <memset>
 800781e:	e7f5      	b.n	800780c <_calloc_r+0x14>

08007820 <__ascii_mbtowc>:
 8007820:	b082      	sub	sp, #8
 8007822:	b901      	cbnz	r1, 8007826 <__ascii_mbtowc+0x6>
 8007824:	a901      	add	r1, sp, #4
 8007826:	b142      	cbz	r2, 800783a <__ascii_mbtowc+0x1a>
 8007828:	b14b      	cbz	r3, 800783e <__ascii_mbtowc+0x1e>
 800782a:	7813      	ldrb	r3, [r2, #0]
 800782c:	600b      	str	r3, [r1, #0]
 800782e:	7812      	ldrb	r2, [r2, #0]
 8007830:	1e10      	subs	r0, r2, #0
 8007832:	bf18      	it	ne
 8007834:	2001      	movne	r0, #1
 8007836:	b002      	add	sp, #8
 8007838:	4770      	bx	lr
 800783a:	4610      	mov	r0, r2
 800783c:	e7fb      	b.n	8007836 <__ascii_mbtowc+0x16>
 800783e:	f06f 0001 	mvn.w	r0, #1
 8007842:	e7f8      	b.n	8007836 <__ascii_mbtowc+0x16>

08007844 <__ascii_wctomb>:
 8007844:	4603      	mov	r3, r0
 8007846:	4608      	mov	r0, r1
 8007848:	b141      	cbz	r1, 800785c <__ascii_wctomb+0x18>
 800784a:	2aff      	cmp	r2, #255	@ 0xff
 800784c:	d904      	bls.n	8007858 <__ascii_wctomb+0x14>
 800784e:	228a      	movs	r2, #138	@ 0x8a
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	f04f 30ff 	mov.w	r0, #4294967295
 8007856:	4770      	bx	lr
 8007858:	700a      	strb	r2, [r1, #0]
 800785a:	2001      	movs	r0, #1
 800785c:	4770      	bx	lr
	...

08007860 <fiprintf>:
 8007860:	b40e      	push	{r1, r2, r3}
 8007862:	b503      	push	{r0, r1, lr}
 8007864:	4601      	mov	r1, r0
 8007866:	ab03      	add	r3, sp, #12
 8007868:	4805      	ldr	r0, [pc, #20]	@ (8007880 <fiprintf+0x20>)
 800786a:	f853 2b04 	ldr.w	r2, [r3], #4
 800786e:	6800      	ldr	r0, [r0, #0]
 8007870:	9301      	str	r3, [sp, #4]
 8007872:	f7ff fd3d 	bl	80072f0 <_vfiprintf_r>
 8007876:	b002      	add	sp, #8
 8007878:	f85d eb04 	ldr.w	lr, [sp], #4
 800787c:	b003      	add	sp, #12
 800787e:	4770      	bx	lr
 8007880:	20000018 	.word	0x20000018

08007884 <abort>:
 8007884:	b508      	push	{r3, lr}
 8007886:	2006      	movs	r0, #6
 8007888:	f000 f82c 	bl	80078e4 <raise>
 800788c:	2001      	movs	r0, #1
 800788e:	f7fa f9ab 	bl	8001be8 <_exit>

08007892 <_raise_r>:
 8007892:	291f      	cmp	r1, #31
 8007894:	b538      	push	{r3, r4, r5, lr}
 8007896:	4605      	mov	r5, r0
 8007898:	460c      	mov	r4, r1
 800789a:	d904      	bls.n	80078a6 <_raise_r+0x14>
 800789c:	2316      	movs	r3, #22
 800789e:	6003      	str	r3, [r0, #0]
 80078a0:	f04f 30ff 	mov.w	r0, #4294967295
 80078a4:	bd38      	pop	{r3, r4, r5, pc}
 80078a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80078a8:	b112      	cbz	r2, 80078b0 <_raise_r+0x1e>
 80078aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80078ae:	b94b      	cbnz	r3, 80078c4 <_raise_r+0x32>
 80078b0:	4628      	mov	r0, r5
 80078b2:	f000 f831 	bl	8007918 <_getpid_r>
 80078b6:	4622      	mov	r2, r4
 80078b8:	4601      	mov	r1, r0
 80078ba:	4628      	mov	r0, r5
 80078bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078c0:	f000 b818 	b.w	80078f4 <_kill_r>
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d00a      	beq.n	80078de <_raise_r+0x4c>
 80078c8:	1c59      	adds	r1, r3, #1
 80078ca:	d103      	bne.n	80078d4 <_raise_r+0x42>
 80078cc:	2316      	movs	r3, #22
 80078ce:	6003      	str	r3, [r0, #0]
 80078d0:	2001      	movs	r0, #1
 80078d2:	e7e7      	b.n	80078a4 <_raise_r+0x12>
 80078d4:	2100      	movs	r1, #0
 80078d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80078da:	4620      	mov	r0, r4
 80078dc:	4798      	blx	r3
 80078de:	2000      	movs	r0, #0
 80078e0:	e7e0      	b.n	80078a4 <_raise_r+0x12>
	...

080078e4 <raise>:
 80078e4:	4b02      	ldr	r3, [pc, #8]	@ (80078f0 <raise+0xc>)
 80078e6:	4601      	mov	r1, r0
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	f7ff bfd2 	b.w	8007892 <_raise_r>
 80078ee:	bf00      	nop
 80078f0:	20000018 	.word	0x20000018

080078f4 <_kill_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	4d07      	ldr	r5, [pc, #28]	@ (8007914 <_kill_r+0x20>)
 80078f8:	2300      	movs	r3, #0
 80078fa:	4604      	mov	r4, r0
 80078fc:	4608      	mov	r0, r1
 80078fe:	4611      	mov	r1, r2
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	f7fa f961 	bl	8001bc8 <_kill>
 8007906:	1c43      	adds	r3, r0, #1
 8007908:	d102      	bne.n	8007910 <_kill_r+0x1c>
 800790a:	682b      	ldr	r3, [r5, #0]
 800790c:	b103      	cbz	r3, 8007910 <_kill_r+0x1c>
 800790e:	6023      	str	r3, [r4, #0]
 8007910:	bd38      	pop	{r3, r4, r5, pc}
 8007912:	bf00      	nop
 8007914:	20000490 	.word	0x20000490

08007918 <_getpid_r>:
 8007918:	f7fa b94e 	b.w	8001bb8 <_getpid>

0800791c <_init>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	bf00      	nop
 8007920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007922:	bc08      	pop	{r3}
 8007924:	469e      	mov	lr, r3
 8007926:	4770      	bx	lr

08007928 <_fini>:
 8007928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800792a:	bf00      	nop
 800792c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800792e:	bc08      	pop	{r3}
 8007930:	469e      	mov	lr, r3
 8007932:	4770      	bx	lr
