
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035639                       # Number of seconds simulated
sim_ticks                                 35638722354                       # Number of ticks simulated
final_tick                               562605085539                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157836                       # Simulator instruction rate (inst/s)
host_op_rate                                   198858                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2552496                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901268                       # Number of bytes of host memory used
host_seconds                                 13962.30                       # Real time elapsed on the host
sim_insts                                  2203760600                       # Number of instructions simulated
sim_ops                                    2776521406                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1347584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       317184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1668608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       928896                       # Number of bytes written to this memory
system.physmem.bytes_written::total            928896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10528                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2478                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13036                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7257                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7257                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37812354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8899982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46820085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50282                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             107748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26064234                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26064234                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26064234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37812354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8899982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               72884319                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85464563                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080812                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25258428                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122401                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13121302                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139745                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3284508                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89908                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31212580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172356093                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080812                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15424253                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11384397                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6120502                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15289604                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       915892                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84468966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.521180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46548151     55.11%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335069      3.95%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2690710      3.19%     62.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548561      7.75%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770569      2.10%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2288661      2.71%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650500      1.95%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923267      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18713478     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84468966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363669                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016697                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32652891                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5930710                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36468400                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       243916                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9173047                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311245                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42364                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206095789                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81104                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9173047                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35043420                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1289587                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1126139                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34265683                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3571088                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198806885                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27957                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1478728                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          698                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278362926                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928124490                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928124490                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107667345                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40543                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9791155                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18539128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9431580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147818                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3034354                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188022901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38979                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149380138                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287579                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64926553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198347022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5911                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84468966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887778                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29131339     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18252076     21.61%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11928950     14.12%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851636     10.48%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7622585      9.02%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3946928      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379781      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633780      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721891      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84468966                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875171     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177865     14.45%     85.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177899     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124457401     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125245      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14835248      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7945710      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149380138                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747861                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230944                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384747763                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252989074                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145576097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150611082                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558401                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7305157                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2931                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          643                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2405804                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9173047                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         536205                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80690                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188061880                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       415378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18539128                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9431580                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22445                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          643                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1189592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461337                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147003536                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914747                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376600                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21650613                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20735982                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735866                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720053                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145673293                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145576097                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94861063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267859637                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703350                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354145                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65253189                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126902                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75295919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29050856     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20968942     27.85%     66.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8540583     11.34%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4789308      6.36%     84.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918928      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591503      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889537      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949140      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3597122      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75295919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3597122                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259761423                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385304135                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 995597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854646                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854646                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170076                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170076                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661333427                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201210785                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190151510                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85464563                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32317687                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26385604                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2156775                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13750276                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12741583                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3348939                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94723                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33465889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175567093                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32317687                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16090522                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38077778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11249176                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4549900                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16303486                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       848039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85168165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47090387     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3136865      3.68%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4692517      5.51%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3242016      3.81%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2265073      2.66%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2210602      2.60%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1346445      1.58%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2852014      3.35%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18332246     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85168165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378141                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054268                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34406494                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4785236                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36370944                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       531139                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9074351                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5430517                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210318845                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1244                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9074351                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36347619                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         507781                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1493658                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34921579                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2823173                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204050077                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1178378                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       960217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286252673                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    949862208                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    949862208                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176241411                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110011174                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36818                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17569                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8378285                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18715702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9570242                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113692                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3000836                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190153772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151906430                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302097                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63359521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193950165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85168165                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783606                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917015                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30156870     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17086872     20.06%     55.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12461440     14.63%     70.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8224884      9.66%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8253432      9.69%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3976752      4.67%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3537302      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       664178      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       806435      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85168165                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         827819     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164185     14.11%     85.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171876     14.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127064244     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1918627      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17509      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14936736      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7969314      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151906430                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777420                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1163880                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390447000                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253548774                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147717821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153070310                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477378                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7263492                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6567                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2287460                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9074351                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265004                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50127                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190188855                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       726061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18715702                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9570242                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17569                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1313468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1173622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2487090                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149134732                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13962378                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2771696                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21744488                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21193851                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7782110                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744989                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147781385                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147717821                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95726727                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271957723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728410                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351991                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102471962                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126311553                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63877504                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2174132                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76093814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28819213     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21924809     28.81%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8283547     10.89%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4639530      6.10%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3931141      5.17%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758015      2.31%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1682831      2.21%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1148389      1.51%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3906339      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76093814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102471962                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126311553                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18734986                       # Number of memory references committed
system.switch_cpus1.commit.loads             11452207                       # Number of loads committed
system.switch_cpus1.commit.membars              17510                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18326381                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113713086                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2612551                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3906339                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262376532                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389458381                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 296398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102471962                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126311553                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102471962                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834029                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834029                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198999                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198999                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669811697                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205494778                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193275447                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35020                       # number of misc regfile writes
system.l2.replacements                          13036                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1317651                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78572                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.769982                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15993.752768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.818668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5355.132579                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.996673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1257.180440                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          26686.151127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            116.144316                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16095.823429                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.244045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.081713                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.019183                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.407198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001772                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.245603                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        62117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31398                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   93515                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35373                       # number of Writeback hits
system.l2.Writeback_hits::total                 35373                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        62117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31398                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93515                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        62117                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31398                       # number of overall hits
system.l2.overall_hits::total                   93515                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10528                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2478                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13036                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2478                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13036                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10528                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2478                       # number of overall misses
system.l2.overall_misses::total                 13036                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       581650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    530558289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       767913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    135781969                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       667689821                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       581650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    530558289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       767913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    135781969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        667689821                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       581650                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    530558289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       767913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    135781969                       # number of overall miss cycles
system.l2.overall_miss_latency::total       667689821                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33876                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106551                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35373                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35373                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72645                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106551                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72645                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106551                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.144924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.073149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.122345                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.144924                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.073149                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122345                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.144924                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.073149                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122345                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41546.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50394.974259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54794.983454                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51218.918457                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41546.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50394.974259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54794.983454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51218.918457                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41546.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50394.974259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54794.983454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51218.918457                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7257                       # number of writebacks
system.l2.writebacks::total                      7257                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2478                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13036                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13036                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       501521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    469534809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    121471134                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    592184662                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       501521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    469534809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    121471134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    592184662                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       501521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    469534809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    121471134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    592184662                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.144924                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.073149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.122345                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.144924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.073149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.144924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.073149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122345                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35822.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44598.671068                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42324.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49019.828087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45426.868825                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35822.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44598.671068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42324.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49019.828087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45426.868825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35822.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44598.671068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42324.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49019.828087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45426.868825                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995828                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015297205                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042851.519115                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995828                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15289588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15289588                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15289588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15289588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15289588                       # number of overall hits
system.cpu0.icache.overall_hits::total       15289588                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       737546                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       737546                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       737546                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       737546                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       737546                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       737546                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15289604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15289604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15289604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15289604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15289604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15289604                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46096.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46096.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46096.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46096.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46096.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46096.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       595650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       595650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       595650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       595650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       595650                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       595650                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42546.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42546.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42546.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72645                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564833                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72901                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2476.849879                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515078                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484922                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573066                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22044                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22044                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17565771                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17565771                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17565771                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17565771                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154124                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154124                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154124                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154124                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154124                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4238509835                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4238509835                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4238509835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4238509835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4238509835                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4238509835                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719895                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719895                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719895                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719895                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014368                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014368                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008698                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008698                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008698                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008698                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27500.647758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27500.647758                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27500.647758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27500.647758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27500.647758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27500.647758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24664                       # number of writebacks
system.cpu0.dcache.writebacks::total            24664                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81479                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81479                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81479                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81479                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72645                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72645                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72645                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1047295418                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1047295418                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1047295418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1047295418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1047295418                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1047295418                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14416.620800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14416.620800                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14416.620800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14416.620800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14416.620800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14416.620800                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996670                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017599754                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202596.870130                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996670                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16303468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16303468                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16303468                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16303468                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16303468                       # number of overall hits
system.cpu1.icache.overall_hits::total       16303468                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       966444                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       966444                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       966444                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       966444                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16303486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16303486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16303486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16303486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16303486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16303486                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33876                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164280845                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34132                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4813.103393                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.075283                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.924717                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902638                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097362                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10628509                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10628509                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7247760                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7247760                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17543                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17510                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17876269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17876269                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17876269                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17876269                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68602                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68602                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68602                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68602                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1601782768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1601782768                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1601782768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1601782768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1601782768                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1601782768                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10697111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10697111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7247760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7247760                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17944871                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17944871                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17944871                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17944871                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006413                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006413                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003823                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23348.922305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23348.922305                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23348.922305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23348.922305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23348.922305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23348.922305                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10709                       # number of writebacks
system.cpu1.dcache.writebacks::total            10709                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34726                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34726                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34726                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34726                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34726                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34726                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33876                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33876                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33876                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33876                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33876                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33876                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    403989199                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    403989199                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    403989199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    403989199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    403989199                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    403989199                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11925.528368                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11925.528368                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11925.528368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11925.528368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11925.528368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11925.528368                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
