xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase1/Scramble_and_descramble/Topmodule.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6vlx75tl-ff484-1L Topmodule.ngc Topmodule.ngd  
map -intstyle ise -p xc6vlx75tl-ff484-1L -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Topmodule_map.ncd Topmodule.ngd Topmodule.pcf 
par -w -intstyle ise -ol high -mt off Topmodule_map.ncd Topmodule.ncd Topmodule.pcf 
trce -intstyle ise -v 3 -s 1L -n 3 -fastpaths -xml Topmodule.twx Topmodule.ncd -o Topmodule.twr Topmodule.pcf 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
vhdtdtfi -lang verilog -prj treansmiter -o E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.tfi -lib work E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter//Topmodule.v -module Topmodule -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/phase4/transmiter/treansmiter/Topmodule.syr" 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6vlx75tl-ff484-1L "Topmodule.ngc" Topmodule.ngd  
map -intstyle ise -p xc6vlx75tl-ff484-1L -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Topmodule_map.ncd Topmodule.ngd Topmodule.pcf 
par -w -intstyle ise -ol high -mt off Topmodule_map.ncd Topmodule.ncd Topmodule.pcf 
trce -intstyle ise -v 3 -s 1L -n 3 -fastpaths -xml Topmodule.twx Topmodule.ncd -o Topmodule.twr Topmodule.pcf 
xst -intstyle ise -ifn "E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule.xst" -ofn "E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6vlx75tl-ff484-1L "Topmodule.ngc" Topmodule.ngd  
map -intstyle ise -p xc6vlx75tl-ff484-1L -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Topmodule_map.ncd Topmodule.ngd Topmodule.pcf 
par -w -intstyle ise -ol high -mt off Topmodule_map.ncd Topmodule.ncd Topmodule.pcf 
trce -intstyle ise -v 3 -s 1L -n 3 -fastpaths -xml Topmodule.twx Topmodule.ncd -o Topmodule.twr Topmodule.pcf 
