$date
	Fri Jun 28 03:05:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! CUIn [3:0] $end
$var wire 4 " BusOut [3:0] $end
$var reg 8 # BusIn [7:0] $end
$var reg 1 $ IRIn $end
$var reg 1 % IROut $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module dut $end
$var wire 8 ( BusIn [7:0] $end
$var wire 1 $ IRIn $end
$var wire 1 % IROut $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 4 ) CUIn [3:0] $end
$var wire 4 * BusOut [3:0] $end
$var reg 8 + temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bz *
bx )
b0 (
0'
0&
0%
0$
b0 #
bz "
bx !
$end
#5000
1&
#7000
b0 !
b0 )
b0 +
1'
#10000
0&
#12000
0'
#13000
b110101 #
b110101 (
#14000
1$
#15000
b11 !
b11 )
b110101 +
1&
#17000
0$
#20000
0&
#21000
b101 "
b101 *
1%
#25000
1&
#30000
0&
#35000
1&
#40000
0&
#45000
1&
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#70000
0&
#75000
1&
#80000
0&
#85000
1&
#90000
0&
#95000
1&
#100000
0&
