#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 24 01:23:18 2019
# Process ID: 51604
# Current directory: D:/FPGA/vivadoproject/PL_part2/PL_part
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent52056 D:\FPGA\vivadoproject\PL_part2\PL_part\PL_part.xpr
# Log file: D:/FPGA/vivadoproject/PL_part2/PL_part/vivado.log
# Journal file: D:/FPGA/vivadoproject/PL_part2/PL_part\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/vivado1/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 767.996 ; gain = 101.289
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/FPGA/vivado1/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'chinal1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim/rom_1024.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj chinal1_tb_vlog.prj"
"xvhdl --incr --relax -prj chinal1_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/vivado1/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 72eee304591247d6b8b9673cecc9e057 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot chinal1_tb_behav xil_defaultlib.chinal1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:16:10 . Memory (MB): peak = 781.500 ; gain = 0.633
INFO: [USF-XSim-69] 'elaborate' step finished in '970' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "chinal1_tb_behav -key {Behavioral:sim_1:Functional:chinal1_tb} -tclbatch {chinal1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source chinal1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 806.930 ; gain = 18.973
INFO: [USF-XSim-96] XSim completed. Design snapshot 'chinal1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:16:24 . Memory (MB): peak = 806.930 ; gain = 27.844
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:02:01 . Memory (MB): peak = 806.930 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:57 ; elapsed = 00:11:21 . Memory (MB): peak = 840.824 ; gain = 32.227
add_wave {{/chinal1_tb/pl0/multipler1/clk}} {{/chinal1_tb/pl0/multipler1/rst_n}} {{/chinal1_tb/pl0/multipler1/chinal1_input_real}} {{/chinal1_tb/pl0/multipler1/chinal2_input_real}} {{/chinal1_tb/pl0/multipler1/chinal1_en}} {{/chinal1_tb/pl0/multipler1/chinal2_en}} {{/chinal1_tb/pl0/multipler1/ifft1_output_img}} {{/chinal1_tb/pl0/multipler1/ifft1_output_real}} {{/chinal1_tb/pl0/multipler1/ifft_tlast_cnt}} {{/chinal1_tb/pl0/multipler1/ifft1_output_tuser}} {{/chinal1_tb/pl0/multipler1/multipler_cnt_talst}} {{/chinal1_tb/pl0/multipler1/ifft1__input_real}} {{/chinal1_tb/pl0/multipler1/ifft1__input_imag}} {{/chinal1_tb/pl0/multipler1/ifft1_output_tvalid}} {{/chinal1_tb/pl0/multipler1/ifft_data_tlast}} {{/chinal1_tb/pl0/multipler1/multipler_cnt_talst_reg}} {{/chinal1_tb/pl0/multipler1/chinal1_output_img}} {{/chinal1_tb/pl0/multipler1/chinal1_output_real}} {{/chinal1_tb/pl0/multipler1/chinal1_output_tuser}} {{/chinal1_tb/pl0/multipler1/chinal2_output_img}} {{/chinal1_tb/pl0/multipler1/chinal2_output_real}} {{/chinal1_tb/pl0/multipler1/chinal2_output_tuser}} {{/chinal1_tb/pl0/multipler1/s_axis_a_tvalid}} {{/chinal1_tb/pl0/multipler1/s_axis_b_tvalid}} {{/chinal1_tb/pl0/multipler1/m_axis_dout_tvalid}} {{/chinal1_tb/pl0/multipler1/s_axis_a_tuser}} {{/chinal1_tb/pl0/multipler1/s_axis_a_tlast}} {{/chinal1_tb/pl0/multipler1/s_axis_b_tuser}} {{/chinal1_tb/pl0/multipler1/s_axis_b_tlast}} {{/chinal1_tb/pl0/multipler1/m_axis_dout_tdata}} {{/chinal1_tb/pl0/multipler1/m_axis_dout_tlast}} {{/chinal1_tb/pl0/multipler1/ifft1_en}} {{/chinal1_tb/pl0/multipler1/real_dout_tdata}} {{/chinal1_tb/pl0/multipler1/imag_dout_tdata}} {{/chinal1_tb/pl0/multipler1/ifft_carry_bit}} {{/chinal1_tb/pl0/multipler1/ifft_carry_bit1}} {{/chinal1_tb/pl0/multipler1/ifft_round}} {{/chinal1_tb/pl0/multipler1/ifft_imag_round}} 
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:03:34 . Memory (MB): peak = 840.824 ; gain = 0.000
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
